{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445661649928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445661649931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 21:40:49 2015 " "Processing started: Fri Oct 23 21:40:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445661649931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445661649931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgb2vga -c rgb2vga " "Command: quartus_sta rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445661649932 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1445661650017 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445661650148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445661650204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445661650204 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1445661650547 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650552 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650552 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650552 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1445661650552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 266 sdram:dram\|SdrCmd\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at rgb2vga.out.sdc(266): sdram:dram\|SdrCmd\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" "" { Text "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" 266 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445661650562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path rgb2vga.out.sdc 266 Argument <from> is not an object ID " "Ignored set_false_path at rgb2vga.out.sdc(266): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{sdram:dram\|SdrCmd\[3\]\} -to \{DRAM_CS_N\} " "set_false_path -from \{sdram:dram\|SdrCmd\[3\]\} -to \{DRAM_CS_N\}" {  } { { "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" "" { Text "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" 266 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650563 ""}  } { { "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" "" { Text "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" 266 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445661650563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650704 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445661650705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1445661650716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.189 " "Worst-case setup slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.189               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.302               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.302               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.432               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   25.432               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661650783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.300               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661650794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.267 " "Worst-case recovery slack is 5.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.267               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.267               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.705               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.705               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661650799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.327 " "Worst-case removal slack is 1.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.327               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.327               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.537               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.537               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661650809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.100 " "Worst-case minimum pulse width slack is 4.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.100               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.100               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.116               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.116               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLOCK_50  " "    9.835               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.591               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.591               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661650813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661650813 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.189 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.189" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651016 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.189  " "Path #1: Setup slack is 0.189 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|pixel_adc\[3\] " "From Node    : genlock:genlock\|pixel_adc\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|pixel_d\[4\]~12 " "To Node      : genlock:genlock\|pixel_d\[4\]~12" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.792      0.792  R        clock network delay " "     0.792      0.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.991      0.199     uTco  genlock:genlock\|pixel_adc\[3\] " "     0.991      0.199     uTco  genlock:genlock\|pixel_adc\[3\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 755 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.991      0.000 FF  CELL  genlock\|pixel_adc\[3\]\|q " "     0.991      0.000 FF  CELL  genlock\|pixel_adc\[3\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 755 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.421      0.430 FF    IC  genlock\|LessThan4~0\|datab " "     1.421      0.430 FF    IC  genlock\|LessThan4~0\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1069 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      0.311 FF  CELL  genlock\|LessThan4~0\|combout " "     1.732      0.311 FF  CELL  genlock\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1069 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      0.768 FF    IC  genlock\|Mux20~5\|datac " "     2.500      0.768 FF    IC  genlock\|Mux20~5\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 932 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.742      0.242 FF  CELL  genlock\|Mux20~5\|combout " "     2.742      0.242 FF  CELL  genlock\|Mux20~5\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 932 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.627      0.885 FF    IC  genlock\|Mux52~0\|datac " "     3.627      0.885 FF    IC  genlock\|Mux52~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.869      0.242 FF  CELL  genlock\|Mux52~0\|combout " "     3.869      0.242 FF  CELL  genlock\|Mux52~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.069      0.200 FF    IC  genlock\|Mux52~1\|datad " "     4.069      0.200 FF    IC  genlock\|Mux52~1\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.179      0.110 FF  CELL  genlock\|Mux52~1\|combout " "     4.179      0.110 FF  CELL  genlock\|Mux52~1\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.521      0.342 FF    IC  genlock\|Mux53~2\|datac " "     4.521      0.342 FF    IC  genlock\|Mux53~2\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.763      0.242 FF  CELL  genlock\|Mux53~2\|combout " "     4.763      0.242 FF  CELL  genlock\|Mux53~2\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.969      0.206 FF    IC  genlock\|a_pixel~64\|datac " "     4.969      0.206 FF    IC  genlock\|a_pixel~64\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 879 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.211      0.242 FF  CELL  genlock\|a_pixel~64\|combout " "     5.211      0.242 FF  CELL  genlock\|a_pixel~64\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 879 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.867      0.656 FF    IC  genlock\|process_d~1\|datac " "     5.867      0.656 FF    IC  genlock\|process_d~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.109      0.242 FF  CELL  genlock\|process_d~1\|combout " "     6.109      0.242 FF  CELL  genlock\|process_d~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.353      0.244 FF    IC  genlock\|process_d~3\|dataa " "     6.353      0.244 FF    IC  genlock\|process_d~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.660      0.307 FF  CELL  genlock\|process_d~3\|combout " "     6.660      0.307 FF  CELL  genlock\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.919      0.259 FF    IC  genlock\|Mux84~6\|datac " "     6.919      0.259 FF    IC  genlock\|Mux84~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.161      0.242 FF  CELL  genlock\|Mux84~6\|combout " "     7.161      0.242 FF  CELL  genlock\|Mux84~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.378      0.217 FF    IC  genlock\|Mux84~9\|datad " "     7.378      0.217 FF    IC  genlock\|Mux84~9\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.488      0.110 FF  CELL  genlock\|Mux84~9\|combout " "     7.488      0.110 FF  CELL  genlock\|Mux84~9\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.738      0.250 FF    IC  genlock\|Mux84~11\|datab " "     7.738      0.250 FF    IC  genlock\|Mux84~11\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.107      0.369 FF  CELL  genlock\|Mux84~11\|combout " "     8.107      0.369 FF  CELL  genlock\|Mux84~11\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.352      0.245 FF    IC  genlock\|Mux84~12\|dataa " "     8.352      0.245 FF    IC  genlock\|Mux84~12\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.719      0.367 FF  CELL  genlock\|Mux84~12\|combout " "     8.719      0.367 FF  CELL  genlock\|Mux84~12\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.926      0.207 FF    IC  genlock\|pixel_d\[4\]~12\|asdata " "     8.926      0.207 FF    IC  genlock\|pixel_d\[4\]~12\|asdata" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.265      0.339 FF  CELL  genlock:genlock\|pixel_d\[4\]~12 " "     9.265      0.339 FF  CELL  genlock:genlock\|pixel_d\[4\]~12" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.100      0.370  R        clock network delay " "     9.100      0.370  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.459      0.359           clock pessimism removed " "     9.459      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.439     -0.020           clock uncertainty " "     9.439     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.454      0.015     uTsu  genlock:genlock\|pixel_d\[4\]~12 " "     9.454      0.015     uTsu  genlock:genlock\|pixel_d\[4\]~12" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.265 " "Data Arrival Time  :     9.265" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.454 " "Data Required Time :     9.454" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.189  " "Slack              :     0.189 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651019 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.302 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.302" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651021 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.302  " "Path #1: Setup slack is 3.302 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.776  R        clock network delay " "     1.867      0.776  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.199     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\] " "     2.066      0.199     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q " "     2.066      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.392      0.326 FF    IC  input_detect\|Add0~2\|datab " "     2.392      0.326 FF    IC  input_detect\|Add0~2\|datab" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.838      0.446 FR  CELL  input_detect\|Add0~2\|cout " "     2.838      0.446 FR  CELL  input_detect\|Add0~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.838      0.000 RR    IC  input_detect\|Add0~4\|cin " "     2.838      0.000 RR    IC  input_detect\|Add0~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.275      0.437 RF  CELL  input_detect\|Add0~4\|combout " "     3.275      0.437 RF  CELL  input_detect\|Add0~4\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.652      0.377 FF    IC  input_detect\|hpeak~0\|dataa " "     3.652      0.377 FF    IC  input_detect\|hpeak~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.999      0.347 FF  CELL  input_detect\|hpeak~0\|combout " "     3.999      0.347 FF  CELL  input_detect\|hpeak~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.246      0.247 FF    IC  input_detect\|horizontal~1\|datab " "     4.246      0.247 FF    IC  input_detect\|horizontal~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.588      0.342 FF  CELL  input_detect\|horizontal~1\|combout " "     4.588      0.342 FF  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.503      0.915 FF    IC  input_detect\|video_active~0\|datac " "     5.503      0.915 FF    IC  input_detect\|video_active~0\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.724      0.221 FR  CELL  input_detect\|video_active~0\|combout " "     5.724      0.221 FR  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.904      0.180 RR    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datad " "     5.904      0.180 RR    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.024      0.120 RF  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout " "     6.024      0.120 RF  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.647      0.623 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|ena " "     6.647      0.623 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.233      0.586 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     7.233      0.586 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.181      0.360  R        clock network delay " "    10.181      0.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.540      0.359           clock pessimism removed " "    10.540      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.520     -0.020           clock uncertainty " "    10.520     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.535      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\] " "    10.535      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.233 " "Data Arrival Time  :     7.233" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.535 " "Data Required Time :    10.535" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.302  " "Slack              :     3.302 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651023 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.432 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651026 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651026 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.432  " "Path #1: Setup slack is 25.432 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|pixel\[2\] " "From Node    : vgaout:vgaout\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.785      0.785  R        clock network delay " "     0.785      0.785  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.984      0.199     uTco  vgaout:vgaout\|pixel\[2\] " "     0.984      0.199     uTco  vgaout:vgaout\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.984      0.000 FF  CELL  vgaout\|pixel\[2\]\|q " "     0.984      0.000 FF  CELL  vgaout\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.190      1.206 FF    IC  vgaout\|vga_out\[2\]~4\|dataa " "     2.190      1.206 FF    IC  vgaout\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.557      0.367 FF  CELL  vgaout\|vga_out\[2\]~4\|combout " "     2.557      0.367 FF  CELL  vgaout\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.609      1.052 FF    IC  VGAB0~output\|i " "     3.609      1.052 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.595      5.986 FF  CELL  VGAB0~output\|o " "     9.595      5.986 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.595      0.000 FF  CELL  VGAB0 " "     9.595      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.682     39.682           latch edge time " "    39.682     39.682           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.781     -2.901  R        clock network delay " "    36.781     -2.901  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.047      0.266           clock pessimism removed " "    37.047      0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.027     -0.020           clock uncertainty " "    37.027     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.027     -2.000  F  oExt  VGAB0 " "    35.027     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.595 " "Data Arrival Time  :     9.595" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.027 " "Data Required Time :    35.027" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.432  " "Slack              :    25.432 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.300 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651034 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651034 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.300  " "Path #1: Hold slack is 0.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:dram\|pixelOut\[7\] " "From Node    : sdram:dram\|pixelOut\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.356      0.356  R        clock network delay " "     0.356      0.356  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.555      0.199     uTco  sdram:dram\|pixelOut\[7\] " "     0.555      0.199     uTco  sdram:dram\|pixelOut\[7\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.555      0.000 RR  CELL  dram\|pixelOut\[7\]\|q " "     0.555      0.000 RR  CELL  dram\|pixelOut\[7\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.164      0.609 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[7\] " "     1.164      0.609 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[7\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.227      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.227      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.099      1.099  R        clock network delay " "     1.099      1.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.740     -0.359           clock pessimism removed " "     0.740     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.740      0.000           clock uncertainty " "     0.740      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.927      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     0.927      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.227 " "Data Arrival Time  :     1.227" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.927 " "Data Required Time :     0.927" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.300  " "Slack              :     0.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651038 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651038 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|\\bar:posy\[2\] " "From Node    : vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:vgaout\|\\bar:posy\[2\] " "To Node      : vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.368      0.368  R        clock network delay " "     0.368      0.368  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.567      0.199     uTco  vgaout:vgaout\|\\bar:posy\[2\] " "     0.567      0.199     uTco  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.567      0.000 RR  CELL  vgaout\|\\bar:posy\[2\]\|q " "     0.567      0.000 RR  CELL  vgaout\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.567      0.000 RR    IC  vgaout\|posy~5\|datac " "     0.567      0.000 RR    IC  vgaout\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.886      0.319 RR  CELL  vgaout\|posy~5\|combout " "     0.886      0.319 RR  CELL  vgaout\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.886      0.000 RR    IC  vgaout\|\\bar:posy\[2\]\|d " "     0.886      0.000 RR    IC  vgaout\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.945      0.059 RR  CELL  vgaout:vgaout\|\\bar:posy\[2\] " "     0.945      0.059 RR  CELL  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.789      0.789  R        clock network delay " "     0.789      0.789  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.430     -0.359           clock pessimism removed " "     0.430     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.430      0.000           clock uncertainty " "     0.430      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.587      0.157      uTh  vgaout:vgaout\|\\bar:posy\[2\] " "     0.587      0.157      uTh  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.945 " "Data Arrival Time  :     0.945" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.587 " "Data Required Time :     0.587" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651039 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.453      0.362  R        clock network delay " "     1.453      0.362  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.199     uTco  input_detect:input_detect\|video_active " "     1.652      0.199     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.000 RR  CELL  input_detect\|video_active\|q " "     1.652      0.000 RR  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.000 RR    IC  input_detect\|video_active~1\|datac " "     1.652      0.000 RR    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.971      0.319 RR  CELL  input_detect\|video_active~1\|combout " "     1.971      0.319 RR  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.971      0.000 RR    IC  input_detect\|video_active\|d " "     1.971      0.000 RR    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.030      0.059 RR  CELL  input_detect:input_detect\|video_active " "     2.030      0.059 RR  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.783  R        clock network delay " "     1.874      0.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515     -0.359           clock pessimism removed " "     1.515     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515      0.000           clock uncertainty " "     1.515      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.672      0.157      uTh  input_detect:input_detect\|video_active " "     1.672      0.157      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.030 " "Data Arrival Time  :     2.030" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.672 " "Data Required Time :     1.672" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651043 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.267 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.267" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651045 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651045 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.267  " "Path #1: Recovery slack is 5.267 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|hcount\[0\] " "To Node      : genlock:genlock\|hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.782      0.782  R        clock network delay " "     0.782      0.782  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.981      0.199     uTco  genlock:genlock\|vblank " "     0.981      0.199     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.981      0.000 RR  CELL  genlock\|vblank\|q " "     0.981      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.644      0.663 RR    IC  genlock\|hraster~0\|datad " "     1.644      0.663 RR    IC  genlock\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.120 RF  CELL  genlock\|hraster~0\|combout " "     1.764      0.120 RF  CELL  genlock\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      1.735 FF    IC  genlock\|hcount\[0\]\|clrn " "     3.499      1.735 FF    IC  genlock\|hcount\[0\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.183      0.684 FR  CELL  genlock:genlock\|hcount\[0\] " "     4.183      0.684 FR  CELL  genlock:genlock\|hcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.096      0.366  R        clock network delay " "     9.096      0.366  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.455      0.359           clock pessimism removed " "     9.455      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.435     -0.020           clock uncertainty " "     9.435     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.450      0.015     uTsu  genlock:genlock\|hcount\[0\] " "     9.450      0.015     uTsu  genlock:genlock\|hcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.183 " "Data Arrival Time  :     4.183" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.450 " "Data Required Time :     9.450" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.267  " "Slack              :     5.267 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651046 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.705 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.705" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651048 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651048 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.705  " "Path #1: Recovery slack is 6.705 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|hblank_out " "From Node    : input_detect:input_detect\|hblank_out" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.776  R        clock network delay " "     1.867      0.776  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.199     uTco  input_detect:input_detect\|hblank_out " "     2.066      0.199     uTco  input_detect:input_detect\|hblank_out" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.000 FF  CELL  input_detect\|hblank_out\|q " "     2.066      0.000 FF  CELL  input_detect\|hblank_out\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.104      1.038 FF    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn " "     3.104      1.038 FF    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      0.737 FF  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     3.841      0.737 FF  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.192      0.371  R        clock network delay " "    10.192      0.371  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.551      0.359           clock pessimism removed " "    10.551      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.531     -0.020           clock uncertainty " "    10.531     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.546      0.015     uTsu  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "    10.546      0.015     uTsu  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.841 " "Data Arrival Time  :     3.841" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.546 " "Data Required Time :    10.546" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.705  " "Slack              :     6.705 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651049 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.327 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.327" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651051 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651051 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.327  " "Path #1: Removal slack is 1.327 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|vcount\[12\] " "To Node      : genlock:genlock\|vcount\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.361      0.361  R        clock network delay " "     0.361      0.361  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.560      0.199     uTco  genlock:genlock\|vblank " "     0.560      0.199     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.560      0.000 RR  CELL  genlock\|vblank\|q " "     0.560      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      0.669 RR    IC  genlock\|vcount\[12\]\|clrn " "     1.229      0.669 RR    IC  genlock\|vcount\[12\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.903      0.674 RR  CELL  genlock:genlock\|vcount\[12\] " "     1.903      0.674 RR  CELL  genlock:genlock\|vcount\[12\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.778      0.778  R        clock network delay " "     0.778      0.778  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.419     -0.359           clock pessimism removed " "     0.419     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.419      0.000           clock uncertainty " "     0.419      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.576      0.157      uTh  genlock:genlock\|vcount\[12\] " "     0.576      0.157      uTh  genlock:genlock\|vcount\[12\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.903 " "Data Arrival Time  :     1.903" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.576 " "Data Required Time :     0.576" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.327  " "Slack              :     1.327 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.537 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.537" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651054 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651054 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.537  " "Path #1: Removal slack is 1.537 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|hblank_out " "From Node    : input_detect:input_detect\|hblank_out" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.447      0.356  R        clock network delay " "     1.447      0.356  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      0.199     uTco  input_detect:input_detect\|hblank_out " "     1.646      0.199     uTco  input_detect:input_detect\|hblank_out" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      0.000 RR  CELL  input_detect\|hblank_out\|q " "     1.646      0.000 RR  CELL  input_detect\|hblank_out\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.543      0.897 RR    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn " "     2.543      0.897 RR    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.217      0.674 RR  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     3.217      0.674 RR  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.882      0.791  R        clock network delay " "     1.882      0.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.523     -0.359           clock pessimism removed " "     1.523     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.523      0.000           clock uncertainty " "     1.523      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.157      uTh  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     1.680      0.157      uTh  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.217 " "Data Arrival Time  :     3.217" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.680 " "Data Required Time :     1.680" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.537  " "Slack              :     1.537 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651055 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.100 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.100" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651057 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651057 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651057 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651057 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.100  " "Path #1: slack is 4.100 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.879      0.514 RR  CELL  CLOCK_50~input\|o " "     4.879      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.213      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.213      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.730     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.730     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.730      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.730      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.604      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.604      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.604      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.604      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.634      1.030 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     4.634      1.030 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.508      0.874 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     5.508      0.874 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      8.730           launch edge time " "     8.730      8.730           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000           source latency " "     8.730      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000           CLOCK_50 " "     8.730      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000 RR    IC  CLOCK_50~input\|i " "     8.730      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.244      0.514 RR  CELL  CLOCK_50~input\|o " "     9.244      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.485      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.485      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.829     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     5.829     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.829      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     5.829      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.643      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     7.643      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.643      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     7.643      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.620      0.977 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     8.620      0.977 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.418      0.798 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     9.418      0.798 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.838      0.420           clock pessimism removed " "     9.838      0.420           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.330 " "Actual Width     :     4.330" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.100 " "Slack            :     4.100" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651059 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.116 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.116" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651060 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651060 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651060 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651060 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.116  " "Path #1: slack is 4.116 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[0\] " "Node             : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000           source latency " "     1.091      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000           CLOCK_50 " "     1.091      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000 RR    IC  CLOCK_50~input\|i " "     1.091      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.605      0.514 RR  CELL  CLOCK_50~input\|o " "     1.605      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.939      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     3.939      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.544     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -1.544     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.544      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "    -1.544      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.346      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     0.346      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.346      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     0.346      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.363      1.017 RR    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[0\]\|clk " "     1.363      1.017 RR    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.882      0.519 RR  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[0\] " "     1.882      0.519 RR  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.970      0.514 RR  CELL  CLOCK_50~input\|o " "     5.970      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.211      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.211      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.555     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.555     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.555      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     2.555      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.354      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     4.354      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.354      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     4.354      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.337      0.983 FF    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[0\]\|clk " "     5.337      0.983 FF    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.794      0.457 FF  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[0\] " "     5.794      0.457 FF  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.214      0.420           clock pessimism removed " "     6.214      0.420           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.332 " "Actual Width     :     4.332" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.116 " "Slack            :     4.116" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651062 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651064 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651064 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651064 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651064 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.835  " "Path #1: slack is 9.835 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.679      0.679 FF  CELL  CLOCK_50~input\|o " "    10.679      0.679 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.514      0.514 RR  CELL  CLOCK_50~input\|o " "    20.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.835 " "Actual Width     :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.835 " "Slack            :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651065 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.591 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.591" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651066 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651066 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651066 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651066 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.591  " "Path #1: slack is 19.591 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841     19.841           launch edge time " "    19.841     19.841           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           source latency " "    19.841      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           CLOCK_50 " "    19.841      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000 RR    IC  CLOCK_50~input\|i " "    19.841      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.355      0.514 RR  CELL  CLOCK_50~input\|o " "    20.355      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.689      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.689      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.206     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.206     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.206      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    17.206      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.080      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    19.080      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.080      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    19.080      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.093      1.013 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    20.093      1.013 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.890      0.797 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    20.890      0.797 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682     39.682           launch edge time " "    39.682     39.682           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000           source latency " "    39.682      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000           CLOCK_50 " "    39.682      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000 RR    IC  CLOCK_50~input\|i " "    39.682      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.196      0.514 RR  CELL  CLOCK_50~input\|o " "    40.196      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.437      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    42.437      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    36.781     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    36.781     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    36.781      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    36.781      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    38.595      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    38.595      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    38.595      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    38.595      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.560      0.965 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    39.560      0.965 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.297      0.737 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    40.297      0.737 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.711      0.414           clock pessimism removed " "    40.711      0.414           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.821 " "Actual Width     :    19.821" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.591 " "Slack            :    19.591" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651068 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445661651070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445661651101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445661651639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.096 " "Worst-case setup slack is 1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.096               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.843               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.041               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.041               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661651764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.294               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.313               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661651778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.588 " "Worst-case recovery slack is 5.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.588               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.588               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.941               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.941               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661651787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.205 " "Worst-case removal slack is 1.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.205               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.409               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661651794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.108 " "Worst-case minimum pulse width slack is 4.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.108               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.108               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.110               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.110               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 CLOCK_50  " "    9.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.588               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.588               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661651801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661651801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.096 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.096" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652029 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.096  " "Path #1: Setup slack is 1.096 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|pixel_adc\[3\] " "From Node    : genlock:genlock\|pixel_adc\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|pixel_d\[4\]~12 " "To Node      : genlock:genlock\|pixel_d\[4\]~12" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.761      0.761  R        clock network delay " "     0.761      0.761  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.941      0.180     uTco  genlock:genlock\|pixel_adc\[3\] " "     0.941      0.180     uTco  genlock:genlock\|pixel_adc\[3\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 755 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.941      0.000 FF  CELL  genlock\|pixel_adc\[3\]\|q " "     0.941      0.000 FF  CELL  genlock\|pixel_adc\[3\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 755 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.326      0.385 FF    IC  genlock\|LessThan4~0\|datab " "     1.326      0.385 FF    IC  genlock\|LessThan4~0\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1069 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.597      0.271 FF  CELL  genlock\|LessThan4~0\|combout " "     1.597      0.271 FF  CELL  genlock\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1069 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.280      0.683 FF    IC  genlock\|Mux20~5\|datac " "     2.280      0.683 FF    IC  genlock\|Mux20~5\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 932 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.496      0.216 FF  CELL  genlock\|Mux20~5\|combout " "     2.496      0.216 FF  CELL  genlock\|Mux20~5\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 932 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.291      0.795 FF    IC  genlock\|Mux52~0\|datac " "     3.291      0.795 FF    IC  genlock\|Mux52~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.507      0.216 FF  CELL  genlock\|Mux52~0\|combout " "     3.507      0.216 FF  CELL  genlock\|Mux52~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.688      0.181 FF    IC  genlock\|Mux52~1\|datad " "     3.688      0.181 FF    IC  genlock\|Mux52~1\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.783      0.095 FF  CELL  genlock\|Mux52~1\|combout " "     3.783      0.095 FF  CELL  genlock\|Mux52~1\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.086      0.303 FF    IC  genlock\|Mux53~2\|datac " "     4.086      0.303 FF    IC  genlock\|Mux53~2\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.302      0.216 FF  CELL  genlock\|Mux53~2\|combout " "     4.302      0.216 FF  CELL  genlock\|Mux53~2\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.490      0.188 FF    IC  genlock\|a_pixel~64\|datac " "     4.490      0.188 FF    IC  genlock\|a_pixel~64\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 879 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.706      0.216 FF  CELL  genlock\|a_pixel~64\|combout " "     4.706      0.216 FF  CELL  genlock\|a_pixel~64\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 879 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.301      0.595 FF    IC  genlock\|process_d~1\|datac " "     5.301      0.595 FF    IC  genlock\|process_d~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.517      0.216 FF  CELL  genlock\|process_d~1\|combout " "     5.517      0.216 FF  CELL  genlock\|process_d~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.737      0.220 FF    IC  genlock\|process_d~3\|dataa " "     5.737      0.220 FF    IC  genlock\|process_d~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.006      0.269 FF  CELL  genlock\|process_d~3\|combout " "     6.006      0.269 FF  CELL  genlock\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.240      0.234 FF    IC  genlock\|Mux84~6\|datac " "     6.240      0.234 FF    IC  genlock\|Mux84~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.456      0.216 FF  CELL  genlock\|Mux84~6\|combout " "     6.456      0.216 FF  CELL  genlock\|Mux84~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.652      0.196 FF    IC  genlock\|Mux84~9\|datad " "     6.652      0.196 FF    IC  genlock\|Mux84~9\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.747      0.095 FF  CELL  genlock\|Mux84~9\|combout " "     6.747      0.095 FF  CELL  genlock\|Mux84~9\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.973      0.226 FF    IC  genlock\|Mux84~11\|datab " "     6.973      0.226 FF    IC  genlock\|Mux84~11\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.297      0.324 FF  CELL  genlock\|Mux84~11\|combout " "     7.297      0.324 FF  CELL  genlock\|Mux84~11\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.518      0.221 FF    IC  genlock\|Mux84~12\|dataa " "     7.518      0.221 FF    IC  genlock\|Mux84~12\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.841      0.323 FF  CELL  genlock\|Mux84~12\|combout " "     7.841      0.323 FF  CELL  genlock\|Mux84~12\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.030      0.189 FF    IC  genlock\|pixel_d\[4\]~12\|asdata " "     8.030      0.189 FF    IC  genlock\|pixel_d\[4\]~12\|asdata" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.334      0.304 FF  CELL  genlock:genlock\|pixel_d\[4\]~12 " "     8.334      0.304 FF  CELL  genlock:genlock\|pixel_d\[4\]~12" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.118      0.388  R        clock network delay " "     9.118      0.388  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.435      0.317           clock pessimism removed " "     9.435      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.415     -0.020           clock uncertainty " "     9.415     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.430      0.015     uTsu  genlock:genlock\|pixel_d\[4\]~12 " "     9.430      0.015     uTsu  genlock:genlock\|pixel_d\[4\]~12" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.334 " "Data Arrival Time  :     8.334" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.430 " "Data Required Time :     9.430" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.096  " "Slack              :     1.096 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652034 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652034 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.843  " "Path #1: Setup slack is 3.843 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.837      0.746  R        clock network delay " "     1.837      0.746  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.017      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\] " "     2.017      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.017      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q " "     2.017      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.292 FF    IC  input_detect\|Add0~2\|datab " "     2.309      0.292 FF    IC  input_detect\|Add0~2\|datab" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.694      0.385 FR  CELL  input_detect\|Add0~2\|cout " "     2.694      0.385 FR  CELL  input_detect\|Add0~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.694      0.000 RR    IC  input_detect\|Add0~4\|cin " "     2.694      0.000 RR    IC  input_detect\|Add0~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      0.408 RR  CELL  input_detect\|Add0~4\|combout " "     3.102      0.408 RR  CELL  input_detect\|Add0~4\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.425      0.323 RR    IC  input_detect\|hpeak~0\|dataa " "     3.425      0.323 RR    IC  input_detect\|hpeak~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.732      0.307 RR  CELL  input_detect\|hpeak~0\|combout " "     3.732      0.307 RR  CELL  input_detect\|hpeak~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.187 RR    IC  input_detect\|horizontal~1\|datab " "     3.919      0.187 RR    IC  input_detect\|horizontal~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.214      0.295 RR  CELL  input_detect\|horizontal~1\|combout " "     4.214      0.295 RR  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.043      0.829 RR    IC  input_detect\|video_active~0\|datac " "     5.043      0.829 RR    IC  input_detect\|video_active~0\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.248      0.205 RF  CELL  input_detect\|video_active~0\|combout " "     5.248      0.205 RF  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.435      0.187 FF    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datad " "     5.435      0.187 FF    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.551      0.116 FR  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout " "     5.551      0.116 FR  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.116      0.565 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|ena " "     6.116      0.565 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.669      0.553 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     6.669      0.553 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.200      0.379  R        clock network delay " "    10.200      0.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.517      0.317           clock pessimism removed " "    10.517      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.497     -0.020           clock uncertainty " "    10.497     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.512      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\] " "    10.512      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.669 " "Data Arrival Time  :     6.669" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.512 " "Data Required Time :    10.512" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.843  " "Slack              :     3.843 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652036 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.041 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652039 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652039 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 27.041  " "Path #1: Setup slack is 27.041 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|pixel\[2\] " "From Node    : vgaout:vgaout\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.754      0.754  R        clock network delay " "     0.754      0.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.934      0.180     uTco  vgaout:vgaout\|pixel\[2\] " "     0.934      0.180     uTco  vgaout:vgaout\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.934      0.000 FF  CELL  vgaout\|pixel\[2\]\|q " "     0.934      0.000 FF  CELL  vgaout\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.034      1.100 FF    IC  vgaout\|vga_out\[2\]~4\|dataa " "     2.034      1.100 FF    IC  vgaout\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.357      0.323 FF  CELL  vgaout\|vga_out\[2\]~4\|combout " "     2.357      0.323 FF  CELL  vgaout\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.941 FF    IC  VGAB0~output\|i " "     3.298      0.941 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.335      5.037 FF  CELL  VGAB0~output\|o " "     8.335      5.037 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.335      0.000 FF  CELL  VGAB0 " "     8.335      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.682     39.682           latch edge time " "    39.682     39.682           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.161     -2.521  R        clock network delay " "    37.161     -2.521  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.396      0.235           clock pessimism removed " "    37.396      0.235           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.376     -0.020           clock uncertainty " "    37.376     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.376     -2.000  F  oExt  VGAB0 " "    35.376     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.335 " "Data Arrival Time  :     8.335" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.376 " "Data Required Time :    35.376" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    27.041  " "Slack              :    27.041 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652048 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652048 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.294  " "Path #1: Hold slack is 0.294 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:dram\|pixelOut\[7\] " "From Node    : sdram:dram\|pixelOut\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.375      0.375  R        clock network delay " "     0.375      0.375  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.555      0.180     uTco  sdram:dram\|pixelOut\[7\] " "     0.555      0.180     uTco  sdram:dram\|pixelOut\[7\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.555      0.000 RR  CELL  dram\|pixelOut\[7\]\|q " "     0.555      0.000 RR  CELL  dram\|pixelOut\[7\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.118      0.563 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[7\] " "     1.118      0.563 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[7\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.182      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.182      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.036      1.036  R        clock network delay " "     1.036      1.036  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.719     -0.317           clock pessimism removed " "     0.719     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.719      0.000           clock uncertainty " "     0.719      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.888      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     0.888      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.182 " "Data Arrival Time  :     1.182" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.888 " "Data Required Time :     0.888" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.294  " "Slack              :     0.294 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652049 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652052 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652052 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|\\bar:posx\[10\] " "From Node    : vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:vgaout\|\\bar:posx\[10\] " "To Node      : vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.377      0.377  R        clock network delay " "     0.377      0.377  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.557      0.180     uTco  vgaout:vgaout\|\\bar:posx\[10\] " "     0.557      0.180     uTco  vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.557      0.000 FF  CELL  vgaout\|\\bar:posx\[10\]\|q " "     0.557      0.000 FF  CELL  vgaout\|\\bar:posx\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.557      0.000 FF    IC  vgaout\|posx~12\|datac " "     0.557      0.000 FF    IC  vgaout\|posx~12\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.831      0.274 FF  CELL  vgaout\|posx~12\|combout " "     0.831      0.274 FF  CELL  vgaout\|posx~12\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.831      0.000 FF    IC  vgaout\|\\bar:posx\[10\]\|d " "     0.831      0.000 FF    IC  vgaout\|\\bar:posx\[10\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.888      0.057 FF  CELL  vgaout:vgaout\|\\bar:posx\[10\] " "     0.888      0.057 FF  CELL  vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.749      0.749  R        clock network delay " "     0.749      0.749  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.432     -0.317           clock pessimism removed " "     0.432     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.432      0.000           clock uncertainty " "     0.432      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.576      0.144      uTh  vgaout:vgaout\|\\bar:posx\[10\] " "     0.576      0.144      uTh  vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.888 " "Data Arrival Time  :     0.888" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.576 " "Data Required Time :     0.576" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652054 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.313 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.313" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.313  " "Path #1: Hold slack is 0.313 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.472      0.381  R        clock network delay " "     1.472      0.381  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.180     uTco  input_detect:input_detect\|video_active " "     1.652      0.180     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.000 FF  CELL  input_detect\|video_active\|q " "     1.652      0.000 FF  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.000 FF    IC  input_detect\|video_active~1\|datac " "     1.652      0.000 FF    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.274 FF  CELL  input_detect\|video_active~1\|combout " "     1.926      0.274 FF  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.000 FF    IC  input_detect\|video_active\|d " "     1.926      0.000 FF    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.057 FF  CELL  input_detect:input_detect\|video_active " "     1.983      0.057 FF  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      0.752  R        clock network delay " "     1.843      0.752  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.526     -0.317           clock pessimism removed " "     1.526     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.526      0.000           clock uncertainty " "     1.526      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.670      0.144      uTh  input_detect:input_detect\|video_active " "     1.670      0.144      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.983 " "Data Arrival Time  :     1.983" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.670 " "Data Required Time :     1.670" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.313  " "Slack              :     0.313 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652057 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.588 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.588" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652059 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652059 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.588  " "Path #1: Recovery slack is 5.588 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|hcount\[0\] " "To Node      : genlock:genlock\|hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.751      0.751  R        clock network delay " "     0.751      0.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.931      0.180     uTco  genlock:genlock\|vblank " "     0.931      0.180     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.931      0.000 FF  CELL  genlock\|vblank\|q " "     0.931      0.000 FF  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.568      0.637 FF    IC  genlock\|hraster~0\|datad " "     1.568      0.637 FF    IC  genlock\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.116 FR  CELL  genlock\|hraster~0\|combout " "     1.684      0.116 FR  CELL  genlock\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.239      1.555 RR    IC  genlock\|hcount\[0\]\|clrn " "     3.239      1.555 RR    IC  genlock\|hcount\[0\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.839      0.600 RF  CELL  genlock:genlock\|hcount\[0\] " "     3.839      0.600 RF  CELL  genlock:genlock\|hcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.115      0.385  R        clock network delay " "     9.115      0.385  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.432      0.317           clock pessimism removed " "     9.432      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.412     -0.020           clock uncertainty " "     9.412     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.427      0.015     uTsu  genlock:genlock\|hcount\[0\] " "     9.427      0.015     uTsu  genlock:genlock\|hcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.839 " "Data Arrival Time  :     3.839" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.427 " "Data Required Time :     9.427" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.588  " "Slack              :     5.588 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652061 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.941 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.941" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652062 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652062 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.941  " "Path #1: Recovery slack is 6.941 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|hblank_out " "From Node    : input_detect:input_detect\|hblank_out" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.837      0.746  R        clock network delay " "     1.837      0.746  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.017      0.180     uTco  input_detect:input_detect\|hblank_out " "     2.017      0.180     uTco  input_detect:input_detect\|hblank_out" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.017      0.000 FF  CELL  input_detect\|hblank_out\|q " "     2.017      0.000 FF  CELL  input_detect\|hblank_out\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.929      0.912 FF    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn " "     2.929      0.912 FF    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.581      0.652 FF  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     3.581      0.652 FF  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.210      0.389  R        clock network delay " "    10.210      0.389  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.527      0.317           clock pessimism removed " "    10.527      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.507     -0.020           clock uncertainty " "    10.507     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.522      0.015     uTsu  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "    10.522      0.015     uTsu  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.581 " "Data Arrival Time  :     3.581" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.522 " "Data Required Time :    10.522" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.941  " "Slack              :     6.941 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652063 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.205 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.205" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652065 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652065 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.205  " "Path #1: Removal slack is 1.205 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|vcount\[12\] " "To Node      : genlock:genlock\|vcount\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.380      0.380  R        clock network delay " "     0.380      0.380  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.560      0.180     uTco  genlock:genlock\|vblank " "     0.560      0.180     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.560      0.000 RR  CELL  genlock\|vblank\|q " "     0.560      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.173      0.613 RR    IC  genlock\|vcount\[12\]\|clrn " "     1.173      0.613 RR    IC  genlock\|vcount\[12\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.780      0.607 RR  CELL  genlock:genlock\|vcount\[12\] " "     1.780      0.607 RR  CELL  genlock:genlock\|vcount\[12\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.748      0.748  R        clock network delay " "     0.748      0.748  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.431     -0.317           clock pessimism removed " "     0.431     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.431      0.000           clock uncertainty " "     0.431      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.575      0.144      uTh  genlock:genlock\|vcount\[12\] " "     0.575      0.144      uTh  genlock:genlock\|vcount\[12\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.780 " "Data Arrival Time  :     1.780" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.575 " "Data Required Time :     0.575" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.205  " "Slack              :     1.205 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652067 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.409 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652068 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652068 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.409  " "Path #1: Removal slack is 1.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|hblank_out " "From Node    : input_detect:input_detect\|hblank_out" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.466      0.375  R        clock network delay " "     1.466      0.375  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      0.180     uTco  input_detect:input_detect\|hblank_out " "     1.646      0.180     uTco  input_detect:input_detect\|hblank_out" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      0.000 RR  CELL  input_detect\|hblank_out\|q " "     1.646      0.000 RR  CELL  input_detect\|hblank_out\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.480      0.834 RR    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn " "     2.480      0.834 RR    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.087      0.607 RR  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     3.087      0.607 RR  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.760  R        clock network delay " "     1.851      0.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534     -0.317           clock pessimism removed " "     1.534     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      0.000           clock uncertainty " "     1.534      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.678      0.144      uTh  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     1.678      0.144      uTh  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.087 " "Data Arrival Time  :     3.087" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.678 " "Data Required Time :     1.678" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.409  " "Slack              :     1.409 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652070 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.108 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.108" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652071 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652071 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.108  " "Path #1: slack is 4.108 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.864      0.499 RR  CELL  CLOCK_50~input\|o " "     4.864      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.942      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     6.942      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.079     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.079     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.079      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     2.079      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.747      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.747      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.747      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.747      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.646      0.899 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     4.646      0.899 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.433      0.787 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     5.433      0.787 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      8.730           launch edge time " "     8.730      8.730           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000           source latency " "     8.730      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000           CLOCK_50 " "     8.730      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000 RR    IC  CLOCK_50~input\|i " "     8.730      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.229      0.499 RR  CELL  CLOCK_50~input\|o " "     9.229      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.224      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.224      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.209     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     6.209     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.209      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     6.209      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.827      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     7.827      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.827      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     7.827      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.683      0.856 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     8.683      0.856 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.396      0.713 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     9.396      0.713 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.771      0.375           clock pessimism removed " "     9.771      0.375           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.338 " "Actual Width     :     4.338" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.108 " "Slack            :     4.108" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652073 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.110 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.110" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652074 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652074 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652074 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652074 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.110  " "Path #1: slack is 4.110 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:horsync " "Node             : input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000           source latency " "     1.091      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000           CLOCK_50 " "     1.091      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000 RR    IC  CLOCK_50~input\|i " "     1.091      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.590      0.499 RR  CELL  CLOCK_50~input\|o " "     1.590      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.668      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     3.668      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.195     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -1.195     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.195      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "    -1.195      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.490      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     0.490      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.490      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     0.490      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.367      0.877 RR    IC  input_detect\|\\horizontal:horsync\|clk " "     1.367      0.877 RR    IC  input_detect\|\\horizontal:horsync\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.837      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:horsync " "     1.837      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.955      0.499 RR  CELL  CLOCK_50~input\|o " "     5.955      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.950      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.950      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.935     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.935     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.935      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     2.935      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.536      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     4.536      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.536      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     4.536      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.380      0.844 FF    IC  input_detect\|\\horizontal:horsync\|clk " "     5.380      0.844 FF    IC  input_detect\|\\horizontal:horsync\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.792      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:horsync " "     5.792      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.163      0.371           clock pessimism removed " "     6.163      0.371           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.326 " "Actual Width     :     4.326" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.110 " "Slack            :     4.110" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652077 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652078 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652078 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652078 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652078 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.817  " "Path #1: slack is 9.817 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.643      0.643 FF  CELL  CLOCK_50~input\|o " "    10.643      0.643 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.499      0.499 RR  CELL  CLOCK_50~input\|o " "    20.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.711      0.232           clock pessimism removed " "    17.711      0.232           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.817 " "Actual Width     :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.817 " "Slack            :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652080 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.588 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.588" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652081 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652081 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.588  " "Path #1: slack is 19.588 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:vgaout\|\\bar:posy\[0\] " "Node             : vgaout:vgaout\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.287      0.888 RR    IC  vgaout\|\\bar:posy\[0\]\|clk " "     0.287      0.888 RR    IC  vgaout\|\\bar:posy\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.757      0.470 RR  CELL  vgaout:vgaout\|\\bar:posy\[0\] " "     0.757      0.470 RR  CELL  vgaout:vgaout\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841     19.841           launch edge time " "    19.841     19.841           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           source latency " "    19.841      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           CLOCK_50 " "    19.841      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000 RR    IC  CLOCK_50~input\|i " "    19.841      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.340      0.499 RR  CELL  CLOCK_50~input\|o " "    20.340      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.335      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.335      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.320     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.320     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.320      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    17.320      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.921      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    18.921      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.921      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    18.921      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.778      0.857 FF    IC  vgaout\|\\bar:posy\[0\]\|clk " "    19.778      0.857 FF    IC  vgaout\|\\bar:posy\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.190      0.412 FF  CELL  vgaout:vgaout\|\\bar:posy\[0\] " "    20.190      0.412 FF  CELL  vgaout:vgaout\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.561      0.371           clock pessimism removed " "    20.561      0.371           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.804 " "Actual Width     :    19.804" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.588 " "Slack            :    19.588" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652083 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445661652084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.893 " "Worst-case setup slack is 3.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.893               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.893               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.881               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.881               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.975               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   29.975               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661652290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.142               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661652305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.697 " "Worst-case recovery slack is 6.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.697               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.697               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.535               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.535               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661652315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.718 " "Worst-case removal slack is 0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.718               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.855               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661652325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.113 " "Worst-case minimum pulse width slack is 4.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.113               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.113               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.148               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.148               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 CLOCK_50  " "    9.588               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.593               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.593               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445661652335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.893 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.893" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.893  " "Path #1: Setup slack is 3.893 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|pixel_adc\[3\] " "From Node    : genlock:genlock\|pixel_adc\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|pixel_d\[4\]~12 " "To Node      : genlock:genlock\|pixel_d\[4\]~12" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.429      0.429  R        clock network delay " "     0.429      0.429  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.534      0.105     uTco  genlock:genlock\|pixel_adc\[3\] " "     0.534      0.105     uTco  genlock:genlock\|pixel_adc\[3\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 755 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.534      0.000 FF  CELL  genlock\|pixel_adc\[3\]\|q " "     0.534      0.000 FF  CELL  genlock\|pixel_adc\[3\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 755 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.778      0.244 FF    IC  genlock\|LessThan4~0\|datab " "     0.778      0.244 FF    IC  genlock\|LessThan4~0\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1069 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.954      0.176 FF  CELL  genlock\|LessThan4~0\|combout " "     0.954      0.176 FF  CELL  genlock\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1069 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.406      0.452 FF    IC  genlock\|Mux20~5\|datac " "     1.406      0.452 FF    IC  genlock\|Mux20~5\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 932 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.539      0.133 FF  CELL  genlock\|Mux20~5\|combout " "     1.539      0.133 FF  CELL  genlock\|Mux20~5\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 932 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.069      0.530 FF    IC  genlock\|Mux52~0\|datac " "     2.069      0.530 FF    IC  genlock\|Mux52~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.202      0.133 FF  CELL  genlock\|Mux52~0\|combout " "     2.202      0.133 FF  CELL  genlock\|Mux52~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.310      0.108 FF    IC  genlock\|Mux52~1\|datad " "     2.310      0.108 FF    IC  genlock\|Mux52~1\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.373      0.063 FF  CELL  genlock\|Mux52~1\|combout " "     2.373      0.063 FF  CELL  genlock\|Mux52~1\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.568      0.195 FF    IC  genlock\|Mux53~2\|datac " "     2.568      0.195 FF    IC  genlock\|Mux53~2\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.701      0.133 FF  CELL  genlock\|Mux53~2\|combout " "     2.701      0.133 FF  CELL  genlock\|Mux53~2\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 994 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      0.112 FF    IC  genlock\|a_pixel~64\|datac " "     2.813      0.112 FF    IC  genlock\|a_pixel~64\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 879 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.946      0.133 FF  CELL  genlock\|a_pixel~64\|combout " "     2.946      0.133 FF  CELL  genlock\|a_pixel~64\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 879 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.345      0.399 FF    IC  genlock\|process_d~1\|datac " "     3.345      0.399 FF    IC  genlock\|process_d~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.478      0.133 FF  CELL  genlock\|process_d~1\|combout " "     3.478      0.133 FF  CELL  genlock\|process_d~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.135 FF    IC  genlock\|process_d~3\|dataa " "     3.613      0.135 FF    IC  genlock\|process_d~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.786      0.173 FF  CELL  genlock\|process_d~3\|combout " "     3.786      0.173 FF  CELL  genlock\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      0.142 FF    IC  genlock\|Mux84~6\|datac " "     3.928      0.142 FF    IC  genlock\|Mux84~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.061      0.133 FF  CELL  genlock\|Mux84~6\|combout " "     4.061      0.133 FF  CELL  genlock\|Mux84~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.180      0.119 FF    IC  genlock\|Mux84~9\|datad " "     4.180      0.119 FF    IC  genlock\|Mux84~9\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.243      0.063 FF  CELL  genlock\|Mux84~9\|combout " "     4.243      0.063 FF  CELL  genlock\|Mux84~9\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.380      0.137 FF    IC  genlock\|Mux84~11\|datab " "     4.380      0.137 FF    IC  genlock\|Mux84~11\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.587      0.207 FF  CELL  genlock\|Mux84~11\|combout " "     4.587      0.207 FF  CELL  genlock\|Mux84~11\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      0.137 FF    IC  genlock\|Mux84~12\|dataa " "     4.724      0.137 FF    IC  genlock\|Mux84~12\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.928      0.204 FF  CELL  genlock\|Mux84~12\|combout " "     4.928      0.204 FF  CELL  genlock\|Mux84~12\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.041      0.113 FF    IC  genlock\|pixel_d\[4\]~12\|asdata " "     5.041      0.113 FF    IC  genlock\|pixel_d\[4\]~12\|asdata" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.216      0.175 FF  CELL  genlock:genlock\|pixel_d\[4\]~12 " "     5.216      0.175 FF  CELL  genlock:genlock\|pixel_d\[4\]~12" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.904      0.174  R        clock network delay " "     8.904      0.174  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.122      0.218           clock pessimism removed " "     9.122      0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.102     -0.020           clock uncertainty " "     9.102     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.109      0.007     uTsu  genlock:genlock\|pixel_d\[4\]~12 " "     9.109      0.007     uTsu  genlock:genlock\|pixel_d\[4\]~12" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 884 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.216 " "Data Arrival Time  :     5.216" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.109 " "Data Required Time :     9.109" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.893  " "Slack              :     3.893 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652626 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.881 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.881" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652629 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652629 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.881  " "Path #1: Setup slack is 4.881 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.540     -1.631  R        clock network delay " "    -0.540     -1.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      2.000  F  iExt  FP1 " "     1.460      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      0.000 FF    IC  FP1~input\|i " "     1.460      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.077      0.617 FF  CELL  FP1~input\|o " "     2.077      0.617 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.362      2.285 FF    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datab " "     4.362      2.285 FF    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.555      0.193 FF  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout " "     4.555      0.193 FF  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.931      0.376 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|ena " "     4.931      0.376 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.254      0.323 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     5.254      0.323 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.986      0.165  R        clock network delay " "     9.986      0.165  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.148      0.162           clock pessimism removed " "    10.148      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.128     -0.020           clock uncertainty " "    10.128     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.135      0.007     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\] " "    10.135      0.007     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.254 " "Data Arrival Time  :     5.254" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.135 " "Data Required Time :    10.135" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.881  " "Slack              :     4.881 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652630 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 29.975 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 29.975" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652633 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652633 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 29.975  " "Path #1: Setup slack is 29.975 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|pixel\[2\] " "From Node    : vgaout:vgaout\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.423      0.423  R        clock network delay " "     0.423      0.423  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.528      0.105     uTco  vgaout:vgaout\|pixel\[2\] " "     0.528      0.105     uTco  vgaout:vgaout\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.528      0.000 FF  CELL  vgaout\|pixel\[2\]\|q " "     0.528      0.000 FF  CELL  vgaout\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.292      0.764 FF    IC  vgaout\|vga_out\[2\]~4\|dataa " "     1.292      0.764 FF    IC  vgaout\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.496      0.204 FF  CELL  vgaout\|vga_out\[2\]~4\|combout " "     1.496      0.204 FF  CELL  vgaout\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.137      0.641 FF    IC  VGAB0~output\|i " "     2.137      0.641 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.056      3.919 FF  CELL  VGAB0~output\|o " "     6.056      3.919 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.056      0.000 FF  CELL  VGAB0 " "     6.056      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.682     39.682           latch edge time " "    39.682     39.682           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.889     -1.793  R        clock network delay " "    37.889     -1.793  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.051      0.162           clock pessimism removed " "    38.051      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.031     -0.020           clock uncertainty " "    38.031     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.031     -2.000  F  oExt  VGAB0 " "    36.031     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.056 " "Data Arrival Time  :     6.056" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    36.031 " "Data Required Time :    36.031" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    29.975  " "Slack              :    29.975 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652635 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652643 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652643 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.142  " "Path #1: Hold slack is 0.142 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:dram\|pixelOut\[7\] " "From Node    : sdram:dram\|pixelOut\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.162      0.162  R        clock network delay " "     0.162      0.162  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.267      0.105     uTco  sdram:dram\|pixelOut\[7\] " "     0.267      0.105     uTco  sdram:dram\|pixelOut\[7\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.267      0.000 RR  CELL  dram\|pixelOut\[7\]\|q " "     0.267      0.000 RR  CELL  dram\|pixelOut\[7\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.596      0.329 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[7\] " "     0.596      0.329 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[7\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.632      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     0.632      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.604      0.604  R        clock network delay " "     0.604      0.604  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.386     -0.218           clock pessimism removed " "     0.386     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.386      0.000           clock uncertainty " "     0.386      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.490      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     0.490      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.632 " "Data Arrival Time  :     0.632" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.490 " "Data Required Time :     0.490" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.142  " "Slack              :     0.142 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652647 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652647 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.186  " "Path #1: Hold slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|\\bar:posx\[10\] " "From Node    : vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:vgaout\|\\bar:posx\[10\] " "To Node      : vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.165      0.165  R        clock network delay " "     0.165      0.165  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.270      0.105     uTco  vgaout:vgaout\|\\bar:posx\[10\] " "     0.270      0.105     uTco  vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.270      0.000 RR  CELL  vgaout\|\\bar:posx\[10\]\|q " "     0.270      0.000 RR  CELL  vgaout\|\\bar:posx\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.270      0.000 RR    IC  vgaout\|posx~12\|datac " "     0.270      0.000 RR    IC  vgaout\|posx~12\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.441      0.171 RR  CELL  vgaout\|posx~12\|combout " "     0.441      0.171 RR  CELL  vgaout\|posx~12\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.441      0.000 RR    IC  vgaout\|\\bar:posx\[10\]\|d " "     0.441      0.000 RR    IC  vgaout\|\\bar:posx\[10\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.472      0.031 RR  CELL  vgaout:vgaout\|\\bar:posx\[10\] " "     0.472      0.031 RR  CELL  vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.419      0.419  R        clock network delay " "     0.419      0.419  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.202     -0.217           clock pessimism removed " "     0.202     -0.217           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.202      0.000           clock uncertainty " "     0.202      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.286      0.084      uTh  vgaout:vgaout\|\\bar:posx\[10\] " "     0.286      0.084      uTh  vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.472 " "Data Arrival Time  :     0.472" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.286 " "Data Required Time :     0.286" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652651 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652651 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.187  " "Path #1: Hold slack is 0.187 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.167  R        clock network delay " "     1.258      0.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.363      0.105     uTco  input_detect:input_detect\|video_active " "     1.363      0.105     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.363      0.000 RR  CELL  input_detect\|video_active\|q " "     1.363      0.000 RR  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.363      0.000 RR    IC  input_detect\|video_active~1\|datac " "     1.363      0.000 RR    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      0.171 RR  CELL  input_detect\|video_active~1\|combout " "     1.534      0.171 RR  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      0.000 RR    IC  input_detect\|video_active\|d " "     1.534      0.000 RR    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.565      0.031 RR  CELL  input_detect:input_detect\|video_active " "     1.565      0.031 RR  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.512      0.421  R        clock network delay " "     1.512      0.421  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.294     -0.218           clock pessimism removed " "     1.294     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.294      0.000           clock uncertainty " "     1.294      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.378      0.084      uTh  input_detect:input_detect\|video_active " "     1.378      0.084      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.565 " "Data Arrival Time  :     1.565" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.378 " "Data Required Time :     1.378" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.187  " "Slack              :     0.187 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.697 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.697" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652656 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652656 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.697  " "Path #1: Recovery slack is 6.697 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|hcount\[0\] " "To Node      : genlock:genlock\|hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.420      0.420  R        clock network delay " "     0.420      0.420  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.525      0.105     uTco  genlock:genlock\|vblank " "     0.525      0.105     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.525      0.000 RR  CELL  genlock\|vblank\|q " "     0.525      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.879      0.354 RR    IC  genlock\|hraster~0\|datad " "     0.879      0.354 RR    IC  genlock\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.945      0.066 RF  CELL  genlock\|hraster~0\|combout " "     0.945      0.066 RF  CELL  genlock\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      1.073 FF    IC  genlock\|hcount\[0\]\|clrn " "     2.018      1.073 FF    IC  genlock\|hcount\[0\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.409      0.391 FR  CELL  genlock:genlock\|hcount\[0\] " "     2.409      0.391 FR  CELL  genlock:genlock\|hcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.901      0.171  R        clock network delay " "     8.901      0.171  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.119      0.218           clock pessimism removed " "     9.119      0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.099     -0.020           clock uncertainty " "     9.099     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.106      0.007     uTsu  genlock:genlock\|hcount\[0\] " "     9.106      0.007     uTsu  genlock:genlock\|hcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 773 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.409 " "Data Arrival Time  :     2.409" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.106 " "Data Required Time :     9.106" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.697  " "Slack              :     6.697 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.535 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652659 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652659 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.535  " "Path #1: Recovery slack is 7.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|hblank_out " "From Node    : input_detect:input_detect\|hblank_out" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.506      0.415  R        clock network delay " "     1.506      0.415  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.611      0.105     uTco  input_detect:input_detect\|hblank_out " "     1.611      0.105     uTco  input_detect:input_detect\|hblank_out" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.611      0.000 FF  CELL  input_detect\|hblank_out\|q " "     1.611      0.000 FF  CELL  input_detect\|hblank_out\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.237      0.626 FF    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn " "     2.237      0.626 FF    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.665      0.428 FF  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     2.665      0.428 FF  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.995      0.174  R        clock network delay " "     9.995      0.174  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.213      0.218           clock pessimism removed " "    10.213      0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.193     -0.020           clock uncertainty " "    10.193     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.200      0.007     uTsu  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "    10.200      0.007     uTsu  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.665 " "Data Arrival Time  :     2.665" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.200 " "Data Required Time :    10.200" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.535  " "Slack              :     7.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652660 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.718 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.718" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652663 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652663 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.718  " "Path #1: Removal slack is 0.718 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|vcount\[12\] " "To Node      : genlock:genlock\|vcount\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.166      0.166  R        clock network delay " "     0.166      0.166  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.271      0.105     uTco  genlock:genlock\|vblank " "     0.271      0.105     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.271      0.000 RR  CELL  genlock\|vblank\|q " "     0.271      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.627      0.356 RR    IC  genlock\|vcount\[12\]\|clrn " "     0.627      0.356 RR    IC  genlock\|vcount\[12\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.001      0.374 RR  CELL  genlock:genlock\|vcount\[12\] " "     1.001      0.374 RR  CELL  genlock:genlock\|vcount\[12\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.417      0.417  R        clock network delay " "     0.417      0.417  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.199     -0.218           clock pessimism removed " "     0.199     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.199      0.000           clock uncertainty " "     0.199      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.283      0.084      uTh  genlock:genlock\|vcount\[12\] " "     0.283      0.084      uTh  genlock:genlock\|vcount\[12\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 816 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.001 " "Data Arrival Time  :     1.001" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.283 " "Data Required Time :     0.283" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.718  " "Slack              :     0.718 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652665 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.855 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.855" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652667 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652667 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.855  " "Path #1: Removal slack is 0.855 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|hblank_out " "From Node    : input_detect:input_detect\|hblank_out" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "To Node      : dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.252      0.161  R        clock network delay " "     1.252      0.161  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.357      0.105     uTco  input_detect:input_detect\|hblank_out " "     1.357      0.105     uTco  input_detect:input_detect\|hblank_out" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.357      0.000 RR  CELL  input_detect\|hblank_out\|q " "     1.357      0.000 RR  CELL  input_detect\|hblank_out\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.509 RR    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn " "     1.866      0.509 RR    IC  dac_counter\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\|clrn" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.240      0.374 RR  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     2.240      0.374 RR  CELL  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.428  R        clock network delay " "     1.519      0.428  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.301     -0.218           clock pessimism removed " "     1.301     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.301      0.000           clock uncertainty " "     1.301      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.385      0.084      uTh  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\] " "     1.385      0.084      uTh  dac_counter:dac_counter\|lpm_counter:LPM_COUNTER_component\|cntr_b7i:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/cntr_b7i.tdf" 48 17 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.240 " "Data Arrival Time  :     2.240" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.385 " "Data Required Time :     1.385" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.855  " "Slack              :     0.855 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652668 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.113 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.113" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652670 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652670 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.113  " "Path #1: slack is 4.113 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.603      0.238 RR  CELL  CLOCK_50~input\|o " "     4.603      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.014      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     6.014      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.734     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.734     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.734      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     2.734      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.867      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.867      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.867      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.867      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.505      0.638 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     4.505      0.638 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.993      0.488 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     4.993      0.488 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      8.730           launch edge time " "     8.730      8.730           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000           source latency " "     8.730      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000           CLOCK_50 " "     8.730      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000 RR    IC  CLOCK_50~input\|i " "     8.730      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.968      0.238 RR  CELL  CLOCK_50~input\|o " "     8.968      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.323      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    10.323      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.937     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     6.937     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.937      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     6.937      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.029      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     8.029      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.029      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     8.029      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.629      0.600 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     8.629      0.600 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.077      0.448 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     9.077      0.448 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.336      0.259           clock pessimism removed " "     9.336      0.259           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.343 " "Actual Width     :     4.343" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.113 " "Slack            :     4.113" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652673 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.148 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.148" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652674 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652674 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652674 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652674 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.148  " "Path #1: slack is 4.148 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\] " "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000           source latency " "     1.091      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000           CLOCK_50 " "     1.091      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.091      0.000 RR    IC  CLOCK_50~input\|i " "     1.091      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.329      0.238 RR  CELL  CLOCK_50~input\|o " "     1.329      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.740      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.740      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.540     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -0.540     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.540      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "    -0.540      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.597      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     0.597      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.597      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     0.597      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.215      0.618 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     1.215      0.618 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.510      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     1.510      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.694      0.238 RR  CELL  CLOCK_50~input\|o " "     5.694      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.049      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.049      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.663     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.663     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.663      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     3.663      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.751      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     4.751      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.751      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     4.751      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.353      0.602 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     5.353      0.602 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.620      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     5.620      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.874      0.254           clock pessimism removed " "     5.874      0.254           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.364 " "Actual Width     :     4.364" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.148 " "Slack            :     4.148" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652676 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652677 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652677 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.588  " "Path #1: slack is 9.588 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.617      0.617 FF  CELL  CLOCK_50~input\|o " "    10.617      0.617 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.017      1.400 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.017      1.400 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.780     -3.237 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.780     -3.237 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.780      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     8.780      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.238      0.238 RR  CELL  CLOCK_50~input\|o " "    20.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.593      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.593      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.207     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    18.207     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.207      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    18.207      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.368      0.161           clock pessimism removed " "    18.368      0.161           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.588 " "Actual Width     :     9.588" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.588 " "Slack            :     9.588" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652679 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.593 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.593" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652681 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652681 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652681 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652681 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.593  " "Path #1: slack is 19.593 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841     19.841           launch edge time " "    19.841     19.841           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           source latency " "    19.841      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           CLOCK_50 " "    19.841      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000 RR    IC  CLOCK_50~input\|i " "    19.841      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.079      0.238 RR  CELL  CLOCK_50~input\|o " "    20.079      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.490      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.490      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.210     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    18.210     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.210      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    18.210      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.343      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    19.343      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.343      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    19.343      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.971      0.628 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    19.971      0.628 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.418      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    20.418      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682     39.682           launch edge time " "    39.682     39.682           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000           source latency " "    39.682      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000           CLOCK_50 " "    39.682      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000 RR    IC  CLOCK_50~input\|i " "    39.682      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.920      0.238 RR  CELL  CLOCK_50~input\|o " "    39.920      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.275      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    41.275      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    37.889     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    37.889     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    37.889      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    37.889      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    38.981      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    38.981      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    38.981      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    38.981      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.573      0.592 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    39.573      0.592 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.989      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    39.989      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.241      0.252           clock pessimism removed " "    40.241      0.252           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.823 " "Actual Width     :    19.823" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.593 " "Slack            :    19.593" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445661652683 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445661653178 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445661653178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445661653447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 21:40:53 2015 " "Processing ended: Fri Oct 23 21:40:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445661653447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445661653447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445661653447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445661653447 ""}
