==27642== Cachegrind, a cache and branch-prediction profiler
==27642== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27642== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27642== Command: ./mser .
==27642== 
--27642-- warning: L3 cache found, using its data for the LL simulation.
--27642-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27642-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27642== 
==27642== Process terminating with default action of signal 15 (SIGTERM)
==27642==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27642==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27642== 
==27642== I   refs:      2,327,651,918
==27642== I1  misses:            1,206
==27642== LLi misses:            1,202
==27642== I1  miss rate:          0.00%
==27642== LLi miss rate:          0.00%
==27642== 
==27642== D   refs:        929,834,892  (628,753,223 rd   + 301,081,669 wr)
==27642== D1  misses:        2,218,518  (    978,645 rd   +   1,239,873 wr)
==27642== LLd misses:        1,382,438  (    273,381 rd   +   1,109,057 wr)
==27642== D1  miss rate:           0.2% (        0.2%     +         0.4%  )
==27642== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27642== 
==27642== LL refs:           2,219,724  (    979,851 rd   +   1,239,873 wr)
==27642== LL misses:         1,383,640  (    274,583 rd   +   1,109,057 wr)
==27642== LL miss rate:            0.0% (        0.0%     +         0.4%  )
