Analysis & Synthesis report for marsohod3-vscale-wb-soc_0
Sun Feb 26 17:23:44 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate
 10. State Machine - |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|state
 11. State Machine - |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state
 12. State Machine - |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate
 13. User-Specified and Inferred Latches
 14. Logic Cells Representing Combinational Loops
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_cnb1:auto_generated
 21. Source assignments for vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_cnb1:auto_generated
 22. Source assignments for vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_kkb1:auto_generated
 23. Source assignments for vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_kkb1:auto_generated
 24. Parameter Settings for User Entity Instance: altpll0:pll|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: counter:counter
 26. Parameter Settings for User Entity Instance: reset:mreset
 27. Parameter Settings for User Entity Instance: vscale_wb_soc:soc
 28. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_vscale_i
 29. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_vscale_d
 30. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0
 31. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0|arbiter:arbiter0
 32. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_bootrom:bootrom
 33. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550
 34. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs
 35. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter
 36. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
 37. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
 38. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops
 39. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver
 40. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx
 41. Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
 42. Parameter Settings for Inferred Entity Instance: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0
 43. Parameter Settings for Inferred Entity Instance: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1
 44. Parameter Settings for Inferred Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0
 45. Parameter Settings for Inferred Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0
 46. altpll Parameter Settings by Entity Instance
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl"
 49. Port Connectivity Checks: "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core"
 50. Port Connectivity Checks: "vscale_wb_soc:soc|wb_vscale:wb_vscale"
 51. Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver"
 52. Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
 53. Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
 54. Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface"
 55. Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550"
 56. Port Connectivity Checks: "vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0|arbiter:arbiter0"
 57. Port Connectivity Checks: "vscale_wb_soc:soc|wb_intercon:wb_intercon0"
 58. Port Connectivity Checks: "vscale_wb_soc:soc"
 59. Port Connectivity Checks: "counter:counter"
 60. Port Connectivity Checks: "altpll0:pll"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 26 17:23:44 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; marsohod3-vscale-wb-soc_0                   ;
; Top-level Entity Name              ; marsohod3_vscale_wb_soc                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,242                                       ;
;     Total combinational functions  ; 4,899                                       ;
;     Dedicated logic registers      ; 1,535                                       ;
; Total registers                    ; 1535                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,304                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+----------------------------------------------------------------------------+-------------------------+---------------------------+
; Option                                                                     ; Setting                 ; Default Value             ;
+----------------------------------------------------------------------------+-------------------------+---------------------------+
; Device                                                                     ; 10M50SAE144C8GES        ;                           ;
; Top-level entity name                                                      ; marsohod3_vscale_wb_soc ; marsohod3-vscale-wb-soc_0 ;
; Family name                                                                ; MAX 10                  ; Cyclone V                 ;
; Auto RAM Block Balancing                                                   ; Off                     ; On                        ;
; Use smart compilation                                                      ; Off                     ; Off                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                      ; On                        ;
; Enable compact report table                                                ; Off                     ; Off                       ;
; Restructure Multiplexers                                                   ; Auto                    ; Auto                      ;
; Create Debugging Nodes for IP Cores                                        ; Off                     ; Off                       ;
; Preserve fewer node names                                                  ; On                      ; On                        ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                     ; Off                       ;
; Verilog Version                                                            ; Verilog_2001            ; Verilog_2001              ;
; VHDL Version                                                               ; VHDL_1993               ; VHDL_1993                 ;
; State Machine Processing                                                   ; Auto                    ; Auto                      ;
; Safe State Machine                                                         ; Off                     ; Off                       ;
; Extract Verilog State Machines                                             ; On                      ; On                        ;
; Extract VHDL State Machines                                                ; On                      ; On                        ;
; Ignore Verilog initial constructs                                          ; Off                     ; Off                       ;
; Iteration limit for constant Verilog loops                                 ; 5000                    ; 5000                      ;
; Iteration limit for non-constant Verilog loops                             ; 250                     ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                      ; On                        ;
; Infer RAMs from Raw Logic                                                  ; On                      ; On                        ;
; Parallel Synthesis                                                         ; On                      ; On                        ;
; DSP Block Balancing                                                        ; Auto                    ; Auto                      ;
; NOT Gate Push-Back                                                         ; On                      ; On                        ;
; Power-Up Don't Care                                                        ; On                      ; On                        ;
; Remove Redundant Logic Cells                                               ; Off                     ; Off                       ;
; Remove Duplicate Registers                                                 ; On                      ; On                        ;
; Ignore CARRY Buffers                                                       ; Off                     ; Off                       ;
; Ignore CASCADE Buffers                                                     ; Off                     ; Off                       ;
; Ignore GLOBAL Buffers                                                      ; Off                     ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                     ; Off                       ;
; Ignore LCELL Buffers                                                       ; Off                     ; Off                       ;
; Ignore SOFT Buffers                                                        ; On                      ; On                        ;
; Limit AHDL Integers to 32 Bits                                             ; Off                     ; Off                       ;
; Optimization Technique                                                     ; Balanced                ; Balanced                  ;
; Carry Chain Length                                                         ; 70                      ; 70                        ;
; Auto Carry Chains                                                          ; On                      ; On                        ;
; Auto Open-Drain Pins                                                       ; On                      ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                     ; Off                       ;
; Auto ROM Replacement                                                       ; On                      ; On                        ;
; Auto RAM Replacement                                                       ; On                      ; On                        ;
; Auto DSP Block Replacement                                                 ; On                      ; On                        ;
; Auto Shift Register Replacement                                            ; Auto                    ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                    ; Auto                      ;
; Auto Clock Enable Replacement                                              ; On                      ; On                        ;
; Strict RAM Replacement                                                     ; Off                     ; Off                       ;
; Allow Synchronous Control Signals                                          ; On                      ; On                        ;
; Force Use of Synchronous Clear Signals                                     ; Off                     ; Off                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                     ; Off                       ;
; Auto Resource Sharing                                                      ; Off                     ; Off                       ;
; Allow Any RAM Size For Recognition                                         ; Off                     ; Off                       ;
; Allow Any ROM Size For Recognition                                         ; Off                     ; Off                       ;
; Allow Any Shift Register Size For Recognition                              ; Off                     ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                        ; On                      ; On                        ;
; Ignore translate_off and synthesis_off directives                          ; Off                     ; Off                       ;
; Timing-Driven Synthesis                                                    ; On                      ; On                        ;
; Report Parameter Settings                                                  ; On                      ; On                        ;
; Report Source Assignments                                                  ; On                      ; On                        ;
; Report Connectivity Checks                                                 ; On                      ; On                        ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                     ; Off                       ;
; Synchronization Register Chain Length                                      ; 2                       ; 2                         ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation        ;
; HDL message level                                                          ; Level2                  ; Level2                    ;
; Suppress Register Optimization Related Messages                            ; Off                     ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                    ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                    ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                     ; 100                       ;
; Clock MUX Protection                                                       ; On                      ; On                        ;
; Auto Gated Clock Conversion                                                ; Off                     ; Off                       ;
; Block Design Naming                                                        ; Auto                    ; Auto                      ;
; SDC constraint protection                                                  ; Off                     ; Off                       ;
; Synthesis Effort                                                           ; Auto                    ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                      ; On                        ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                     ; Off                       ;
; Analysis & Synthesis Message Level                                         ; Medium                  ; Medium                    ;
; Disable Register Merging Across Hierarchies                                ; Auto                    ; Auto                      ;
; Resource Aware Inference For Block RAM                                     ; On                      ; On                        ;
; Synthesis Seed                                                             ; 1                       ; 1                         ;
+----------------------------------------------------------------------------+-------------------------+---------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                           ; Library ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/or1k_bootloaders_0.9/wb_bootrom.v                               ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v                               ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/raminfr.v                           ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/raminfr.v                           ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/uart_receiver.v                     ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_receiver.v                     ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/uart_regs.v                         ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_regs.v                         ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/uart_rfifo.v                        ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_rfifo.v                        ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/uart_sync_flops.v                   ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_sync_flops.v                   ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/uart_tfifo.v                        ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_tfifo.v                        ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/uart_top.v                          ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_top.v                          ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v                  ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v                  ;         ;
; ../src/uart16550_1.5.4/rtl/verilog/uart_wb.v                           ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_wb.v                           ;         ;
; ../src/verilog-arbiter_0-r1/src/arbiter.v                              ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/verilog-arbiter_0-r1/src/arbiter.v                              ;         ;
; ../src/wb_riscvscale_0/wb_vscale.v                                     ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v                                     ;         ;
; ../src/wb_riscvscale_0/vscale_alu.v                                    ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_alu.v                                    ;         ;
; ../src/wb_riscvscale_0/vscale_csr_file.v                               ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v                               ;         ;
; ../src/wb_riscvscale_0/vscale_ctrl.v                                   ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v                                   ;         ;
; ../src/wb_riscvscale_0/vscale_imm_gen.v                                ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_imm_gen.v                                ;         ;
; ../src/wb_riscvscale_0/vscale_mul_div.v                                ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_mul_div.v                                ;         ;
; ../src/wb_riscvscale_0/vscale_PC_mux.v                                 ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_PC_mux.v                                 ;         ;
; ../src/wb_riscvscale_0/vscale_pipeline.v                               ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v                               ;         ;
; ../src/wb_riscvscale_0/vscale_regfile.v                                ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_regfile.v                                ;         ;
; ../src/wb_riscvscale_0/vscale_src_a_mux.v                              ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_src_a_mux.v                              ;         ;
; ../src/wb_riscvscale_0/vscale_src_b_mux.v                              ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_src_b_mux.v                              ;         ;
; ../src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v                        ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v                        ;         ;
; ../src/wb_intercon_1.0/rtl/verilog/wb_mux.v                            ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_mux.v                            ;         ;
; ../src/vscale-wb-soc_0/rtl/verilog/vscale_soc.v                        ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/vscale_soc.v                        ;         ;
; ../src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v           ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v           ;         ;
; ../src/marsohod3-vscale-wb-soc_0/rtl/verilog/aux.v                     ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/aux.v                     ;         ;
; ../src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v ; yes             ; User Verilog HDL File        ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v ;         ;
; ../src/marsohod3-vscale-wb-soc_0/rtl/verilog/max10-altpll/altpll0.v    ; yes             ; User Wizard-Generated File   ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/max10-altpll/altpll0.v    ;         ;
; rv32_opcodes.vh                                                        ; yes             ; Auto-Found Unspecified File  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/rv32_opcodes.vh                                 ;         ;
; vscale_ctrl_constants.vh                                               ; yes             ; Auto-Found Unspecified File  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl_constants.vh                        ;         ;
; uart_defines.v                                                         ; yes             ; Auto-Found Verilog HDL File  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_defines.v                      ;         ;
; vscale_md_constants.vh                                                 ; yes             ; Auto-Found Unspecified File  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_md_constants.vh                          ;         ;
; vscale_csr_addr_map.vh                                                 ; yes             ; Auto-Found Unspecified File  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_addr_map.vh                          ;         ;
; vscale_alu_ops.vh                                                      ; yes             ; Auto-Found Unspecified File  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_alu_ops.vh                               ;         ;
; verilog_utils.vh                                                       ; yes             ; Auto-Found Unspecified File  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/verilog_utils_0/verilog_utils.vh                                ;         ;
; wb_intercon.vh                                                         ; yes             ; Auto-Found Unspecified File  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh          ;         ;
; altpll.tdf                                                             ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                            ;         ;
; aglobal160.inc                                                         ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                        ;         ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                       ;         ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                     ;         ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                     ;         ;
; db/altpll0_altpll.v                                                    ; yes             ; Auto-Generated Megafunction  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/altpll0_altpll.v                                     ;         ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;         ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;         ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;         ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;         ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;         ;
; altrom.inc                                                             ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                                            ;         ;
; altram.inc                                                             ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                                            ;         ;
; altdpram.inc                                                           ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                          ;         ;
; db/altsyncram_cnb1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/altsyncram_cnb1.tdf                                  ;         ;
; db/altsyncram_kkb1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/altsyncram_kkb1.tdf                                  ;         ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,242                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 4899                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 2825                                                                               ;
;     -- 3 input functions                    ; 1237                                                                               ;
;     -- <=2 input functions                  ; 837                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 4053                                                                               ;
;     -- arithmetic mode                      ; 846                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 1535                                                                               ;
;     -- Dedicated logic registers            ; 1535                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 18                                                                                 ;
; Total memory bits                           ; 2304                                                                               ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1610                                                                               ;
; Total fan-out                               ; 22776                                                                              ;
; Average fan-out                             ; 3.47                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                               ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                            ; Entity Name             ; Library Name ;
+----------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |marsohod3_vscale_wb_soc                                 ; 4899 (1)          ; 1535 (0)     ; 2304        ; 0          ; 0            ; 0       ; 0         ; 18   ; 0            ; 0          ; |marsohod3_vscale_wb_soc                                                                                                                                                                       ; marsohod3_vscale_wb_soc ; work         ;
;    |altpll0:pll|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|altpll0:pll                                                                                                                                                           ; altpll0                 ; work         ;
;       |altpll:altpll_component|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|altpll0:pll|altpll:altpll_component                                                                                                                                   ; altpll                  ; work         ;
;          |altpll0_altpll:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                     ; altpll0_altpll          ; work         ;
;    |counter:counter|                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|counter:counter                                                                                                                                                       ; counter                 ; work         ;
;    |reset:mreset|                                        ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|reset:mreset                                                                                                                                                          ; reset                   ; work         ;
;    |vscale_wb_soc:soc|                                   ; 4882 (0)          ; 1520 (0)     ; 2304        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc                                                                                                                                                     ; vscale_wb_soc           ; work         ;
;       |uart_top:uart16550|                               ; 580 (0)           ; 340 (0)      ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550                                                                                                                                  ; uart_top                ; work         ;
;          |uart_regs:regs|                                ; 560 (193)         ; 314 (109)    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs                                                                                                                   ; uart_regs               ; work         ;
;             |uart_receiver:receiver|                     ; 266 (125)         ; 142 (54)     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver                                                                                            ; uart_receiver           ; work         ;
;                |uart_rfifo:fifo_rx|                      ; 141 (139)         ; 88 (62)      ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                         ; uart_rfifo              ; work         ;
;                   |raminfr:rfifo|                        ; 2 (2)             ; 26 (26)      ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                           ; raminfr                 ; work         ;
;                      |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                      ; altsyncram              ; work         ;
;                         |altsyncram_kkb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_kkb1:auto_generated       ; altsyncram_kkb1         ; work         ;
;             |uart_sync_flops:i_uart_sync_flops|          ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                 ; uart_sync_flops         ; work         ;
;             |uart_transmitter:transmitter|               ; 100 (53)          ; 61 (22)      ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter                                                                                      ; uart_transmitter        ; work         ;
;                |uart_tfifo:fifo_tx|                      ; 47 (32)           ; 39 (13)      ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                   ; uart_tfifo              ; work         ;
;                   |raminfr:tfifo|                        ; 15 (15)           ; 26 (26)      ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                     ; raminfr                 ; work         ;
;                      |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                ; altsyncram              ; work         ;
;                         |altsyncram_kkb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_kkb1:auto_generated ; altsyncram_kkb1         ; work         ;
;          |uart_wb:wb_interface|                          ; 20 (20)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface                                                                                                             ; uart_wb                 ; work         ;
;       |wb_bootrom:bootrom|                               ; 663 (663)         ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_bootrom:bootrom                                                                                                                                  ; wb_bootrom              ; work         ;
;       |wb_intercon:wb_intercon0|                         ; 62 (0)            ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_intercon:wb_intercon0                                                                                                                            ; wb_intercon             ; work         ;
;          |wb_arbiter:wb_arbiter_rom0|                    ; 14 (8)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0                                                                                                 ; wb_arbiter              ; work         ;
;             |arbiter:arbiter0|                           ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0|arbiter:arbiter0                                                                                ; arbiter                 ; work         ;
;          |wb_mux:wb_mux_vscale_d|                        ; 46 (46)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_vscale_d                                                                                                     ; wb_mux                  ; work         ;
;          |wb_mux:wb_mux_vscale_i|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_vscale_i                                                                                                     ; wb_mux                  ; work         ;
;       |wb_vscale:wb_vscale|                              ; 3577 (180)        ; 1142 (139)   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale                                                                                                                                 ; wb_vscale               ; work         ;
;          |vscale_pipeline:vscale_core|                   ; 3397 (409)        ; 1003 (203)   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core                                                                                                     ; vscale_pipeline         ; work         ;
;             |vscale_PC_mux:PCmux|                        ; 154 (154)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_PC_mux:PCmux                                                                                 ; vscale_PC_mux           ; work         ;
;             |vscale_alu:alu|                             ; 713 (713)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_alu:alu                                                                                      ; vscale_alu              ; work         ;
;             |vscale_csr_file:csr|                        ; 1170 (1170)       ; 491 (491)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr                                                                                 ; vscale_csr_file         ; work         ;
;             |vscale_ctrl:ctrl|                           ; 133 (133)         ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl                                                                                    ; vscale_ctrl             ; work         ;
;             |vscale_imm_gen:imm_gen|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_imm_gen:imm_gen                                                                              ; vscale_imm_gen          ; work         ;
;             |vscale_mul_div:md|                          ; 661 (661)         ; 204 (204)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md                                                                                   ; vscale_mul_div          ; work         ;
;             |vscale_regfile:regfile|                     ; 13 (13)           ; 86 (86)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile                                                                              ; vscale_regfile          ; work         ;
;                |altsyncram:data_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0                                                        ; altsyncram              ; work         ;
;                   |altsyncram_cnb1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_cnb1:auto_generated                         ; altsyncram_cnb1         ; work         ;
;                |altsyncram:data_rtl_1|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1                                                        ; altsyncram              ; work         ;
;                   |altsyncram_cnb1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_cnb1:auto_generated                         ; altsyncram_cnb1         ; work         ;
;             |vscale_src_a_mux:src_a_mux|                 ; 77 (77)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_src_a_mux:src_a_mux                                                                          ; vscale_src_a_mux        ; work         ;
;             |vscale_src_b_mux:src_b_mux|                 ; 66 (66)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_src_b_mux:src_b_mux                                                                          ; vscale_src_b_mux        ; work         ;
+----------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_kkb1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_kkb1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_cnb1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_cnb1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate ;
+------------+------------+------------+------------+-----------------------------------+
; Name       ; dstate.011 ; dstate.010 ; dstate.001 ; dstate.000                        ;
+------------+------------+------------+------------+-----------------------------------+
; dstate.000 ; 0          ; 0          ; 0          ; 0                                 ;
; dstate.001 ; 0          ; 0          ; 1          ; 1                                 ;
; dstate.010 ; 0          ; 1          ; 0          ; 1                                 ;
; dstate.011 ; 1          ; 0          ; 0          ; 1                                 ;
+------------+------------+------------+------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|state ;
+-----------+-----------+-----------+-----------+--------------------------------------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000                            ;
+-----------+-----------+-----------+-----------+--------------------------------------+
; state.000 ; 0         ; 0         ; 0         ; 0                                    ;
; state.001 ; 0         ; 0         ; 1         ; 1                                    ;
; state.010 ; 0         ; 1         ; 0         ; 1                                    ;
; state.011 ; 1         ; 0         ; 0         ; 1                                    ;
+-----------+-----------+-----------+-----------+--------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state ;
+----------------------+--------------+----------------------+-----------------+-----------------------------------------------------+
; Name                 ; state.s_done ; state.s_setup_output ; state.s_compute ; state.s_idle                                        ;
+----------------------+--------------+----------------------+-----------------+-----------------------------------------------------+
; state.s_idle         ; 0            ; 0                    ; 0               ; 0                                                   ;
; state.s_compute      ; 0            ; 0                    ; 1               ; 1                                                   ;
; state.s_setup_output ; 0            ; 1                    ; 0               ; 1                                                   ;
; state.s_done         ; 1            ; 0                    ; 0               ; 1                                                   ;
+----------------------+--------------+----------------------+-----------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate ;
+------------+------------+------------+------------+--------------------------------------------------------+
; Name       ; wbstate.11 ; wbstate.10 ; wbstate.01 ; wbstate.00                                             ;
+------------+------------+------------+------------+--------------------------------------------------------+
; wbstate.00 ; 0          ; 0          ; 0          ; 0                                                      ;
; wbstate.01 ; 0          ; 0          ; 1          ; 1                                                      ;
; wbstate.10 ; 0          ; 1          ; 0          ; 1                                                      ;
; wbstate.11 ; 1          ; 0          ; 0          ; 1                                                      ;
+------------+------------+------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                               ; Latch Enable Signal                                                                              ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[1]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[2]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[4]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[5]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[6]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[0]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[7]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[8]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[9]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[10] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[11] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[12] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[3]  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[21] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[22] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[23] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[24] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[25] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[26] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[27] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[28] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[29] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[30] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[31] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[13] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[14] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[15] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[16] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[17] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[18] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[19] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[20] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|system_wen ; yes                    ;
; Number of user-specified and inferred latches = 32                                                       ;                                                                                                  ;                        ;
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                   ;
+--------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                            ;   ;
+--------------------------------------------------------------------------------------------+---+
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|kill_DX ;   ;
; Number of logic cells representing combinational loops                                     ; 1 ;
+--------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                                                                                         ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|prev_ex_code_WB[2] ; Stuck at GND due to stuck port data_in                                                                     ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[1]         ; Merged with vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[0]  ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|dwbm_riscv_stb                                                  ; Merged with vscale_wb_soc:soc|wb_vscale:wb_vscale|dwbm_riscv_cyc                                           ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_stb                                                  ; Merged with vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_cyc                                           ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[1]        ; Merged with vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[0] ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|out_sel[1]        ; Merged with vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|op[1]      ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[1..3]                                         ; Merged with vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                     ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|delayed_modem_signals[1..3]                       ; Merged with vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|delayed_modem_signals[0]                   ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[0]         ; Stuck at GND due to stuck port data_in                                                                     ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[0]        ; Stuck at GND due to stuck port data_in                                                                     ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|kill_wishbone_ireq[1]                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[63]             ; Stuck at GND due to stuck port data_in                                                                     ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate~6                                                        ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate~7                                                        ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate~8                                                        ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|state~6                                                         ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|state~7                                                         ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|state~8                                                         ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state~2           ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state~3           ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate~8                                   ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate~9                                   ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.000                                                       ; Lost fanout                                                                                                ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.00                                  ; Merged with vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                  ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.01                                  ; Merged with vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                             ;
; counter:counter|out[9..35]                                                                            ; Lost fanout                                                                                                ;
; reset:mreset|out[5..7]                                                                                ; Lost fanout                                                                                                ;
; Total Number of Removed Registers = 59                                                                ;                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1535  ;
; Number of registers using Synchronous Clear  ; 286   ;
; Number of registers using Synchronous Load   ; 209   ;
; Number of registers using Asynchronous Clear ; 298   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1031  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                  ;
+-----------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------+---------+
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[0]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[1]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[2]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[3]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[4]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[7]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[0]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[1]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[2]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[3]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[4]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[5]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[6]             ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[9]             ; 2       ;
; reset:mreset|reset                                                                                  ; 752     ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp          ; 4       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                       ; 3       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[1]                                          ; 14      ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[0]                                          ; 14      ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|imem_wait                                                     ; 9       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]                                          ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                           ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                           ; 5       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                       ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[0]                                          ; 2       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[1]                                          ; 1       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6_d                                          ; 1       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5_d                                          ; 1       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|sync_dat_o[0] ; 1       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|flop_0[0]     ; 1       ;
; Total number of inverted registers = 30                                                             ;         ;
+-----------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                          ; RAM Name                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[0]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[1]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[2]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[3]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[4]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[5]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[6]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[7]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[8]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[9]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[10]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[11]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[12]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[13]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[14]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[15]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[16]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[17]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[18]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[19]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[20]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[21]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[22]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[23]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[24]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[25]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[26]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[27]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[28]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[29]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[30]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[31]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[32]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[33]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[34]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[35]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[36]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[37]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[38]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[39]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[40]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[41]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[42]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[0]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[1]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[2]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[3]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[4]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[5]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[6]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[7]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[8]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[9]                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[10]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[11]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[12]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[13]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[14]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[15]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[16]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[17]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[18]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[19]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[20]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[21]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[22]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[23]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[24]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[25]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[26]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[27]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[28]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[29]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[30]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[31]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[32]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[33]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[34]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[35]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[36]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[37]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[38]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[39]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[40]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[41]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1_bypass[42]                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1                         ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[1]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[2]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[3]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[4]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[5]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[6]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[7]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[8]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9]  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[12] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[16] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[11]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[20]                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0|arbiter:arbiter0|token[0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[31]                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[6]                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[5]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[44]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[14]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[52]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[29]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[62]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[29]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|to_host[9]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|from_host[25]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtie                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[3]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[1]                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[7]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[6]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[7]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|wr_reg_unkilled_WB                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|prev_killed_DX                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_IF[29]                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|dwbm_riscv_adr[23]                                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[9]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mbadaddr[28]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|instret_full[40]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|instret_full[17]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|kill_wishbone_ireq[1]                                                           ;
; 4:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[21]                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mecode[2]                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mecode[0]                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|priv_stack[5]                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|priv_stack[2]                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[0]                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|prev_ex_code_WB[1]                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[2]                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[45]                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|a[33]                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[3]                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|a[22]                             ;
; 18:1               ; 9 bits    ; 108 LEs       ; 9 LEs                ; 99 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[1]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][2]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][0]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][1]              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][1]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][2]             ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                              ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[1]                                  ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[10]                                                              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[63]                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[4]                                                 ;
; 10:1               ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[21]                        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[2]                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[0]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[3]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[2]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[9]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|state                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|state                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|shifted_data                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_src_b_mux:src_b_mux|Mux23                    ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_src_b_mux:src_b_mux|Mux2                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|ebreak                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_PC_mux:PCmux|Mux44                           ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_PC_mux:PCmux|Mux56                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_PC_mux:PCmux|Mux59                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_PC_mux:PCmux|Mux30                           ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_PC_mux:PCmux|Mux26                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_src_b_mux:src_b_mux|Mux18                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|rs1_data_bypassed[15]                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|rs2_data_bypassed[4]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|Selector9                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|Selector8                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_src_b_mux:src_b_mux|Mux27                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|wb_data_WB[18]                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|wb_data_WB[0]                                       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux62                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|PC_src_sel[1]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|wb_data_WB[10]                                      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_alu:alu|Mux16                                ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_alu:alu|Mux8                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_alu:alu|Mux25                                ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_alu:alu|Mux5                                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_alu:alu|Mux29                                ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_alu:alu|Mux3                                 ;
; 24:1               ; 24 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|Selector52                      ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|Selector60                      ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |marsohod3_vscale_wb_soc|vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|Selector63                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_cnb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_cnb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_kkb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_kkb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 10000                     ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 6                         ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 100                       ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 25                        ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 10                        ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 36    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset:mreset ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc                            ;
+------------------+-------------------------------------------------------+----------------+
; Parameter Name   ; Value                                                 ; Type           ;
+------------------+-------------------------------------------------------+----------------+
; BOOTROM_MEMFILE  ; ../src/riscv-nmon_0/nmon_vscale-wb-soc_10MHz_9600.txt ; String         ;
; BOOTROM_MEMDEPTH ; 1024                                                  ; Signed Integer ;
+------------------+-------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_vscale_i ;
+----------------+----------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                       ;
+----------------+----------------------------------+------------------------------------------------------------+
; dw             ; 32                               ; Signed Integer                                             ;
; aw             ; 32                               ; Signed Integer                                             ;
; num_slaves     ; 1                                ; Signed Integer                                             ;
; MATCH_ADDR     ; 11110000000000000000000000000000 ; Unsigned Binary                                            ;
; MATCH_MASK     ; 11111111111111111111110000000000 ; Unsigned Binary                                            ;
+----------------+----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_vscale_d ;
+----------------+------------------------------------------------------------------+----------------------------+
; Parameter Name ; Value                                                            ; Type                       ;
+----------------+------------------------------------------------------------------+----------------------------+
; dw             ; 32                                                               ; Signed Integer             ;
; aw             ; 32                                                               ; Signed Integer             ;
; num_slaves     ; 2                                                                ; Signed Integer             ;
; MATCH_ADDR     ; 1001000000000000000000000000000011110000000000000000000000000000 ; Unsigned Binary            ;
; MATCH_MASK     ; 1111111111111111111111111110000011111111111111111111110000000000 ; Unsigned Binary            ;
+----------------+------------------------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                            ;
; aw             ; 32    ; Signed Integer                                                                            ;
; num_masters    ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0|arbiter:arbiter0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; NUM_PORTS      ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|wb_bootrom:bootrom       ;
+----------------+-------------------------------------------------------+----------------+
; Parameter Name ; Value                                                 ; Type           ;
+----------------+-------------------------------------------------------+----------------+
; DEPTH          ; 1024                                                  ; Signed Integer ;
; WB_AW          ; 10                                                    ; Signed Integer ;
; MEMFILE        ; ../src/riscv-nmon_0/nmon_vscale-wb-soc_10MHz_9600.txt ; String         ;
+----------------+-------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; SIM            ; 0     ; Signed Integer                                           ;
; debug          ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SIM            ; 0     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; SIM            ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; fifo_width     ; 8     ; Signed Integer                                                                                                          ;
; fifo_depth     ; 16    ; Signed Integer                                                                                                          ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                                          ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                                        ;
; data_width     ; 8     ; Signed Integer                                                                                                                        ;
; depth          ; 16    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                            ;
; init_value     ; 1     ; Unsigned Binary                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; sr_idle         ; 0000  ; Unsigned Binary                                                                               ;
; sr_rec_start    ; 0001  ; Unsigned Binary                                                                               ;
; sr_rec_bit      ; 0010  ; Unsigned Binary                                                                               ;
; sr_rec_parity   ; 0011  ; Unsigned Binary                                                                               ;
; sr_rec_stop     ; 0100  ; Unsigned Binary                                                                               ;
; sr_check_parity ; 0101  ; Unsigned Binary                                                                               ;
; sr_rec_prepare  ; 0110  ; Unsigned Binary                                                                               ;
; sr_end_bit      ; 0111  ; Unsigned Binary                                                                               ;
; sr_ca_lc_parity ; 1000  ; Unsigned Binary                                                                               ;
; sr_wait1        ; 1001  ; Unsigned Binary                                                                               ;
; sr_push         ; 1010  ; Unsigned Binary                                                                               ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; fifo_width     ; 11    ; Signed Integer                                                                                                    ;
; fifo_depth     ; 16    ; Signed Integer                                                                                                    ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                                    ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                                  ;
; data_width     ; 8     ; Signed Integer                                                                                                                  ;
; depth          ; 16    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_cnb1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_cnb1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_kkb1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_kkb1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; altpll0:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                      ;
; Entity Instance                           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl"    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; kill_DX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; kill_WB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core" ;
+---------------+-------+----------+------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                    ;
+---------------+-------+----------+------------------------------------------------------------+
; dmem_badmem_e ; Input ; Info     ; Stuck at GND                                               ;
+---------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|wb_vscale:wb_vscale"                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iwbm_sel_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iwbm_we_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iwbm_cti_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iwbm_bte_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iwbm_dat_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iwbm_rty_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dwbm_cti_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dwbm_bte_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dwbm_rty_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver"           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rstate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                      ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; stage1_rst_i    ; Input ; Info     ; Stuck at GND                                                                 ;
; stage1_clk_en_i ; Input ; Info     ; Stuck at VCC                                                                 ;
+-----------------+-------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface" ;
+------------+-------+----------+-------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                               ;
+------------+-------+----------+-------------------------------------------------------+
; wb_dat32_o ; Input ; Info     ; Stuck at GND                                          ;
; wb_sel_i   ; Input ; Info     ; Stuck at GND                                          ;
+------------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|uart_top:uart16550"                                                                                                                                                   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_dat_i  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wb_dat_o  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
; int_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; rts_pad_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; cts_pad_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; dtr_pad_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; dsr_pad_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ri_pad_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; dcd_pad_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0|arbiter:arbiter0" ;
+-------+--------+----------+----------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------+
; grant ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+-------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc|wb_intercon:wb_intercon0"                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_vscale_i_rty_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_vscale_d_rty_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_adr_o[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_adr_o[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_dat_o[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_cti_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_bte_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_err_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_uart0_rty_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_rom0_dat_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_sel_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_we_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_cti_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_bte_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_err_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_rom0_rty_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "vscale_wb_soc:soc"          ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; wb_iadr_o ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:counter"                                                                                                                                                                         ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out[35..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; out[7..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; reset      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll0:pll"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 1535                        ;
;     CLR               ; 116                         ;
;     CLR SCLR          ; 3                           ;
;     CLR SCLR SLD      ; 4                           ;
;     ENA               ; 618                         ;
;     ENA CLR           ; 130                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SLD       ; 35                          ;
;     ENA SCLR          ; 74                          ;
;     ENA SLD           ; 164                         ;
;     SCLR              ; 195                         ;
;     SLD               ; 6                           ;
;     plain             ; 180                         ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 4900                        ;
;     arith             ; 846                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 436                         ;
;         3 data inputs ; 408                         ;
;     normal            ; 4054                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 365                         ;
;         3 data inputs ; 829                         ;
;         4 data inputs ; 2825                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 25.90                       ;
; Average LUT depth     ; 9.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Feb 26 17:23:04 2017
Info: Command: quartus_map marsohod3-vscale-wb-soc_0
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v
    Info (12023): Found entity 1: wb_bootrom File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/raminfr.v
    Info (12023): Found entity 1: raminfr File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/raminfr.v Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_receiver.v Line: 194
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_regs.v
    Info (12023): Found entity 1: uart_regs File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_regs.v Line: 227
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_rfifo.v
    Info (12023): Found entity 1: uart_rfifo File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_rfifo.v Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_sync_flops.v
    Info (12023): Found entity 1: uart_sync_flops File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_sync_flops.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_tfifo.v
    Info (12023): Found entity 1: uart_tfifo File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_tfifo.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_top.v
    Info (12023): Found entity 1: uart_top File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_top.v Line: 137
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 150
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_wb.v
    Info (12023): Found entity 1: uart_wb File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_wb.v Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/verilog-arbiter_0-r1/src/arbiter.v
    Info (12023): Found entity 1: arbiter File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/verilog-arbiter_0-r1/src/arbiter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v
    Info (12023): Found entity 1: wb_vscale File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_alu.v
    Info (12023): Found entity 1: vscale_alu File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v
    Info (12023): Found entity 1: vscale_csr_file File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v
    Info (12023): Found entity 1: vscale_ctrl File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_imm_gen.v
    Info (12023): Found entity 1: vscale_imm_gen File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_imm_gen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_mul_div.v
    Info (12023): Found entity 1: vscale_mul_div File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_mul_div.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_PC_mux.v
    Info (12023): Found entity 1: vscale_PC_mux File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_PC_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v
    Info (12023): Found entity 1: vscale_pipeline File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_regfile.v
    Info (12023): Found entity 1: vscale_regfile File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_regfile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_src_a_mux.v
    Info (12023): Found entity 1: vscale_src_a_mux File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_src_a_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_src_b_mux.v
    Info (12023): Found entity 1: vscale_src_b_mux File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_src_b_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v
    Info (12023): Found entity 1: wb_arbiter File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v
    Info (12023): Found entity 1: wb_data_resize File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v
    Info (12023): Found entity 1: wb_upsizer File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_mux.v
    Info (12023): Found entity 1: wb_mux File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_mux.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/vscale_soc.v
    Info (12023): Found entity 1: vscale_wb_soc File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/vscale_soc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v
    Info (12023): Found entity 1: wb_intercon File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/aux.v
    Info (12023): Found entity 1: reset File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/aux.v Line: 1
    Info (12023): Found entity 2: counter File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/aux.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v
    Info (12023): Found entity 1: marsohod3_vscale_wb_soc File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/max10-altpll/altpll0.v
    Info (12023): Found entity 1: altpll0 File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/max10-altpll/altpll0.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at vscale_csr_file.v(99): created implicit net for "host_en" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 99
Warning (10236): Verilog HDL Implicit Net warning at vscale_pipeline.v(181): created implicit net for "kill_IF_wb" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 181
Warning (10222): Verilog HDL Parameter Declaration warning at uart_transmitter.v(201): Parameter Declaration in module "uart_transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 201
Warning (10222): Verilog HDL Parameter Declaration warning at uart_transmitter.v(202): Parameter Declaration in module "uart_transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 202
Warning (10222): Verilog HDL Parameter Declaration warning at uart_transmitter.v(203): Parameter Declaration in module "uart_transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 203
Warning (10222): Verilog HDL Parameter Declaration warning at uart_transmitter.v(204): Parameter Declaration in module "uart_transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 204
Warning (10222): Verilog HDL Parameter Declaration warning at uart_transmitter.v(205): Parameter Declaration in module "uart_transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 205
Warning (10222): Verilog HDL Parameter Declaration warning at uart_transmitter.v(206): Parameter Declaration in module "uart_transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 206
Info (12127): Elaborating entity "marsohod3_vscale_wb_soc" for the top level hierarchy
Warning (10034): Output port "LED[3..1]" at marsohod3_vscale_wb_soc.v(3) has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 3
Warning (10034): Output port "FTDI_BD1" at marsohod3_vscale_wb_soc.v(7) has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 7
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:pll" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 17
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:pll|altpll:altpll_component" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/max10-altpll/altpll0.v Line: 103
Info (12130): Elaborated megafunction instantiation "altpll0:pll|altpll:altpll_component" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/max10-altpll/altpll0.v Line: 103
Info (12133): Instantiated megafunction "altpll0:pll|altpll:altpll_component" with the following parameter: File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/max10-altpll/altpll0.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "100"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/altpll0_altpll.v Line: 30
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated" File: /opt/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 20
Info (12128): Elaborating entity "reset" for hierarchy "reset:mreset" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 25
Warning (10230): Verilog HDL assignment warning at aux.v(12): truncated value with size 32 to match size of target (8) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/aux.v Line: 12
Info (12128): Elaborating entity "vscale_wb_soc" for hierarchy "vscale_wb_soc:soc" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 37
Info (12128): Elaborating entity "wb_intercon" for hierarchy "vscale_wb_soc:soc|wb_intercon:wb_intercon0" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 102
Info (12128): Elaborating entity "wb_mux" for hierarchy "vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_vscale_i" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v Line: 110
Warning (10230): Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (1) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_mux.v Line: 109
Info (12128): Elaborating entity "wb_mux" for hierarchy "vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_vscale_d" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v Line: 142
Warning (10230): Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (1) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_mux.v Line: 109
Info (12128): Elaborating entity "wb_arbiter" for hierarchy "vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v Line: 172
Info (12128): Elaborating entity "arbiter" for hierarchy "vscale_wb_soc:soc|wb_intercon:wb_intercon0|wb_arbiter:wb_arbiter_rom0|arbiter:arbiter0" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v Line: 93
Warning (10230): Verilog HDL assignment warning at arbiter.v(57): truncated value with size 32 to match size of target (1) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/verilog-arbiter_0-r1/src/arbiter.v Line: 57
Info (12128): Elaborating entity "wb_bootrom" for hierarchy "vscale_wb_soc:soc|wb_bootrom:bootrom" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/vscale_soc.v Line: 33
Info (10648): Verilog HDL Display System Task info at wb_bootrom.v(44): Preloading boot ROM from ../src/riscv-nmon_0/nmon_vscale-wb-soc_10MHz_9600.txt File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 44
Warning (10850): Verilog HDL warning at wb_bootrom.v(45): number of words (213) in memory file does not match the number of elements in the address range [0:255] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 45
Warning (10030): Net "mem.data_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0' File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 31
Warning (10030): Net "mem.waddr_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0' File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 31
Warning (10030): Net "mem.we_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0' File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 31
Info (12128): Elaborating entity "uart_top" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/vscale_soc.v Line: 53
Info (12128): Elaborating entity "uart_wb" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_top.v Line: 224
Info (12128): Elaborating entity "uart_regs" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_top.v Line: 246
Warning (10230): Verilog HDL assignment warning at uart_regs.v(730): truncated value with size 32 to match size of target (8) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_regs.v Line: 730
Warning (10230): Verilog HDL assignment warning at uart_regs.v(841): truncated value with size 32 to match size of target (1) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_regs.v Line: 841
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_regs.v Line: 357
Info (12128): Elaborating entity "uart_tfifo" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 197
Info (12128): Elaborating entity "raminfr" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_tfifo.v Line: 188
Info (12128): Elaborating entity "uart_sync_flops" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_regs.v Line: 368
Info (12128): Elaborating entity "uart_receiver" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_regs.v Line: 378
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(221): object "rbit_in" assigned a value but never read File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_receiver.v Line: 221
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(254): object "rcounter16_eq_1" assigned a value but never read File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_receiver.v Line: 254
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(459): truncated value with size 32 to match size of target (8) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_receiver.v Line: 459
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(475): truncated value with size 32 to match size of target (10) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_receiver.v Line: 475
Info (12128): Elaborating entity "uart_rfifo" for hierarchy "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_receiver.v Line: 250
Info (12128): Elaborating entity "wb_vscale" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/vscale_soc.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at wb_vscale.v(97): object "mem_read_value" assigned a value but never read File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at wb_vscale.v(101): object "ddata" assigned a value but never read File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 101
Warning (10036): Verilog HDL or VHDL warning at wb_vscale.v(105): object "previous_dmem_access" assigned a value but never read File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at wb_vscale.v(107): object "cpu_start" assigned a value but never read File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 107
Info (10264): Verilog HDL Case Statement information at wb_vscale.v(144): all case item expressions in this case statement are onehot File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 144
Warning (10230): Verilog HDL assignment warning at wb_vscale.v(204): truncated value with size 32 to match size of target (4) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 204
Info (10264): Verilog HDL Case Statement information at wb_vscale.v(199): all case item expressions in this case statement are onehot File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 199
Warning (10230): Verilog HDL assignment warning at wb_vscale.v(234): truncated value with size 32 to match size of target (4) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 234
Info (10264): Verilog HDL Case Statement information at wb_vscale.v(227): all case item expressions in this case statement are onehot File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 227
Warning (10034): Output port "iwbm_dat_o" at wb_vscale.v(56) has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 56
Info (12128): Elaborating entity "vscale_pipeline" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/wb_vscale.v Line: 278
Warning (10036): Verilog HDL or VHDL warning at vscale_pipeline.v(181): object "kill_IF_wb" assigned a value but never read File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 181
Info (12128): Elaborating entity "vscale_ctrl" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 178
Warning (10230): Verilog HDL assignment warning at vscale_ctrl.v(171): truncated value with size 32 to match size of target (4) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 171
Warning (10230): Verilog HDL assignment warning at vscale_ctrl.v(302): truncated value with size 32 to match size of target (3) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 302
Warning (10230): Verilog HDL assignment warning at vscale_ctrl.v(303): truncated value with size 32 to match size of target (3) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 303
Warning (10230): Verilog HDL assignment warning at vscale_ctrl.v(304): truncated value with size 32 to match size of target (3) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 304
Warning (10230): Verilog HDL assignment warning at vscale_ctrl.v(305): truncated value with size 32 to match size of target (3) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 305
Warning (10230): Verilog HDL assignment warning at vscale_ctrl.v(306): truncated value with size 32 to match size of target (3) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 306
Warning (10230): Verilog HDL assignment warning at vscale_ctrl.v(307): truncated value with size 32 to match size of target (3) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 307
Warning (10230): Verilog HDL assignment warning at vscale_ctrl.v(451): truncated value with size 32 to match size of target (4) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 451
Info (12128): Elaborating entity "vscale_PC_mux" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_PC_mux:PCmux" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 192
Info (12128): Elaborating entity "vscale_regfile" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 230
Info (12128): Elaborating entity "vscale_imm_gen" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_imm_gen:imm_gen" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 236
Info (12128): Elaborating entity "vscale_src_a_mux" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_src_a_mux:src_a_mux" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 243
Info (12128): Elaborating entity "vscale_src_b_mux" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_src_b_mux:src_b_mux" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 250
Info (12128): Elaborating entity "vscale_alu" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_alu:alu" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 260
Info (12128): Elaborating entity "vscale_mul_div" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 275
Warning (10230): Verilog HDL assignment warning at vscale_mul_div.v(102): truncated value with size 32 to match size of target (5) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_mul_div.v Line: 102
Warning (10230): Verilog HDL assignment warning at vscale_mul_div.v(106): truncated value with size 32 to match size of target (5) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_mul_div.v Line: 106
Warning (10027): Verilog HDL or VHDL warning at the vscale_mul_div.v(109): index expression is not wide enough to address all of the elements in the array File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_mul_div.v Line: 109
Info (10264): Verilog HDL Case Statement information at vscale_mul_div.v(93): all case item expressions in this case statement are onehot File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_mul_div.v Line: 93
Info (12128): Elaborating entity "vscale_csr_file" for hierarchy "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 356
Warning (10036): Verilog HDL or VHDL warning at vscale_csr_file.v(99): object "host_en" assigned a value but never read File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 99
Warning (10858): Verilog HDL warning at vscale_csr_file.v(77): object host_wen used but never assigned File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 77
Warning (10240): Verilog HDL Always Construct warning at vscale_csr_file.v(113): inferring latch(es) for variable "wdata_internal", which holds its previous value in one or more paths through the always construct File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Warning (10030): Net "host_wen" at vscale_csr_file.v(77) has no driver or initial value, using a default initial value '0' File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 77
Info (10041): Inferred latch for "wdata_internal[0]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[1]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[2]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[3]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[4]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[5]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[6]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[7]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[8]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[9]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[10]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[11]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[12]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[13]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[14]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[15]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[16]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[17]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[18]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[19]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[20]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[21]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[22]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[23]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[24]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[25]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[26]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[27]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[28]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[29]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[30]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Info (10041): Inferred latch for "wdata_internal[31]" at vscale_csr_file.v(113) File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[31]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[30]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[29]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[28]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[27]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[26]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[25]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[24]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[23]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[22]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[21]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[20]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[19]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[18]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[17]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[16]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[15]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[14]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[13]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[12]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[11]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[10]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[9]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
    Warning (12110): Net "vscale_wb_soc:soc|wb_s2m_uart0_dat[8]" is missing source, defaulting to GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/vscale-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 35
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/marsohod3-vscale-wb-soc_0.ram0_wb_bootrom_5e23b5cb.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "vscale_wb_soc:soc|wb_bootrom:bootrom|mem" is uninferred because MIF is not supported for the selected family File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 31
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/marsohod3-vscale-wb-soc_0.ram0_wb_bootrom_5e23b5cb.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cnb1.tdf
    Info (12023): Found entity 1: altsyncram_cnb1 File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/altsyncram_cnb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kkb1.tdf
    Info (12023): Found entity 1: altsyncram_kkb1 File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/altsyncram_kkb1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "IO[5]" and its non-tri-state driver. File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "IO[7]" has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
    Warning (13040): bidirectional pin "IO[0]" has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
    Warning (13040): bidirectional pin "IO[1]" has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
    Warning (13040): bidirectional pin "IO[2]" has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
    Warning (13040): bidirectional pin "IO[3]" has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
    Warning (13040): bidirectional pin "IO[4]" has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
    Warning (13040): bidirectional pin "IO[6]" has no driver File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[1] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[16] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[2] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[17] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[4] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[19] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[5] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[6] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[0] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[15] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[7] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[8] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[9] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[10] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[11] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[12] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[3] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[18] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[21] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[22] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[23] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[24] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[25] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[26] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[27] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[28] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[29] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[30] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[31] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[13] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[14] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[15] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[16] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[17] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[18] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[19] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Warning (13012): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[20] has unsafe behavior File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_csr_file.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13] File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_pipeline.v Line: 204
Info (13000): Registers with preset signals will power-up high File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/uart16550_1.5.4/rtl/verilog/uart_transmitter.v Line: 170
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "IO[5]~synth" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 4
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 3
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 3
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 3
    Warning (13410): Pin "FTDI_BD1" is stuck at GND File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "altpll0:pll|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/bld-quartus/db/altpll0_altpll.v Line: 46
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY1" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 5
    Warning (15610): No output dependent on input pin "FTDI_BD0" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 6
    Warning (15610): No output dependent on input pin "FTDI_BD2" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 8
    Warning (15610): No output dependent on input pin "FTDI_BD3" File: /home/antony/riscv/riscv-soc-cores/build/marsohod3-vscale-wb-soc_0/src/marsohod3-vscale-wb-soc_0/rtl/verilog/marsohod3_vscale_wb_soc.v Line: 10
Info (21057): Implemented 5560 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 5461 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 1311 megabytes
    Info: Processing ended: Sun Feb 26 17:23:44 2017
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:02


