-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Closed_loop_control/Fuzzylogic_based_tuner_test_isim_beh.exe" -prj "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Closed_loop_control/Fuzzylogic_based_tuner_test_beh.prj" "work.Fuzzylogic_based_tuner_test" "work.glbl" 
