MIG: 23:37:44 : xml_input_file: board.prj
MIG: 23:37:45 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:37:45 : xml_input_file: board.prj
MIG: 23:37:45 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:37:45 : In updateAllModelParams
MIG: 23:37:45 : ################# RUNNING MIG BATCH ###################
MIG: 23:37:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:37:45 : synp_flow:  -- synthesis_mode: Other
MIG: 23:37:45 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:37:45 : vivado_mode: xpg_bd
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 1
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 : isPortInterface: 0
MIG: 23:37:45 :  locked false  
MIG: 23:37:45 : HDL Language: Verilog
MIG: 23:37:45 : compInfo: true
MIG: 23:37:45 : Vivado Options xc7a100t csg324 -1
MIG: 23:37:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:37:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:37:45 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:37:45 : I am in catch area
MIG: 23:37:45 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:37:53 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:37:53 : Component_Name: design_1_mig_7series_0_0
MIG: 23:37:53 : Moving design_1_mig_7series_0_0 ...
MIG: 23:37:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:37:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:37:53 : XGUI hdlLanguage: Verilog
MIG: 23:37:53 : xgui vivado_mode: xpg_bd
MIG: 23:37:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:37:53 : Reading D:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 23:37:54 : 1
MIG: 23:37:54 : Inside fn mem: DDR2
MIG: 23:37:54 : detect_uiclk: 81247969
MIG: 23:37:54 : cntrl:  memtype: DDR2
MIG: 23:37:54 : 1200
MIG: 23:37:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 23:37:54 : DDR2
MIG: 23:37:54 : 1
MIG: 23:37:54 : 81247969
MIG: 23:37:54 : 
MIG: 23:37:54 :  polarity_value: 1
MIG: 23:37:54 : 
MIG: 23:37:54 : 
MIG: 23:37:54 : cntrl:  memtype: DDR2
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:37:54 : TRUE
MIG: 23:37:54 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 23:37:54 : 
MIG: 23:37:54 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:37:54 : 
MIG: 23:37:54 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:37:54 : 
MIG: 23:37:54 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:37:54 : 
MIG: 23:37:54 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 12.000
MIG: 23:37:54 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:37:54 : 100000000
MIG: 23:37:54 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 23:37:54 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:37:54 : 1200000000
MIG: 23:37:54 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:37:54 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:37:54 : 1200000000
MIG: 23:37:54 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:37:54 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:37:54 : 1200000000
MIG: 23:37:54 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 23:37:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:37:54 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:37:54 : 1200000000
MIG: 23:37:54 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 23:37:54 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:37:54 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 23:37:54 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 23:37:54 : 2
MIG: 23:37:54 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 23:37:54 : 16
MIG: 23:37:54 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 23:37:54 : 2
MIG: 23:37:54 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: ECC ==> OFF
MIG: 23:37:54 : 16
MIG: 23:37:54 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 23:37:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:37:54 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:37:54 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:37:54 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 23:37:54 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 23:37:54 : 13
MIG: 23:37:54 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 23:37:54 : 27
MIG: 23:37:54 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:37:54 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 23:37:54 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 23:37:54 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 23:37:54 :  Invalid Param: DDR2_AL ==> "0"
MIG: 23:37:54 :  Invalid Param: DDR2_nAL ==> 0
MIG: 23:37:54 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 23:37:54 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 23:37:54 :  Invalid Param: DDR2_CL ==> 5
MIG: 23:37:54 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 23:37:54 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 23:37:54 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 23:37:54 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 23:37:54 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 23:37:54 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 23:37:54 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 23:37:54 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 23:37:54 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 23:37:54 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 23:37:54 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 12.000
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:37:54 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 23:37:54 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 23:37:54 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 23:37:54 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 23:37:54 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 23:37:54 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 23:37:54 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 23:37:54 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 23:37:54 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 23:37:54 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 23:37:54 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 23:37:54 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:37:54 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 23:37:54 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:37:54 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:37:54 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:37:54 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:37:54 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 23:37:54 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 23:37:54 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 23:37:54 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 23:37:54 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 23:37:54 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 23:37:54 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 23:37:54 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:37:54 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 23:37:54 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 23:37:54 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 23:37:54 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 23:37:54 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 23:37:54 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 23:37:54 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 23:37:54 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 23:37:54 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 23:37:54 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 23:37:54 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:37:54 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:37:54 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:37:54 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:37:54 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:37:54 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 23:37:54 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:37:54 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 23:37:54 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 23:37:54 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 23:37:54 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 23:37:54 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:37:54 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 23:37:54 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 23:37:54 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 23:37:54 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:37:54 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:37:54 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 23:37:54 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 23:37:54 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:37:54 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 23:37:54 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 23:37:54 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 23:37:54 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 23:37:54 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:37:54 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 23:37:54 : 4
MIG: 23:37:54 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 23:37:54 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:37:54 : TRUE
MIG: 23:37:54 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:37:54 : 1
MIG: 23:37:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 23:37:54 : 134217728
MIG: 23:37:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 23:37:54 : 64
MIG: 23:37:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 23:37:54 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 23:37:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:37:54 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:37:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:37:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:37:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:37:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:37:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:37:54 : 
MIG: 23:37:54 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 23:37:54 : 
MIG: 23:37:54 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:37:54 : NOBUF
MIG: 23:37:54 : NONE
MIG: 23:37:54 : 
MIG: 23:37:54 : Same Interface
MIG: 23:38:50 : xml_input_file: board.prj
MIG: 23:38:50 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:38:50 : In updateAllModelParams
MIG: 23:38:50 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:38:50 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:38:50 : ################# RUNNING MIG BATCH ###################
MIG: 23:38:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:38:50 : synp_flow:  -- synthesis_mode: Other
MIG: 23:38:50 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:38:50 : vivado_mode: xpg_bd
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 1
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 : isPortInterface: 0
MIG: 23:38:50 :  locked false  
MIG: 23:38:50 : HDL Language: Verilog
MIG: 23:38:50 : compInfo: true
MIG: 23:38:50 : Vivado Options xc7a100t csg324 -1
MIG: 23:38:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:38:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:38:50 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:38:50 : I am in catch area
MIG: 23:38:50 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:38:56 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:38:56 : Component_Name: design_1_mig_7series_0_0
MIG: 23:38:56 : Moving design_1_mig_7series_0_0 ...
MIG: 23:38:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:38:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:38:56 : XGUI hdlLanguage: Verilog
MIG: 23:38:56 : xgui vivado_mode: xpg_bd
MIG: 23:38:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:38:56 : Reading D:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 23:38:57 : 
MIG: 23:38:57 : Inside fn mem: DDR2
MIG: 23:38:57 : detect_uiclk: 81247969
MIG: 23:38:57 : cntrl:  memtype: DDR2
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 23:38:57 : 
MIG: 23:38:57 : 
MIG: 23:38:57 : 
MIG: 23:38:57 : 
MIG: 23:38:57 :  polarity_value: 1
MIG: 23:38:57 : 
MIG: 23:38:57 : 
MIG: 23:38:57 : cntrl:  memtype: DDR2
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 12.000
MIG: 23:38:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 23:38:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:38:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:38:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 23:38:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:38:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:38:57 : 
MIG: 23:38:57 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 23:38:57 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:38:57 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 23:38:57 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: ECC ==> OFF
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 23:38:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:38:57 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:38:57 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:38:57 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 23:38:57 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:38:57 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 23:38:57 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 23:38:57 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 23:38:57 :  Invalid Param: DDR2_AL ==> "0"
MIG: 23:38:57 :  Invalid Param: DDR2_nAL ==> 0
MIG: 23:38:57 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 23:38:57 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 23:38:57 :  Invalid Param: DDR2_CL ==> 5
MIG: 23:38:57 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 23:38:57 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 23:38:57 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 23:38:57 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 23:38:57 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 23:38:57 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 23:38:57 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 23:38:57 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 23:38:57 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 23:38:57 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 23:38:57 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 12.000
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:38:57 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 23:38:57 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 23:38:57 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 23:38:57 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 23:38:57 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 23:38:57 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 23:38:57 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 23:38:57 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 23:38:57 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 23:38:57 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 23:38:57 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 23:38:57 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:38:57 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 23:38:57 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:38:57 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:38:57 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:38:57 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:38:57 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 23:38:57 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 23:38:57 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 23:38:57 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 23:38:57 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 23:38:57 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 23:38:57 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 23:38:57 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:38:57 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 23:38:57 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 23:38:57 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 23:38:57 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 23:38:57 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 23:38:57 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 23:38:57 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 23:38:57 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 23:38:57 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 23:38:57 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 23:38:57 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:38:57 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:38:57 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:38:57 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:38:57 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:38:57 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 23:38:57 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:38:57 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 23:38:57 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 23:38:57 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 23:38:57 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 23:38:57 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:38:57 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 23:38:57 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 23:38:57 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 23:38:57 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:38:57 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:38:57 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 23:38:57 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 23:38:57 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:38:57 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 23:38:57 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 23:38:57 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 23:38:57 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 23:38:57 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:38:57 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 23:38:57 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 23:38:57 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 23:38:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:38:57 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:38:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:38:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:38:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:38:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:38:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:38:57 : 
MIG: 23:38:57 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 23:38:57 : 
MIG: 23:38:57 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:38:57 : 
MIG: 23:38:57 : 
MIG: 23:38:57 : 
MIG: 23:38:57 : Same Interface
MIG: 23:54:07 : Running synthesis.xit
MIG: 23:54:07 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:54:07 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:54:07 : ################# RUNNING MIG BATCH ###################
MIG: 23:54:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:54:07 : synp_flow:  -- synthesis_mode: Other
MIG: 23:54:07 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:54:07 : vivado_mode: xpg_bd
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:07 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 1
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 : isPortInterface: 0
MIG: 23:54:08 :  locked false  
MIG: 23:54:08 : HDL Language: Verilog
MIG: 23:54:08 : compInfo: false
MIG: 23:54:08 : Vivado Options xc7a100t csg324 -1
MIG: 23:54:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:54:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:54:08 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:54:08 : I am in catch area
MIG: 23:54:08 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:54:13 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:54:13 : Component_Name: design_1_mig_7series_0_0
MIG: 23:54:13 : Moving design_1_mig_7series_0_0 ...
MIG: 23:54:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:54:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:54:14 : Running vlog_synth_rpr.xit
MIG: 23:54:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:54:14 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:54:14 : ################# RUNNING MIG BATCH ###################
MIG: 23:54:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:54:14 : synp_flow:  -- synthesis_mode: Other
MIG: 23:54:14 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:54:14 : vivado_mode: xpg_bd
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 1
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 : isPortInterface: 0
MIG: 23:54:14 :  locked false  
MIG: 23:54:14 : HDL Language: Verilog
MIG: 23:54:14 : compInfo: false
MIG: 23:54:14 : Vivado Options xc7a100t csg324 -1
MIG: 23:54:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:54:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:54:14 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:54:14 : I am in catch area
MIG: 23:54:14 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:54:20 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:54:20 : Component_Name: design_1_mig_7series_0_0
MIG: 23:54:20 : Moving design_1_mig_7series_0_0 ...
MIG: 23:54:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:54:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:54:20 : Running simulation.xit
MIG: 23:54:20 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:54:20 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:54:20 : ################# RUNNING MIG BATCH ###################
MIG: 23:54:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:54:20 : synp_flow:  -- synthesis_mode: Other
MIG: 23:54:20 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:54:20 : vivado_mode: xpg_bd
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 1
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 : isPortInterface: 0
MIG: 23:54:20 :  locked false  
MIG: 23:54:20 : HDL Language: Verilog
MIG: 23:54:20 : compInfo: false
MIG: 23:54:20 : Vivado Options xc7a100t csg324 -1
MIG: 23:54:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:54:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:54:20 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:54:20 : I am in catch area
MIG: 23:54:20 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:54:26 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:54:26 : Component_Name: design_1_mig_7series_0_0
MIG: 23:54:26 : Moving design_1_mig_7series_0_0 ...
MIG: 23:54:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:54:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:54:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:54:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:54:26 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:54:26 : ################# RUNNING MIG BATCH ###################
MIG: 23:54:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:54:26 : synp_flow:  -- synthesis_mode: Other
MIG: 23:54:26 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:54:26 : vivado_mode: xpg_bd
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 1
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 : isPortInterface: 0
MIG: 23:54:26 :  locked false  
MIG: 23:54:26 : HDL Language: Verilog
MIG: 23:54:26 : compInfo: false
MIG: 23:54:26 : Vivado Options xc7a100t csg324 -1
MIG: 23:54:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:54:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:54:26 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:54:26 : I am in catch area
MIG: 23:54:26 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:54:32 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:54:32 : Component_Name: design_1_mig_7series_0_0
MIG: 23:54:32 : Moving design_1_mig_7series_0_0 ...
MIG: 23:54:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:54:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:54:32 : Running implementation.xit
MIG: 23:54:32 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:54:32 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:54:32 : ################# RUNNING MIG BATCH ###################
MIG: 23:54:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:54:32 : synp_flow:  -- synthesis_mode: Other
MIG: 23:54:32 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:54:32 : vivado_mode: xpg_bd
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 1
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 : isPortInterface: 0
MIG: 23:54:32 :  locked false  
MIG: 23:54:32 : HDL Language: Verilog
MIG: 23:54:32 : compInfo: false
MIG: 23:54:32 : Vivado Options xc7a100t csg324 -1
MIG: 23:54:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:54:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:54:32 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:54:32 : I am in catch area
MIG: 23:54:32 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:54:38 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:54:38 : Component_Name: design_1_mig_7series_0_0
MIG: 23:54:38 : Moving design_1_mig_7series_0_0 ...
MIG: 23:54:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:54:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:33 : Running synthesis.xit
MIG: 23:58:33 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:58:33 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:33 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:58:33 : vivado_mode: xpg_bd
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 1
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 : isPortInterface: 0
MIG: 23:58:33 :  locked false  
MIG: 23:58:33 : HDL Language: Verilog
MIG: 23:58:33 : compInfo: false
MIG: 23:58:33 : Vivado Options xc7a100t csg324 -1
MIG: 23:58:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:58:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:58:33 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:58:33 : I am in catch area
MIG: 23:58:33 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:58:39 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:58:39 : Component_Name: design_1_mig_7series_0_0
MIG: 23:58:39 : Moving design_1_mig_7series_0_0 ...
MIG: 23:58:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:58:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:39 : Running vlog_synth_rpr.xit
MIG: 23:58:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:58:39 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:58:39 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:58:39 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:39 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:58:39 : vivado_mode: xpg_bd
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:39 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 1
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 : isPortInterface: 0
MIG: 23:58:40 :  locked false  
MIG: 23:58:40 : HDL Language: Verilog
MIG: 23:58:40 : compInfo: false
MIG: 23:58:40 : Vivado Options xc7a100t csg324 -1
MIG: 23:58:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:58:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:58:40 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:58:40 : I am in catch area
MIG: 23:58:40 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:58:45 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:58:45 : Component_Name: design_1_mig_7series_0_0
MIG: 23:58:45 : Moving design_1_mig_7series_0_0 ...
MIG: 23:58:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:58:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:46 : Running simulation.xit
MIG: 23:58:46 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:58:46 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:46 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:58:46 : vivado_mode: xpg_bd
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 1
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 : isPortInterface: 0
MIG: 23:58:46 :  locked false  
MIG: 23:58:46 : HDL Language: Verilog
MIG: 23:58:46 : compInfo: false
MIG: 23:58:46 : Vivado Options xc7a100t csg324 -1
MIG: 23:58:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:58:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:58:46 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:58:46 : I am in catch area
MIG: 23:58:46 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:58:52 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:58:52 : Component_Name: design_1_mig_7series_0_0
MIG: 23:58:52 : Moving design_1_mig_7series_0_0 ...
MIG: 23:58:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:58:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:58:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:58:52 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:58:52 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:58:52 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:52 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:58:52 : vivado_mode: xpg_bd
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 1
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 : isPortInterface: 0
MIG: 23:58:52 :  locked false  
MIG: 23:58:52 : HDL Language: Verilog
MIG: 23:58:52 : compInfo: false
MIG: 23:58:52 : Vivado Options xc7a100t csg324 -1
MIG: 23:58:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:58:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:58:52 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:58:52 : I am in catch area
MIG: 23:58:52 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:58:58 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:58:58 : Component_Name: design_1_mig_7series_0_0
MIG: 23:58:58 : Moving design_1_mig_7series_0_0 ...
MIG: 23:58:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:58:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:58:58 : Running implementation.xit
MIG: 23:58:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:58:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:58:58 : ################# RUNNING MIG BATCH ###################
MIG: 23:58:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:58:58 : synp_flow:  -- synthesis_mode: Other
MIG: 23:58:58 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:58:58 : vivado_mode: xpg_bd
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:58 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 1
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 : isPortInterface: 0
MIG: 23:58:59 :  locked false  
MIG: 23:58:59 : HDL Language: Verilog
MIG: 23:58:59 : compInfo: false
MIG: 23:58:59 : Vivado Options xc7a100t csg324 -1
MIG: 23:58:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:58:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:58:59 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:58:59 : I am in catch area
MIG: 23:58:59 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:59:04 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:59:04 : Component_Name: design_1_mig_7series_0_0
MIG: 23:59:04 : Moving design_1_mig_7series_0_0 ...
MIG: 23:59:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:59:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:04 : Running synthesis.xit
MIG: 01:27:04 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:27:04 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:04 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:27:04 : vivado_mode: xpg_bd
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 1
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 : isPortInterface: 0
MIG: 01:27:04 :  locked false  
MIG: 01:27:04 : HDL Language: Verilog
MIG: 01:27:04 : compInfo: false
MIG: 01:27:04 : Vivado Options xc7a100t csg324 -1
MIG: 01:27:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:27:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:27:04 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:27:04 : I am in catch area
MIG: 01:27:04 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:10 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:27:10 : Component_Name: design_1_mig_7series_0_0
MIG: 01:27:10 : Moving design_1_mig_7series_0_0 ...
MIG: 01:27:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:27:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:10 : Running vlog_synth_rpr.xit
MIG: 01:27:11 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:27:11 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:27:11 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:27:11 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:11 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:27:11 : vivado_mode: xpg_bd
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 1
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 : isPortInterface: 0
MIG: 01:27:11 :  locked false  
MIG: 01:27:11 : HDL Language: Verilog
MIG: 01:27:11 : compInfo: false
MIG: 01:27:11 : Vivado Options xc7a100t csg324 -1
MIG: 01:27:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:27:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:27:11 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:27:11 : I am in catch area
MIG: 01:27:11 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:16 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:27:16 : Component_Name: design_1_mig_7series_0_0
MIG: 01:27:16 : Moving design_1_mig_7series_0_0 ...
MIG: 01:27:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:27:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:17 : Running simulation.xit
MIG: 01:27:17 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:27:17 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:17 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:27:17 : vivado_mode: xpg_bd
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 1
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 : isPortInterface: 0
MIG: 01:27:17 :  locked false  
MIG: 01:27:17 : HDL Language: Verilog
MIG: 01:27:17 : compInfo: false
MIG: 01:27:17 : Vivado Options xc7a100t csg324 -1
MIG: 01:27:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:27:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:27:17 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:27:17 : I am in catch area
MIG: 01:27:17 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:23 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:27:23 : Component_Name: design_1_mig_7series_0_0
MIG: 01:27:23 : Moving design_1_mig_7series_0_0 ...
MIG: 01:27:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:27:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:27:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:27:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:27:24 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:27:24 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:24 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:27:24 : vivado_mode: xpg_bd
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 1
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 : isPortInterface: 0
MIG: 01:27:24 :  locked false  
MIG: 01:27:24 : HDL Language: Verilog
MIG: 01:27:24 : compInfo: false
MIG: 01:27:24 : Vivado Options xc7a100t csg324 -1
MIG: 01:27:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:27:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:27:24 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:27:24 : I am in catch area
MIG: 01:27:24 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:29 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:27:29 : Component_Name: design_1_mig_7series_0_0
MIG: 01:27:29 : Moving design_1_mig_7series_0_0 ...
MIG: 01:27:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:27:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:30 : Running implementation.xit
MIG: 01:27:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:27:30 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:27:30 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:27:30 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:30 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:27:30 : vivado_mode: xpg_bd
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 1
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 : isPortInterface: 0
MIG: 01:27:30 :  locked false  
MIG: 01:27:30 : HDL Language: Verilog
MIG: 01:27:30 : compInfo: false
MIG: 01:27:30 : Vivado Options xc7a100t csg324 -1
MIG: 01:27:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:27:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:27:30 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:27:30 : I am in catch area
MIG: 01:27:30 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:36 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:27:36 : Component_Name: design_1_mig_7series_0_0
MIG: 01:27:36 : Moving design_1_mig_7series_0_0 ...
MIG: 01:27:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:27:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:09 : Running synthesis.xit
MIG: 01:11:09 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:11:09 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:09 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:11:09 : vivado_mode: xpg_bd
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 1
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 : isPortInterface: 0
MIG: 01:11:09 :  locked false  
MIG: 01:11:09 : HDL Language: Verilog
MIG: 01:11:09 : compInfo: false
MIG: 01:11:09 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:11:09 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:11:09 : I am in catch area
MIG: 01:11:09 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:19 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:11:19 : Component_Name: design_1_mig_7series_0_0
MIG: 01:11:19 : Moving design_1_mig_7series_0_0 ...
MIG: 01:11:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:11:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:19 : Running vlog_synth_rpr.xit
MIG: 01:11:19 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:11:19 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:11:19 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:11:19 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:19 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:11:19 : vivado_mode: xpg_bd
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:19 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 1
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 : isPortInterface: 0
MIG: 01:11:20 :  locked false  
MIG: 01:11:20 : HDL Language: Verilog
MIG: 01:11:20 : compInfo: false
MIG: 01:11:20 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:11:20 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:11:20 : I am in catch area
MIG: 01:11:20 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:26 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:11:26 : Component_Name: design_1_mig_7series_0_0
MIG: 01:11:26 : Moving design_1_mig_7series_0_0 ...
MIG: 01:11:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:11:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:26 : Running simulation.xit
MIG: 01:11:26 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:11:26 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:26 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:11:26 : vivado_mode: xpg_bd
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:26 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 1
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 : isPortInterface: 0
MIG: 01:11:27 :  locked false  
MIG: 01:11:27 : HDL Language: Verilog
MIG: 01:11:27 : compInfo: false
MIG: 01:11:27 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:11:27 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:11:27 : I am in catch area
MIG: 01:11:27 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:33 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:11:33 : Component_Name: design_1_mig_7series_0_0
MIG: 01:11:33 : Moving design_1_mig_7series_0_0 ...
MIG: 01:11:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:11:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:11:33 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:11:33 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:11:33 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:11:33 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:33 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:11:33 : vivado_mode: xpg_bd
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:33 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 1
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 :  locked false  
MIG: 01:11:34 : HDL Language: Verilog
MIG: 01:11:34 : compInfo: false
MIG: 01:11:34 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:11:34 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:11:34 : I am in catch area
MIG: 01:11:34 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:52:34 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:52:34 : Component_Name: design_1_mig_7series_0_0
MIG: 01:52:34 : Moving design_1_mig_7series_0_0 ...
MIG: 01:52:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:52:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:52:34 : Running implementation.xit
MIG: 01:52:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:52:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:52:35 : ################# RUNNING MIG BATCH ###################
MIG: 01:52:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:52:35 : synp_flow:  -- synthesis_mode: Other
MIG: 01:52:35 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:52:35 : vivado_mode: xpg_bd
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 1
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 : isPortInterface: 0
MIG: 01:52:35 :  locked false  
MIG: 01:52:35 : HDL Language: Verilog
MIG: 01:52:35 : compInfo: false
MIG: 01:52:35 : Vivado Options xc7a100t csg324 -1
MIG: 01:52:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:52:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:52:35 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:52:35 : I am in catch area
MIG: 01:52:35 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:52:41 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:52:41 : Component_Name: design_1_mig_7series_0_0
MIG: 01:52:41 : Moving design_1_mig_7series_0_0 ...
MIG: 01:52:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:52:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:43:29 : Running synthesis.xit
MIG: 01:43:29 : ################# RUNNING MIG BATCH ###################
MIG: 01:43:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:43:29 : synp_flow:  -- synthesis_mode: Other
MIG: 01:43:29 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:43:29 : vivado_mode: xpg_bd
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 1
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 : isPortInterface: 0
MIG: 01:43:29 :  locked false  
MIG: 01:43:29 : HDL Language: Verilog
MIG: 01:43:29 : compInfo: false
MIG: 01:43:29 : Vivado Options xc7a100t csg324 -1
MIG: 01:43:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:43:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:43:29 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:43:29 : I am in catch area
MIG: 01:43:29 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:43:38 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:43:38 : Component_Name: design_1_mig_7series_0_0
MIG: 01:43:38 : Moving design_1_mig_7series_0_0 ...
MIG: 01:43:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:43:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:43:38 : Running vlog_synth_rpr.xit
MIG: 01:43:38 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:43:38 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:43:38 : ################# RUNNING MIG BATCH ###################
MIG: 01:43:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:43:38 : synp_flow:  -- synthesis_mode: Other
MIG: 01:43:38 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:43:38 : vivado_mode: xpg_bd
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 1
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 : isPortInterface: 0
MIG: 01:43:38 :  locked false  
MIG: 01:43:38 : HDL Language: Verilog
MIG: 01:43:38 : compInfo: false
MIG: 01:43:38 : Vivado Options xc7a100t csg324 -1
MIG: 01:43:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:43:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:43:38 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:43:38 : I am in catch area
MIG: 01:43:38 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:43:44 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:43:44 : Component_Name: design_1_mig_7series_0_0
MIG: 01:43:44 : Moving design_1_mig_7series_0_0 ...
MIG: 01:43:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:43:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:43:44 : Running simulation.xit
MIG: 01:43:44 : ################# RUNNING MIG BATCH ###################
MIG: 01:43:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:43:44 : synp_flow:  -- synthesis_mode: Other
MIG: 01:43:44 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:43:44 : vivado_mode: xpg_bd
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:44 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 1
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 : isPortInterface: 0
MIG: 01:43:45 :  locked false  
MIG: 01:43:45 : HDL Language: Verilog
MIG: 01:43:45 : compInfo: false
MIG: 01:43:45 : Vivado Options xc7a100t csg324 -1
MIG: 01:43:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:43:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:43:45 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:43:45 : I am in catch area
MIG: 01:43:45 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:43:50 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:43:50 : Component_Name: design_1_mig_7series_0_0
MIG: 01:43:50 : Moving design_1_mig_7series_0_0 ...
MIG: 01:43:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:43:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:43:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:43:51 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:43:51 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:43:51 : ################# RUNNING MIG BATCH ###################
MIG: 01:43:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:43:51 : synp_flow:  -- synthesis_mode: Other
MIG: 01:43:51 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:43:51 : vivado_mode: xpg_bd
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 1
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 : isPortInterface: 0
MIG: 01:43:51 :  locked false  
MIG: 01:43:51 : HDL Language: Verilog
MIG: 01:43:51 : compInfo: false
MIG: 01:43:51 : Vivado Options xc7a100t csg324 -1
MIG: 01:43:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:43:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:43:51 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:43:51 : I am in catch area
MIG: 01:43:51 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:43:56 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:43:56 : Component_Name: design_1_mig_7series_0_0
MIG: 01:43:56 : Moving design_1_mig_7series_0_0 ...
MIG: 01:43:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:43:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:43:57 : Running implementation.xit
MIG: 01:43:57 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:43:57 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:43:57 : ################# RUNNING MIG BATCH ###################
MIG: 01:43:57 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:43:57 : synp_flow:  -- synthesis_mode: Other
MIG: 01:43:57 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:43:57 : vivado_mode: xpg_bd
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 1
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 : isPortInterface: 0
MIG: 01:43:57 :  locked false  
MIG: 01:43:57 : HDL Language: Verilog
MIG: 01:43:57 : compInfo: false
MIG: 01:43:57 : Vivado Options xc7a100t csg324 -1
MIG: 01:43:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:43:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:43:57 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:43:57 : I am in catch area
MIG: 01:43:57 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:44:02 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:44:02 : Component_Name: design_1_mig_7series_0_0
MIG: 01:44:02 : Moving design_1_mig_7series_0_0 ...
MIG: 01:44:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:44:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:05:07 : Running synthesis.xit
MIG: 16:05:07 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:05:07 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:07 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:05:07 : vivado_mode: xpg_bd
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 1
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 : isPortInterface: 0
MIG: 16:05:07 :  locked false  
MIG: 16:05:07 : HDL Language: Verilog
MIG: 16:05:07 : compInfo: false
MIG: 16:05:07 : Vivado Options xc7a100t csg324 -1
MIG: 16:05:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:05:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:05:07 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:05:07 : I am in catch area
MIG: 16:05:07 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:05:13 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:05:13 : Component_Name: design_1_mig_7series_0_0
MIG: 16:05:13 : Moving design_1_mig_7series_0_0 ...
MIG: 16:05:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:05:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:05:13 : Running vlog_synth_rpr.xit
MIG: 16:05:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:05:13 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:05:13 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:05:13 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:13 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:05:13 : vivado_mode: xpg_bd
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 1
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 : isPortInterface: 0
MIG: 16:05:13 :  locked false  
MIG: 16:05:13 : HDL Language: Verilog
MIG: 16:05:13 : compInfo: false
MIG: 16:05:13 : Vivado Options xc7a100t csg324 -1
MIG: 16:05:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:05:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:05:13 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:05:13 : I am in catch area
MIG: 16:05:13 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:05:19 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:05:19 : Component_Name: design_1_mig_7series_0_0
MIG: 16:05:19 : Moving design_1_mig_7series_0_0 ...
MIG: 16:05:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:05:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:05:19 : Running simulation.xit
MIG: 16:05:19 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:05:19 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:19 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:05:19 : vivado_mode: xpg_bd
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 1
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 : isPortInterface: 0
MIG: 16:05:19 :  locked false  
MIG: 16:05:19 : HDL Language: Verilog
MIG: 16:05:19 : compInfo: false
MIG: 16:05:19 : Vivado Options xc7a100t csg324 -1
MIG: 16:05:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:05:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:05:19 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:05:19 : I am in catch area
MIG: 16:05:19 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:05:25 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:05:25 : Component_Name: design_1_mig_7series_0_0
MIG: 16:05:25 : Moving design_1_mig_7series_0_0 ...
MIG: 16:05:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:05:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:05:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:05:25 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:05:25 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:05:25 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:05:25 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:25 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:05:25 : vivado_mode: xpg_bd
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:25 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 1
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 : isPortInterface: 0
MIG: 16:05:26 :  locked false  
MIG: 16:05:26 : HDL Language: Verilog
MIG: 16:05:26 : compInfo: false
MIG: 16:05:26 : Vivado Options xc7a100t csg324 -1
MIG: 16:05:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:05:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:05:26 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:05:26 : I am in catch area
MIG: 16:05:26 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:05:31 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:05:31 : Component_Name: design_1_mig_7series_0_0
MIG: 16:05:31 : Moving design_1_mig_7series_0_0 ...
MIG: 16:05:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:05:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:05:32 : Running implementation.xit
MIG: 16:05:32 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:05:32 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:05:32 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:05:32 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:32 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:05:32 : vivado_mode: xpg_bd
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 1
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 : isPortInterface: 0
MIG: 16:05:32 :  locked false  
MIG: 16:05:32 : HDL Language: Verilog
MIG: 16:05:32 : compInfo: false
MIG: 16:05:32 : Vivado Options xc7a100t csg324 -1
MIG: 16:05:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:05:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:05:32 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:05:32 : I am in catch area
MIG: 16:05:32 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:05:38 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:05:38 : Component_Name: design_1_mig_7series_0_0
MIG: 16:05:38 : Moving design_1_mig_7series_0_0 ...
MIG: 16:05:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:05:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:32:36 : Running synthesis.xit
MIG: 09:32:36 : ################# RUNNING MIG BATCH ###################
MIG: 09:32:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:32:36 : synp_flow:  -- synthesis_mode: Other
MIG: 09:32:36 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:32:36 : vivado_mode: xpg_bd
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 1
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 : isPortInterface: 0
MIG: 09:32:36 :  locked false  
MIG: 09:32:36 : HDL Language: Verilog
MIG: 09:32:36 : compInfo: false
MIG: 09:32:36 : Vivado Options xc7a100t csg324 -1
MIG: 09:32:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:32:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:32:36 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:32:36 : I am in catch area
MIG: 09:32:36 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:32:42 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:32:42 : Component_Name: design_1_mig_7series_0_0
MIG: 09:32:42 : Moving design_1_mig_7series_0_0 ...
MIG: 09:32:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:32:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:32:42 : Running vlog_synth_rpr.xit
MIG: 09:32:42 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:32:42 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:32:42 : ################# RUNNING MIG BATCH ###################
MIG: 09:32:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:32:42 : synp_flow:  -- synthesis_mode: Other
MIG: 09:32:42 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:32:42 : vivado_mode: xpg_bd
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 1
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 : isPortInterface: 0
MIG: 09:32:42 :  locked false  
MIG: 09:32:42 : HDL Language: Verilog
MIG: 09:32:42 : compInfo: false
MIG: 09:32:42 : Vivado Options xc7a100t csg324 -1
MIG: 09:32:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:32:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:32:42 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:32:42 : I am in catch area
MIG: 09:32:42 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:32:48 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:32:48 : Component_Name: design_1_mig_7series_0_0
MIG: 09:32:48 : Moving design_1_mig_7series_0_0 ...
MIG: 09:32:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:32:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:32:48 : Running simulation.xit
MIG: 09:32:48 : ################# RUNNING MIG BATCH ###################
MIG: 09:32:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:32:48 : synp_flow:  -- synthesis_mode: Other
MIG: 09:32:48 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:32:48 : vivado_mode: xpg_bd
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 1
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 : isPortInterface: 0
MIG: 09:32:48 :  locked false  
MIG: 09:32:48 : HDL Language: Verilog
MIG: 09:32:48 : compInfo: false
MIG: 09:32:48 : Vivado Options xc7a100t csg324 -1
MIG: 09:32:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:32:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:32:48 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:32:48 : I am in catch area
MIG: 09:32:48 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:32:54 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:32:54 : Component_Name: design_1_mig_7series_0_0
MIG: 09:32:54 : Moving design_1_mig_7series_0_0 ...
MIG: 09:32:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:32:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:32:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:32:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:32:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:32:54 : ################# RUNNING MIG BATCH ###################
MIG: 09:32:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:32:54 : synp_flow:  -- synthesis_mode: Other
MIG: 09:32:54 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:32:54 : vivado_mode: xpg_bd
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:54 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 1
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 : isPortInterface: 0
MIG: 09:32:55 :  locked false  
MIG: 09:32:55 : HDL Language: Verilog
MIG: 09:32:55 : compInfo: false
MIG: 09:32:55 : Vivado Options xc7a100t csg324 -1
MIG: 09:32:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:32:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:32:55 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:32:55 : I am in catch area
MIG: 09:32:55 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:33:00 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:33:00 : Component_Name: design_1_mig_7series_0_0
MIG: 09:33:00 : Moving design_1_mig_7series_0_0 ...
MIG: 09:33:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:33:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 09:33:01 : Running implementation.xit
MIG: 09:33:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 09:33:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 09:33:01 : ################# RUNNING MIG BATCH ###################
MIG: 09:33:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 09:33:01 : synp_flow:  -- synthesis_mode: Other
MIG: 09:33:01 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 09:33:01 : vivado_mode: xpg_bd
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 1
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 : isPortInterface: 0
MIG: 09:33:01 :  locked false  
MIG: 09:33:01 : HDL Language: Verilog
MIG: 09:33:01 : compInfo: false
MIG: 09:33:01 : Vivado Options xc7a100t csg324 -1
MIG: 09:33:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:33:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:33:01 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:33:01 : I am in catch area
MIG: 09:33:01 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 09:33:06 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 09:33:06 : Component_Name: design_1_mig_7series_0_0
MIG: 09:33:06 : Moving design_1_mig_7series_0_0 ...
MIG: 09:33:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 09:33:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:28:21 : Running synthesis.xit
MIG: 14:28:22 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:28:22 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:22 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:28:22 : vivado_mode: xpg_bd
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 1
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 : isPortInterface: 0
MIG: 14:28:22 :  locked false  
MIG: 14:28:22 : HDL Language: Verilog
MIG: 14:28:22 : compInfo: false
MIG: 14:28:22 : Vivado Options xc7a100t csg324 -1
MIG: 14:28:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:28:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:28:22 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:28:22 : I am in catch area
MIG: 14:28:22 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:27 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:28:27 : Component_Name: design_1_mig_7series_0_0
MIG: 14:28:27 : Moving design_1_mig_7series_0_0 ...
MIG: 14:28:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:28:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:28:28 : Running vlog_synth_rpr.xit
MIG: 14:28:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:28:28 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:28:28 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:28:28 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:28 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:28:28 : vivado_mode: xpg_bd
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 1
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 : isPortInterface: 0
MIG: 14:28:28 :  locked false  
MIG: 14:28:28 : HDL Language: Verilog
MIG: 14:28:28 : compInfo: false
MIG: 14:28:28 : Vivado Options xc7a100t csg324 -1
MIG: 14:28:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:28:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:28:28 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:28:28 : I am in catch area
MIG: 14:28:28 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:34 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:28:34 : Component_Name: design_1_mig_7series_0_0
MIG: 14:28:34 : Moving design_1_mig_7series_0_0 ...
MIG: 14:28:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:28:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:28:34 : Running simulation.xit
MIG: 14:28:34 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:28:34 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:34 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:28:34 : vivado_mode: xpg_bd
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 1
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 : isPortInterface: 0
MIG: 14:28:34 :  locked false  
MIG: 14:28:34 : HDL Language: Verilog
MIG: 14:28:34 : compInfo: false
MIG: 14:28:34 : Vivado Options xc7a100t csg324 -1
MIG: 14:28:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:28:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:28:34 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:28:34 : I am in catch area
MIG: 14:28:34 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:40 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:28:40 : Component_Name: design_1_mig_7series_0_0
MIG: 14:28:40 : Moving design_1_mig_7series_0_0 ...
MIG: 14:28:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:28:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:28:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:28:41 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:28:41 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:28:41 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:28:41 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:41 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:28:41 : vivado_mode: xpg_bd
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 1
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 : isPortInterface: 0
MIG: 14:28:41 :  locked false  
MIG: 14:28:41 : HDL Language: Verilog
MIG: 14:28:41 : compInfo: false
MIG: 14:28:41 : Vivado Options xc7a100t csg324 -1
MIG: 14:28:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:28:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:28:41 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:28:41 : I am in catch area
MIG: 14:28:41 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:46 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:28:46 : Component_Name: design_1_mig_7series_0_0
MIG: 14:28:46 : Moving design_1_mig_7series_0_0 ...
MIG: 14:28:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:28:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:28:47 : Running implementation.xit
MIG: 14:28:47 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:28:47 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:28:47 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:28:47 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:47 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:28:47 : vivado_mode: xpg_bd
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 1
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 : isPortInterface: 0
MIG: 14:28:47 :  locked false  
MIG: 14:28:47 : HDL Language: Verilog
MIG: 14:28:47 : compInfo: false
MIG: 14:28:47 : Vivado Options xc7a100t csg324 -1
MIG: 14:28:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:28:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:28:47 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:28:47 : I am in catch area
MIG: 14:28:47 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:53 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:28:53 : Component_Name: design_1_mig_7series_0_0
MIG: 14:28:53 : Moving design_1_mig_7series_0_0 ...
MIG: 14:28:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:28:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:26 : Running synthesis.xit
MIG: 23:15:27 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:15:27 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:27 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:15:27 : vivado_mode: xpg_bd
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 1
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 : isPortInterface: 0
MIG: 23:15:27 :  locked false  
MIG: 23:15:27 : HDL Language: Verilog
MIG: 23:15:27 : compInfo: false
MIG: 23:15:27 : Vivado Options xc7a100t csg324 -1
MIG: 23:15:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:15:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:15:27 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:27 : I am in catch area
MIG: 23:15:27 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:35 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:15:35 : Component_Name: design_1_mig_7series_0_0
MIG: 23:15:35 : Moving design_1_mig_7series_0_0 ...
MIG: 23:15:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:15:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:35 : Running vlog_synth_rpr.xit
MIG: 23:15:35 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:15:35 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:15:35 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:15:35 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:35 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:15:35 : vivado_mode: xpg_bd
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 1
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 : isPortInterface: 0
MIG: 23:15:36 :  locked false  
MIG: 23:15:36 : HDL Language: Verilog
MIG: 23:15:36 : compInfo: false
MIG: 23:15:36 : Vivado Options xc7a100t csg324 -1
MIG: 23:15:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:15:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:15:36 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:36 : I am in catch area
MIG: 23:15:36 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:41 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:15:41 : Component_Name: design_1_mig_7series_0_0
MIG: 23:15:41 : Moving design_1_mig_7series_0_0 ...
MIG: 23:15:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:15:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:42 : Running simulation.xit
MIG: 23:15:42 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:15:42 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:42 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:15:42 : vivado_mode: xpg_bd
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 1
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 : isPortInterface: 0
MIG: 23:15:42 :  locked false  
MIG: 23:15:42 : HDL Language: Verilog
MIG: 23:15:42 : compInfo: false
MIG: 23:15:42 : Vivado Options xc7a100t csg324 -1
MIG: 23:15:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:15:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:15:42 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:42 : I am in catch area
MIG: 23:15:42 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:48 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:15:48 : Component_Name: design_1_mig_7series_0_0
MIG: 23:15:48 : Moving design_1_mig_7series_0_0 ...
MIG: 23:15:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:15:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:15:48 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:15:48 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:15:48 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:15:48 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:48 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:15:48 : vivado_mode: xpg_bd
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 1
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 : isPortInterface: 0
MIG: 23:15:48 :  locked false  
MIG: 23:15:48 : HDL Language: Verilog
MIG: 23:15:48 : compInfo: false
MIG: 23:15:48 : Vivado Options xc7a100t csg324 -1
MIG: 23:15:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:15:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:15:48 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:48 : I am in catch area
MIG: 23:15:48 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:54 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:15:54 : Component_Name: design_1_mig_7series_0_0
MIG: 23:15:54 : Moving design_1_mig_7series_0_0 ...
MIG: 23:15:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:15:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:54 : Running implementation.xit
MIG: 23:15:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:15:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:15:54 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:15:54 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:54 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:15:54 : vivado_mode: xpg_bd
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:54 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 1
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 : isPortInterface: 0
MIG: 23:15:55 :  locked false  
MIG: 23:15:55 : HDL Language: Verilog
MIG: 23:15:55 : compInfo: false
MIG: 23:15:55 : Vivado Options xc7a100t csg324 -1
MIG: 23:15:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:15:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:15:55 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:55 : I am in catch area
MIG: 23:15:55 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:16:00 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:16:00 : Component_Name: design_1_mig_7series_0_0
MIG: 23:16:00 : Moving design_1_mig_7series_0_0 ...
MIG: 23:16:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:16:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:13:17 : Running synthesis.xit
MIG: 01:13:17 : ################# RUNNING MIG BATCH ###################
MIG: 01:13:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:13:17 : synp_flow:  -- synthesis_mode: Other
MIG: 01:13:17 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:13:17 : vivado_mode: xpg_bd
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 1
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 : isPortInterface: 0
MIG: 01:13:17 :  locked false  
MIG: 01:13:17 : HDL Language: Verilog
MIG: 01:13:17 : compInfo: false
MIG: 01:13:17 : Vivado Options xc7a100t csg324 -1
MIG: 01:13:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:13:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:13:17 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:13:17 : I am in catch area
MIG: 01:13:17 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:13:23 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:13:23 : Component_Name: design_1_mig_7series_0_0
MIG: 01:13:23 : Moving design_1_mig_7series_0_0 ...
MIG: 01:13:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:13:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:13:23 : Running vlog_synth_rpr.xit
MIG: 01:13:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:13:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:13:23 : ################# RUNNING MIG BATCH ###################
MIG: 01:13:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:13:23 : synp_flow:  -- synthesis_mode: Other
MIG: 01:13:23 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:13:23 : vivado_mode: xpg_bd
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 1
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 : isPortInterface: 0
MIG: 01:13:23 :  locked false  
MIG: 01:13:23 : HDL Language: Verilog
MIG: 01:13:23 : compInfo: false
MIG: 01:13:23 : Vivado Options xc7a100t csg324 -1
MIG: 01:13:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:13:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:13:23 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:13:23 : I am in catch area
MIG: 01:13:23 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:13:29 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:13:29 : Component_Name: design_1_mig_7series_0_0
MIG: 01:13:29 : Moving design_1_mig_7series_0_0 ...
MIG: 01:13:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:13:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:13:29 : Running simulation.xit
MIG: 01:13:29 : ################# RUNNING MIG BATCH ###################
MIG: 01:13:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:13:29 : synp_flow:  -- synthesis_mode: Other
MIG: 01:13:29 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:13:29 : vivado_mode: xpg_bd
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 1
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:29 : isPortInterface: 0
MIG: 01:13:30 : isPortInterface: 0
MIG: 01:13:30 : isPortInterface: 0
MIG: 01:13:30 : isPortInterface: 0
MIG: 01:13:30 :  locked false  
MIG: 01:13:30 : HDL Language: Verilog
MIG: 01:13:30 : compInfo: false
MIG: 01:13:30 : Vivado Options xc7a100t csg324 -1
MIG: 01:13:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:13:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:13:30 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:13:30 : I am in catch area
MIG: 01:13:30 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:13:35 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:13:35 : Component_Name: design_1_mig_7series_0_0
MIG: 01:13:35 : Moving design_1_mig_7series_0_0 ...
MIG: 01:13:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:13:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:13:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:13:36 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:13:36 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:13:36 : ################# RUNNING MIG BATCH ###################
MIG: 01:13:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:13:36 : synp_flow:  -- synthesis_mode: Other
MIG: 01:13:36 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:13:36 : vivado_mode: xpg_bd
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 1
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 : isPortInterface: 0
MIG: 01:13:36 :  locked false  
MIG: 01:13:36 : HDL Language: Verilog
MIG: 01:13:36 : compInfo: false
MIG: 01:13:36 : Vivado Options xc7a100t csg324 -1
MIG: 01:13:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:13:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:13:36 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:13:36 : I am in catch area
MIG: 01:13:36 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:13:41 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:13:41 : Component_Name: design_1_mig_7series_0_0
MIG: 01:13:41 : Moving design_1_mig_7series_0_0 ...
MIG: 01:13:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:13:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:13:42 : Running implementation.xit
MIG: 01:13:42 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:13:42 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:13:42 : ################# RUNNING MIG BATCH ###################
MIG: 01:13:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:13:42 : synp_flow:  -- synthesis_mode: Other
MIG: 01:13:42 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:13:42 : vivado_mode: xpg_bd
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 1
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 : isPortInterface: 0
MIG: 01:13:42 :  locked false  
MIG: 01:13:42 : HDL Language: Verilog
MIG: 01:13:42 : compInfo: false
MIG: 01:13:42 : Vivado Options xc7a100t csg324 -1
MIG: 01:13:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:13:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:13:42 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:13:42 : I am in catch area
MIG: 01:13:42 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:13:47 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:13:47 : Component_Name: design_1_mig_7series_0_0
MIG: 01:13:47 : Moving design_1_mig_7series_0_0 ...
MIG: 01:13:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:13:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:35:56 : xml_input_file: board.prj
MIG: 01:35:57 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:35:57 : xml_input_file: board.prj
MIG: 01:35:57 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:35:57 : xml_input_file: board.prj
MIG: 01:35:57 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:35:57 : In updateAllModelParams
MIG: 01:35:57 : XGUI hdlLanguage: Verilog
MIG: 01:35:57 : xgui vivado_mode: xpg_bd
MIG: 01:35:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 01:35:57 : Reading D:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 01:35:57 : 
MIG: 01:35:57 : Inside fn mem: DDR2
MIG: 01:35:57 : detect_uiclk: 81247969
MIG: 01:35:57 : cntrl:  memtype: DDR2
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 01:35:57 : 
MIG: 01:35:57 : 
MIG: 01:35:57 : 
MIG: 01:35:57 : 
MIG: 01:35:57 :  polarity_value: 1
MIG: 01:35:57 : 
MIG: 01:35:57 : 
MIG: 01:35:57 : cntrl:  memtype: DDR2
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 12.000
MIG: 01:35:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 01:35:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 01:35:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 01:35:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 01:35:57 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 01:35:57 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 01:35:57 : 
MIG: 01:35:57 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 01:35:57 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 01:35:57 : 
MIG: 01:35:57 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 01:35:57 : 
MIG: 01:35:57 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 01:35:57 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 01:35:57 : 
MIG: 01:35:58 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 01:35:58 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 01:35:58 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: ECC ==> OFF
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 01:35:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:35:58 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 01:35:58 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:35:58 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 01:35:58 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 01:35:58 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 01:35:58 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 01:35:58 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 01:35:58 :  Invalid Param: DDR2_AL ==> "0"
MIG: 01:35:58 :  Invalid Param: DDR2_nAL ==> 0
MIG: 01:35:58 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 01:35:58 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 01:35:58 :  Invalid Param: DDR2_CL ==> 5
MIG: 01:35:58 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 01:35:58 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 01:35:58 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 01:35:58 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 01:35:58 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 01:35:58 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 01:35:58 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 01:35:58 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 01:35:58 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 01:35:58 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 01:35:58 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 12.000
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 01:35:58 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 01:35:58 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 01:35:58 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 01:35:58 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 01:35:58 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 01:35:58 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 01:35:58 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 01:35:58 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 01:35:58 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 01:35:58 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 01:35:58 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:35:58 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 01:35:58 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 01:35:58 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 01:35:58 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 01:35:58 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 01:35:58 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 01:35:58 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 01:35:58 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 01:35:58 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 01:35:58 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 01:35:58 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 01:35:58 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 01:35:58 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 01:35:58 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 01:35:58 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 01:35:58 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 01:35:58 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 01:35:58 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 01:35:58 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 01:35:58 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 01:35:58 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 01:35:58 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 01:35:58 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 01:35:58 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 01:35:58 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 01:35:58 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 01:35:58 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:35:58 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 01:35:58 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 01:35:58 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 01:35:58 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 01:35:58 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 01:35:58 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 01:35:58 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 01:35:58 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 01:35:58 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 01:35:58 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 01:35:58 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 01:35:58 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 01:35:58 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 01:35:58 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 01:35:58 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 01:35:58 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:35:58 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 01:35:58 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 01:35:58 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 01:35:58 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 01:35:58 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:35:58 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 01:35:58 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 01:35:58 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 01:35:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 01:35:58 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 01:35:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 01:35:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 01:35:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 01:35:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 01:35:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 01:35:58 : 
MIG: 01:35:58 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 01:35:58 : 
MIG: 01:35:58 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:35:58 : 
MIG: 01:35:58 : 
MIG: 01:35:58 : 
MIG: 01:35:58 : Same Interface
MIG: 01:35:58 : xml_input_file: board.prj
MIG: 01:35:58 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:35:59 : xml_input_file: board.prj
MIG: 01:35:59 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:35:59 : In updateAllModelParams
MIG: 01:35:59 : XGUI hdlLanguage: Verilog
MIG: 01:35:59 : xgui vivado_mode: xpg_bd
MIG: 01:35:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 01:35:59 : Reading D:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 01:35:59 : 
MIG: 01:35:59 : Inside fn mem: DDR2
MIG: 01:35:59 : detect_uiclk: 81247969
MIG: 01:35:59 : cntrl:  memtype: DDR2
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 01:35:59 : 
MIG: 01:35:59 : 
MIG: 01:35:59 : 
MIG: 01:35:59 : 
MIG: 01:35:59 :  polarity_value: 1
MIG: 01:35:59 : 
MIG: 01:35:59 : 
MIG: 01:35:59 : cntrl:  memtype: DDR2
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 12.000
MIG: 01:35:59 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 01:35:59 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 01:35:59 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 01:35:59 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 01:35:59 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 01:35:59 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 01:35:59 : 
MIG: 01:35:59 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 01:35:59 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 01:35:59 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 01:35:59 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: ECC ==> OFF
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 01:35:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:35:59 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 01:35:59 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:35:59 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 01:35:59 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 01:35:59 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 01:35:59 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 01:35:59 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 01:35:59 :  Invalid Param: DDR2_AL ==> "0"
MIG: 01:35:59 :  Invalid Param: DDR2_nAL ==> 0
MIG: 01:35:59 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 01:35:59 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 01:35:59 :  Invalid Param: DDR2_CL ==> 5
MIG: 01:35:59 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 01:35:59 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 01:35:59 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 01:35:59 : 
MIG: 01:35:59 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 01:35:59 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 01:35:59 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 01:35:59 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 01:35:59 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 01:35:59 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 01:35:59 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 01:35:59 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 01:35:59 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 12.000
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 01:35:59 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 01:35:59 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 01:35:59 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 01:35:59 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 01:35:59 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 01:35:59 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 01:35:59 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 01:35:59 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 01:35:59 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 01:35:59 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 01:35:59 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 01:35:59 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:35:59 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 01:35:59 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 01:35:59 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 01:35:59 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 01:35:59 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 01:35:59 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 01:35:59 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 01:35:59 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 01:35:59 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 01:35:59 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 01:35:59 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 01:35:59 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 01:35:59 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 01:35:59 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 01:35:59 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 01:35:59 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 01:35:59 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 01:35:59 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 01:35:59 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 01:35:59 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 01:35:59 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 01:35:59 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 01:35:59 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 01:35:59 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 01:35:59 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 01:35:59 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 01:35:59 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:35:59 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 01:36:00 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 01:36:00 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 01:36:00 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 01:36:00 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 01:36:00 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 01:36:00 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 01:36:00 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 01:36:00 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 01:36:00 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 01:36:00 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 01:36:00 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 01:36:00 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 01:36:00 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 01:36:00 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 01:36:00 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:36:00 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 01:36:00 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 01:36:00 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 01:36:00 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 01:36:00 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:36:00 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 01:36:00 : 
MIG: 01:36:00 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 01:36:00 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 01:36:00 : 
MIG: 01:36:00 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 01:36:00 : 3
MIG: 01:36:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 01:36:00 : 
MIG: 01:36:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 01:36:00 : 
MIG: 01:36:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 01:36:00 : 
MIG: 01:36:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 01:36:00 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 01:36:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 01:36:00 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 01:36:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 01:36:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 01:36:00 : 
MIG: 01:36:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 01:36:00 : 
MIG: 01:36:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 01:36:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 01:36:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 01:36:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 01:36:00 : 
MIG: 01:36:00 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 01:36:00 : 
MIG: 01:36:00 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:36:00 : 
MIG: 01:36:00 : 
MIG: 01:36:00 : 
MIG: 01:36:00 : Same Interface
MIG: 01:36:00 : xml_input_file: board.prj
MIG: 01:36:00 : Absolute path of xml_input_file: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:36:20 : Running synthesis.xit
MIG: 01:36:20 : ################# RUNNING MIG BATCH ###################
MIG: 01:36:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:36:20 : synp_flow:  -- synthesis_mode: Other
MIG: 01:36:20 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:36:20 : vivado_mode: xpg_bd
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 1
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 : isPortInterface: 0
MIG: 01:36:20 :  locked false  
MIG: 01:36:20 : HDL Language: Verilog
MIG: 01:36:20 : compInfo: false
MIG: 01:36:20 : Vivado Options xc7a100t csg324 -1
MIG: 01:36:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:36:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:36:20 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:36:20 : I am in catch area
MIG: 01:36:20 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:36:28 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:36:28 : Component_Name: design_1_mig_7series_0_0
MIG: 01:36:28 : Moving design_1_mig_7series_0_0 ...
MIG: 01:36:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:36:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:36:29 : Running vlog_synth_rpr.xit
MIG: 01:36:29 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:36:29 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:36:29 : ################# RUNNING MIG BATCH ###################
MIG: 01:36:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:36:29 : synp_flow:  -- synthesis_mode: Other
MIG: 01:36:29 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:36:29 : vivado_mode: xpg_bd
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 1
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 : isPortInterface: 0
MIG: 01:36:29 :  locked false  
MIG: 01:36:29 : HDL Language: Verilog
MIG: 01:36:29 : compInfo: false
MIG: 01:36:29 : Vivado Options xc7a100t csg324 -1
MIG: 01:36:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:36:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:36:29 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:36:29 : I am in catch area
MIG: 01:36:29 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:36:34 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:36:34 : Component_Name: design_1_mig_7series_0_0
MIG: 01:36:34 : Moving design_1_mig_7series_0_0 ...
MIG: 01:36:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:36:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:36:35 : Running simulation.xit
MIG: 01:36:35 : ################# RUNNING MIG BATCH ###################
MIG: 01:36:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:36:35 : synp_flow:  -- synthesis_mode: Other
MIG: 01:36:35 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:36:35 : vivado_mode: xpg_bd
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 1
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 : isPortInterface: 0
MIG: 01:36:35 :  locked false  
MIG: 01:36:35 : HDL Language: Verilog
MIG: 01:36:35 : compInfo: false
MIG: 01:36:35 : Vivado Options xc7a100t csg324 -1
MIG: 01:36:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:36:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:36:35 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:36:35 : I am in catch area
MIG: 01:36:35 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:36:40 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:36:40 : Component_Name: design_1_mig_7series_0_0
MIG: 01:36:40 : Moving design_1_mig_7series_0_0 ...
MIG: 01:36:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:36:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:36:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:36:41 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:36:41 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:36:41 : ################# RUNNING MIG BATCH ###################
MIG: 01:36:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:36:41 : synp_flow:  -- synthesis_mode: Other
MIG: 01:36:41 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:36:41 : vivado_mode: xpg_bd
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 1
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 : isPortInterface: 0
MIG: 01:36:41 :  locked false  
MIG: 01:36:41 : HDL Language: Verilog
MIG: 01:36:41 : compInfo: false
MIG: 01:36:41 : Vivado Options xc7a100t csg324 -1
MIG: 01:36:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:36:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:36:41 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:36:41 : I am in catch area
MIG: 01:36:41 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:36:47 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:36:47 : Component_Name: design_1_mig_7series_0_0
MIG: 01:36:47 : Moving design_1_mig_7series_0_0 ...
MIG: 01:36:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:36:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:36:47 : Running implementation.xit
MIG: 01:36:47 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:36:47 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:36:47 : ################# RUNNING MIG BATCH ###################
MIG: 01:36:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:36:47 : synp_flow:  -- synthesis_mode: Other
MIG: 01:36:47 : outputDirectory: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:36:47 : vivado_mode: xpg_bd
MIG: 01:36:47 : isPortInterface: 0
MIG: 01:36:47 : isPortInterface: 0
MIG: 01:36:47 : isPortInterface: 0
MIG: 01:36:47 : isPortInterface: 0
MIG: 01:36:47 : isPortInterface: 0
MIG: 01:36:47 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 1
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 : isPortInterface: 0
MIG: 01:36:48 :  locked false  
MIG: 01:36:48 : HDL Language: Verilog
MIG: 01:36:48 : compInfo: false
MIG: 01:36:48 : Vivado Options xc7a100t csg324 -1
MIG: 01:36:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:36:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:36:48 : xilinx_path: D:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 01:36:48 : I am in catch area
MIG: 01:36:48 : Running D:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:36:53 : XML_INPUT_FILE: d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:36:53 : Component_Name: design_1_mig_7series_0_0
MIG: 01:36:53 : Moving design_1_mig_7series_0_0 ...
MIG: 01:36:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:36:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
