<profile>

<section name = "Vitis HLS Report for 'PE_547'" level="0">
<item name = "Date">Mon Sep  4 10:25:11 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12296, 12296, 0.123 ms, 0.123 ms, 12296, 12296, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_LOOP">12294, 12294, 11, 4, 1, 3072, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 160, -</column>
<column name="Register">-, -, 184, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U12654">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U12655">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_142_fu_98_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_193">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln7_fu_92_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_fifo_9_4_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_9_5_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_4_10_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_4_9_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_C_out_out_0_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_C_out_out_0_load_113">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_k">9, 2, 12, 24</column>
<column name="k_05_fu_40">9, 2, 12, 24</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_fifo_9_4_read_reg_147">32, 0, 32, 0</column>
<column name="B_fifo_4_9_read_reg_152">32, 0, 32, 0</column>
<column name="C_out_out_0_fu_44">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">32, 0, 32, 0</column>
<column name="icmp_ln7_reg_143">1, 0, 1, 0</column>
<column name="icmp_ln7_reg_143_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="k_05_fu_40">12, 0, 12, 0</column>
<column name="mul_reg_167">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, PE.547, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, PE.547, return value</column>
<column name="A_fifo_9_4_dout">in, 32, ap_fifo, A_fifo_9_4, pointer</column>
<column name="A_fifo_9_4_num_data_valid">in, 2, ap_fifo, A_fifo_9_4, pointer</column>
<column name="A_fifo_9_4_fifo_cap">in, 2, ap_fifo, A_fifo_9_4, pointer</column>
<column name="A_fifo_9_4_empty_n">in, 1, ap_fifo, A_fifo_9_4, pointer</column>
<column name="A_fifo_9_4_read">out, 1, ap_fifo, A_fifo_9_4, pointer</column>
<column name="A_fifo_9_5_din">out, 32, ap_fifo, A_fifo_9_5, pointer</column>
<column name="A_fifo_9_5_num_data_valid">in, 2, ap_fifo, A_fifo_9_5, pointer</column>
<column name="A_fifo_9_5_fifo_cap">in, 2, ap_fifo, A_fifo_9_5, pointer</column>
<column name="A_fifo_9_5_full_n">in, 1, ap_fifo, A_fifo_9_5, pointer</column>
<column name="A_fifo_9_5_write">out, 1, ap_fifo, A_fifo_9_5, pointer</column>
<column name="B_fifo_4_9_dout">in, 32, ap_fifo, B_fifo_4_9, pointer</column>
<column name="B_fifo_4_9_num_data_valid">in, 2, ap_fifo, B_fifo_4_9, pointer</column>
<column name="B_fifo_4_9_fifo_cap">in, 2, ap_fifo, B_fifo_4_9, pointer</column>
<column name="B_fifo_4_9_empty_n">in, 1, ap_fifo, B_fifo_4_9, pointer</column>
<column name="B_fifo_4_9_read">out, 1, ap_fifo, B_fifo_4_9, pointer</column>
<column name="B_fifo_4_10_din">out, 32, ap_fifo, B_fifo_4_10, pointer</column>
<column name="B_fifo_4_10_num_data_valid">in, 2, ap_fifo, B_fifo_4_10, pointer</column>
<column name="B_fifo_4_10_fifo_cap">in, 2, ap_fifo, B_fifo_4_10, pointer</column>
<column name="B_fifo_4_10_full_n">in, 1, ap_fifo, B_fifo_4_10, pointer</column>
<column name="B_fifo_4_10_write">out, 1, ap_fifo, B_fifo_4_10, pointer</column>
</table>
</item>
</section>
</profile>
