# compile vhdl design source files
vhdl xil_defaultlib  "../../../d_mandali.srcs/sources_1/new/d_mandali.vhd"
vhdl xil_defaultlib  "../../../d_mandali.srcs/sim_1/new/tb_d_mandali.vhd"
