// Seed: 1652011652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wand id_1;
  assign #1 id_1 = (1 ? 1 & 1 : !id_3);
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input uwire id_8,
    input wor id_9,
    output tri id_10,
    input wand id_11,
    input tri0 id_12,
    input tri id_13,
    input wor id_14,
    input supply1 id_15
);
  assign id_7 = 1 + id_3;
  logic id_17 = id_14, id_18;
  assign id_18 = 1;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18
  );
endmodule
