#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 13 10:48:54 2023
# Process ID: 30272
# Current directory: C:/Users/boghe/3eaieos/HW_eos - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29556 C:\Users\boghe\3eaieos\HW_eos - Copy\HW_eos.xpr
# Log file: C:/Users/boghe/3eaieos/HW_eos - Copy/vivado.log
# Journal file: C:/Users/boghe/3eaieos/HW_eos - Copy\vivado.jou
# Running On: LAPTOP-ISJLH1PH, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 15, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.xpr}
open_bd_design {C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/boghe/3eaieos/ip_repo C:/Users/boghe/3eaieos/audio_codec_ctrl_v1.0 c:/devWorks/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_code_0_0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:audio_codec_ctrl:1.0 audio_codec_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/audio_codec_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins audio_codec_ctrl_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins audio_codec_ctrl_0/bclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins audio_codec_ctrl_0/lrclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins audio_codec_ctrl_0/sdata_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins audio_codec_ctrl_0/codec_address]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run impl_1 -prev_step 
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK1_PORT {1} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {10} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
regenerate_bd_layout -routing
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 15
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
reset_run impl_1
launch_runs impl_1 -jobs 15
wait_on_run impl_1
open_bd_design {C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
open_bd_design {C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {BTN_0[3]} {BTN_0[2]} {BTN_0[1]} {BTN_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {BTN_0[3]} {BTN_0[2]} {BTN_0[1]} {BTN_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out_0[6]} {LED_out_0[5]} {LED_out_0[4]} {LED_out_0[3]} {LED_out_0[2]} {LED_out_0[1]} {LED_out_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out_0[6]}]]
file mkdir {C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.srcs/constrs_1/new}
close [ open {C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.srcs/constrs_1/new/OPDRACHT.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.srcs/constrs_1/new/OPDRACHT.xdc}}
set_property target_constrs_file {C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.srcs/constrs_1/new/OPDRACHT.xdc} [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out_0[5]}]]
save_constraints -force
reset_run synth_1
save_constraints_as constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
launch_runs impl_1 -jobs 15
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
open_bd_design {C:/Users/boghe/3eaieos/HW_eos - Copy/HW_eos.srcs/sources_1/bd/design_1/design_1.bd}
