Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/OneDrive/LogicDesignLab/Lab4/Lab4-pre/test_shiftreg_isim_beh.exe -prj D:/OneDrive/LogicDesignLab/Lab4/Lab4-pre/test_shiftreg_beh.prj work.test_shiftreg work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/OneDrive/LogicDesignLab/Lab4/Lab4-pre/shifter.v" into library work
Analyzing Verilog file "D:/OneDrive/LogicDesignLab/Lab4/Lab4-pre/shiftreg.v" into library work
Analyzing Verilog file "D:/OneDrive/LogicDesignLab/Lab4/Lab4-pre/test_shiftreg.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module shifter
Compiling module shiftreg
Compiling module test_shiftreg
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/OneDrive/LogicDesignLab/Lab4/Lab4-pre/test_shiftreg_isim_beh.exe
Fuse Memory Usage: 28128 KB
Fuse CPU Usage: 1434 ms
