<profile>

<section name = "Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10'" level="0">
<item name = "Date">Tue May 13 12:46:06 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">HLS_Convolution</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 4.988 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15882, 15882, 0.127 ms, 0.127 ms, 15877, 15877, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_73_9_VITIS_LOOP_74_10">15880, 15880, 6, 1, 1, 15876, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 206, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 68, -</column>
<column name="Register">-, -, 153, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln73_1_fu_123_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln73_fu_154_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln74_fu_167_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln75_fu_209_p2">+, 0, 0, 14, 14, 14</column>
<column name="add_ln77_fu_270_p2">+, 0, 0, 14, 13, 13</column>
<column name="sub_ln75_fu_200_p2">-, 0, 0, 14, 14, 14</column>
<column name="sub_ln77_1_fu_240_p2">-, 0, 0, 12, 1, 12</column>
<column name="sub_ln77_fu_228_p2">-, 0, 0, 12, 1, 12</column>
<column name="abscond3_fu_246_p2">icmp, 0, 0, 12, 11, 1</column>
<column name="abscond_fu_234_p2">icmp, 0, 0, 12, 11, 1</column>
<column name="icmp_ln73_fu_117_p2">icmp, 0, 0, 17, 14, 10</column>
<column name="icmp_ln74_fu_132_p2">icmp, 0, 0, 14, 7, 3</column>
<column name="select_ln73_1_fu_160_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln73_fu_138_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln77_1_fu_261_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln77_fu_252_p3">select, 0, 0, 12, 1, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten13_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_j_load">14, 3, 7, 21</column>
<column name="i_fu_52">9, 2, 7, 14</column>
<column name="indvar_flatten13_fu_56">9, 2, 14, 28</column>
<column name="j_fu_48">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="abscond3_reg_364">1, 0, 1, 0</column>
<column name="abscond_reg_354">1, 0, 1, 0</column>
<column name="add_ln75_reg_319">14, 0, 14, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="i_fu_52">7, 0, 7, 0</column>
<column name="icmp_ln74_reg_302">1, 0, 1, 0</column>
<column name="indvar_flatten13_fu_56">14, 0, 14, 0</column>
<column name="j_fu_48">7, 0, 7, 0</column>
<column name="select_ln73_1_reg_313">7, 0, 7, 0</column>
<column name="select_ln73_reg_307">7, 0, 7, 0</column>
<column name="select_ln73_reg_307_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="sext_ln75_reg_339">12, 0, 12, 0</column>
<column name="sext_ln76_reg_344">12, 0, 12, 0</column>
<column name="sub_ln77_1_reg_359">12, 0, 12, 0</column>
<column name="sub_ln77_reg_349">12, 0, 12, 0</column>
<column name="zext_ln75_2_reg_324">14, 0, 64, 50</column>
<column name="zext_ln75_2_reg_324_pp0_iter4_reg">14, 0, 64, 50</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10, return value</column>
<column name="out_image_x_address0">out, 14, ap_memory, out_image_x, array</column>
<column name="out_image_x_ce0">out, 1, ap_memory, out_image_x, array</column>
<column name="out_image_x_q0">in, 11, ap_memory, out_image_x, array</column>
<column name="out_image_y_address0">out, 14, ap_memory, out_image_y, array</column>
<column name="out_image_y_ce0">out, 1, ap_memory, out_image_y, array</column>
<column name="out_image_y_q0">in, 11, ap_memory, out_image_y, array</column>
<column name="out_image_sobel_address0">out, 14, ap_memory, out_image_sobel, array</column>
<column name="out_image_sobel_ce0">out, 1, ap_memory, out_image_sobel, array</column>
<column name="out_image_sobel_we0">out, 1, ap_memory, out_image_sobel, array</column>
<column name="out_image_sobel_d0">out, 13, ap_memory, out_image_sobel, array</column>
</table>
</item>
</section>
</profile>
