13:07:57 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\temp_xsdb_launch_script.tcl
13:08:04 INFO  : XSDB server has started successfully.
13:08:06 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf.
13:14:36 INFO  : Successfully generated C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\ece544_proj2_app\src\lscript.ld.
13:14:36 INFO  : Applying linker script to all configurations of project ece544_proj2_app.
13:14:36 INFO  : Setting rebuild state to true for all configurations of project ece544_proj2_app.
08:25:08 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\temp_xsdb_launch_script.tcl
08:25:13 INFO  : XSDB server has started successfully.
08:25:16 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf.
08:25:16 INFO  : Checking for hwspec changes in the project n4fpga_hw_platform_0.
08:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
08:26:10 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
08:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
08:28:40 INFO  : 'fpga -state' command is executed.
08:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
08:28:40 INFO  : 'jtag frequency' command is executed.
08:28:41 INFO  : Context for processor 'microblaze_0' is selected.
08:28:41 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
08:28:41 INFO  : Context for processor 'microblaze_0' is selected.
08:28:41 INFO  : Processor reset is completed for 'microblaze_0'.
08:28:41 INFO  : Context for processor 'microblaze_0' is selected.
08:28:42 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
08:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

08:28:42 INFO  : Memory regions updated for context MicroBlaze #0
08:28:42 INFO  : Context for processor 'microblaze_0' is selected.
08:28:42 INFO  : 'con' command is executed.
08:28:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

08:28:42 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
09:00:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1494690764325,  Project:1494533187027
09:00:05 INFO  : Project n4fpga_hw_platform_0's source hardware specification located at C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:00:15 INFO  : Copied contents of C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf into \n4fpga_hw_platform_0\system.hdf.
09:00:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:00:24 INFO  : 
09:00:26 INFO  : Updating hardware inferred compiler options for ece544_proj2_app.
09:00:26 INFO  : Clearing existing target manager status.
09:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:01:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:01:13 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
09:02:01 INFO  : Disconnected from the channel tcfchan#1.
09:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:02:01 INFO  : 'fpga -state' command is executed.
09:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:02:01 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
09:02:01 INFO  : 'jtag frequency' command is executed.
09:02:02 INFO  : Context for processor 'microblaze_0' is selected.
09:02:02 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
09:02:02 INFO  : Context for processor 'microblaze_0' is selected.
09:02:02 INFO  : Processor reset is completed for 'microblaze_0'.
09:02:02 INFO  : Context for processor 'microblaze_0' is selected.
09:02:03 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
09:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

09:02:03 INFO  : Memory regions updated for context MicroBlaze #0
09:02:03 INFO  : Context for processor 'microblaze_0' is selected.
09:02:03 INFO  : 'con' command is executed.
09:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

09:02:03 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
09:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:33:47 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
09:34:10 INFO  : Disconnected from the channel tcfchan#2.
09:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:34:11 INFO  : 'fpga -state' command is executed.
09:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:12 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
09:34:13 INFO  : 'jtag frequency' command is executed.
09:34:13 INFO  : Context for processor 'microblaze_0' is selected.
09:34:13 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
09:34:13 INFO  : Context for processor 'microblaze_0' is selected.
09:34:13 INFO  : Processor reset is completed for 'microblaze_0'.
09:34:13 INFO  : Context for processor 'microblaze_0' is selected.
09:34:14 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
09:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

09:34:14 INFO  : Memory regions updated for context MicroBlaze #0
09:34:14 INFO  : Context for processor 'microblaze_0' is selected.
09:34:14 INFO  : 'con' command is executed.
09:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

09:34:14 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
09:34:52 INFO  : Disconnected from the channel tcfchan#3.
09:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:34:52 INFO  : 'fpga -state' command is executed.
09:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:52 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
09:34:52 INFO  : 'jtag frequency' command is executed.
09:34:52 INFO  : Context for processor 'microblaze_0' is selected.
09:34:52 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
09:34:52 INFO  : Context for processor 'microblaze_0' is selected.
09:34:53 INFO  : Processor reset is completed for 'microblaze_0'.
09:34:53 INFO  : Context for processor 'microblaze_0' is selected.
09:34:53 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
09:34:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

09:34:53 INFO  : Memory regions updated for context MicroBlaze #0
09:34:54 INFO  : Context for processor 'microblaze_0' is selected.
09:34:54 INFO  : 'con' command is executed.
09:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

09:34:54 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
09:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:36:38 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
09:36:50 INFO  : Disconnected from the channel tcfchan#4.
09:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:36:50 INFO  : 'fpga -state' command is executed.
09:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:51 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
09:36:51 INFO  : 'jtag frequency' command is executed.
09:36:51 INFO  : Context for processor 'microblaze_0' is selected.
09:36:51 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
09:36:51 INFO  : Context for processor 'microblaze_0' is selected.
09:36:53 INFO  : Processor reset is completed for 'microblaze_0'.
09:36:53 INFO  : Context for processor 'microblaze_0' is selected.
09:36:54 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
09:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

09:36:54 INFO  : Memory regions updated for context MicroBlaze #0
09:36:54 INFO  : Context for processor 'microblaze_0' is selected.
09:36:54 INFO  : 'con' command is executed.
09:36:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

09:36:54 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
09:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:41:14 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
09:44:42 INFO  : Disconnected from the channel tcfchan#5.
09:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:44:42 INFO  : 'fpga -state' command is executed.
09:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:42 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
09:44:43 INFO  : 'jtag frequency' command is executed.
09:44:43 INFO  : Context for processor 'microblaze_0' is selected.
09:44:43 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
09:44:43 INFO  : Context for processor 'microblaze_0' is selected.
09:44:43 INFO  : Processor reset is completed for 'microblaze_0'.
09:44:43 INFO  : Context for processor 'microblaze_0' is selected.
09:44:44 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
09:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

09:44:44 INFO  : Memory regions updated for context MicroBlaze #0
09:44:44 INFO  : Context for processor 'microblaze_0' is selected.
09:44:44 INFO  : 'con' command is executed.
09:44:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

09:44:44 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
09:48:08 INFO  : Disconnected from the channel tcfchan#6.
09:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:48:08 INFO  : 'fpga -state' command is executed.
09:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
09:48:09 INFO  : 'jtag frequency' command is executed.
09:48:09 INFO  : Context for processor 'microblaze_0' is selected.
09:48:09 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
09:48:09 INFO  : Context for processor 'microblaze_0' is selected.
09:48:09 INFO  : Processor reset is completed for 'microblaze_0'.
09:48:09 INFO  : Context for processor 'microblaze_0' is selected.
09:48:11 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
09:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

09:48:11 INFO  : Memory regions updated for context MicroBlaze #0
09:48:11 INFO  : Context for processor 'microblaze_0' is selected.
09:48:11 INFO  : 'con' command is executed.
09:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

09:48:11 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
09:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:59:59 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:00:09 INFO  : Disconnected from the channel tcfchan#7.
10:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:00:09 INFO  : 'fpga -state' command is executed.
10:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:00:10 INFO  : 'jtag frequency' command is executed.
10:00:10 INFO  : Context for processor 'microblaze_0' is selected.
10:00:10 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:00:10 INFO  : Context for processor 'microblaze_0' is selected.
10:00:10 INFO  : Processor reset is completed for 'microblaze_0'.
10:00:10 INFO  : Context for processor 'microblaze_0' is selected.
10:00:12 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
10:00:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

10:00:12 INFO  : Memory regions updated for context MicroBlaze #0
10:00:12 INFO  : Context for processor 'microblaze_0' is selected.
10:00:12 INFO  : 'con' command is executed.
10:00:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:00:12 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
10:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:02:11 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:02:30 INFO  : Disconnected from the channel tcfchan#8.
10:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:02:30 INFO  : 'fpga -state' command is executed.
10:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:30 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:02:30 INFO  : 'jtag frequency' command is executed.
10:02:30 INFO  : Context for processor 'microblaze_0' is selected.
10:02:31 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:02:31 INFO  : Context for processor 'microblaze_0' is selected.
10:02:32 INFO  : Processor reset is completed for 'microblaze_0'.
10:02:32 INFO  : Context for processor 'microblaze_0' is selected.
10:02:34 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
10:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

10:02:34 INFO  : Memory regions updated for context MicroBlaze #0
10:02:34 INFO  : Context for processor 'microblaze_0' is selected.
10:02:34 INFO  : 'con' command is executed.
10:02:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:02:34 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
10:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:05:39 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:06:46 INFO  : Disconnected from the channel tcfchan#9.
10:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:06:47 INFO  : 'fpga -state' command is executed.
10:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:48 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:06:48 INFO  : 'jtag frequency' command is executed.
10:06:48 INFO  : Context for processor 'microblaze_0' is selected.
10:06:48 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:06:48 INFO  : Context for processor 'microblaze_0' is selected.
10:06:49 INFO  : Processor reset is completed for 'microblaze_0'.
10:06:49 INFO  : Context for processor 'microblaze_0' is selected.
10:06:50 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
10:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

10:06:50 INFO  : Memory regions updated for context MicroBlaze #0
10:06:50 INFO  : Context for processor 'microblaze_0' is selected.
10:06:50 INFO  : 'con' command is executed.
10:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:06:50 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
10:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:09:02 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:12:11 INFO  : Disconnected from the channel tcfchan#10.
10:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:12:11 INFO  : 'fpga -state' command is executed.
10:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:11 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:12:12 INFO  : 'jtag frequency' command is executed.
10:12:12 INFO  : Context for processor 'microblaze_0' is selected.
10:12:12 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:12:12 INFO  : Context for processor 'microblaze_0' is selected.
10:12:12 INFO  : Processor reset is completed for 'microblaze_0'.
10:12:12 INFO  : Context for processor 'microblaze_0' is selected.
10:12:12 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
10:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

10:12:12 INFO  : Memory regions updated for context MicroBlaze #0
10:12:12 INFO  : Context for processor 'microblaze_0' is selected.
10:12:12 INFO  : 'con' command is executed.
10:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:12:12 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
10:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:15:32 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:15:46 INFO  : Disconnected from the channel tcfchan#11.
10:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:15:46 INFO  : 'fpga -state' command is executed.
10:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:47 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:15:47 INFO  : 'jtag frequency' command is executed.
10:15:47 INFO  : Context for processor 'microblaze_0' is selected.
10:15:47 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:15:47 INFO  : Context for processor 'microblaze_0' is selected.
10:15:47 INFO  : Processor reset is completed for 'microblaze_0'.
10:15:47 INFO  : Context for processor 'microblaze_0' is selected.
10:15:48 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
10:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

10:15:48 INFO  : Memory regions updated for context MicroBlaze #0
10:15:48 INFO  : Context for processor 'microblaze_0' is selected.
10:15:48 INFO  : 'con' command is executed.
10:15:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:15:48 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
10:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:18:20 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:18:29 INFO  : Disconnected from the channel tcfchan#12.
10:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:18:30 INFO  : 'fpga -state' command is executed.
10:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:30 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:18:30 INFO  : 'jtag frequency' command is executed.
10:18:30 INFO  : Context for processor 'microblaze_0' is selected.
10:18:30 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:18:30 INFO  : Context for processor 'microblaze_0' is selected.
10:18:30 INFO  : Processor reset is completed for 'microblaze_0'.
10:18:30 INFO  : Context for processor 'microblaze_0' is selected.
10:18:31 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
10:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

10:18:31 INFO  : Memory regions updated for context MicroBlaze #0
10:18:31 INFO  : Context for processor 'microblaze_0' is selected.
10:18:31 INFO  : 'con' command is executed.
10:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:18:31 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
10:43:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1494697398257,  Project:1494690764325
10:43:32 INFO  : Project n4fpga_hw_platform_0's source hardware specification located at C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:43:33 INFO  : Copied contents of C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf into \n4fpga_hw_platform_0\system.hdf.
10:43:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:43:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/sburkhar/AppData/Local/Temp\msdtadmin"

10:43:36 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

10:43:36 ERROR : Error updating BSP project MSS files.
10:43:38 INFO  : Updating hardware inferred compiler options for ece544_proj2_app.
10:43:38 INFO  : Clearing existing target manager status.
10:43:38 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:43:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:38 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
10:43:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:38 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\standalone_bsp_0\system.mss : null
10:43:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:38 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
10:43:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:38 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\standalone_bsp_0\system.mss : null
10:43:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:38 ERROR : Failed to closesw "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


10:43:38 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:43:39 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
10:43:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:43:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:41 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
10:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:41 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\standalone_bsp_0\system.mss : null
10:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:41 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

10:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:41 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
10:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:41 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\standalone_bsp_0\system.mss : null
10:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:43:41 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

10:45:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:45:20 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
10:45:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:45:20 INFO  : Unable to read in MSS file C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\standalone_bsp_0\system.mss : null
10:45:20 ERROR : Failed to closesw "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/standalone_bsp_0/system.mss"
Reason: Cannot close sw design 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


10:45:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

10:45:37 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.

10:45:39 ERROR : The Hardware Project referenced by this BSP (standalone_bsp_0) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
10:46:04 INFO  : Disconnected from the channel tcfchan#13.
10:46:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:46:38 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\temp_xsdb_launch_script.tcl
10:46:42 INFO  : XSDB server has started successfully.
10:46:45 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf.
10:47:42 INFO  : Refreshed build settings on project ece544_proj2_app
10:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:53:20 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:53:29 INFO  : 'fpga -state' command is executed.
10:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:29 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:53:29 INFO  : 'jtag frequency' command is executed.
10:53:29 INFO  : Context for processor 'microblaze_0' is selected.
10:53:29 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:53:29 INFO  : Context for processor 'microblaze_0' is selected.
10:53:29 INFO  : Processor reset is completed for 'microblaze_0'.
10:53:29 INFO  : Context for processor 'microblaze_0' is selected.
10:53:30 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
10:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

10:53:30 INFO  : Memory regions updated for context MicroBlaze #0
10:53:30 INFO  : Context for processor 'microblaze_0' is selected.
10:53:30 INFO  : 'con' command is executed.
10:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:53:30 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
10:56:09 INFO  : Disconnected from the channel tcfchan#1.
10:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:56:09 INFO  : 'fpga -state' command is executed.
10:56:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:09 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:56:09 INFO  : 'jtag frequency' command is executed.
10:56:09 INFO  : Context for processor 'microblaze_0' is selected.
10:56:10 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:56:10 INFO  : Context for processor 'microblaze_0' is selected.
10:56:10 INFO  : Processor reset is completed for 'microblaze_0'.
10:56:10 INFO  : Context for processor 'microblaze_0' is selected.
10:56:11 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf' is downloaded to processor 'microblaze_0'.
10:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_app/Debug/ece544_proj2_app.elf
----------------End of Script----------------

10:56:11 INFO  : Memory regions updated for context MicroBlaze #0
10:56:11 INFO  : Context for processor 'microblaze_0' is selected.
10:56:11 INFO  : 'con' command is executed.
10:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:56:11 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_app.elf.tcl'
11:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
11:18:28 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
11:18:48 INFO  : Disconnected from the channel tcfchan#2.
11:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
11:18:49 INFO  : 'fpga -state' command is executed.
11:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:50 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
11:18:50 INFO  : 'jtag frequency' command is executed.
11:18:50 INFO  : Context for processor 'microblaze_0' is selected.
11:18:50 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
11:18:50 INFO  : Context for processor 'microblaze_0' is selected.
11:18:50 INFO  : Processor reset is completed for 'microblaze_0'.
11:18:51 INFO  : Context for processor 'microblaze_0' is selected.
11:18:51 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
11:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

11:18:51 INFO  : Memory regions updated for context MicroBlaze #0
11:18:51 INFO  : Context for processor 'microblaze_0' is selected.
11:18:51 INFO  : 'con' command is executed.
11:18:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

11:18:51 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:06:09 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
12:06:24 INFO  : Disconnected from the channel tcfchan#3.
12:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:06:24 INFO  : 'fpga -state' command is executed.
12:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:25 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:06:25 INFO  : 'jtag frequency' command is executed.
12:06:25 INFO  : Context for processor 'microblaze_0' is selected.
12:06:25 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
12:06:25 INFO  : Context for processor 'microblaze_0' is selected.
12:06:26 INFO  : Processor reset is completed for 'microblaze_0'.
12:06:26 INFO  : Context for processor 'microblaze_0' is selected.
12:06:26 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
12:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

12:06:27 INFO  : Memory regions updated for context MicroBlaze #0
12:06:27 INFO  : Context for processor 'microblaze_0' is selected.
12:06:27 INFO  : 'con' command is executed.
12:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:06:27 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:14:36 INFO  : Disconnected from the channel tcfchan#4.
12:15:23 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\temp_xsdb_launch_script.tcl
12:15:27 INFO  : XSDB server has started successfully.
12:15:28 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf.
12:15:54 INFO  : Refreshed build settings on project ece544_proj2_OLC
12:15:55 INFO  : Refreshed build settings on project ece544_proj2_app
12:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:25:31 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
12:26:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:26:58 INFO  : 'fpga -state' command is executed.
12:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:58 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:26:58 INFO  : 'jtag frequency' command is executed.
12:26:58 INFO  : Context for processor 'microblaze_0' is selected.
12:26:58 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
12:26:58 INFO  : Context for processor 'microblaze_0' is selected.
12:26:58 INFO  : Processor reset is completed for 'microblaze_0'.
12:26:58 INFO  : Context for processor 'microblaze_0' is selected.
12:26:59 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
12:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

12:26:59 INFO  : Memory regions updated for context MicroBlaze #0
12:26:59 INFO  : Context for processor 'microblaze_0' is selected.
12:27:00 INFO  : 'con' command is executed.
12:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:27:00 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:35:53 INFO  : Disconnected from the channel tcfchan#1.
07:44:46 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\temp_xsdb_launch_script.tcl
07:44:51 INFO  : XSDB server has started successfully.
07:44:52 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf.
07:45:21 INFO  : Refreshed build settings on project ece544_proj2_OLC
07:45:22 INFO  : Refreshed build settings on project ece544_proj2_app
08:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
08:33:09 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
08:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
08:33:34 INFO  : 'fpga -state' command is executed.
08:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:33:34 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
08:33:34 INFO  : 'jtag frequency' command is executed.
08:33:34 INFO  : Context for processor 'microblaze_0' is selected.
08:33:34 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
08:33:34 INFO  : Context for processor 'microblaze_0' is selected.
08:33:34 INFO  : Processor reset is completed for 'microblaze_0'.
08:33:34 INFO  : Context for processor 'microblaze_0' is selected.
08:33:35 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
08:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

08:33:35 INFO  : Memory regions updated for context MicroBlaze #0
08:33:36 INFO  : Context for processor 'microblaze_0' is selected.
08:33:36 INFO  : 'con' command is executed.
08:33:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

08:33:36 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
09:10:18 INFO  : Disconnected from the channel tcfchan#1.
09:10:59 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\temp_xsdb_launch_script.tcl
09:11:05 INFO  : XSDB server has started successfully.
09:11:06 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf.
09:14:09 INFO  : Refreshed build settings on project ece544_proj2_OLC
09:14:10 INFO  : Refreshed build settings on project ece544_proj2_app
09:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:30:43 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
09:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
09:30:55 INFO  : 'fpga -state' command is executed.
09:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:55 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
09:30:55 INFO  : 'jtag frequency' command is executed.
09:30:55 INFO  : Context for processor 'microblaze_0' is selected.
09:30:55 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
09:30:55 INFO  : Context for processor 'microblaze_0' is selected.
09:30:56 INFO  : Processor reset is completed for 'microblaze_0'.
09:30:56 INFO  : Context for processor 'microblaze_0' is selected.
09:30:58 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
09:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

09:30:58 INFO  : Memory regions updated for context MicroBlaze #0
09:30:58 INFO  : Context for processor 'microblaze_0' is selected.
09:30:58 INFO  : 'con' command is executed.
09:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

09:30:58 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
10:45:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:45:27 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:45:45 INFO  : Disconnected from the channel tcfchan#1.
10:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:45:46 INFO  : 'fpga -state' command is executed.
10:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:46 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:45:46 INFO  : 'jtag frequency' command is executed.
10:45:46 INFO  : Context for processor 'microblaze_0' is selected.
10:45:46 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:45:46 INFO  : Context for processor 'microblaze_0' is selected.
10:45:46 INFO  : Processor reset is completed for 'microblaze_0'.
10:45:47 INFO  : Context for processor 'microblaze_0' is selected.
10:45:47 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
10:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

10:45:47 INFO  : Memory regions updated for context MicroBlaze #0
10:45:48 INFO  : Context for processor 'microblaze_0' is selected.
10:45:48 INFO  : 'con' command is executed.
10:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:45:48 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
10:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:50:19 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:51:16 INFO  : Disconnected from the channel tcfchan#2.
10:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:51:17 INFO  : 'fpga -state' command is executed.
10:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:51:17 INFO  : 'jtag frequency' command is executed.
10:51:17 INFO  : Context for processor 'microblaze_0' is selected.
10:51:17 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:51:17 INFO  : Context for processor 'microblaze_0' is selected.
10:51:17 INFO  : Processor reset is completed for 'microblaze_0'.
10:51:18 INFO  : Context for processor 'microblaze_0' is selected.
10:51:18 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
10:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

10:51:18 INFO  : Memory regions updated for context MicroBlaze #0
10:51:18 INFO  : Context for processor 'microblaze_0' is selected.
10:51:18 INFO  : 'con' command is executed.
10:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:51:18 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
10:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:54:52 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
10:55:21 INFO  : Disconnected from the channel tcfchan#3.
10:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
10:55:21 INFO  : 'fpga -state' command is executed.
10:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:22 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
10:55:22 INFO  : 'jtag frequency' command is executed.
10:55:22 INFO  : Context for processor 'microblaze_0' is selected.
10:55:22 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
10:55:22 INFO  : Context for processor 'microblaze_0' is selected.
10:55:22 INFO  : Processor reset is completed for 'microblaze_0'.
10:55:22 INFO  : Context for processor 'microblaze_0' is selected.
10:55:23 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
10:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

10:55:23 INFO  : Memory regions updated for context MicroBlaze #0
10:55:23 INFO  : Context for processor 'microblaze_0' is selected.
10:55:23 INFO  : 'con' command is executed.
10:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

10:55:23 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
11:56:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
11:56:34 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
11:57:49 INFO  : Disconnected from the channel tcfchan#4.
11:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
11:57:49 INFO  : 'fpga -state' command is executed.
11:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:49 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
11:57:49 INFO  : 'jtag frequency' command is executed.
11:57:49 INFO  : Context for processor 'microblaze_0' is selected.
11:57:50 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
11:57:50 INFO  : Context for processor 'microblaze_0' is selected.
11:57:50 INFO  : Processor reset is completed for 'microblaze_0'.
11:57:50 INFO  : Context for processor 'microblaze_0' is selected.
11:57:51 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
11:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

11:57:51 INFO  : Memory regions updated for context MicroBlaze #0
11:57:51 INFO  : Context for processor 'microblaze_0' is selected.
11:57:51 INFO  : 'con' command is executed.
11:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

11:57:51 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:01:51 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
12:02:02 INFO  : Disconnected from the channel tcfchan#5.
12:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:02:03 INFO  : 'fpga -state' command is executed.
12:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:02:04 INFO  : 'jtag frequency' command is executed.
12:02:04 INFO  : Context for processor 'microblaze_0' is selected.
12:02:04 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
12:02:05 INFO  : Context for processor 'microblaze_0' is selected.
12:02:05 INFO  : Processor reset is completed for 'microblaze_0'.
12:02:05 INFO  : Context for processor 'microblaze_0' is selected.
12:02:06 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
12:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

12:02:06 INFO  : Memory regions updated for context MicroBlaze #0
12:02:06 INFO  : Context for processor 'microblaze_0' is selected.
12:02:06 INFO  : 'con' command is executed.
12:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:02:06 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A" && level==0} -index 0' command is executed.
12:06:54 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
12:07:11 INFO  : Disconnected from the channel tcfchan#6.
12:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A" && level==0} -index 0' command is executed.
12:07:12 INFO  : 'fpga -state' command is executed.
12:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:12 INFO  : Jtag cable 'Digilent Nexys4DDR 210292645393A' is selected.
12:07:12 INFO  : 'jtag frequency' command is executed.
12:07:13 INFO  : Context for processor 'microblaze_0' is selected.
12:07:13 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
12:07:13 INFO  : Context for processor 'microblaze_0' is selected.
12:07:14 INFO  : Processor reset is completed for 'microblaze_0'.
12:07:14 INFO  : Context for processor 'microblaze_0' is selected.
12:07:14 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
12:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

12:07:14 INFO  : Memory regions updated for context MicroBlaze #0
12:07:14 INFO  : Context for processor 'microblaze_0' is selected.
12:07:14 INFO  : 'con' command is executed.
12:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
con
----------------End of Script----------------

12:07:14 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A" && level==0} -index 0' command is executed.
12:38:42 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
12:39:02 INFO  : Disconnected from the channel tcfchan#7.
12:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A" && level==0} -index 0' command is executed.
12:39:03 INFO  : 'fpga -state' command is executed.
12:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292645393A' is selected.
12:39:03 INFO  : 'jtag frequency' command is executed.
12:39:03 INFO  : Context for processor 'microblaze_0' is selected.
12:39:03 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
12:39:03 INFO  : Context for processor 'microblaze_0' is selected.
12:39:03 INFO  : Processor reset is completed for 'microblaze_0'.
12:39:04 INFO  : Context for processor 'microblaze_0' is selected.
12:39:04 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
12:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

12:39:04 INFO  : Memory regions updated for context MicroBlaze #0
12:39:05 INFO  : Context for processor 'microblaze_0' is selected.
12:39:05 INFO  : 'con' command is executed.
12:39:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
con
----------------End of Script----------------

12:39:05 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:39:23 INFO  : Disconnected from the channel tcfchan#8.
12:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A" && level==0} -index 0' command is executed.
12:39:23 INFO  : 'fpga -state' command is executed.
12:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:23 INFO  : Jtag cable 'Digilent Nexys4DDR 210292645393A' is selected.
12:39:24 INFO  : 'jtag frequency' command is executed.
12:39:24 INFO  : Context for processor 'microblaze_0' is selected.
12:39:24 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
12:39:24 INFO  : Context for processor 'microblaze_0' is selected.
12:39:24 INFO  : Processor reset is completed for 'microblaze_0'.
12:39:24 INFO  : Context for processor 'microblaze_0' is selected.
12:39:25 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
12:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

12:39:25 INFO  : Memory regions updated for context MicroBlaze #0
12:39:25 INFO  : Context for processor 'microblaze_0' is selected.
12:39:25 INFO  : 'con' command is executed.
12:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292645393A"} -index 0
con
----------------End of Script----------------

12:39:25 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:53:35 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
12:54:02 INFO  : Disconnected from the channel tcfchan#9.
12:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:54:02 INFO  : 'fpga -state' command is executed.
12:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:02 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:54:03 INFO  : 'jtag frequency' command is executed.
12:54:03 INFO  : Context for processor 'microblaze_0' is selected.
12:54:03 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
12:54:03 INFO  : Context for processor 'microblaze_0' is selected.
12:54:03 INFO  : Processor reset is completed for 'microblaze_0'.
12:54:03 INFO  : Context for processor 'microblaze_0' is selected.
12:54:04 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
12:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

12:54:04 INFO  : Memory regions updated for context MicroBlaze #0
12:54:05 INFO  : Context for processor 'microblaze_0' is selected.
12:54:05 INFO  : 'con' command is executed.
12:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:54:05 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
12:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:56:21 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
12:56:48 INFO  : Disconnected from the channel tcfchan#10.
12:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
12:56:49 INFO  : 'fpga -state' command is executed.
12:56:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:49 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
12:56:49 INFO  : 'jtag frequency' command is executed.
12:56:49 INFO  : Context for processor 'microblaze_0' is selected.
12:56:49 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
12:56:49 INFO  : Context for processor 'microblaze_0' is selected.
12:56:49 INFO  : Processor reset is completed for 'microblaze_0'.
12:56:49 INFO  : Context for processor 'microblaze_0' is selected.
12:56:50 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
12:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

12:56:50 INFO  : Memory regions updated for context MicroBlaze #0
12:56:51 INFO  : Context for processor 'microblaze_0' is selected.
12:56:51 INFO  : 'con' command is executed.
12:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

12:56:51 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
13:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
13:18:15 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
13:18:58 INFO  : Disconnected from the channel tcfchan#11.
13:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
13:18:59 INFO  : 'fpga -state' command is executed.
13:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:59 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
13:18:59 INFO  : 'jtag frequency' command is executed.
13:19:00 INFO  : Context for processor 'microblaze_0' is selected.
13:19:00 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
13:19:00 INFO  : Context for processor 'microblaze_0' is selected.
13:19:00 INFO  : Processor reset is completed for 'microblaze_0'.
13:19:00 INFO  : Context for processor 'microblaze_0' is selected.
13:19:01 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
13:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

13:19:01 INFO  : Memory regions updated for context MicroBlaze #0
13:19:01 INFO  : Context for processor 'microblaze_0' is selected.
13:19:01 INFO  : 'con' command is executed.
13:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

13:19:01 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
13:39:01 INFO  : Disconnected from the channel tcfchan#12.
13:40:33 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\temp_xsdb_launch_script.tcl
13:40:39 INFO  : XSDB server has started successfully.
13:40:42 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf.
13:41:24 INFO  : Refreshed build settings on project ece544_proj2_OLC
13:41:25 INFO  : Refreshed build settings on project ece544_proj2_app
13:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
13:49:17 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
13:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
13:49:31 INFO  : 'fpga -state' command is executed.
13:49:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:32 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
13:49:32 INFO  : 'jtag frequency' command is executed.
13:49:32 INFO  : Context for processor 'microblaze_0' is selected.
13:49:32 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
13:49:32 INFO  : Context for processor 'microblaze_0' is selected.
13:49:32 INFO  : Processor reset is completed for 'microblaze_0'.
13:49:32 INFO  : Context for processor 'microblaze_0' is selected.
13:49:33 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
13:49:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

13:49:34 INFO  : Memory regions updated for context MicroBlaze #0
13:49:34 INFO  : Context for processor 'microblaze_0' is selected.
13:49:34 INFO  : 'con' command is executed.
13:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

13:49:34 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
13:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
13:56:45 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
13:57:50 INFO  : Disconnected from the channel tcfchan#1.
13:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
13:57:50 INFO  : 'fpga -state' command is executed.
13:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:51 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
13:57:51 INFO  : 'jtag frequency' command is executed.
13:57:51 INFO  : Context for processor 'microblaze_0' is selected.
13:57:51 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
13:57:51 INFO  : Context for processor 'microblaze_0' is selected.
13:57:52 INFO  : Processor reset is completed for 'microblaze_0'.
13:57:52 INFO  : Context for processor 'microblaze_0' is selected.
13:57:54 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
13:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

13:57:54 INFO  : Memory regions updated for context MicroBlaze #0
13:57:55 INFO  : Context for processor 'microblaze_0' is selected.
13:57:55 INFO  : 'con' command is executed.
13:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

13:57:55 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
14:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
14:34:37 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
14:34:50 INFO  : Disconnected from the channel tcfchan#2.
14:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
14:34:51 INFO  : 'fpga -state' command is executed.
14:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:51 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
14:34:52 INFO  : 'jtag frequency' command is executed.
14:34:52 INFO  : Context for processor 'microblaze_0' is selected.
14:34:52 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
14:34:52 INFO  : Context for processor 'microblaze_0' is selected.
14:34:52 INFO  : Processor reset is completed for 'microblaze_0'.
14:34:53 INFO  : Context for processor 'microblaze_0' is selected.
14:34:53 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
14:34:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

14:34:53 INFO  : Memory regions updated for context MicroBlaze #0
14:34:54 INFO  : Context for processor 'microblaze_0' is selected.
14:34:54 INFO  : 'con' command is executed.
14:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

14:34:54 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
14:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
14:39:19 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
14:40:07 INFO  : Disconnected from the channel tcfchan#3.
14:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
14:40:07 INFO  : 'fpga -state' command is executed.
14:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:07 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
14:40:07 INFO  : 'jtag frequency' command is executed.
14:40:07 INFO  : Context for processor 'microblaze_0' is selected.
14:40:08 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
14:40:08 INFO  : Context for processor 'microblaze_0' is selected.
14:40:08 INFO  : Processor reset is completed for 'microblaze_0'.
14:40:09 INFO  : Context for processor 'microblaze_0' is selected.
14:40:09 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
14:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

14:40:09 INFO  : Memory regions updated for context MicroBlaze #0
14:40:09 INFO  : Context for processor 'microblaze_0' is selected.
14:40:09 INFO  : 'con' command is executed.
14:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

14:40:10 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
15:11:29 INFO  : Disconnected from the channel tcfchan#4.
15:12:31 INFO  : Launching XSDB server: xsdb.bat -interactive C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\temp_xsdb_launch_script.tcl
15:12:36 INFO  : XSDB server has started successfully.
15:12:36 INFO  : Processing command line option -hwspec C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga.hdf.
15:39:45 INFO  : Refreshed build settings on project ece544_proj2_OLC
15:39:45 INFO  : Refreshed build settings on project ece544_proj2_app
15:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
15:49:59 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
15:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
15:51:03 INFO  : 'fpga -state' command is executed.
15:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:03 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
15:51:03 INFO  : 'jtag frequency' command is executed.
15:51:03 INFO  : Context for processor 'microblaze_0' is selected.
15:51:03 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
15:51:03 INFO  : Context for processor 'microblaze_0' is selected.
15:51:04 INFO  : Processor reset is completed for 'microblaze_0'.
15:51:04 INFO  : Context for processor 'microblaze_0' is selected.
15:51:05 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
15:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

15:51:05 INFO  : Memory regions updated for context MicroBlaze #0
15:51:06 INFO  : Context for processor 'microblaze_0' is selected.
15:51:06 INFO  : 'con' command is executed.
15:51:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

15:51:06 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
17:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:25:42 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
17:26:36 INFO  : Disconnected from the channel tcfchan#1.
17:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:26:36 INFO  : 'fpga -state' command is executed.
17:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
17:26:37 INFO  : 'jtag frequency' command is executed.
17:26:37 INFO  : Context for processor 'microblaze_0' is selected.
17:26:37 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : Processor reset is completed for 'microblaze_0'.
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
17:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

17:26:38 INFO  : Memory regions updated for context MicroBlaze #0
17:26:39 INFO  : Context for processor 'microblaze_0' is selected.
17:26:39 INFO  : 'con' command is executed.
17:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

17:26:39 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
17:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:27:24 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
17:27:41 INFO  : Disconnected from the channel tcfchan#2.
17:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:27:41 INFO  : 'fpga -state' command is executed.
17:27:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:41 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
17:27:41 INFO  : 'jtag frequency' command is executed.
17:27:41 INFO  : Context for processor 'microblaze_0' is selected.
17:27:42 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
17:27:42 INFO  : Context for processor 'microblaze_0' is selected.
17:27:42 INFO  : Processor reset is completed for 'microblaze_0'.
17:27:42 INFO  : Context for processor 'microblaze_0' is selected.
17:27:43 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
17:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

17:27:43 INFO  : Memory regions updated for context MicroBlaze #0
17:27:43 INFO  : Context for processor 'microblaze_0' is selected.
17:27:43 INFO  : 'con' command is executed.
17:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

17:27:43 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
17:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:31:29 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
17:31:38 INFO  : Disconnected from the channel tcfchan#3.
17:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:31:38 INFO  : 'fpga -state' command is executed.
17:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
17:31:38 INFO  : 'jtag frequency' command is executed.
17:31:38 INFO  : Context for processor 'microblaze_0' is selected.
17:31:39 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
17:31:39 INFO  : Context for processor 'microblaze_0' is selected.
17:31:39 INFO  : Processor reset is completed for 'microblaze_0'.
17:31:39 INFO  : Context for processor 'microblaze_0' is selected.
17:31:39 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
17:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

17:31:40 INFO  : Memory regions updated for context MicroBlaze #0
17:31:40 INFO  : Context for processor 'microblaze_0' is selected.
17:31:40 INFO  : 'con' command is executed.
17:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

17:31:40 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
17:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:33:09 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
17:33:48 INFO  : Disconnected from the channel tcfchan#4.
17:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
17:33:49 INFO  : 'fpga -state' command is executed.
17:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:49 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
17:33:49 INFO  : 'jtag frequency' command is executed.
17:33:49 INFO  : Context for processor 'microblaze_0' is selected.
17:33:50 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
17:33:50 INFO  : Context for processor 'microblaze_0' is selected.
17:33:50 INFO  : Processor reset is completed for 'microblaze_0'.
17:33:50 INFO  : Context for processor 'microblaze_0' is selected.
17:33:51 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
17:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

17:33:51 INFO  : Memory regions updated for context MicroBlaze #0
17:33:51 INFO  : Context for processor 'microblaze_0' is selected.
17:33:51 INFO  : 'con' command is executed.
17:33:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

17:33:51 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
18:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
18:00:13 INFO  : FPGA configured successfully with bitstream "C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/download.bit"
18:00:43 INFO  : Disconnected from the channel tcfchan#5.
18:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A" && level==0} -index 0' command is executed.
18:00:43 INFO  : 'fpga -state' command is executed.
18:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646055A' is selected.
18:00:44 INFO  : 'jtag frequency' command is executed.
18:00:44 INFO  : Context for processor 'microblaze_0' is selected.
18:00:44 INFO  : Hardware design information is loaded from 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf'.
18:00:44 INFO  : Context for processor 'microblaze_0' is selected.
18:00:44 INFO  : Processor reset is completed for 'microblaze_0'.
18:00:44 INFO  : Context for processor 'microblaze_0' is selected.
18:00:45 INFO  : The application 'C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf' is downloaded to processor 'microblaze_0'.
18:00:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
loadhw C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/n4fpga_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
dow C:/VivadoProjects/ece544_proj2/ece544_proj2.sdk/ece544_proj2_OLC/Debug/ece544_proj2_OLC.elf
----------------End of Script----------------

18:00:45 INFO  : Memory regions updated for context MicroBlaze #0
18:00:45 INFO  : Context for processor 'microblaze_0' is selected.
18:00:45 INFO  : 'con' command is executed.
18:00:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646055A"} -index 0
con
----------------End of Script----------------

18:00:45 INFO  : Launch script is exported to file 'C:\VivadoProjects\ece544_proj2\ece544_proj2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_ece544_proj2_olc.elf.tcl'
18:36:45 INFO  : Disconnected from the channel tcfchan#6.
