vendor_name = ModelSim
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/mdr_test.cbx.xml
design_name = mdr_test
instance = comp, \q[0]~output , q[0]~output, mdr_test, 1
instance = comp, \q[1]~output , q[1]~output, mdr_test, 1
instance = comp, \q[2]~output , q[2]~output, mdr_test, 1
instance = comp, \q[3]~output , q[3]~output, mdr_test, 1
instance = comp, \q[4]~output , q[4]~output, mdr_test, 1
instance = comp, \q[5]~output , q[5]~output, mdr_test, 1
instance = comp, \q[6]~output , q[6]~output, mdr_test, 1
instance = comp, \q[7]~output , q[7]~output, mdr_test, 1
instance = comp, \q[8]~output , q[8]~output, mdr_test, 1
instance = comp, \q[9]~output , q[9]~output, mdr_test, 1
instance = comp, \q[10]~output , q[10]~output, mdr_test, 1
instance = comp, \q[11]~output , q[11]~output, mdr_test, 1
instance = comp, \q[12]~output , q[12]~output, mdr_test, 1
instance = comp, \q[13]~output , q[13]~output, mdr_test, 1
instance = comp, \q[14]~output , q[14]~output, mdr_test, 1
instance = comp, \q[15]~output , q[15]~output, mdr_test, 1
instance = comp, \q[16]~output , q[16]~output, mdr_test, 1
instance = comp, \q[17]~output , q[17]~output, mdr_test, 1
instance = comp, \q[18]~output , q[18]~output, mdr_test, 1
instance = comp, \q[19]~output , q[19]~output, mdr_test, 1
instance = comp, \q[20]~output , q[20]~output, mdr_test, 1
instance = comp, \q[21]~output , q[21]~output, mdr_test, 1
instance = comp, \q[22]~output , q[22]~output, mdr_test, 1
instance = comp, \q[23]~output , q[23]~output, mdr_test, 1
instance = comp, \q[24]~output , q[24]~output, mdr_test, 1
instance = comp, \q[25]~output , q[25]~output, mdr_test, 1
instance = comp, \q[26]~output , q[26]~output, mdr_test, 1
instance = comp, \q[27]~output , q[27]~output, mdr_test, 1
instance = comp, \q[28]~output , q[28]~output, mdr_test, 1
instance = comp, \q[29]~output , q[29]~output, mdr_test, 1
instance = comp, \q[30]~output , q[30]~output, mdr_test, 1
instance = comp, \q[31]~output , q[31]~output, mdr_test, 1
instance = comp, \clear~input , clear~input, mdr_test, 1
instance = comp, \read~input , read~input, mdr_test, 1
instance = comp, \mDataIn[0]~input , mDataIn[0]~input, mdr_test, 1
instance = comp, \busMuxOut[0]~input , busMuxOut[0]~input, mdr_test, 1
instance = comp, \mux|out[0]~0 , mux|out[0]~0, mdr_test, 1
instance = comp, \enable~input , enable~input, mdr_test, 1
instance = comp, \enable~inputclkctrl , enable~inputclkctrl, mdr_test, 1
instance = comp, \mdr_reg|q[0] , mdr_reg|q[0], mdr_test, 1
instance = comp, \mDataIn[1]~input , mDataIn[1]~input, mdr_test, 1
instance = comp, \busMuxOut[1]~input , busMuxOut[1]~input, mdr_test, 1
instance = comp, \mux|out[1]~1 , mux|out[1]~1, mdr_test, 1
instance = comp, \mdr_reg|q[1] , mdr_reg|q[1], mdr_test, 1
instance = comp, \busMuxOut[2]~input , busMuxOut[2]~input, mdr_test, 1
instance = comp, \mDataIn[2]~input , mDataIn[2]~input, mdr_test, 1
instance = comp, \mux|out[2]~2 , mux|out[2]~2, mdr_test, 1
instance = comp, \mdr_reg|q[2] , mdr_reg|q[2], mdr_test, 1
instance = comp, \busMuxOut[3]~input , busMuxOut[3]~input, mdr_test, 1
instance = comp, \mDataIn[3]~input , mDataIn[3]~input, mdr_test, 1
instance = comp, \mux|out[3]~3 , mux|out[3]~3, mdr_test, 1
instance = comp, \mdr_reg|q[3] , mdr_reg|q[3], mdr_test, 1
instance = comp, \mDataIn[4]~input , mDataIn[4]~input, mdr_test, 1
instance = comp, \busMuxOut[4]~input , busMuxOut[4]~input, mdr_test, 1
instance = comp, \mux|out[4]~4 , mux|out[4]~4, mdr_test, 1
instance = comp, \mdr_reg|q[4] , mdr_reg|q[4], mdr_test, 1
instance = comp, \mDataIn[5]~input , mDataIn[5]~input, mdr_test, 1
instance = comp, \busMuxOut[5]~input , busMuxOut[5]~input, mdr_test, 1
instance = comp, \mux|out[5]~5 , mux|out[5]~5, mdr_test, 1
instance = comp, \mdr_reg|q[5] , mdr_reg|q[5], mdr_test, 1
instance = comp, \mDataIn[6]~input , mDataIn[6]~input, mdr_test, 1
instance = comp, \busMuxOut[6]~input , busMuxOut[6]~input, mdr_test, 1
instance = comp, \mux|out[6]~6 , mux|out[6]~6, mdr_test, 1
instance = comp, \mdr_reg|q[6] , mdr_reg|q[6], mdr_test, 1
instance = comp, \mDataIn[7]~input , mDataIn[7]~input, mdr_test, 1
instance = comp, \busMuxOut[7]~input , busMuxOut[7]~input, mdr_test, 1
instance = comp, \mux|out[7]~7 , mux|out[7]~7, mdr_test, 1
instance = comp, \mdr_reg|q[7] , mdr_reg|q[7], mdr_test, 1
instance = comp, \busMuxOut[8]~input , busMuxOut[8]~input, mdr_test, 1
instance = comp, \mDataIn[8]~input , mDataIn[8]~input, mdr_test, 1
instance = comp, \mux|out[8]~8 , mux|out[8]~8, mdr_test, 1
instance = comp, \mdr_reg|q[8] , mdr_reg|q[8], mdr_test, 1
instance = comp, \mDataIn[9]~input , mDataIn[9]~input, mdr_test, 1
instance = comp, \busMuxOut[9]~input , busMuxOut[9]~input, mdr_test, 1
instance = comp, \mux|out[9]~9 , mux|out[9]~9, mdr_test, 1
instance = comp, \mdr_reg|q[9] , mdr_reg|q[9], mdr_test, 1
instance = comp, \busMuxOut[10]~input , busMuxOut[10]~input, mdr_test, 1
instance = comp, \mDataIn[10]~input , mDataIn[10]~input, mdr_test, 1
instance = comp, \mux|out[10]~10 , mux|out[10]~10, mdr_test, 1
instance = comp, \mdr_reg|q[10] , mdr_reg|q[10], mdr_test, 1
instance = comp, \mDataIn[11]~input , mDataIn[11]~input, mdr_test, 1
instance = comp, \busMuxOut[11]~input , busMuxOut[11]~input, mdr_test, 1
instance = comp, \mux|out[11]~11 , mux|out[11]~11, mdr_test, 1
instance = comp, \mdr_reg|q[11] , mdr_reg|q[11], mdr_test, 1
instance = comp, \busMuxOut[12]~input , busMuxOut[12]~input, mdr_test, 1
instance = comp, \mDataIn[12]~input , mDataIn[12]~input, mdr_test, 1
instance = comp, \mux|out[12]~12 , mux|out[12]~12, mdr_test, 1
instance = comp, \mdr_reg|q[12] , mdr_reg|q[12], mdr_test, 1
instance = comp, \mDataIn[13]~input , mDataIn[13]~input, mdr_test, 1
instance = comp, \busMuxOut[13]~input , busMuxOut[13]~input, mdr_test, 1
instance = comp, \mux|out[13]~13 , mux|out[13]~13, mdr_test, 1
instance = comp, \mdr_reg|q[13] , mdr_reg|q[13], mdr_test, 1
instance = comp, \busMuxOut[14]~input , busMuxOut[14]~input, mdr_test, 1
instance = comp, \mDataIn[14]~input , mDataIn[14]~input, mdr_test, 1
instance = comp, \mux|out[14]~14 , mux|out[14]~14, mdr_test, 1
instance = comp, \mdr_reg|q[14] , mdr_reg|q[14], mdr_test, 1
instance = comp, \busMuxOut[15]~input , busMuxOut[15]~input, mdr_test, 1
instance = comp, \mDataIn[15]~input , mDataIn[15]~input, mdr_test, 1
instance = comp, \mux|out[15]~15 , mux|out[15]~15, mdr_test, 1
instance = comp, \mdr_reg|q[15] , mdr_reg|q[15], mdr_test, 1
instance = comp, \mDataIn[16]~input , mDataIn[16]~input, mdr_test, 1
instance = comp, \busMuxOut[16]~input , busMuxOut[16]~input, mdr_test, 1
instance = comp, \mux|out[16]~16 , mux|out[16]~16, mdr_test, 1
instance = comp, \mdr_reg|q[16] , mdr_reg|q[16], mdr_test, 1
instance = comp, \busMuxOut[17]~input , busMuxOut[17]~input, mdr_test, 1
instance = comp, \mDataIn[17]~input , mDataIn[17]~input, mdr_test, 1
instance = comp, \mux|out[17]~17 , mux|out[17]~17, mdr_test, 1
instance = comp, \mdr_reg|q[17] , mdr_reg|q[17], mdr_test, 1
instance = comp, \busMuxOut[18]~input , busMuxOut[18]~input, mdr_test, 1
instance = comp, \mDataIn[18]~input , mDataIn[18]~input, mdr_test, 1
instance = comp, \mux|out[18]~18 , mux|out[18]~18, mdr_test, 1
instance = comp, \mdr_reg|q[18] , mdr_reg|q[18], mdr_test, 1
instance = comp, \busMuxOut[19]~input , busMuxOut[19]~input, mdr_test, 1
instance = comp, \mDataIn[19]~input , mDataIn[19]~input, mdr_test, 1
instance = comp, \mux|out[19]~19 , mux|out[19]~19, mdr_test, 1
instance = comp, \mdr_reg|q[19] , mdr_reg|q[19], mdr_test, 1
instance = comp, \mDataIn[20]~input , mDataIn[20]~input, mdr_test, 1
instance = comp, \busMuxOut[20]~input , busMuxOut[20]~input, mdr_test, 1
instance = comp, \mux|out[20]~20 , mux|out[20]~20, mdr_test, 1
instance = comp, \mdr_reg|q[20] , mdr_reg|q[20], mdr_test, 1
instance = comp, \busMuxOut[21]~input , busMuxOut[21]~input, mdr_test, 1
instance = comp, \mDataIn[21]~input , mDataIn[21]~input, mdr_test, 1
instance = comp, \mux|out[21]~21 , mux|out[21]~21, mdr_test, 1
instance = comp, \mdr_reg|q[21] , mdr_reg|q[21], mdr_test, 1
instance = comp, \mDataIn[22]~input , mDataIn[22]~input, mdr_test, 1
instance = comp, \busMuxOut[22]~input , busMuxOut[22]~input, mdr_test, 1
instance = comp, \mux|out[22]~22 , mux|out[22]~22, mdr_test, 1
instance = comp, \mdr_reg|q[22] , mdr_reg|q[22], mdr_test, 1
instance = comp, \busMuxOut[23]~input , busMuxOut[23]~input, mdr_test, 1
instance = comp, \mDataIn[23]~input , mDataIn[23]~input, mdr_test, 1
instance = comp, \mux|out[23]~23 , mux|out[23]~23, mdr_test, 1
instance = comp, \mdr_reg|q[23] , mdr_reg|q[23], mdr_test, 1
instance = comp, \busMuxOut[24]~input , busMuxOut[24]~input, mdr_test, 1
instance = comp, \mDataIn[24]~input , mDataIn[24]~input, mdr_test, 1
instance = comp, \mux|out[24]~24 , mux|out[24]~24, mdr_test, 1
instance = comp, \mdr_reg|q[24] , mdr_reg|q[24], mdr_test, 1
instance = comp, \mDataIn[25]~input , mDataIn[25]~input, mdr_test, 1
instance = comp, \busMuxOut[25]~input , busMuxOut[25]~input, mdr_test, 1
instance = comp, \mux|out[25]~25 , mux|out[25]~25, mdr_test, 1
instance = comp, \mdr_reg|q[25] , mdr_reg|q[25], mdr_test, 1
instance = comp, \mDataIn[26]~input , mDataIn[26]~input, mdr_test, 1
instance = comp, \busMuxOut[26]~input , busMuxOut[26]~input, mdr_test, 1
instance = comp, \mux|out[26]~26 , mux|out[26]~26, mdr_test, 1
instance = comp, \mdr_reg|q[26] , mdr_reg|q[26], mdr_test, 1
instance = comp, \busMuxOut[27]~input , busMuxOut[27]~input, mdr_test, 1
instance = comp, \mDataIn[27]~input , mDataIn[27]~input, mdr_test, 1
instance = comp, \mux|out[27]~27 , mux|out[27]~27, mdr_test, 1
instance = comp, \mdr_reg|q[27] , mdr_reg|q[27], mdr_test, 1
instance = comp, \mDataIn[28]~input , mDataIn[28]~input, mdr_test, 1
instance = comp, \busMuxOut[28]~input , busMuxOut[28]~input, mdr_test, 1
instance = comp, \mux|out[28]~28 , mux|out[28]~28, mdr_test, 1
instance = comp, \mdr_reg|q[28] , mdr_reg|q[28], mdr_test, 1
instance = comp, \mDataIn[29]~input , mDataIn[29]~input, mdr_test, 1
instance = comp, \busMuxOut[29]~input , busMuxOut[29]~input, mdr_test, 1
instance = comp, \mux|out[29]~29 , mux|out[29]~29, mdr_test, 1
instance = comp, \mdr_reg|q[29] , mdr_reg|q[29], mdr_test, 1
instance = comp, \mDataIn[30]~input , mDataIn[30]~input, mdr_test, 1
instance = comp, \busMuxOut[30]~input , busMuxOut[30]~input, mdr_test, 1
instance = comp, \mux|out[30]~30 , mux|out[30]~30, mdr_test, 1
instance = comp, \mdr_reg|q[30] , mdr_reg|q[30], mdr_test, 1
instance = comp, \mDataIn[31]~input , mDataIn[31]~input, mdr_test, 1
instance = comp, \busMuxOut[31]~input , busMuxOut[31]~input, mdr_test, 1
instance = comp, \mux|out[31]~31 , mux|out[31]~31, mdr_test, 1
instance = comp, \mdr_reg|q[31] , mdr_reg|q[31], mdr_test, 1
instance = comp, \clock~input , clock~input, mdr_test, 1
