<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095')">rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.54</td>
<td class="s9 cl rt"><a href="mod700.html#Line" > 90.97</a></td>
<td class="s7 cl rt"><a href="mod700.html#Cond" > 76.92</a></td>
<td class="s7 cl rt"><a href="mod700.html#Toggle" > 78.68</a></td>
<td class="s2 cl rt"><a href="mod700.html#FSM" > 20.00</a></td>
<td class="s8 cl rt"><a href="mod700.html#Branch" > 86.13</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_38877"  onclick="showContent('inst_tag_38877')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></td>
<td class="s5 cl rt"> 55.39</td>
<td class="s8 cl rt"><a href="mod700.html#inst_tag_38877_Line" > 84.03</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38877_Cond" > 73.08</a></td>
<td class="s2 cl rt"><a href="mod700.html#inst_tag_38877_Toggle" > 25.39</a></td>
<td class="s2 cl rt"><a href="mod700.html#inst_tag_38877_FSM" > 20.00</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38877_Branch" > 74.45</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_38876"  onclick="showContent('inst_tag_38876')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></td>
<td class="s6 cl rt"> 61.54</td>
<td class="s8 cl rt"><a href="mod700.html#inst_tag_38876_Line" > 81.94</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38876_Cond" > 76.92</a></td>
<td class="s6 cl rt"><a href="mod700.html#inst_tag_38876_Toggle" > 62.21</a></td>
<td class="s1 cl rt"><a href="mod700.html#inst_tag_38876_FSM" > 10.00</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38876_Branch" > 76.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_38878"  onclick="showContent('inst_tag_38878')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></td>
<td class="s6 cl rt"> 66.24</td>
<td class="s8 cl rt"><a href="mod700.html#inst_tag_38878_Line" > 86.81</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38878_Cond" > 76.92</a></td>
<td class="s6 cl rt"><a href="mod700.html#inst_tag_38878_Toggle" > 69.38</a></td>
<td class="s2 cl rt"><a href="mod700.html#inst_tag_38878_FSM" > 20.00</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38878_Branch" > 78.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_38877'>
<hr>
<a name="inst_tag_38877"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_38877" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.39</td>
<td class="s8 cl rt"><a href="mod700.html#inst_tag_38877_Line" > 84.03</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38877_Cond" > 73.08</a></td>
<td class="s2 cl rt"><a href="mod700.html#inst_tag_38877_Toggle" > 25.39</a></td>
<td class="s2 cl rt"><a href="mod700.html#inst_tag_38877_FSM" > 20.00</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38877_Branch" > 74.45</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.10</td>
<td class="s8 cl rt"> 84.21</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s2 cl rt"> 28.13</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s7 cl rt"> 74.39</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 62.60</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1571.html#inst_tag_111153" >fpga_ahb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1035.html#inst_tag_75183" id="tag_urg_inst_75183">Rspf</a></td>
<td class="s5 cl rt"> 52.19</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.84</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2405.html#inst_tag_216430" id="tag_urg_inst_216430">uc3465c9ee</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod990.html#inst_tag_70987" id="tag_urg_inst_70987">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod753.html#inst_tag_40215" id="tag_urg_inst_40215">ue</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod195.html#inst_tag_13631" id="tag_urg_inst_13631">ummd164b2</a></td>
<td class="s6 cl rt"> 69.03</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2627.html#inst_tag_236215" id="tag_urg_inst_236215">ummdba6b2</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1956.html#inst_tag_176756" id="tag_urg_inst_176756">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151335" id="tag_urg_inst_151335">us6abbdefa</a></td>
<td class="s3 cl rt"> 35.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151334" id="tag_urg_inst_151334">us6abbdefa_123</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1995.html#inst_tag_178898" id="tag_urg_inst_178898">usm</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_178906" id="tag_urg_inst_178906">usm742</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2928.html#inst_tag_263961" id="tag_urg_inst_263961">uu412e09d6</a></td>
<td class="s3 cl rt"> 31.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2928.html#inst_tag_263962" id="tag_urg_inst_263962">uu412e09d6_116</a></td>
<td class="s3 cl rt"> 31.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2459.html#inst_tag_217470" id="tag_urg_inst_217470">uued8215fdfd</a></td>
<td class="s3 cl rt"> 31.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_38876'>
<hr>
<a name="inst_tag_38876"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_38876" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.54</td>
<td class="s8 cl rt"><a href="mod700.html#inst_tag_38876_Line" > 81.94</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38876_Cond" > 76.92</a></td>
<td class="s6 cl rt"><a href="mod700.html#inst_tag_38876_Toggle" > 62.21</a></td>
<td class="s1 cl rt"><a href="mod700.html#inst_tag_38876_FSM" > 10.00</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38876_Branch" > 76.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.92</td>
<td class="s8 cl rt"> 81.29</td>
<td class="s7 cl rt"> 71.88</td>
<td class="s7 cl rt"> 71.45</td>
<td class="s1 cl rt"> 10.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 81.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1385.html#inst_tag_87276" >SPI_mem_ahb_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1035.html#inst_tag_75182" id="tag_urg_inst_75182">Rspf</a></td>
<td class="s7 cl rt"> 71.77</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 89.16</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2405.html#inst_tag_216423" id="tag_urg_inst_216423">uc3465c9ee</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod990.html#inst_tag_70986" id="tag_urg_inst_70986">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod753.html#inst_tag_40211" id="tag_urg_inst_40211">ue</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod195.html#inst_tag_13630" id="tag_urg_inst_13630">ummd164b2</a></td>
<td class="s5 cl rt"> 58.89</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2627.html#inst_tag_236214" id="tag_urg_inst_236214">ummdba6b2</a></td>
<td class="s6 cl rt"> 65.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1956.html#inst_tag_176731" id="tag_urg_inst_176731">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151318" id="tag_urg_inst_151318">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151317" id="tag_urg_inst_151317">us6abbdefa_123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1995.html#inst_tag_178897" id="tag_urg_inst_178897">usm</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_178902" id="tag_urg_inst_178902">usm742</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2928.html#inst_tag_263959" id="tag_urg_inst_263959">uu412e09d6</a></td>
<td class="s7 cl rt"> 77.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2928.html#inst_tag_263960" id="tag_urg_inst_263960">uu412e09d6_116</a></td>
<td class="s7 cl rt"> 77.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2459.html#inst_tag_217469" id="tag_urg_inst_217469">uued8215fdfd</a></td>
<td class="s7 cl rt"> 76.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_38878'>
<hr>
<a name="inst_tag_38878"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_38878" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.24</td>
<td class="s8 cl rt"><a href="mod700.html#inst_tag_38878_Line" > 86.81</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38878_Cond" > 76.92</a></td>
<td class="s6 cl rt"><a href="mod700.html#inst_tag_38878_Toggle" > 69.38</a></td>
<td class="s2 cl rt"><a href="mod700.html#inst_tag_38878_FSM" > 20.00</a></td>
<td class="s7 cl rt"><a href="mod700.html#inst_tag_38878_Branch" > 78.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.62</td>
<td class="s8 cl rt"> 86.55</td>
<td class="s7 cl rt"> 71.88</td>
<td class="s7 cl rt"> 72.25</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s7 cl rt"> 77.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod75.html#inst_tag_2562" >SPI_ahb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1035.html#inst_tag_75184" id="tag_urg_inst_75184">Rspf</a></td>
<td class="s7 cl rt"> 71.77</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 89.16</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2405.html#inst_tag_216436" id="tag_urg_inst_216436">uc3465c9ee</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod990.html#inst_tag_70989" id="tag_urg_inst_70989">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod753.html#inst_tag_40216" id="tag_urg_inst_40216">ue</a></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod195.html#inst_tag_13632" id="tag_urg_inst_13632">ummd164b2</a></td>
<td class="s6 cl rt"> 69.03</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2627.html#inst_tag_236216" id="tag_urg_inst_236216">ummdba6b2</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1956.html#inst_tag_176803" id="tag_urg_inst_176803">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151345" id="tag_urg_inst_151345">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151344" id="tag_urg_inst_151344">us6abbdefa_123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1995.html#inst_tag_178899" id="tag_urg_inst_178899">usm</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_178907" id="tag_urg_inst_178907">usm742</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2928.html#inst_tag_263963" id="tag_urg_inst_263963">uu412e09d6</a></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2928.html#inst_tag_263964" id="tag_urg_inst_263964">uu412e09d6_116</a></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2459.html#inst_tag_217471" id="tag_urg_inst_217471">uued8215fdfd</a></td>
<td class="s6 cl rt"> 67.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod700.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>144</td><td>131</td><td>90.97</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72605</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72610</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72620</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72625</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72761</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72769</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72785</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72790</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72795</td><td>11</td><td>8</td><td>72.73</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72809</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72877</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72882</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72887</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>72900</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72918</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72925</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72935</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72940</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72956</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>72985</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72998</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73017</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73030</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73043</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73049</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73056</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73070</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73081</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73095</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73109</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73123</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73137</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
72604                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72605      1/1          		if ( ! Sys_Clk_RstN )
72606      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
72607      1/1          		else if ( HRdy )
72608      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                        MISSING_ELSE
72609                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72610      1/1          		if ( ! Sys_Clk_RstN )
72611      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
72612      1/1          		else if ( HRdy )
72613      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                        MISSING_ELSE
72614                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72615      1/1          		if ( ! Sys_Clk_RstN )
72616      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
72617      1/1          		else if ( HRdy )
72618      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                        MISSING_ELSE
72619                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72620      1/1          		if ( ! Sys_Clk_RstN )
72621      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
72622      1/1          		else if ( EnErrReg )
72623      1/1          			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );
                        MISSING_ELSE
72624                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72625      1/1          		if ( ! Sys_Clk_RstN )
72626      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
72627      1/1          		else if ( HRdy )
72628      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                        MISSING_ELSE
72629                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
72630                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
72631                   		.Count( )
72632                   	,	.Rx_Data( RxData )
72633                   	,	.RxRdy( RxRdy )
72634                   	,	.RxVld( RspVld )
72635                   	,	.Sys_Clk( Sys_Clk )
72636                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72637                   	,	.Sys_Clk_En( Sys_Clk_En )
72638                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72639                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72640                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72641                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72642                   	,	.Sys_Pwr_Idle( )
72643                   	,	.Sys_Pwr_WakeUp( )
72644                   	,	.Tx_Data( TxData )
72645                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
72646                   	,	.TxVld( GenLcl2_Rsp_Vld )
72647                   	);
72648                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
72649                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
72650                   	assign Sm_RDW = CurState == 3'b001;
72651                   	assign Sm_WRW = CurState == 3'b011;
72652                   	assign FirstNS = ReqVld &amp; COk;
72653                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
72654                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
72655                   	assign u_98d1 = Len1A [6:2];
72656                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
72657                   		.GenLcl_Req_Addr( u_Req_Addr )
72658                   	,	.GenLcl_Req_Be( u_Req_Be )
72659                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72660                   	,	.GenLcl_Req_Data( u_Req_Data )
72661                   	,	.GenLcl_Req_Last( u_Req_Last )
72662                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72663                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72664                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72665                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72666                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72667                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72668                   	,	.GenLcl_Req_User( u_Req_User )
72669                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72670                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
72671                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
72672                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
72673                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72674                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
72675                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
72676                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
72677                   	,	.GenPrt_Req_Be( Gen_Req_Be )
72678                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
72679                   	,	.GenPrt_Req_Data( Gen_Req_Data )
72680                   	,	.GenPrt_Req_Last( Gen_Req_Last )
72681                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
72682                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
72683                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
72684                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
72685                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
72686                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
72687                   	,	.GenPrt_Req_User( Gen_Req_User )
72688                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
72689                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
72690                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
72691                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
72692                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
72693                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
72694                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
72695                   	,	.Sys_Clk( Sys_Clk )
72696                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72697                   	,	.Sys_Clk_En( Sys_Clk_En )
72698                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72699                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72700                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72701                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72702                   	,	.Sys_Pwr_Idle( u_35_Idle )
72703                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
72704                   	);
72705                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
72706                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
72707                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
72708                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
72709                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
72710                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
72711                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
72712                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
72713                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
72714                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
72715                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
72716                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
72717                   	,	.GenLcl_Req_User( GenLcl_Req_User )
72718                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
72719                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
72720                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
72721                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
72722                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
72723                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
72724                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
72725                   	,	.GenPrt_Req_Addr( u_Req_Addr )
72726                   	,	.GenPrt_Req_Be( u_Req_Be )
72727                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
72728                   	,	.GenPrt_Req_Data( u_Req_Data )
72729                   	,	.GenPrt_Req_Last( u_Req_Last )
72730                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
72731                   	,	.GenPrt_Req_Lock( u_Req_Lock )
72732                   	,	.GenPrt_Req_Opc( u_Req_Opc )
72733                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
72734                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72735                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
72736                   	,	.GenPrt_Req_User( u_Req_User )
72737                   	,	.GenPrt_Req_Vld( u_Req_Vld )
72738                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
72739                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
72740                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
72741                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72742                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
72743                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
72744                   	);
72745                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
72746                   	assign WrapEnd = Wrap2;
72747                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
72748                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
72749                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
72750                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
72751                   	assign Trans = HTrans [1];
72752                   	assign Req1Rdy = ReqRdy;
72753                   	assign GenLcl2_Req_Rdy = Req1Rdy;
72754                   	assign GenLcl2_Rsp_Data = TxData [31:0];
72755                   	assign GenLcl2_Rsp_Last = TxData [33];
72756                   	assign RspStatusSel = TxData [32];
72757                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
72758                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
72759                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
72760                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72761      1/1          		if ( ! Sys_Clk_RstN )
72762      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
72763      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
72764      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
72765                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
72766                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
72767                   	);
72768                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72769      1/1          		if ( ! Sys_Clk_RstN )
72770      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
72771      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
72772                   	assign uu_18df_caseSel =
72773                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
72774                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
72775                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
72776                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
72777                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
72778                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
72779                   			,	( Sm_RDW | Sm_WRW )
72780                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
72781                   			,	GoToIdle1 &amp; ~ HRdy
72782                   		}
72783                   		;
72784                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72785      1/1          		if ( ! Sys_Clk_RstN )
72786      1/1          			First &lt;= #1.0 ( 1'b1 );
72787      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
72788      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
72789                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72790      1/1          		if ( ! Sys_Clk_RstN )
72791      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
72792      1/1          		else if ( CtlCe )
72793      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
72794                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
72795      1/1          		case ( uu_18df_caseSel )
72796      1/1          			9'b000000001 : u_18df = HTrans ;
72797      1/1          			9'b000000010 : u_18df = u_ee5d ;
72798      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
72799      1/1          			9'b000001000 : u_18df = HTrans ;
72800      1/1          			9'b000010000 : u_18df = u_6bc1 ;
72801      1/1          			9'b000100000 : u_18df = u_527c ;
72802      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
72803      1/1          			9'b010000000 : u_18df = u_7ea9 ;
72804      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
72805      1/1          			default      : u_18df = 2'b00 ;
72806                   		endcase
72807                   	end
72808                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72809      1/1          		if ( ! Sys_Clk_RstN )
72810      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
72811      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
72812                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
72813                   		.Dflt( 1'b0 )
72814                   	,	.I_000( 1'b1 )
72815                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
72816                   	,	.I_100( ~ Trans | HRdy )
72817                   	,	.O( ReqRdy )
72818                   	,	.Sel( CurState )
72819                   	);
72820                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
72821                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
72822                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
72823                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
72824                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
72825                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
72826                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
72827                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
72828                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
72829                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
72830                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
72831                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
72832                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
72833                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
72834                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
72835                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
72836                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
72837                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
72838                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
72839                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
72840                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
72841                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
72842                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
72843                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
72844                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
72845                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
72846                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
72847                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
72848                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
72849                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
72850                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
72851                   	,	.GenPrt_Req_User( GenLcl_Req_User )
72852                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
72853                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
72854                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
72855                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
72856                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
72857                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
72858                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
72859                   	);
72860                   	assign Req1Vld = GenLcl2_Req_Vld;
72861                   	assign ReqVld = Req1Vld;
72862                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
72863                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
72864                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
72865                   	assign Sm_IDLE = CurState == 3'b000;
72866                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
72867                   	assign u_52d8 = Sm_IDLE | GoToIdle;
72868                   	assign u_ac17 = Trans &amp; HRdy;
72869                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
72870                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
72871                   	assign HAddr = { AddrHigh , AddrLow };
72872                   	assign HAddr1 = HAddr;
72873                   	assign HAddr2 = HAddr1;
72874                   	assign AhbA_0_HAddr = HAddr2;
72875                   	assign Ahb_0_haddr = AhbA_0_HAddr;
72876                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72877      1/1          		if ( ! Sys_Clk_RstN )
72878      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
72879      1/1          		else if ( CtlCe )
72880      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
72881                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72882      1/1          		if ( ! Sys_Clk_RstN )
72883      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
72884      1/1          		else if ( CtlCe )
72885      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
72886                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72887      1/1          		if ( ! Sys_Clk_RstN )
72888      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
72889      1/1          		else if ( ReqRdy )
72890      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                        MISSING_ELSE
72891                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
72892                   	assign uFromIdle_caseSel =
72893                   		{			ReqVld &amp; FirstWrite &amp; COk
72894                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
72895                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
72896                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
72897                   		}
72898                   		;
72899                   	always @( uFromIdle_caseSel ) begin
72900      1/1          		case ( uFromIdle_caseSel )
72901      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
72902      1/1          			4'b0010 : FromIdle = 3'b010 ;
72903      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
72904      1/1          			4'b1000 : FromIdle = 3'b100 ;
72905      1/1          			4'b0    : FromIdle = 3'b000 ;
72906      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
72907                   		endcase
72908                   	end
72909                   	always @( FromIdle or uFromWR_caseSel ) begin
72910      1/1          		case ( uFromWR_caseSel )
72911      1/1          			1'b1    : FromWR = FromIdle ;
72912      1/1          			1'b0    : FromWR = 3'b100 ;
72913      1/1          			default : FromWR = 3'b000 ;
72914                   		endcase
72915                   	end
72916                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
72917                   	always @( FromIdle or uu_9fad_caseSel ) begin
72918      1/1          		case ( uu_9fad_caseSel )
72919      1/1          			1'b1    : u_9fad = FromIdle ;
72920      1/1          			1'b0    : u_9fad = 3'b010 ;
72921      1/1          			default : u_9fad = 3'b000 ;
72922                   		endcase
72923                   	end
72924                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
72925      1/1          		case ( CurState )
72926      1/1          			3'b100  : NextState = FromWR ;
72927      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
72928      1/1          			3'b010  : NextState = u_9fad ;
72929      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
72930      1/1          			3'b0    : NextState = FromIdle ;
72931      1/1          			default : NextState = 3'b000 ;
72932                   		endcase
72933                   	end
72934                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72935      1/1          		if ( ! Sys_Clk_RstN )
72936      1/1          			CurState &lt;= #1.0 ( 3'b000 );
72937      1/1          		else	CurState &lt;= #1.0 ( NextState );
72938                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
72939                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
72940      1/1          		case ( uu_cc5c_caseSel )
72941      1/1          			1'b1    : u_cc5c = u_ac17 ;
72942      1/1          			1'b0    : u_cc5c = 1'b0 ;
72943      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
72944                   		endcase
72945                   	end
72946                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72947      1/1          		if ( ! Sys_Clk_RstN )
72948      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
72949      1/1          		else if ( AddrHighCe )
72950      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
72951                   				#1.0
72952                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
72953                   					&amp;	~ { 30 { 1'b0 }  }
72954                   				);
72955                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72956      1/1          		if ( ! Sys_Clk_RstN )
72957      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
72958      1/1          		else if ( CtlCe )
72959      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
72960                   	assign u_5e3 = Len1A [6:2];
72961                   	assign u_2191 = Len1A [6:2];
72962                   	assign u_93ba = Len1A [6:2];
72963                   	assign u_be34 = Len1A [6:2];
72964                   	assign u_2723 = Len1A [6:2];
72965                   	assign u_cf7e = Len1A [6:2];
72966                   	assign u_c644 = Len1A [6:2];
72967                   	assign u_bd0a = Len1A [6:2];
72968                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
72969                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
72970                   	assign HBurst1 = HBurst;
72971                   	assign HBurst2 = HBurst1;
72972                   	assign AhbA_0_HBurst = HBurst2;
72973                   	assign Ahb_0_hburst = AhbA_0_HBurst;
72974                   	assign uFirstBurst_caseSel =
72975                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
72976                   			,		~ Incr &amp; u_93ba == 5'b01111
72977                   			,		~ Incr &amp; u_be34 == 5'b00111
72978                   			,		~ Incr &amp; u_2723 == 5'b00011
72979                   			,	Incr &amp; u_cf7e == 5'b01111
72980                   			,	Incr &amp; u_c644 == 5'b00111
72981                   			,	Incr &amp; u_bd0a == 5'b00011
72982                   		}
72983                   		;
72984                   	always @( uFirstBurst_caseSel ) begin
72985      1/1          		case ( uFirstBurst_caseSel )
72986      1/1          			7'b0000001 : FirstBurst = 3'b011 ;
72987      1/1          			7'b0000010 : FirstBurst = 3'b101 ;
72988      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
72989      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
72990      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
72991      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
72992      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
72993      1/1          			7'b0       : FirstBurst = 3'b001 ;
72994      1/1          			default    : FirstBurst = 3'b000 ;
72995                   		endcase
72996                   	end
72997                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72998      1/1          		if ( ! Sys_Clk_RstN )
72999      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
73000      1/1          		else if ( HBurstCe )
73001      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73002                   	assign Ahb_0_hmastlock = 1'b0;
73003                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
73004                   	assign HProt = Prot1;
73005                   	assign AhbA_0_HProt = HProt;
73006                   	assign Ahb_0_hprot = AhbA_0_HProt;
73007                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73008      1/1          		if ( ! Sys_Clk_RstN )
73009      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
73010      1/1          		else if ( CtlCe )
73011      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73012                   	assign HSel2 = HSel;
73013                   	assign AhbA_0_HSel = HSel2;
73014                   	assign Ahb_0_hsel = AhbA_0_HSel;
73015                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
73016                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73017      1/1          		if ( ! Sys_Clk_RstN )
73018      1/1          			HSel &lt;= #1.0 ( 1'b0 );
73019      1/1          		else if ( CtlCe | GoToIdle )
73020      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
73021                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
73022                   	assign FirstSize = { 1'b0 , u_dade };
73023                   	assign HSize1 = HSize;
73024                   	assign HSize2 = HSize1;
73025                   	assign AhbA_0_HSize = HSize2;
73026                   	assign Ahb_0_hsize = AhbA_0_HSize;
73027                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
73028                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
73029                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73030      1/1          		if ( ! Sys_Clk_RstN )
73031      1/1          			HSize &lt;= #1.0 ( 3'b0 );
73032      1/1          		else if ( HBurstCe | NewData )
73033      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73034                   	assign HTrans1 = HTrans;
73035                   	assign HTrans2 = HTrans1;
73036                   	assign AhbA_0_HTrans = HTrans2;
73037                   	assign Ahb_0_htrans = AhbA_0_HTrans;
73038                   	assign WD0Ce = NewData;
73039                   	assign WD1Ce = StWr &amp; HRdy;
73040                   	assign AhbA_0_HWBe = HWBe;
73041                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
73042                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73043      1/1          		if ( ! Sys_Clk_RstN )
73044      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
73045      1/1          		else if ( WD0Ce )
73046      1/1          			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );
                        MISSING_ELSE
73047                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
73048                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73049      1/1          		if ( ! Sys_Clk_RstN )
73050      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
73051      1/1          		else if ( WD1Ce )
73052      1/1          			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73053                   	assign AhbA_0_HWData = HWData;
73054                   	assign Ahb_0_hwdata = AhbA_0_HWData;
73055                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73056      1/1          		if ( ! Sys_Clk_RstN )
73057      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
73058      1/1          		else if ( WD0Ce )
73059      1/1          			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );
                        MISSING_ELSE
73060                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
73061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73062      1/1          		if ( ! Sys_Clk_RstN )
73063      1/1          			HWData &lt;= #1.0 ( 32'b0 );
73064      1/1          		else if ( WD1Ce )
73065      1/1          			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
73066                   	assign HWrite = FirstWrite1;
73067                   	assign AhbA_0_HWrite = HWrite;
73068                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
73069                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73070      1/1          		if ( ! Sys_Clk_RstN )
73071      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
73072      1/1          		else if ( CtlCe )
73073      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
73074                   	assign NiuEmpty = 1'b1;
73075                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
73076                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
73077                   	assign WakeUp_Gen = GenLcl_Req_Vld;
73078                   	// synopsys translate_off
73079                   	// synthesis translate_off
73080                   	always @( posedge Sys_Clk )
73081      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73082      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
73083      <font color = "grey">unreachable  </font>				dontStop = 0;
73084      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73085      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73086      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
73087      <font color = "grey">unreachable  </font>					$stop;
73088                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73089                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73090                   	// synthesis translate_on
73091                   	// synopsys translate_on
73092                   	// synopsys translate_off
73093                   	// synthesis translate_off
73094                   	always @( posedge Sys_Clk )
73095      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73096      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
73097      <font color = "grey">unreachable  </font>				dontStop = 0;
73098      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73099      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73100      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
73101      <font color = "grey">unreachable  </font>					$stop;
73102                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73103                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73104                   	// synthesis translate_on
73105                   	// synopsys translate_on
73106                   	// synopsys translate_off
73107                   	// synthesis translate_off
73108                   	always @( posedge Sys_Clk )
73109      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73110      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
73111      <font color = "grey">unreachable  </font>				dontStop = 0;
73112      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73113      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73114      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
73115      <font color = "grey">unreachable  </font>					$stop;
73116                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73117                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73118                   	// synthesis translate_on
73119                   	// synopsys translate_on
73120                   	// synopsys translate_off
73121                   	// synthesis translate_off
73122                   	always @( posedge Sys_Clk )
73123      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73124      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73125      <font color = "grey">unreachable  </font>				dontStop = 0;
73126      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73127      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73128      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
73129      <font color = "grey">unreachable  </font>					$stop;
73130                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73131                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73132                   	// synthesis translate_on
73133                   	// synopsys translate_on
73134                   	// synopsys translate_off
73135                   	// synthesis translate_off
73136                   	always @( posedge Sys_Clk )
73137      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73138      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73139      <font color = "grey">unreachable  </font>				dontStop = 0;
73140      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73141      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73142      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
73143      <font color = "grey">unreachable  </font>					$stop;
73144                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73145                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod700.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72578
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72653
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72654
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72747
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72748
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72749
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72750
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72757
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72764
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72863
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72864
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72870
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72974
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod700.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">25</td>
<td class="rt">58.14 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">406</td>
<td class="rt">78.68 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">213</td>
<td class="rt">82.56 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">193</td>
<td class="rt">74.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">25</td>
<td class="rt">58.14 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">406</td>
<td class="rt">78.68 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">213</td>
<td class="rt">82.56 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">193</td>
<td class="rt">74.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[16:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod700.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">72902</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">72904</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">72902</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h4</td>
<td class="rt">72904</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod700.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">118</td>
<td class="rt">86.13 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72578</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72653</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72654</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72747</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72748</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72749</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72750</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72757</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72863</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72864</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72870</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72974</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72605</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72610</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72620</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72625</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72761</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72769</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72785</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72790</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">72795</td>
<td class="rt">10</td>
<td class="rt">7</td>
<td class="rt">70.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72877</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72882</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72887</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">72900</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">72910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">72918</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72925</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72935</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72940</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72956</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">72985</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72998</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73017</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73030</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73043</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73049</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73056</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73070</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72578      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72653      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72654      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72747      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72748      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72749      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72750      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72757      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72863      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72864      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72870      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72974      	assign uFirstBurst_caseSel =
           	                            
72975      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72605      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72606      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72607      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72608      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72610      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72611      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72612      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72613      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72615      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72616      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72617      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72618      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72620      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72621      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72622      		else if ( EnErrReg )
           		     <font color = "green">-2-</font>  
72623      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72625      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72626      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72627      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72628      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72761      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72762      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
72763      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
72764      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72769      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72770      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72771      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72785      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72786      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
72787      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
72788      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72790      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72791      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72792      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72793      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72795      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
72796      			9'b000000001 : u_18df = HTrans ;
           <font color = "green">			==></font>
72797      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
72798      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
72799      			9'b000001000 : u_18df = HTrans ;
           <font color = "green">			==></font>
72800      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "green">			==></font>
72801      			9'b000100000 : u_18df = u_527c ;
           <font color = "green">			==></font>
72802      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
72803      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "green">			==></font>
72804      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
72805      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>9'b000000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000100000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b010000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72809      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72810      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72811      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72877      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72878      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
72879      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72880      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72882      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72883      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72884      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72885      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72887      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72888      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72889      		else if ( ReqRdy )
           		     <font color = "green">-2-</font>  
72890      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72900      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
72901      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
72902      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
72903      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
72904      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
72905      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
72906      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72910      		case ( uFromWR_caseSel )
           		<font color = "green">-1-</font>               
72911      			1'b1    : FromWR = FromIdle ;
           <font color = "green">			==></font>
72912      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
72913      			default : FromWR = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72918      		case ( uu_9fad_caseSel )
           		<font color = "green">-1-</font>               
72919      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
72920      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
72921      			default : u_9fad = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72925      		case ( CurState )
           		<font color = "red">-1-</font>  
72926      			3'b100  : NextState = FromWR ;
           <font color = "green">			==></font>
72927      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
72928      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
72929      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
72930      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
72931      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72935      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72936      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
72937      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72940      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
72941      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
72942      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
72943      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72947      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72948      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
72949      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
72950      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72956      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72957      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72958      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72959      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72985      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
72986      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "green">			==></font>
72987      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "green">			==></font>
72988      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
72989      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
72990      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
72991      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
72992      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
72993      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "green">			==></font>
72994      			default    : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72998      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72999      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73000      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
73001      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73008      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73009      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73010      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73011      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73017      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73018      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73019      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
73020      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73030      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73031      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73032      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
73033      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73043      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73044      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73045      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73046      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73049      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73050      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73051      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73052      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73056      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73057      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73058      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73059      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73063      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73064      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73065      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73070      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73071      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73072      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73073      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_38877'>
<a name="inst_tag_38877_Line"></a>
<b>Line Coverage for Instance : <a href="mod700.html#inst_tag_38877" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>121</td><td>84.03</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72605</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72610</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72620</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72625</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72761</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72769</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72785</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72790</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>72795</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72809</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72877</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72882</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72887</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>72900</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72918</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72925</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72935</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72940</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72956</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>72985</td><td>10</td><td>3</td><td>30.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72998</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73017</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73030</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73043</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73049</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73056</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73070</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73081</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73095</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73109</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73123</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73137</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
72604                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72605      1/1          		if ( ! Sys_Clk_RstN )
72606      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
72607      1/1          		else if ( HRdy )
72608      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                   <font color = "red">==>  MISSING_ELSE</font>
72609                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72610      1/1          		if ( ! Sys_Clk_RstN )
72611      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
72612      1/1          		else if ( HRdy )
72613      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                   <font color = "red">==>  MISSING_ELSE</font>
72614                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72615      1/1          		if ( ! Sys_Clk_RstN )
72616      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
72617      1/1          		else if ( HRdy )
72618      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                   <font color = "red">==>  MISSING_ELSE</font>
72619                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72620      1/1          		if ( ! Sys_Clk_RstN )
72621      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
72622      1/1          		else if ( EnErrReg )
72623      1/1          			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );
                        MISSING_ELSE
72624                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72625      1/1          		if ( ! Sys_Clk_RstN )
72626      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
72627      1/1          		else if ( HRdy )
72628      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                   <font color = "red">==>  MISSING_ELSE</font>
72629                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
72630                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
72631                   		.Count( )
72632                   	,	.Rx_Data( RxData )
72633                   	,	.RxRdy( RxRdy )
72634                   	,	.RxVld( RspVld )
72635                   	,	.Sys_Clk( Sys_Clk )
72636                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72637                   	,	.Sys_Clk_En( Sys_Clk_En )
72638                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72639                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72640                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72641                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72642                   	,	.Sys_Pwr_Idle( )
72643                   	,	.Sys_Pwr_WakeUp( )
72644                   	,	.Tx_Data( TxData )
72645                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
72646                   	,	.TxVld( GenLcl2_Rsp_Vld )
72647                   	);
72648                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
72649                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
72650                   	assign Sm_RDW = CurState == 3'b001;
72651                   	assign Sm_WRW = CurState == 3'b011;
72652                   	assign FirstNS = ReqVld &amp; COk;
72653                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
72654                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
72655                   	assign u_98d1 = Len1A [6:2];
72656                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
72657                   		.GenLcl_Req_Addr( u_Req_Addr )
72658                   	,	.GenLcl_Req_Be( u_Req_Be )
72659                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72660                   	,	.GenLcl_Req_Data( u_Req_Data )
72661                   	,	.GenLcl_Req_Last( u_Req_Last )
72662                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72663                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72664                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72665                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72666                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72667                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72668                   	,	.GenLcl_Req_User( u_Req_User )
72669                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72670                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
72671                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
72672                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
72673                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72674                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
72675                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
72676                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
72677                   	,	.GenPrt_Req_Be( Gen_Req_Be )
72678                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
72679                   	,	.GenPrt_Req_Data( Gen_Req_Data )
72680                   	,	.GenPrt_Req_Last( Gen_Req_Last )
72681                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
72682                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
72683                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
72684                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
72685                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
72686                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
72687                   	,	.GenPrt_Req_User( Gen_Req_User )
72688                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
72689                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
72690                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
72691                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
72692                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
72693                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
72694                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
72695                   	,	.Sys_Clk( Sys_Clk )
72696                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72697                   	,	.Sys_Clk_En( Sys_Clk_En )
72698                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72699                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72700                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72701                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72702                   	,	.Sys_Pwr_Idle( u_35_Idle )
72703                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
72704                   	);
72705                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
72706                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
72707                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
72708                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
72709                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
72710                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
72711                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
72712                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
72713                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
72714                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
72715                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
72716                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
72717                   	,	.GenLcl_Req_User( GenLcl_Req_User )
72718                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
72719                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
72720                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
72721                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
72722                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
72723                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
72724                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
72725                   	,	.GenPrt_Req_Addr( u_Req_Addr )
72726                   	,	.GenPrt_Req_Be( u_Req_Be )
72727                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
72728                   	,	.GenPrt_Req_Data( u_Req_Data )
72729                   	,	.GenPrt_Req_Last( u_Req_Last )
72730                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
72731                   	,	.GenPrt_Req_Lock( u_Req_Lock )
72732                   	,	.GenPrt_Req_Opc( u_Req_Opc )
72733                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
72734                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72735                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
72736                   	,	.GenPrt_Req_User( u_Req_User )
72737                   	,	.GenPrt_Req_Vld( u_Req_Vld )
72738                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
72739                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
72740                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
72741                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72742                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
72743                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
72744                   	);
72745                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
72746                   	assign WrapEnd = Wrap2;
72747                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
72748                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
72749                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
72750                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
72751                   	assign Trans = HTrans [1];
72752                   	assign Req1Rdy = ReqRdy;
72753                   	assign GenLcl2_Req_Rdy = Req1Rdy;
72754                   	assign GenLcl2_Rsp_Data = TxData [31:0];
72755                   	assign GenLcl2_Rsp_Last = TxData [33];
72756                   	assign RspStatusSel = TxData [32];
72757                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
72758                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
72759                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
72760                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72761      1/1          		if ( ! Sys_Clk_RstN )
72762      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
72763      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
72764      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
72765                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
72766                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
72767                   	);
72768                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72769      1/1          		if ( ! Sys_Clk_RstN )
72770      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
72771      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
72772                   	assign uu_18df_caseSel =
72773                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
72774                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
72775                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
72776                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
72777                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
72778                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
72779                   			,	( Sm_RDW | Sm_WRW )
72780                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
72781                   			,	GoToIdle1 &amp; ~ HRdy
72782                   		}
72783                   		;
72784                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72785      1/1          		if ( ! Sys_Clk_RstN )
72786      1/1          			First &lt;= #1.0 ( 1'b1 );
72787      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
72788      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
72789                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72790      1/1          		if ( ! Sys_Clk_RstN )
72791      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
72792      1/1          		else if ( CtlCe )
72793      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
72794                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
72795      1/1          		case ( uu_18df_caseSel )
72796      <font color = "red">0/1     ==>  			9'b000000001 : u_18df = HTrans ;</font>
72797      1/1          			9'b000000010 : u_18df = u_ee5d ;
72798      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
72799      <font color = "red">0/1     ==>  			9'b000001000 : u_18df = HTrans ;</font>
72800      <font color = "red">0/1     ==>  			9'b000010000 : u_18df = u_6bc1 ;</font>
72801      <font color = "red">0/1     ==>  			9'b000100000 : u_18df = u_527c ;</font>
72802      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
72803      <font color = "red">0/1     ==>  			9'b010000000 : u_18df = u_7ea9 ;</font>
72804      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
72805      1/1          			default      : u_18df = 2'b00 ;
72806                   		endcase
72807                   	end
72808                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72809      1/1          		if ( ! Sys_Clk_RstN )
72810      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
72811      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
72812                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
72813                   		.Dflt( 1'b0 )
72814                   	,	.I_000( 1'b1 )
72815                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
72816                   	,	.I_100( ~ Trans | HRdy )
72817                   	,	.O( ReqRdy )
72818                   	,	.Sel( CurState )
72819                   	);
72820                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
72821                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
72822                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
72823                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
72824                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
72825                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
72826                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
72827                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
72828                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
72829                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
72830                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
72831                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
72832                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
72833                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
72834                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
72835                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
72836                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
72837                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
72838                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
72839                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
72840                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
72841                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
72842                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
72843                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
72844                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
72845                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
72846                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
72847                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
72848                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
72849                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
72850                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
72851                   	,	.GenPrt_Req_User( GenLcl_Req_User )
72852                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
72853                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
72854                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
72855                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
72856                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
72857                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
72858                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
72859                   	);
72860                   	assign Req1Vld = GenLcl2_Req_Vld;
72861                   	assign ReqVld = Req1Vld;
72862                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
72863                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
72864                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
72865                   	assign Sm_IDLE = CurState == 3'b000;
72866                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
72867                   	assign u_52d8 = Sm_IDLE | GoToIdle;
72868                   	assign u_ac17 = Trans &amp; HRdy;
72869                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
72870                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
72871                   	assign HAddr = { AddrHigh , AddrLow };
72872                   	assign HAddr1 = HAddr;
72873                   	assign HAddr2 = HAddr1;
72874                   	assign AhbA_0_HAddr = HAddr2;
72875                   	assign Ahb_0_haddr = AhbA_0_HAddr;
72876                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72877      1/1          		if ( ! Sys_Clk_RstN )
72878      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
72879      1/1          		else if ( CtlCe )
72880      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
72881                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72882      1/1          		if ( ! Sys_Clk_RstN )
72883      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
72884      1/1          		else if ( CtlCe )
72885      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
72886                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72887      1/1          		if ( ! Sys_Clk_RstN )
72888      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
72889      1/1          		else if ( ReqRdy )
72890      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                   <font color = "red">==>  MISSING_ELSE</font>
72891                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
72892                   	assign uFromIdle_caseSel =
72893                   		{			ReqVld &amp; FirstWrite &amp; COk
72894                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
72895                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
72896                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
72897                   		}
72898                   		;
72899                   	always @( uFromIdle_caseSel ) begin
72900      1/1          		case ( uFromIdle_caseSel )
72901      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
72902      1/1          			4'b0010 : FromIdle = 3'b010 ;
72903      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
72904      1/1          			4'b1000 : FromIdle = 3'b100 ;
72905      1/1          			4'b0    : FromIdle = 3'b000 ;
72906      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
72907                   		endcase
72908                   	end
72909                   	always @( FromIdle or uFromWR_caseSel ) begin
72910      1/1          		case ( uFromWR_caseSel )
72911      1/1          			1'b1    : FromWR = FromIdle ;
72912      1/1          			1'b0    : FromWR = 3'b100 ;
72913      <font color = "red">0/1     ==>  			default : FromWR = 3'b000 ;</font>
72914                   		endcase
72915                   	end
72916                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
72917                   	always @( FromIdle or uu_9fad_caseSel ) begin
72918      1/1          		case ( uu_9fad_caseSel )
72919      1/1          			1'b1    : u_9fad = FromIdle ;
72920      1/1          			1'b0    : u_9fad = 3'b010 ;
72921      <font color = "red">0/1     ==>  			default : u_9fad = 3'b000 ;</font>
72922                   		endcase
72923                   	end
72924                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
72925      1/1          		case ( CurState )
72926      1/1          			3'b100  : NextState = FromWR ;
72927      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
72928      1/1          			3'b010  : NextState = u_9fad ;
72929      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
72930      1/1          			3'b0    : NextState = FromIdle ;
72931      1/1          			default : NextState = 3'b000 ;
72932                   		endcase
72933                   	end
72934                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72935      1/1          		if ( ! Sys_Clk_RstN )
72936      1/1          			CurState &lt;= #1.0 ( 3'b000 );
72937      1/1          		else	CurState &lt;= #1.0 ( NextState );
72938                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
72939                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
72940      1/1          		case ( uu_cc5c_caseSel )
72941      1/1          			1'b1    : u_cc5c = u_ac17 ;
72942      1/1          			1'b0    : u_cc5c = 1'b0 ;
72943      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
72944                   		endcase
72945                   	end
72946                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72947      1/1          		if ( ! Sys_Clk_RstN )
72948      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
72949      1/1          		else if ( AddrHighCe )
72950      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
72951                   				#1.0
72952                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
72953                   					&amp;	~ { 30 { 1'b0 }  }
72954                   				);
72955                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72956      1/1          		if ( ! Sys_Clk_RstN )
72957      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
72958      1/1          		else if ( CtlCe )
72959      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
72960                   	assign u_5e3 = Len1A [6:2];
72961                   	assign u_2191 = Len1A [6:2];
72962                   	assign u_93ba = Len1A [6:2];
72963                   	assign u_be34 = Len1A [6:2];
72964                   	assign u_2723 = Len1A [6:2];
72965                   	assign u_cf7e = Len1A [6:2];
72966                   	assign u_c644 = Len1A [6:2];
72967                   	assign u_bd0a = Len1A [6:2];
72968                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
72969                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
72970                   	assign HBurst1 = HBurst;
72971                   	assign HBurst2 = HBurst1;
72972                   	assign AhbA_0_HBurst = HBurst2;
72973                   	assign Ahb_0_hburst = AhbA_0_HBurst;
72974                   	assign uFirstBurst_caseSel =
72975                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
72976                   			,		~ Incr &amp; u_93ba == 5'b01111
72977                   			,		~ Incr &amp; u_be34 == 5'b00111
72978                   			,		~ Incr &amp; u_2723 == 5'b00011
72979                   			,	Incr &amp; u_cf7e == 5'b01111
72980                   			,	Incr &amp; u_c644 == 5'b00111
72981                   			,	Incr &amp; u_bd0a == 5'b00011
72982                   		}
72983                   		;
72984                   	always @( uFirstBurst_caseSel ) begin
72985      1/1          		case ( uFirstBurst_caseSel )
72986      1/1          			7'b0000001 : FirstBurst = 3'b011 ;
72987      <font color = "red">0/1     ==>  			7'b0000010 : FirstBurst = 3'b101 ;</font>
72988      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
72989      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
72990      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
72991      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
72992      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
72993      <font color = "red">0/1     ==>  			7'b0       : FirstBurst = 3'b001 ;</font>
72994      <font color = "red">0/1     ==>  			default    : FirstBurst = 3'b000 ;</font>
72995                   		endcase
72996                   	end
72997                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72998      1/1          		if ( ! Sys_Clk_RstN )
72999      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
73000      1/1          		else if ( HBurstCe )
73001      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73002                   	assign Ahb_0_hmastlock = 1'b0;
73003                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
73004                   	assign HProt = Prot1;
73005                   	assign AhbA_0_HProt = HProt;
73006                   	assign Ahb_0_hprot = AhbA_0_HProt;
73007                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73008      1/1          		if ( ! Sys_Clk_RstN )
73009      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
73010      1/1          		else if ( CtlCe )
73011      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73012                   	assign HSel2 = HSel;
73013                   	assign AhbA_0_HSel = HSel2;
73014                   	assign Ahb_0_hsel = AhbA_0_HSel;
73015                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
73016                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73017      1/1          		if ( ! Sys_Clk_RstN )
73018      1/1          			HSel &lt;= #1.0 ( 1'b0 );
73019      1/1          		else if ( CtlCe | GoToIdle )
73020      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
73021                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
73022                   	assign FirstSize = { 1'b0 , u_dade };
73023                   	assign HSize1 = HSize;
73024                   	assign HSize2 = HSize1;
73025                   	assign AhbA_0_HSize = HSize2;
73026                   	assign Ahb_0_hsize = AhbA_0_HSize;
73027                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
73028                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
73029                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73030      1/1          		if ( ! Sys_Clk_RstN )
73031      1/1          			HSize &lt;= #1.0 ( 3'b0 );
73032      1/1          		else if ( HBurstCe | NewData )
73033      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73034                   	assign HTrans1 = HTrans;
73035                   	assign HTrans2 = HTrans1;
73036                   	assign AhbA_0_HTrans = HTrans2;
73037                   	assign Ahb_0_htrans = AhbA_0_HTrans;
73038                   	assign WD0Ce = NewData;
73039                   	assign WD1Ce = StWr &amp; HRdy;
73040                   	assign AhbA_0_HWBe = HWBe;
73041                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
73042                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73043      1/1          		if ( ! Sys_Clk_RstN )
73044      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
73045      1/1          		else if ( WD0Ce )
73046      1/1          			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );
                        MISSING_ELSE
73047                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
73048                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73049      1/1          		if ( ! Sys_Clk_RstN )
73050      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
73051      1/1          		else if ( WD1Ce )
73052      1/1          			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73053                   	assign AhbA_0_HWData = HWData;
73054                   	assign Ahb_0_hwdata = AhbA_0_HWData;
73055                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73056      1/1          		if ( ! Sys_Clk_RstN )
73057      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
73058      1/1          		else if ( WD0Ce )
73059      1/1          			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );
                        MISSING_ELSE
73060                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
73061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73062      1/1          		if ( ! Sys_Clk_RstN )
73063      1/1          			HWData &lt;= #1.0 ( 32'b0 );
73064      1/1          		else if ( WD1Ce )
73065      1/1          			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
73066                   	assign HWrite = FirstWrite1;
73067                   	assign AhbA_0_HWrite = HWrite;
73068                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
73069                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73070      1/1          		if ( ! Sys_Clk_RstN )
73071      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
73072      1/1          		else if ( CtlCe )
73073      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
73074                   	assign NiuEmpty = 1'b1;
73075                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
73076                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
73077                   	assign WakeUp_Gen = GenLcl_Req_Vld;
73078                   	// synopsys translate_off
73079                   	// synthesis translate_off
73080                   	always @( posedge Sys_Clk )
73081      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73082      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
73083      <font color = "grey">unreachable  </font>				dontStop = 0;
73084      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73085      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73086      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
73087      <font color = "grey">unreachable  </font>					$stop;
73088                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73089                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73090                   	// synthesis translate_on
73091                   	// synopsys translate_on
73092                   	// synopsys translate_off
73093                   	// synthesis translate_off
73094                   	always @( posedge Sys_Clk )
73095      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73096      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
73097      <font color = "grey">unreachable  </font>				dontStop = 0;
73098      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73099      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73100      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
73101      <font color = "grey">unreachable  </font>					$stop;
73102                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73103                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73104                   	// synthesis translate_on
73105                   	// synopsys translate_on
73106                   	// synopsys translate_off
73107                   	// synthesis translate_off
73108                   	always @( posedge Sys_Clk )
73109      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73110      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
73111      <font color = "grey">unreachable  </font>				dontStop = 0;
73112      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73113      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73114      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
73115      <font color = "grey">unreachable  </font>					$stop;
73116                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73117                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73118                   	// synthesis translate_on
73119                   	// synopsys translate_on
73120                   	// synopsys translate_off
73121                   	// synthesis translate_off
73122                   	always @( posedge Sys_Clk )
73123      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73124      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73125      <font color = "grey">unreachable  </font>				dontStop = 0;
73126      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73127      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73128      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
73129      <font color = "grey">unreachable  </font>					$stop;
73130                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73131                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73132                   	// synthesis translate_on
73133                   	// synopsys translate_on
73134                   	// synopsys translate_off
73135                   	// synthesis translate_off
73136                   	always @( posedge Sys_Clk )
73137      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73138      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73139      <font color = "grey">unreachable  </font>				dontStop = 0;
73140      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73141      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73142      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
73143      <font color = "grey">unreachable  </font>					$stop;
73144                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73145                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_38877_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod700.html#inst_tag_38877" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>19</td><td>73.08</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>19</td><td>73.08</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72578
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72653
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72654
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72747
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72748
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72749
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72750
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72757
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72764
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72863
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72864
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72870
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72974
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_38877_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod700.html#inst_tag_38877" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">13</td>
<td class="rt">30.23 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">131</td>
<td class="rt">25.39 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">107</td>
<td class="rt">41.47 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">24</td>
<td class="rt">9.30  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">13</td>
<td class="rt">30.23 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">131</td>
<td class="rt">25.39 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">107</td>
<td class="rt">41.47 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">24</td>
<td class="rt">9.30  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[16:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[27:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_38877_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod700.html#inst_tag_38877" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">72902</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">72904</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">72902</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h4</td>
<td class="rt">72904</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_38877_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod700.html#inst_tag_38877" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">102</td>
<td class="rt">74.45 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72578</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72653</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72654</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72747</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72748</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72749</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72750</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72757</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72863</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72864</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72870</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72974</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72605</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72610</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72615</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72620</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72625</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72761</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72769</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72785</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72790</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">72795</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72877</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72882</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72887</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">72900</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72918</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72925</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72935</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72940</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72956</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">72985</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72998</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73017</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73030</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73043</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73049</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73056</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73070</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72578      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72653      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72654      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72747      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72748      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72749      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72750      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72757      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72863      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72864      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72870      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72974      	assign uFirstBurst_caseSel =
           	                            
72975      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72605      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72606      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72607      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72608      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72610      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72611      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72612      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72613      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72615      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72616      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72617      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72618      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72620      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72621      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72622      		else if ( EnErrReg )
           		     <font color = "green">-2-</font>  
72623      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72625      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72626      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72627      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72628      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72761      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72762      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
72763      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
72764      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72769      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72770      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72771      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72785      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72786      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
72787      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
72788      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72790      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72791      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72792      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72793      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72795      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
72796      			9'b000000001 : u_18df = HTrans ;
           <font color = "red">			==></font>
72797      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
72798      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
72799      			9'b000001000 : u_18df = HTrans ;
           <font color = "red">			==></font>
72800      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "red">			==></font>
72801      			9'b000100000 : u_18df = u_527c ;
           <font color = "red">			==></font>
72802      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
72803      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "red">			==></font>
72804      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
72805      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72809      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72810      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72811      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72877      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72878      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
72879      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72880      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72882      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72883      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72884      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72885      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72887      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72888      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72889      		else if ( ReqRdy )
           		     <font color = "red">-2-</font>  
72890      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72900      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
72901      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
72902      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
72903      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
72904      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
72905      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
72906      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72910      		case ( uFromWR_caseSel )
           		<font color = "red">-1-</font>               
72911      			1'b1    : FromWR = FromIdle ;
           <font color = "green">			==></font>
72912      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
72913      			default : FromWR = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72918      		case ( uu_9fad_caseSel )
           		<font color = "red">-1-</font>               
72919      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
72920      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
72921      			default : u_9fad = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72925      		case ( CurState )
           		<font color = "red">-1-</font>  
72926      			3'b100  : NextState = FromWR ;
           <font color = "green">			==></font>
72927      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
72928      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
72929      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
72930      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
72931      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72935      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72936      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
72937      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72940      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
72941      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
72942      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
72943      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72947      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72948      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
72949      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
72950      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72956      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72957      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72958      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72959      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72985      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
72986      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "green">			==></font>
72987      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "red">			==></font>
72988      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
72989      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
72990      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
72991      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
72992      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
72993      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "red">			==></font>
72994      			default    : FirstBurst = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72998      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72999      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73000      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
73001      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73008      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73009      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73010      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73011      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73017      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73018      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73019      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
73020      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73030      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73031      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73032      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
73033      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73043      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73044      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73045      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73046      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73049      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73050      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73051      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73052      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73056      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73057      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73058      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73059      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73063      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73064      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73065      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73070      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73071      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73072      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73073      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_38876'>
<a name="inst_tag_38876_Line"></a>
<b>Line Coverage for Instance : <a href="mod700.html#inst_tag_38876" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>118</td><td>81.94</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72605</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72610</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72620</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72625</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72761</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72769</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72785</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72790</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>72795</td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72809</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72877</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72882</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72887</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>72900</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>72910</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72918</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>72925</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72935</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72940</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72956</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>72985</td><td>10</td><td>3</td><td>30.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72998</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73017</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73030</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73043</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73049</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73056</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73062</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73070</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73081</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73095</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73109</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73123</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73137</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
72604                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72605      1/1          		if ( ! Sys_Clk_RstN )
72606      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
72607      1/1          		else if ( HRdy )
72608      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                        MISSING_ELSE
72609                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72610      1/1          		if ( ! Sys_Clk_RstN )
72611      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
72612      1/1          		else if ( HRdy )
72613      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                        MISSING_ELSE
72614                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72615      1/1          		if ( ! Sys_Clk_RstN )
72616      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
72617      1/1          		else if ( HRdy )
72618      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                        MISSING_ELSE
72619                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72620      1/1          		if ( ! Sys_Clk_RstN )
72621      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
72622      1/1          		else if ( EnErrReg )
72623      <font color = "red">0/1     ==>  			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );</font>
                        MISSING_ELSE
72624                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72625      1/1          		if ( ! Sys_Clk_RstN )
72626      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
72627      1/1          		else if ( HRdy )
72628      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                        MISSING_ELSE
72629                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
72630                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
72631                   		.Count( )
72632                   	,	.Rx_Data( RxData )
72633                   	,	.RxRdy( RxRdy )
72634                   	,	.RxVld( RspVld )
72635                   	,	.Sys_Clk( Sys_Clk )
72636                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72637                   	,	.Sys_Clk_En( Sys_Clk_En )
72638                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72639                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72640                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72641                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72642                   	,	.Sys_Pwr_Idle( )
72643                   	,	.Sys_Pwr_WakeUp( )
72644                   	,	.Tx_Data( TxData )
72645                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
72646                   	,	.TxVld( GenLcl2_Rsp_Vld )
72647                   	);
72648                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
72649                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
72650                   	assign Sm_RDW = CurState == 3'b001;
72651                   	assign Sm_WRW = CurState == 3'b011;
72652                   	assign FirstNS = ReqVld &amp; COk;
72653                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
72654                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
72655                   	assign u_98d1 = Len1A [6:2];
72656                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
72657                   		.GenLcl_Req_Addr( u_Req_Addr )
72658                   	,	.GenLcl_Req_Be( u_Req_Be )
72659                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72660                   	,	.GenLcl_Req_Data( u_Req_Data )
72661                   	,	.GenLcl_Req_Last( u_Req_Last )
72662                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72663                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72664                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72665                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72666                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72667                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72668                   	,	.GenLcl_Req_User( u_Req_User )
72669                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72670                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
72671                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
72672                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
72673                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72674                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
72675                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
72676                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
72677                   	,	.GenPrt_Req_Be( Gen_Req_Be )
72678                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
72679                   	,	.GenPrt_Req_Data( Gen_Req_Data )
72680                   	,	.GenPrt_Req_Last( Gen_Req_Last )
72681                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
72682                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
72683                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
72684                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
72685                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
72686                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
72687                   	,	.GenPrt_Req_User( Gen_Req_User )
72688                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
72689                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
72690                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
72691                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
72692                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
72693                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
72694                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
72695                   	,	.Sys_Clk( Sys_Clk )
72696                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72697                   	,	.Sys_Clk_En( Sys_Clk_En )
72698                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72699                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72700                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72701                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72702                   	,	.Sys_Pwr_Idle( u_35_Idle )
72703                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
72704                   	);
72705                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
72706                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
72707                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
72708                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
72709                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
72710                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
72711                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
72712                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
72713                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
72714                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
72715                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
72716                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
72717                   	,	.GenLcl_Req_User( GenLcl_Req_User )
72718                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
72719                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
72720                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
72721                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
72722                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
72723                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
72724                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
72725                   	,	.GenPrt_Req_Addr( u_Req_Addr )
72726                   	,	.GenPrt_Req_Be( u_Req_Be )
72727                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
72728                   	,	.GenPrt_Req_Data( u_Req_Data )
72729                   	,	.GenPrt_Req_Last( u_Req_Last )
72730                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
72731                   	,	.GenPrt_Req_Lock( u_Req_Lock )
72732                   	,	.GenPrt_Req_Opc( u_Req_Opc )
72733                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
72734                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72735                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
72736                   	,	.GenPrt_Req_User( u_Req_User )
72737                   	,	.GenPrt_Req_Vld( u_Req_Vld )
72738                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
72739                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
72740                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
72741                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72742                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
72743                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
72744                   	);
72745                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
72746                   	assign WrapEnd = Wrap2;
72747                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
72748                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
72749                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
72750                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
72751                   	assign Trans = HTrans [1];
72752                   	assign Req1Rdy = ReqRdy;
72753                   	assign GenLcl2_Req_Rdy = Req1Rdy;
72754                   	assign GenLcl2_Rsp_Data = TxData [31:0];
72755                   	assign GenLcl2_Rsp_Last = TxData [33];
72756                   	assign RspStatusSel = TxData [32];
72757                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
72758                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
72759                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
72760                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72761      1/1          		if ( ! Sys_Clk_RstN )
72762      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
72763      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
72764      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
72765                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
72766                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
72767                   	);
72768                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72769      1/1          		if ( ! Sys_Clk_RstN )
72770      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
72771      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
72772                   	assign uu_18df_caseSel =
72773                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
72774                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
72775                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
72776                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
72777                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
72778                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
72779                   			,	( Sm_RDW | Sm_WRW )
72780                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
72781                   			,	GoToIdle1 &amp; ~ HRdy
72782                   		}
72783                   		;
72784                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72785      1/1          		if ( ! Sys_Clk_RstN )
72786      1/1          			First &lt;= #1.0 ( 1'b1 );
72787      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
72788      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
72789                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72790      1/1          		if ( ! Sys_Clk_RstN )
72791      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
72792      1/1          		else if ( CtlCe )
72793      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
72794                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
72795      1/1          		case ( uu_18df_caseSel )
72796      1/1          			9'b000000001 : u_18df = HTrans ;
72797      1/1          			9'b000000010 : u_18df = u_ee5d ;
72798      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
72799      1/1          			9'b000001000 : u_18df = HTrans ;
72800      1/1          			9'b000010000 : u_18df = u_6bc1 ;
72801      1/1          			9'b000100000 : u_18df = u_527c ;
72802      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
72803      <font color = "red">0/1     ==>  			9'b010000000 : u_18df = u_7ea9 ;</font>
72804      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
72805      1/1          			default      : u_18df = 2'b00 ;
72806                   		endcase
72807                   	end
72808                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72809      1/1          		if ( ! Sys_Clk_RstN )
72810      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
72811      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
72812                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
72813                   		.Dflt( 1'b0 )
72814                   	,	.I_000( 1'b1 )
72815                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
72816                   	,	.I_100( ~ Trans | HRdy )
72817                   	,	.O( ReqRdy )
72818                   	,	.Sel( CurState )
72819                   	);
72820                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
72821                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
72822                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
72823                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
72824                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
72825                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
72826                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
72827                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
72828                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
72829                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
72830                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
72831                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
72832                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
72833                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
72834                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
72835                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
72836                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
72837                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
72838                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
72839                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
72840                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
72841                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
72842                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
72843                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
72844                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
72845                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
72846                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
72847                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
72848                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
72849                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
72850                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
72851                   	,	.GenPrt_Req_User( GenLcl_Req_User )
72852                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
72853                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
72854                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
72855                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
72856                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
72857                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
72858                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
72859                   	);
72860                   	assign Req1Vld = GenLcl2_Req_Vld;
72861                   	assign ReqVld = Req1Vld;
72862                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
72863                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
72864                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
72865                   	assign Sm_IDLE = CurState == 3'b000;
72866                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
72867                   	assign u_52d8 = Sm_IDLE | GoToIdle;
72868                   	assign u_ac17 = Trans &amp; HRdy;
72869                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
72870                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
72871                   	assign HAddr = { AddrHigh , AddrLow };
72872                   	assign HAddr1 = HAddr;
72873                   	assign HAddr2 = HAddr1;
72874                   	assign AhbA_0_HAddr = HAddr2;
72875                   	assign Ahb_0_haddr = AhbA_0_HAddr;
72876                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72877      1/1          		if ( ! Sys_Clk_RstN )
72878      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
72879      1/1          		else if ( CtlCe )
72880      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
72881                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72882      1/1          		if ( ! Sys_Clk_RstN )
72883      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
72884      1/1          		else if ( CtlCe )
72885      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
72886                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72887      1/1          		if ( ! Sys_Clk_RstN )
72888      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
72889      1/1          		else if ( ReqRdy )
72890      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                        MISSING_ELSE
72891                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
72892                   	assign uFromIdle_caseSel =
72893                   		{			ReqVld &amp; FirstWrite &amp; COk
72894                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
72895                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
72896                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
72897                   		}
72898                   		;
72899                   	always @( uFromIdle_caseSel ) begin
72900      1/1          		case ( uFromIdle_caseSel )
72901      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
72902      1/1          			4'b0010 : FromIdle = 3'b010 ;
72903      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
72904      1/1          			4'b1000 : FromIdle = 3'b100 ;
72905      1/1          			4'b0    : FromIdle = 3'b000 ;
72906      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
72907                   		endcase
72908                   	end
72909                   	always @( FromIdle or uFromWR_caseSel ) begin
72910      1/1          		case ( uFromWR_caseSel )
72911      <font color = "red">0/1     ==>  			1'b1    : FromWR = FromIdle ;</font>
72912      1/1          			1'b0    : FromWR = 3'b100 ;
72913      <font color = "red">0/1     ==>  			default : FromWR = 3'b000 ;</font>
72914                   		endcase
72915                   	end
72916                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
72917                   	always @( FromIdle or uu_9fad_caseSel ) begin
72918      1/1          		case ( uu_9fad_caseSel )
72919      1/1          			1'b1    : u_9fad = FromIdle ;
72920      1/1          			1'b0    : u_9fad = 3'b010 ;
72921      <font color = "red">0/1     ==>  			default : u_9fad = 3'b000 ;</font>
72922                   		endcase
72923                   	end
72924                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
72925      1/1          		case ( CurState )
72926      <font color = "red">0/1     ==>  			3'b100  : NextState = FromWR ;</font>
72927      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
72928      1/1          			3'b010  : NextState = u_9fad ;
72929      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
72930      1/1          			3'b0    : NextState = FromIdle ;
72931      1/1          			default : NextState = 3'b000 ;
72932                   		endcase
72933                   	end
72934                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72935      1/1          		if ( ! Sys_Clk_RstN )
72936      1/1          			CurState &lt;= #1.0 ( 3'b000 );
72937      1/1          		else	CurState &lt;= #1.0 ( NextState );
72938                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
72939                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
72940      1/1          		case ( uu_cc5c_caseSel )
72941      1/1          			1'b1    : u_cc5c = u_ac17 ;
72942      1/1          			1'b0    : u_cc5c = 1'b0 ;
72943      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
72944                   		endcase
72945                   	end
72946                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72947      1/1          		if ( ! Sys_Clk_RstN )
72948      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
72949      1/1          		else if ( AddrHighCe )
72950      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
72951                   				#1.0
72952                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
72953                   					&amp;	~ { 30 { 1'b0 }  }
72954                   				);
72955                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72956      1/1          		if ( ! Sys_Clk_RstN )
72957      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
72958      1/1          		else if ( CtlCe )
72959      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
72960                   	assign u_5e3 = Len1A [6:2];
72961                   	assign u_2191 = Len1A [6:2];
72962                   	assign u_93ba = Len1A [6:2];
72963                   	assign u_be34 = Len1A [6:2];
72964                   	assign u_2723 = Len1A [6:2];
72965                   	assign u_cf7e = Len1A [6:2];
72966                   	assign u_c644 = Len1A [6:2];
72967                   	assign u_bd0a = Len1A [6:2];
72968                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
72969                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
72970                   	assign HBurst1 = HBurst;
72971                   	assign HBurst2 = HBurst1;
72972                   	assign AhbA_0_HBurst = HBurst2;
72973                   	assign Ahb_0_hburst = AhbA_0_HBurst;
72974                   	assign uFirstBurst_caseSel =
72975                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
72976                   			,		~ Incr &amp; u_93ba == 5'b01111
72977                   			,		~ Incr &amp; u_be34 == 5'b00111
72978                   			,		~ Incr &amp; u_2723 == 5'b00011
72979                   			,	Incr &amp; u_cf7e == 5'b01111
72980                   			,	Incr &amp; u_c644 == 5'b00111
72981                   			,	Incr &amp; u_bd0a == 5'b00011
72982                   		}
72983                   		;
72984                   	always @( uFirstBurst_caseSel ) begin
72985      1/1          		case ( uFirstBurst_caseSel )
72986      <font color = "red">0/1     ==>  			7'b0000001 : FirstBurst = 3'b011 ;</font>
72987      1/1          			7'b0000010 : FirstBurst = 3'b101 ;
72988      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
72989      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
72990      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
72991      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
72992      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
72993      <font color = "red">0/1     ==>  			7'b0       : FirstBurst = 3'b001 ;</font>
72994      <font color = "red">0/1     ==>  			default    : FirstBurst = 3'b000 ;</font>
72995                   		endcase
72996                   	end
72997                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72998      1/1          		if ( ! Sys_Clk_RstN )
72999      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
73000      1/1          		else if ( HBurstCe )
73001      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73002                   	assign Ahb_0_hmastlock = 1'b0;
73003                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
73004                   	assign HProt = Prot1;
73005                   	assign AhbA_0_HProt = HProt;
73006                   	assign Ahb_0_hprot = AhbA_0_HProt;
73007                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73008      1/1          		if ( ! Sys_Clk_RstN )
73009      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
73010      1/1          		else if ( CtlCe )
73011      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73012                   	assign HSel2 = HSel;
73013                   	assign AhbA_0_HSel = HSel2;
73014                   	assign Ahb_0_hsel = AhbA_0_HSel;
73015                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
73016                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73017      1/1          		if ( ! Sys_Clk_RstN )
73018      1/1          			HSel &lt;= #1.0 ( 1'b0 );
73019      1/1          		else if ( CtlCe | GoToIdle )
73020      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
73021                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
73022                   	assign FirstSize = { 1'b0 , u_dade };
73023                   	assign HSize1 = HSize;
73024                   	assign HSize2 = HSize1;
73025                   	assign AhbA_0_HSize = HSize2;
73026                   	assign Ahb_0_hsize = AhbA_0_HSize;
73027                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
73028                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
73029                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73030      1/1          		if ( ! Sys_Clk_RstN )
73031      1/1          			HSize &lt;= #1.0 ( 3'b0 );
73032      1/1          		else if ( HBurstCe | NewData )
73033      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73034                   	assign HTrans1 = HTrans;
73035                   	assign HTrans2 = HTrans1;
73036                   	assign AhbA_0_HTrans = HTrans2;
73037                   	assign Ahb_0_htrans = AhbA_0_HTrans;
73038                   	assign WD0Ce = NewData;
73039                   	assign WD1Ce = StWr &amp; HRdy;
73040                   	assign AhbA_0_HWBe = HWBe;
73041                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
73042                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73043      1/1          		if ( ! Sys_Clk_RstN )
73044      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
73045      1/1          		else if ( WD0Ce )
73046      <font color = "red">0/1     ==>  			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );</font>
                        MISSING_ELSE
73047                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
73048                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73049      1/1          		if ( ! Sys_Clk_RstN )
73050      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
73051      1/1          		else if ( WD1Ce )
73052      <font color = "red">0/1     ==>  			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );</font>
                        MISSING_ELSE
73053                   	assign AhbA_0_HWData = HWData;
73054                   	assign Ahb_0_hwdata = AhbA_0_HWData;
73055                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73056      1/1          		if ( ! Sys_Clk_RstN )
73057      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
73058      1/1          		else if ( WD0Ce )
73059      <font color = "red">0/1     ==>  			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );</font>
                        MISSING_ELSE
73060                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
73061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73062      1/1          		if ( ! Sys_Clk_RstN )
73063      1/1          			HWData &lt;= #1.0 ( 32'b0 );
73064      1/1          		else if ( WD1Ce )
73065      <font color = "red">0/1     ==>  			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );</font>
                        MISSING_ELSE
73066                   	assign HWrite = FirstWrite1;
73067                   	assign AhbA_0_HWrite = HWrite;
73068                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
73069                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73070      1/1          		if ( ! Sys_Clk_RstN )
73071      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
73072      1/1          		else if ( CtlCe )
73073      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
73074                   	assign NiuEmpty = 1'b1;
73075                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
73076                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
73077                   	assign WakeUp_Gen = GenLcl_Req_Vld;
73078                   	// synopsys translate_off
73079                   	// synthesis translate_off
73080                   	always @( posedge Sys_Clk )
73081      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73082      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
73083      <font color = "grey">unreachable  </font>				dontStop = 0;
73084      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73085      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73086      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
73087      <font color = "grey">unreachable  </font>					$stop;
73088                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73089                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73090                   	// synthesis translate_on
73091                   	// synopsys translate_on
73092                   	// synopsys translate_off
73093                   	// synthesis translate_off
73094                   	always @( posedge Sys_Clk )
73095      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73096      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
73097      <font color = "grey">unreachable  </font>				dontStop = 0;
73098      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73099      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73100      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
73101      <font color = "grey">unreachable  </font>					$stop;
73102                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73103                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73104                   	// synthesis translate_on
73105                   	// synopsys translate_on
73106                   	// synopsys translate_off
73107                   	// synthesis translate_off
73108                   	always @( posedge Sys_Clk )
73109      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73110      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
73111      <font color = "grey">unreachable  </font>				dontStop = 0;
73112      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73113      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73114      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
73115      <font color = "grey">unreachable  </font>					$stop;
73116                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73117                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73118                   	// synthesis translate_on
73119                   	// synopsys translate_on
73120                   	// synopsys translate_off
73121                   	// synthesis translate_off
73122                   	always @( posedge Sys_Clk )
73123      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73124      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73125      <font color = "grey">unreachable  </font>				dontStop = 0;
73126      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73127      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73128      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
73129      <font color = "grey">unreachable  </font>					$stop;
73130                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73131                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73132                   	// synthesis translate_on
73133                   	// synopsys translate_on
73134                   	// synopsys translate_off
73135                   	// synthesis translate_off
73136                   	always @( posedge Sys_Clk )
73137      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73138      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73139      <font color = "grey">unreachable  </font>				dontStop = 0;
73140      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73141      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73142      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
73143      <font color = "grey">unreachable  </font>					$stop;
73144                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73145                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_38876_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod700.html#inst_tag_38876" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72578
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72653
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72654
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72747
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72748
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72749
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72750
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72757
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72764
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72863
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72864
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72870
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72974
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_38876_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod700.html#inst_tag_38876" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">21</td>
<td class="rt">48.84 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">321</td>
<td class="rt">62.21 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">168</td>
<td class="rt">65.12 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">153</td>
<td class="rt">59.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">21</td>
<td class="rt">48.84 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">321</td>
<td class="rt">62.21 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">168</td>
<td class="rt">65.12 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">153</td>
<td class="rt">59.30 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[16:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_38876_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod700.html#inst_tag_38876" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s1">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">72902</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">72902</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_38876_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod700.html#inst_tag_38876" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">105</td>
<td class="rt">76.64 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72578</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72653</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72654</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72747</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72748</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72749</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72750</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72757</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72863</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72864</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72870</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72974</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72605</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72610</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72620</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72625</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72761</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72769</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72785</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72790</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72795</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72877</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72882</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72887</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">72900</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">72910</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72918</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">72925</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72935</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72940</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72956</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">72985</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72998</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73017</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73030</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73043</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73049</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73056</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73062</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73070</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72578      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72653      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72654      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72747      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72748      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72749      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72750      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72757      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72863      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72864      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72870      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72974      	assign uFirstBurst_caseSel =
           	                            
72975      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72605      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72606      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72607      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72608      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72610      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72611      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72612      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72613      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72615      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72616      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72617      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72618      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72620      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72621      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72622      		else if ( EnErrReg )
           		     <font color = "red">-2-</font>  
72623      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72625      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72626      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72627      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72628      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72761      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72762      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
72763      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
72764      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72769      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72770      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72771      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72785      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72786      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
72787      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
72788      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72790      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72791      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72792      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72793      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72795      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
72796      			9'b000000001 : u_18df = HTrans ;
           <font color = "green">			==></font>
72797      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
72798      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
72799      			9'b000001000 : u_18df = HTrans ;
           <font color = "green">			==></font>
72800      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "green">			==></font>
72801      			9'b000100000 : u_18df = u_527c ;
           <font color = "green">			==></font>
72802      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
72803      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "red">			==></font>
72804      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
72805      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>9'b000000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000100000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72809      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72810      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72811      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72877      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72878      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
72879      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72880      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72882      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72883      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72884      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72885      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72887      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72888      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72889      		else if ( ReqRdy )
           		     <font color = "green">-2-</font>  
72890      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72900      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
72901      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
72902      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
72903      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
72904      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
72905      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
72906      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72910      		case ( uFromWR_caseSel )
           		<font color = "red">-1-</font>               
72911      			1'b1    : FromWR = FromIdle ;
           <font color = "red">			==></font>
72912      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
72913      			default : FromWR = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72918      		case ( uu_9fad_caseSel )
           		<font color = "red">-1-</font>               
72919      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
72920      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
72921      			default : u_9fad = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72925      		case ( CurState )
           		<font color = "red">-1-</font>  
72926      			3'b100  : NextState = FromWR ;
           <font color = "red">			==></font>
72927      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
72928      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
72929      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
72930      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
72931      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72935      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72936      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
72937      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72940      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
72941      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
72942      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
72943      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72947      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72948      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
72949      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
72950      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72956      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72957      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72958      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72959      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72985      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
72986      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "red">			==></font>
72987      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "green">			==></font>
72988      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
72989      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
72990      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
72991      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
72992      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
72993      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "red">			==></font>
72994      			default    : FirstBurst = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72998      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72999      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73000      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
73001      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73008      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73009      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73010      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73011      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73017      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73018      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73019      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
73020      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73030      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73031      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73032      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
73033      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73043      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73044      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73045      		else if ( WD0Ce )
           		     <font color = "red">-2-</font>  
73046      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73049      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73050      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73051      		else if ( WD1Ce )
           		     <font color = "red">-2-</font>  
73052      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73056      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73057      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73058      		else if ( WD0Ce )
           		     <font color = "red">-2-</font>  
73059      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73063      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73064      		else if ( WD1Ce )
           		     <font color = "red">-2-</font>  
73065      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73070      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73071      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73072      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73073      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_38878'>
<a name="inst_tag_38878_Line"></a>
<b>Line Coverage for Instance : <a href="mod700.html#inst_tag_38878" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>125</td><td>86.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72605</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72610</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72620</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72625</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72761</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72769</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72785</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72790</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>72795</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72809</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72877</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72882</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72887</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>72900</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72918</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72925</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72935</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72940</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72956</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>72985</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72998</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73017</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73030</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73043</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73049</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73056</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73062</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73070</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73081</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73095</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73109</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73123</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73137</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
72604                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72605      1/1          		if ( ! Sys_Clk_RstN )
72606      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
72607      1/1          		else if ( HRdy )
72608      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                   <font color = "red">==>  MISSING_ELSE</font>
72609                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72610      1/1          		if ( ! Sys_Clk_RstN )
72611      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
72612      1/1          		else if ( HRdy )
72613      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                   <font color = "red">==>  MISSING_ELSE</font>
72614                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72615      1/1          		if ( ! Sys_Clk_RstN )
72616      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
72617      1/1          		else if ( HRdy )
72618      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                   <font color = "red">==>  MISSING_ELSE</font>
72619                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72620      1/1          		if ( ! Sys_Clk_RstN )
72621      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
72622      1/1          		else if ( EnErrReg )
72623      1/1          			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );
                        MISSING_ELSE
72624                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72625      1/1          		if ( ! Sys_Clk_RstN )
72626      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
72627      1/1          		else if ( HRdy )
72628      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                   <font color = "red">==>  MISSING_ELSE</font>
72629                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
72630                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
72631                   		.Count( )
72632                   	,	.Rx_Data( RxData )
72633                   	,	.RxRdy( RxRdy )
72634                   	,	.RxVld( RspVld )
72635                   	,	.Sys_Clk( Sys_Clk )
72636                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72637                   	,	.Sys_Clk_En( Sys_Clk_En )
72638                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72639                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72640                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72641                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72642                   	,	.Sys_Pwr_Idle( )
72643                   	,	.Sys_Pwr_WakeUp( )
72644                   	,	.Tx_Data( TxData )
72645                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
72646                   	,	.TxVld( GenLcl2_Rsp_Vld )
72647                   	);
72648                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
72649                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
72650                   	assign Sm_RDW = CurState == 3'b001;
72651                   	assign Sm_WRW = CurState == 3'b011;
72652                   	assign FirstNS = ReqVld &amp; COk;
72653                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
72654                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
72655                   	assign u_98d1 = Len1A [6:2];
72656                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
72657                   		.GenLcl_Req_Addr( u_Req_Addr )
72658                   	,	.GenLcl_Req_Be( u_Req_Be )
72659                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72660                   	,	.GenLcl_Req_Data( u_Req_Data )
72661                   	,	.GenLcl_Req_Last( u_Req_Last )
72662                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72663                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72664                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72665                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72666                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72667                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72668                   	,	.GenLcl_Req_User( u_Req_User )
72669                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72670                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
72671                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
72672                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
72673                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72674                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
72675                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
72676                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
72677                   	,	.GenPrt_Req_Be( Gen_Req_Be )
72678                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
72679                   	,	.GenPrt_Req_Data( Gen_Req_Data )
72680                   	,	.GenPrt_Req_Last( Gen_Req_Last )
72681                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
72682                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
72683                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
72684                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
72685                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
72686                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
72687                   	,	.GenPrt_Req_User( Gen_Req_User )
72688                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
72689                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
72690                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
72691                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
72692                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
72693                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
72694                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
72695                   	,	.Sys_Clk( Sys_Clk )
72696                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72697                   	,	.Sys_Clk_En( Sys_Clk_En )
72698                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72699                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72700                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72701                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72702                   	,	.Sys_Pwr_Idle( u_35_Idle )
72703                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
72704                   	);
72705                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
72706                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
72707                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
72708                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
72709                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
72710                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
72711                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
72712                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
72713                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
72714                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
72715                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
72716                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
72717                   	,	.GenLcl_Req_User( GenLcl_Req_User )
72718                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
72719                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
72720                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
72721                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
72722                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
72723                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
72724                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
72725                   	,	.GenPrt_Req_Addr( u_Req_Addr )
72726                   	,	.GenPrt_Req_Be( u_Req_Be )
72727                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
72728                   	,	.GenPrt_Req_Data( u_Req_Data )
72729                   	,	.GenPrt_Req_Last( u_Req_Last )
72730                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
72731                   	,	.GenPrt_Req_Lock( u_Req_Lock )
72732                   	,	.GenPrt_Req_Opc( u_Req_Opc )
72733                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
72734                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72735                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
72736                   	,	.GenPrt_Req_User( u_Req_User )
72737                   	,	.GenPrt_Req_Vld( u_Req_Vld )
72738                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
72739                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
72740                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
72741                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
72742                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
72743                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
72744                   	);
72745                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
72746                   	assign WrapEnd = Wrap2;
72747                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
72748                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
72749                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
72750                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
72751                   	assign Trans = HTrans [1];
72752                   	assign Req1Rdy = ReqRdy;
72753                   	assign GenLcl2_Req_Rdy = Req1Rdy;
72754                   	assign GenLcl2_Rsp_Data = TxData [31:0];
72755                   	assign GenLcl2_Rsp_Last = TxData [33];
72756                   	assign RspStatusSel = TxData [32];
72757                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
72758                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
72759                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
72760                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72761      1/1          		if ( ! Sys_Clk_RstN )
72762      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
72763      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
72764      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
72765                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
72766                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
72767                   	);
72768                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72769      1/1          		if ( ! Sys_Clk_RstN )
72770      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
72771      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
72772                   	assign uu_18df_caseSel =
72773                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
72774                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
72775                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
72776                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
72777                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
72778                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
72779                   			,	( Sm_RDW | Sm_WRW )
72780                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
72781                   			,	GoToIdle1 &amp; ~ HRdy
72782                   		}
72783                   		;
72784                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72785      1/1          		if ( ! Sys_Clk_RstN )
72786      1/1          			First &lt;= #1.0 ( 1'b1 );
72787      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
72788      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
72789                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72790      1/1          		if ( ! Sys_Clk_RstN )
72791      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
72792      1/1          		else if ( CtlCe )
72793      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
72794                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
72795      1/1          		case ( uu_18df_caseSel )
72796      <font color = "red">0/1     ==>  			9'b000000001 : u_18df = HTrans ;</font>
72797      1/1          			9'b000000010 : u_18df = u_ee5d ;
72798      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
72799      <font color = "red">0/1     ==>  			9'b000001000 : u_18df = HTrans ;</font>
72800      <font color = "red">0/1     ==>  			9'b000010000 : u_18df = u_6bc1 ;</font>
72801      <font color = "red">0/1     ==>  			9'b000100000 : u_18df = u_527c ;</font>
72802      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
72803      1/1          			9'b010000000 : u_18df = u_7ea9 ;
72804      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
72805      1/1          			default      : u_18df = 2'b00 ;
72806                   		endcase
72807                   	end
72808                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72809      1/1          		if ( ! Sys_Clk_RstN )
72810      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
72811      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
72812                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
72813                   		.Dflt( 1'b0 )
72814                   	,	.I_000( 1'b1 )
72815                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
72816                   	,	.I_100( ~ Trans | HRdy )
72817                   	,	.O( ReqRdy )
72818                   	,	.Sel( CurState )
72819                   	);
72820                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
72821                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
72822                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
72823                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
72824                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
72825                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
72826                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
72827                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
72828                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
72829                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
72830                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
72831                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
72832                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
72833                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
72834                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
72835                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
72836                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
72837                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
72838                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
72839                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
72840                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
72841                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
72842                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
72843                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
72844                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
72845                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
72846                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
72847                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
72848                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
72849                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
72850                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
72851                   	,	.GenPrt_Req_User( GenLcl_Req_User )
72852                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
72853                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
72854                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
72855                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
72856                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
72857                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
72858                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
72859                   	);
72860                   	assign Req1Vld = GenLcl2_Req_Vld;
72861                   	assign ReqVld = Req1Vld;
72862                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
72863                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
72864                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
72865                   	assign Sm_IDLE = CurState == 3'b000;
72866                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
72867                   	assign u_52d8 = Sm_IDLE | GoToIdle;
72868                   	assign u_ac17 = Trans &amp; HRdy;
72869                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
72870                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
72871                   	assign HAddr = { AddrHigh , AddrLow };
72872                   	assign HAddr1 = HAddr;
72873                   	assign HAddr2 = HAddr1;
72874                   	assign AhbA_0_HAddr = HAddr2;
72875                   	assign Ahb_0_haddr = AhbA_0_HAddr;
72876                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72877      1/1          		if ( ! Sys_Clk_RstN )
72878      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
72879      1/1          		else if ( CtlCe )
72880      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
72881                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72882      1/1          		if ( ! Sys_Clk_RstN )
72883      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
72884      1/1          		else if ( CtlCe )
72885      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
72886                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72887      1/1          		if ( ! Sys_Clk_RstN )
72888      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
72889      1/1          		else if ( ReqRdy )
72890      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                   <font color = "red">==>  MISSING_ELSE</font>
72891                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
72892                   	assign uFromIdle_caseSel =
72893                   		{			ReqVld &amp; FirstWrite &amp; COk
72894                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
72895                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
72896                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
72897                   		}
72898                   		;
72899                   	always @( uFromIdle_caseSel ) begin
72900      1/1          		case ( uFromIdle_caseSel )
72901      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
72902      1/1          			4'b0010 : FromIdle = 3'b010 ;
72903      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
72904      1/1          			4'b1000 : FromIdle = 3'b100 ;
72905      1/1          			4'b0    : FromIdle = 3'b000 ;
72906      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
72907                   		endcase
72908                   	end
72909                   	always @( FromIdle or uFromWR_caseSel ) begin
72910      1/1          		case ( uFromWR_caseSel )
72911      1/1          			1'b1    : FromWR = FromIdle ;
72912      1/1          			1'b0    : FromWR = 3'b100 ;
72913      1/1          			default : FromWR = 3'b000 ;
72914                   		endcase
72915                   	end
72916                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
72917                   	always @( FromIdle or uu_9fad_caseSel ) begin
72918      1/1          		case ( uu_9fad_caseSel )
72919      1/1          			1'b1    : u_9fad = FromIdle ;
72920      1/1          			1'b0    : u_9fad = 3'b010 ;
72921      1/1          			default : u_9fad = 3'b000 ;
72922                   		endcase
72923                   	end
72924                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
72925      1/1          		case ( CurState )
72926      1/1          			3'b100  : NextState = FromWR ;
72927      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
72928      1/1          			3'b010  : NextState = u_9fad ;
72929      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
72930      1/1          			3'b0    : NextState = FromIdle ;
72931      1/1          			default : NextState = 3'b000 ;
72932                   		endcase
72933                   	end
72934                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72935      1/1          		if ( ! Sys_Clk_RstN )
72936      1/1          			CurState &lt;= #1.0 ( 3'b000 );
72937      1/1          		else	CurState &lt;= #1.0 ( NextState );
72938                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
72939                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
72940      1/1          		case ( uu_cc5c_caseSel )
72941      1/1          			1'b1    : u_cc5c = u_ac17 ;
72942      1/1          			1'b0    : u_cc5c = 1'b0 ;
72943      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
72944                   		endcase
72945                   	end
72946                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72947      1/1          		if ( ! Sys_Clk_RstN )
72948      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
72949      1/1          		else if ( AddrHighCe )
72950      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
72951                   				#1.0
72952                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
72953                   					&amp;	~ { 30 { 1'b0 }  }
72954                   				);
72955                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72956      1/1          		if ( ! Sys_Clk_RstN )
72957      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
72958      1/1          		else if ( CtlCe )
72959      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
72960                   	assign u_5e3 = Len1A [6:2];
72961                   	assign u_2191 = Len1A [6:2];
72962                   	assign u_93ba = Len1A [6:2];
72963                   	assign u_be34 = Len1A [6:2];
72964                   	assign u_2723 = Len1A [6:2];
72965                   	assign u_cf7e = Len1A [6:2];
72966                   	assign u_c644 = Len1A [6:2];
72967                   	assign u_bd0a = Len1A [6:2];
72968                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
72969                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
72970                   	assign HBurst1 = HBurst;
72971                   	assign HBurst2 = HBurst1;
72972                   	assign AhbA_0_HBurst = HBurst2;
72973                   	assign Ahb_0_hburst = AhbA_0_HBurst;
72974                   	assign uFirstBurst_caseSel =
72975                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
72976                   			,		~ Incr &amp; u_93ba == 5'b01111
72977                   			,		~ Incr &amp; u_be34 == 5'b00111
72978                   			,		~ Incr &amp; u_2723 == 5'b00011
72979                   			,	Incr &amp; u_cf7e == 5'b01111
72980                   			,	Incr &amp; u_c644 == 5'b00111
72981                   			,	Incr &amp; u_bd0a == 5'b00011
72982                   		}
72983                   		;
72984                   	always @( uFirstBurst_caseSel ) begin
72985      1/1          		case ( uFirstBurst_caseSel )
72986      <font color = "red">0/1     ==>  			7'b0000001 : FirstBurst = 3'b011 ;</font>
72987      <font color = "red">0/1     ==>  			7'b0000010 : FirstBurst = 3'b101 ;</font>
72988      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
72989      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
72990      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
72991      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
72992      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
72993      1/1          			7'b0       : FirstBurst = 3'b001 ;
72994      1/1          			default    : FirstBurst = 3'b000 ;
72995                   		endcase
72996                   	end
72997                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72998      1/1          		if ( ! Sys_Clk_RstN )
72999      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
73000      1/1          		else if ( HBurstCe )
73001      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73002                   	assign Ahb_0_hmastlock = 1'b0;
73003                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
73004                   	assign HProt = Prot1;
73005                   	assign AhbA_0_HProt = HProt;
73006                   	assign Ahb_0_hprot = AhbA_0_HProt;
73007                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73008      1/1          		if ( ! Sys_Clk_RstN )
73009      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
73010      1/1          		else if ( CtlCe )
73011      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73012                   	assign HSel2 = HSel;
73013                   	assign AhbA_0_HSel = HSel2;
73014                   	assign Ahb_0_hsel = AhbA_0_HSel;
73015                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
73016                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73017      1/1          		if ( ! Sys_Clk_RstN )
73018      1/1          			HSel &lt;= #1.0 ( 1'b0 );
73019      1/1          		else if ( CtlCe | GoToIdle )
73020      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
73021                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
73022                   	assign FirstSize = { 1'b0 , u_dade };
73023                   	assign HSize1 = HSize;
73024                   	assign HSize2 = HSize1;
73025                   	assign AhbA_0_HSize = HSize2;
73026                   	assign Ahb_0_hsize = AhbA_0_HSize;
73027                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
73028                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
73029                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73030      1/1          		if ( ! Sys_Clk_RstN )
73031      1/1          			HSize &lt;= #1.0 ( 3'b0 );
73032      1/1          		else if ( HBurstCe | NewData )
73033      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73034                   	assign HTrans1 = HTrans;
73035                   	assign HTrans2 = HTrans1;
73036                   	assign AhbA_0_HTrans = HTrans2;
73037                   	assign Ahb_0_htrans = AhbA_0_HTrans;
73038                   	assign WD0Ce = NewData;
73039                   	assign WD1Ce = StWr &amp; HRdy;
73040                   	assign AhbA_0_HWBe = HWBe;
73041                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
73042                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73043      1/1          		if ( ! Sys_Clk_RstN )
73044      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
73045      1/1          		else if ( WD0Ce )
73046      1/1          			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );
                        MISSING_ELSE
73047                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
73048                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73049      1/1          		if ( ! Sys_Clk_RstN )
73050      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
73051      1/1          		else if ( WD1Ce )
73052      1/1          			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73053                   	assign AhbA_0_HWData = HWData;
73054                   	assign Ahb_0_hwdata = AhbA_0_HWData;
73055                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73056      1/1          		if ( ! Sys_Clk_RstN )
73057      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
73058      1/1          		else if ( WD0Ce )
73059      1/1          			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );
                        MISSING_ELSE
73060                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
73061                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73062      1/1          		if ( ! Sys_Clk_RstN )
73063      1/1          			HWData &lt;= #1.0 ( 32'b0 );
73064      1/1          		else if ( WD1Ce )
73065      1/1          			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
73066                   	assign HWrite = FirstWrite1;
73067                   	assign AhbA_0_HWrite = HWrite;
73068                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
73069                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73070      1/1          		if ( ! Sys_Clk_RstN )
73071      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
73072      1/1          		else if ( CtlCe )
73073      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
73074                   	assign NiuEmpty = 1'b1;
73075                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
73076                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
73077                   	assign WakeUp_Gen = GenLcl_Req_Vld;
73078                   	// synopsys translate_off
73079                   	// synthesis translate_off
73080                   	always @( posedge Sys_Clk )
73081      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73082      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
73083      <font color = "grey">unreachable  </font>				dontStop = 0;
73084      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73085      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73086      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
73087      <font color = "grey">unreachable  </font>					$stop;
73088                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73089                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73090                   	// synthesis translate_on
73091                   	// synopsys translate_on
73092                   	// synopsys translate_off
73093                   	// synthesis translate_off
73094                   	always @( posedge Sys_Clk )
73095      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73096      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
73097      <font color = "grey">unreachable  </font>				dontStop = 0;
73098      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73099      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73100      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
73101      <font color = "grey">unreachable  </font>					$stop;
73102                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73103                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73104                   	// synthesis translate_on
73105                   	// synopsys translate_on
73106                   	// synopsys translate_off
73107                   	// synthesis translate_off
73108                   	always @( posedge Sys_Clk )
73109      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73110      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
73111      <font color = "grey">unreachable  </font>				dontStop = 0;
73112      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73113      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73114      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
73115      <font color = "grey">unreachable  </font>					$stop;
73116                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73117                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73118                   	// synthesis translate_on
73119                   	// synopsys translate_on
73120                   	// synopsys translate_off
73121                   	// synthesis translate_off
73122                   	always @( posedge Sys_Clk )
73123      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73124      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73125      <font color = "grey">unreachable  </font>				dontStop = 0;
73126      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73127      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73128      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
73129      <font color = "grey">unreachable  </font>					$stop;
73130                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73131                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73132                   	// synthesis translate_on
73133                   	// synopsys translate_on
73134                   	// synopsys translate_off
73135                   	// synthesis translate_off
73136                   	always @( posedge Sys_Clk )
73137      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73138      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73139      <font color = "grey">unreachable  </font>				dontStop = 0;
73140      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73141      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73142      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
73143      <font color = "grey">unreachable  </font>					$stop;
73144                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73145                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_38878_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod700.html#inst_tag_38878" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72578
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72653
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72654
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72747
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72748
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72749
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72750
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72757
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72764
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72863
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72864
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72870
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72974
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_38878_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod700.html#inst_tag_38878" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">22</td>
<td class="rt">51.16 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">358</td>
<td class="rt">69.38 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">182</td>
<td class="rt">70.54 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">176</td>
<td class="rt">68.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">22</td>
<td class="rt">51.16 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">358</td>
<td class="rt">69.38 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">182</td>
<td class="rt">70.54 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">176</td>
<td class="rt">68.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_38878_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod700.html#inst_tag_38878" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">72902</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">72904</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">72902</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h4</td>
<td class="rt">72904</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">72936</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">72904</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">72936</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">72901</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">72902</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">72903</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_38878_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod700.html#inst_tag_38878" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">107</td>
<td class="rt">78.10 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72578</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72653</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72654</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72747</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72748</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72749</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72750</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72757</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72863</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72864</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72870</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">72974</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72605</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72610</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72615</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72620</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72625</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72761</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72769</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72785</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72790</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">72795</td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72877</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72882</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72887</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">72900</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">72910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">72918</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72925</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72935</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">72940</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72956</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">72985</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72998</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73017</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73030</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73043</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73049</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73056</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73062</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73070</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72578      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72653      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72654      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72747      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72748      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72749      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72750      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72757      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72863      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72864      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72870      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72974      	assign uFirstBurst_caseSel =
           	                            
72975      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72605      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72606      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72607      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72608      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72610      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72611      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72612      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72613      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72615      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72616      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72617      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72618      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72620      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72621      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72622      		else if ( EnErrReg )
           		     <font color = "green">-2-</font>  
72623      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72625      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72626      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72627      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72628      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72761      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72762      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
72763      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
72764      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72769      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72770      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72771      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72785      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72786      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
72787      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
72788      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72790      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72791      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72792      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72793      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72795      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
72796      			9'b000000001 : u_18df = HTrans ;
           <font color = "red">			==></font>
72797      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
72798      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
72799      			9'b000001000 : u_18df = HTrans ;
           <font color = "red">			==></font>
72800      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "red">			==></font>
72801      			9'b000100000 : u_18df = u_527c ;
           <font color = "red">			==></font>
72802      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
72803      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "green">			==></font>
72804      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
72805      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b010000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72809      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72810      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72811      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72877      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72878      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
72879      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72880      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72882      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72883      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72884      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72885      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72887      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72888      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72889      		else if ( ReqRdy )
           		     <font color = "red">-2-</font>  
72890      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72900      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
72901      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
72902      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
72903      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
72904      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
72905      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
72906      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72910      		case ( uFromWR_caseSel )
           		<font color = "green">-1-</font>               
72911      			1'b1    : FromWR = FromIdle ;
           <font color = "green">			==></font>
72912      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
72913      			default : FromWR = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72918      		case ( uu_9fad_caseSel )
           		<font color = "green">-1-</font>               
72919      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
72920      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
72921      			default : u_9fad = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72925      		case ( CurState )
           		<font color = "red">-1-</font>  
72926      			3'b100  : NextState = FromWR ;
           <font color = "green">			==></font>
72927      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
72928      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
72929      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
72930      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
72931      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72935      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72936      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
72937      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72940      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
72941      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
72942      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
72943      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72947      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72948      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
72949      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
72950      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72956      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72957      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
72958      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
72959      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72985      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
72986      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "red">			==></font>
72987      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "red">			==></font>
72988      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
72989      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
72990      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
72991      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
72992      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
72993      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "green">			==></font>
72994      			default    : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72998      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72999      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73000      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
73001      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73008      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73009      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73010      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73011      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73017      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73018      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73019      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
73020      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73030      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73031      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73032      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
73033      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73043      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73044      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73045      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73046      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73049      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73050      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73051      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73052      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73056      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73057      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73058      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73059      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73062      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73063      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73064      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73065      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73070      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73071      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73072      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73073      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_38876">
    <li>
      <a href="#inst_tag_38876_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_38876_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_38876_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_38876_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_38876_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_38877">
    <li>
      <a href="#inst_tag_38877_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_38877_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_38877_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_38877_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_38877_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_38878">
    <li>
      <a href="#inst_tag_38878_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_38878_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_38878_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_38878_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_38878_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
