[Inputs]
clk
=data_in[21:0]=
=Inst_in[31:0]=
=state[4:0]=
[Outputs]
MemRead
MemWrite
CPU_MIO
IorD
IRWrite
RegWrite
ALUSrcA
PCWrite
PCWriteCond
Branch
shift
=ALU_operation[2:0]=
=RegDst[1:0]=
=MemtoReg[1:0]=
=ALUSrcB[1:0]=
=PCSource[1:0]=
=ALUop[1:0]=
=Seq[1:0]=
=state_out[4:0]=
[BiDir]
[ATTRIBUTES]
VeriModel decode

