

================================================================
== Vivado HLS Report for 'xilly_decprint'
================================================================
* Date:           Sun Jun  6 13:18:22 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    262|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      44|      7|    0|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     266|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     310|    391|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |out_U       |xilly_decprint_out    |        0|  16|   2|    0|    11|    8|     1|           88|
    |powers10_U  |xilly_decprint_pobkb  |        0|  28|   5|    0|    10|   28|     1|          280|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                      |        0|  44|   7|    0|    21|   36|     2|          368|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln9_fu_241_p2      |     +    |      0|  0|  71|           1|          64|
    |i_fu_149_p2            |     +    |      0|  0|  13|           4|           1|
    |sum_i_fu_231_p2        |     +    |      0|  0|  15|           5|           5|
    |x_fu_180_p2            |     +    |      0|  0|  15|           8|           1|
    |v_fu_186_p2            |     -    |      0|  0|  39|          32|          32|
    |and_ln46_fu_214_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln37_fu_143_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln39_fu_175_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln46_1_fu_209_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln46_fu_203_p2    |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln7_fu_247_p2     |   icmp   |      0|  0|  11|           8|           1|
    |or_ln44_fu_196_p2      |    or    |      0|  0|   8|           8|           6|
    |first_1_fu_220_p3      |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 262|         144|         212|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|          8|    1|          8|
    |first_0_reg_89     |   9|          2|   32|         64|
    |first_reg_101      |   9|          2|    4|          8|
    |out_address0       |  21|          4|    4|         16|
    |out_d0             |  15|          3|    8|         24|
    |p_0_rec_i_reg_123  |   9|          2|   64|        128|
    |v_0_fu_34          |   9|          2|   32|         64|
    |x_0_reg_112        |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 122|         25|  153|        328|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln9_reg_326      |  64|   0|   64|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |first_0_reg_89       |  32|   0|   32|          0|
    |first_reg_101        |   4|   0|    4|          0|
    |i_reg_282            |   4|   0|    4|          0|
    |out_load_reg_331     |   8|   0|    8|          0|
    |p_0_rec_i_reg_123    |  64|   0|   64|          0|
    |trunc_ln6_reg_297    |   5|   0|    5|          0|
    |v_0_fu_34            |  32|   0|   32|          0|
    |x_0_reg_112          |   8|   0|    8|          0|
    |zext_ln37_reg_273    |   4|   0|   32|         28|
    |zext_ln39_1_reg_302  |  30|   0|   32|          2|
    |zext_ln39_reg_287    |   4|   0|   64|         60|
    +---------------------+----+----+-----+-----------+
    |Total                | 266|   0|  356|         90|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_start          |  in |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_done           | out |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_idle           | out |    1| ap_ctrl_hs | xilly_decprint | return value |
|ap_ready          | out |    1| ap_ctrl_hs | xilly_decprint | return value |
|val_r             |  in |   32|   ap_none  |      val_r     |    scalar    |
|debug_ready       |  in |    8|   ap_none  |   debug_ready  |    pointer   |
|debug_out         | out |    8|   ap_vld   |    debug_out   |    pointer   |
|debug_out_ap_vld  | out |    1|   ap_vld   |    debug_out   |    pointer   |
+------------------+-----+-----+------------+----------------+--------------+

