
---------- Begin Simulation Statistics ----------
final_tick                                 8562232500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145550                       # Simulator instruction rate (inst/s)
host_mem_usage                                8592152                       # Number of bytes of host memory used
host_op_rate                                   232111                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.58                       # Real time elapsed on the host
host_tick_rate                               99405949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      17542007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007513                       # Number of seconds simulated
sim_ticks                                  7512689000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         77472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          10238216                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9234326                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15783158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.502538                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.502538                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads           1008312                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           559482                       # number of floating regfile writes
system.switch_cpus.idleCycles                   82002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       343727                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1607782                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.380057                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5459928                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1703263                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1165324                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4156776                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          758                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         2948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1765951                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23409640                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3756665                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       613025                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20735882                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2439459                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240415                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2445111                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       169700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       174027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          25623033                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20329044                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.586527                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15028612                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.352981                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20529328                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32870384                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16472234                       # number of integer regfile writes
system.switch_cpus.ipc                       0.665541                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.665541                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       263789      1.24%      1.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      14910504     69.84%     71.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            9      0.00%     71.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         26408      0.12%     71.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       147690      0.69%     71.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1251      0.01%     71.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4506      0.02%     71.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        29744      0.14%     72.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        10517      0.05%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       284913      1.33%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         4184      0.02%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        11437      0.05%     73.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         5231      0.02%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3891930     18.23%     91.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1355913      6.35%     98.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        37948      0.18%     98.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       362934      1.70%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       21348908                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          977279                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1917532                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       910260                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1096298                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              242714                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011369                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           85725     35.32%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            126      0.05%     35.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     35.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            282      0.12%     35.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         33969     14.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           56      0.02%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     49.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         110337     45.46%     94.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7192      2.96%     97.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          618      0.25%     98.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4409      1.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20350554                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55990410                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19418784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     29940005                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23408712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          21348908                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          928                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7626405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        24037                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          247                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10874898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14943376                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.428654                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.055748                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8429664     56.41%     56.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1495759     10.01%     66.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1205778      8.07%     74.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1099853      7.36%     81.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       946923      6.34%     88.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       768126      5.14%     93.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       611274      4.09%     97.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       241924      1.62%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       144075      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14943376                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.420857                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       266474                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95005                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4156776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1765951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9097426                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            657                       # number of misc regfile writes
system.switch_cpus.numCycles                 15025378                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        44773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        89880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1349                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4278504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4278504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4278504                       # number of overall hits
system.cpu.dcache.overall_hits::total         4278504                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        64892                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64892                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        64892                       # number of overall misses
system.cpu.dcache.overall_misses::total         64892                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4514811997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4514811997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4514811997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4514811997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4343396                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4343396                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4343396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4343396                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.014940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.014940                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014940                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69574.246394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69574.246394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69574.246394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69574.246394                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17052                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.233577                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35183                       # number of writebacks
system.cpu.dcache.writebacks::total             35183                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        21033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        21033                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21033                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43859                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43859                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43859                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43859                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3211335497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3211335497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3211335497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3211335497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010098                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73219.532981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73219.532981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73219.532981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73219.532981                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43858                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2820019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2820019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        30058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1703151000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1703151000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2850077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2850077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56662.153171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56662.153171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        21031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    434690000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    434690000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48154.425612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48154.425612                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1458485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1458485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2811660997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2811660997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80715.995780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80715.995780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2776645497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2776645497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79715.362224                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79715.362224                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4529634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44882                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.923176                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    16.017754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1007.982246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.015642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          912                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8730650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8730650                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2436597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2436597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2436597                       # number of overall hits
system.cpu.icache.overall_hits::total         2436597                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1628                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1628                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1628                       # number of overall misses
system.cpu.icache.overall_misses::total          1628                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    121322000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121322000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    121322000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121322000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2438225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2438225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2438225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2438225                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74522.113022                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74522.113022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74522.113022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74522.113022                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    96.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          915                       # number of writebacks
system.cpu.icache.writebacks::total               915                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          380                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          380                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          380                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          380                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1248                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     97997500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97997500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     97997500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97997500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000512                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000512                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000512                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000512                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78523.637821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78523.637821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78523.637821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78523.637821                       # average overall mshr miss latency
system.cpu.icache.replacements                    915                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2436597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2436597                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1628                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1628                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    121322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2438225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2438225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74522.113022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74522.113022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          380                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          380                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     97997500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97997500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78523.637821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78523.637821                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           960.030136                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3773134                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1904                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1981.688025                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.077645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   707.952491                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.246170                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.691360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.937529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          988                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          988                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4877698                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4877698                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7512689000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           85                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4875                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4960                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           85                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4875                       # number of overall hits
system.l2.overall_hits::total                    4960                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1158                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        38983                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40141                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1158                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        38983                       # number of overall misses
system.l2.overall_misses::total                 40141                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     95179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3093875500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3189055000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     95179500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3093875500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3189055000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1243                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45101                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1243                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45101                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.931617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.888846                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890025                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.931617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.888846                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890025                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82193.005181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79364.735911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79446.326698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82193.005181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79364.735911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79446.326698                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28163                       # number of writebacks
system.l2.writebacks::total                     28163                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        38983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40141                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        38983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40141                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     83599500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2704045500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2787645000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     83599500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2704045500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2787645000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.931617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.888846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890025                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.931617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.888846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890025                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72193.005181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69364.735911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69446.326698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72193.005181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69364.735911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69446.326698                       # average overall mshr miss latency
system.l2.replacements                          38676                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35183                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35183                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              911                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          911                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   354                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34477                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2720598500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2720598500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.989837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78910.534559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78910.534559                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2375828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2375828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.989837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68910.534559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68910.534559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     95179500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95179500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.931617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.931617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82193.005181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82193.005181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     83599500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83599500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.931617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.931617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72193.005181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72193.005181                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    373277000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    373277000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9027                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9027                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.499169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.499169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82839.991123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82839.991123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    328217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    328217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.499169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.499169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72839.991123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72839.991123                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8111.722804                       # Cycle average of tags in use
system.l2.tags.total_refs                      103593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46868                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.210314                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.712943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.799087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       597.278857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   124.689295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7278.242622                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.072910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.888457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990201                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8118                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    759534                       # Number of tag accesses
system.l2.tags.data_accesses                   759534                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     38978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001596509750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              108429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26427                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40141                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28163                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40141                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28163                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40141                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.930857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.892283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.704674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1650     94.29%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            25      1.43%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            17      0.97%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           20      1.14%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.57%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.57%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.17%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.23%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.06%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.11%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.29%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1750                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.079429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.074549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.414130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1684     96.23%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55      3.14%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.40%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1750                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2569024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1802432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    341.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    239.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7487129000                       # Total gap between requests
system.mem_ctrls.avgGap                     109614.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        74112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2494592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1800896                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 9864909.887791175395                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 332050481.525323331356                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 239713902.705143243074                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1158                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        38983                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28163                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     35926000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1112577000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 176155387250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31024.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28540.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6254851.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        74112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2494912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2569024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        74112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        74112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1802432                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1802432                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1158                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        38983                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28163                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28163                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      9864910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    332093076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        341957986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      9864910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9864910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    239918357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       239918357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    239918357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      9864910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    332093076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       581876343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40136                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28139                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1868                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               395953000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200680000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1148503000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9865.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28615.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35262                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25619                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   590.965648                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   373.179981                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.044282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1588     21.48%     21.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          875     11.83%     33.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          497      6.72%     40.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          383      5.18%     45.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          234      3.16%     48.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          346      4.68%     53.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          203      2.75%     55.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          325      4.40%     60.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2943     39.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2568704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1800896                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              341.915391                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              239.713903                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26546520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14109810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143992380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      74040480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 592512960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1553642730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1576482720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3981327600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.947080                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4069814500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    250640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3192234500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26246640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13950420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142578660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      72845100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 592512960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1326741120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1767611040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3942485940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.776939                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4569103000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    250640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2692946000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28163                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9168                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34477                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5664                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117613                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       117613                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117613                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4371456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4371456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4371456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40141                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40141    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40141                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           192118000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211763750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2805090                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2139337                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       239903                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1534601                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1438222                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     93.719605                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          210858                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        31965                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        10889                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        21076                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1223                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      7622829                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       239538                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     13873302                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.137664                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.935528                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      8375526     60.37%     60.37% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1828675     13.18%     73.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1287432      9.28%     82.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       936743      6.75%     89.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       320985      2.31%     91.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       475341      3.43%     95.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        95549      0.69%     96.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        88957      0.64%     96.65% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       464094      3.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     13873302                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15783158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236924                       # Number of memory references committed
system.switch_cpus.commit.loads               2743595                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1157594                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             852328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15241234                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        171316                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       192670      1.22%      1.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     10873441     68.89%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            7      0.00%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        21182      0.13%     70.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       143695      0.91%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1168      0.01%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         3868      0.02%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        11824      0.07%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         7980      0.05%     71.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       282738      1.79%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1460      0.01%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt         4134      0.03%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult         2067      0.01%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2726868     17.28%     90.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1153087      7.31%     97.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        16727      0.11%     97.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       340242      2.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15783158                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       464094                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2270714                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8685935                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2802652                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        943656                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         240415                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1362150                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          1084                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       25671368                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          5577                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3756167                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1703269                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1545                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 16394                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2596744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               15864774                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2805090                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1659969                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              12099363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          482886                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                  3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1042                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         4706                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2438228                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         98324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     14943376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.793190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.029110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10477051     70.11%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           164192      1.10%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           460309      3.08%     74.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           291008      1.95%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           239052      1.60%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           503269      3.37%     81.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           459835      3.08%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           182361      1.22%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2166299     14.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     14943376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.186690                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.055865                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2438989                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   903                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              905508                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1413154                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          697                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         272621                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            224                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8562232500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         240415                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2636800                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3741899                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         9712                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3367878                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       4946668                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       24859857                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5963                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         758005                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         793758                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3437215                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           43                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     31773835                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            66940163                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         39676828                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1104835                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21187688                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         10585953                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             680                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          675                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3572090                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 36806368                       # The number of ROB reads
system.switch_cpus.rob.writes                47889574                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15783158                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             10275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          915                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1248                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9027                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3406                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       131576                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                134982                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       138112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5058624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5196736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38681                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1802752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016328                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126734                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82415     98.37%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1368      1.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83783                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8562232500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           81038000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1876491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65787500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
