

================================================================
== Vitis HLS Report for 'colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc'
================================================================
* Date:           Wed Feb 23 11:16:25 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.523 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_1  |        6|        6|         3|          2|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    101|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    124|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_201_p2   |         +|   0|  0|   3|           2|           1|
    |add_ln144_fu_223_p2   |         +|   0|  0|   4|           3|           1|
    |add_ln145_fu_244_p2   |         +|   0|  0|   6|           4|           2|
    |add_ln149_fu_235_p2   |         +|   0|  0|   6|           4|           2|
    |icmp_ln138_fu_207_p2  |      icmp|   0|  0|   1|           2|           2|
    |ap_block_state1       |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          17|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_182_p4  |   9|          2|    2|          4|
    |ap_phi_mux_j_phi_fu_194_p4  |   9|          2|    4|          8|
    |high_thresh_address0        |  13|          3|    4|         12|
    |i_reg_178                   |   9|          2|    2|          4|
    |j_reg_190                   |   9|          2|    4|          8|
    |low_thresh_address0         |  13|          3|    4|         12|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 101|         23|   23|         57|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln138_reg_616        |  2|   0|    2|          0|
    |add_ln149_reg_650        |  4|   0|    4|          0|
    |ap_CS_fsm                |  4|   0|    4|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |high_th_2_0_1_fu_84      |  8|   0|    8|          0|
    |high_th_2_0_2_fu_88      |  8|   0|    8|          0|
    |high_th_2_0_fu_52        |  8|   0|    8|          0|
    |high_th_2_1_1_fu_80      |  8|   0|    8|          0|
    |high_th_2_1_2_fu_96      |  8|   0|    8|          0|
    |high_th_2_1_fu_44        |  8|   0|    8|          0|
    |high_th_2_2_1_fu_76      |  8|   0|    8|          0|
    |high_th_2_2_2_fu_108     |  8|   0|    8|          0|
    |high_th_2_2_fu_40        |  8|   0|    8|          0|
    |i_reg_178                |  2|   0|    2|          0|
    |icmp_ln138_reg_621       |  1|   0|    1|          0|
    |j_reg_190                |  4|   0|    4|          0|
    |low_th_2_0_1_fu_68       |  8|   0|    8|          0|
    |low_th_2_0_2_fu_104      |  8|   0|    8|          0|
    |low_th_2_0_fu_48         |  8|   0|    8|          0|
    |low_th_2_1_1_fu_64       |  8|   0|    8|          0|
    |low_th_2_1_2_fu_100      |  8|   0|    8|          0|
    |low_th_2_1_fu_60         |  8|   0|    8|          0|
    |low_th_2_2_1_fu_72       |  8|   0|    8|          0|
    |low_th_2_2_2_fu_92       |  8|   0|    8|          0|
    |low_th_2_2_fu_56         |  8|   0|    8|          0|
    |trunc_ln144_reg_630      |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |167|   0|  167|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_0           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_1           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_2           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_3           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_4           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_5           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_6           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_7           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_8           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_9           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_10          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_11          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_12          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_13          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_14          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_15          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_16          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_17          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|low_thresh_address0   |  out|    4|   ap_memory|                                                            low_thresh|         array|
|low_thresh_ce0        |  out|    1|   ap_memory|                                                            low_thresh|         array|
|low_thresh_q0         |   in|    8|   ap_memory|                                                            low_thresh|         array|
|low_thresh_address1   |  out|    4|   ap_memory|                                                            low_thresh|         array|
|low_thresh_ce1        |  out|    1|   ap_memory|                                                            low_thresh|         array|
|low_thresh_q1         |   in|    8|   ap_memory|                                                            low_thresh|         array|
|high_thresh_address0  |  out|    4|   ap_memory|                                                           high_thresh|         array|
|high_thresh_ce0       |  out|    1|   ap_memory|                                                           high_thresh|         array|
|high_thresh_q0        |   in|    8|   ap_memory|                                                           high_thresh|         array|
|high_thresh_address1  |  out|    4|   ap_memory|                                                           high_thresh|         array|
|high_thresh_ce1       |  out|    1|   ap_memory|                                                           high_thresh|         array|
|high_thresh_q1        |   in|    8|   ap_memory|                                                           high_thresh|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%high_th_2_2 = alloca i32 1"   --->   Operation 6 'alloca' 'high_th_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%high_th_2_1 = alloca i32 1"   --->   Operation 7 'alloca' 'high_th_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%low_th_2_0 = alloca i32 1"   --->   Operation 8 'alloca' 'low_th_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%high_th_2_0 = alloca i32 1"   --->   Operation 9 'alloca' 'high_th_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%low_th_2_2 = alloca i32 1"   --->   Operation 10 'alloca' 'low_th_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%low_th_2_1 = alloca i32 1"   --->   Operation 11 'alloca' 'low_th_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%low_th_2_1_1 = alloca i32 1"   --->   Operation 12 'alloca' 'low_th_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%low_th_2_0_1 = alloca i32 1"   --->   Operation 13 'alloca' 'low_th_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%low_th_2_2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'low_th_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%high_th_2_2_1 = alloca i32 1"   --->   Operation 15 'alloca' 'high_th_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%high_th_2_1_1 = alloca i32 1"   --->   Operation 16 'alloca' 'high_th_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%high_th_2_0_1 = alloca i32 1"   --->   Operation 17 'alloca' 'high_th_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%high_th_2_0_2 = alloca i32 1"   --->   Operation 18 'alloca' 'high_th_2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%low_th_2_2_2 = alloca i32 1"   --->   Operation 19 'alloca' 'low_th_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%high_th_2_1_2 = alloca i32 1"   --->   Operation 20 'alloca' 'high_th_2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%low_th_2_1_2 = alloca i32 1"   --->   Operation 21 'alloca' 'low_th_2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%low_th_2_0_2 = alloca i32 1"   --->   Operation 22 'alloca' 'low_th_2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%high_th_2_2_2 = alloca i32 1"   --->   Operation 23 'alloca' 'high_th_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %newFuncRoot, i2 %add_ln138, void %branch6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %newFuncRoot, i4 %add_ln149, void %branch6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:149]   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%add_ln138 = add i2 %i, i2 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 27 'add' 'add_ln138' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.50ns)   --->   "%icmp_ln138 = icmp_eq  i2 %i, i2 3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 28 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void, void %colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 30 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i4 %j" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 31 'zext' 'zext_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%low_thresh_addr = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln138" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 32 'getelementptr' 'low_thresh_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.75ns)   --->   "%low_th_0_0 = load i4 %low_thresh_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 33 'load' 'low_th_0_0' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %j" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 34 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln144 = add i3 %trunc_ln144, i3 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 35 'add' 'add_ln144' <Predicate = (!icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i3 %add_ln144" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 36 'zext' 'zext_ln144' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%low_thresh_addr_1 = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln144" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 37 'getelementptr' 'low_thresh_addr_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.75ns)   --->   "%low_th_0_1 = load i4 %low_thresh_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 38 'load' 'low_th_0_1' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%high_thresh_addr = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln138" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 39 'getelementptr' 'high_thresh_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.75ns)   --->   "%high_th_0_0 = load i4 %high_thresh_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 40 'load' 'high_th_0_0' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%high_thresh_addr_1 = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln144" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 41 'getelementptr' 'high_thresh_addr_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.75ns)   --->   "%high_th_0_1 = load i4 %high_thresh_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 42 'load' 'high_th_0_1' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 43 [1/1] (0.98ns)   --->   "%switch_ln143 = switch i2 %i, void %branch8, i2 0, void %.branch6_crit_edge, i2 1, void %branch7" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 43 'switch' 'switch_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.98>
ST_2 : Operation 44 [1/1] (0.99ns)   --->   "%add_ln149 = add i4 %j, i4 3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:149]   --->   Operation 44 'add' 'add_ln149' <Predicate = (!icmp_ln138)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln138 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 45 'br' 'br_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 46 [1/2] (1.75ns)   --->   "%low_th_0_0 = load i4 %low_thresh_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 46 'load' 'low_th_0_0' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i3 %trunc_ln144" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 47 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.75ns)   --->   "%low_th_0_1 = load i4 %low_thresh_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 48 'load' 'low_th_0_1' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln145 = add i4 %zext_ln144_1, i4 2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 49 'add' 'add_ln145' <Predicate = (!icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %add_ln145" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 50 'zext' 'zext_ln145' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%low_thresh_addr_2 = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln145" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 51 'getelementptr' 'low_thresh_addr_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.75ns)   --->   "%low_th_0_2 = load i4 %low_thresh_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 52 'load' 'low_th_0_2' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 53 [1/2] (1.75ns)   --->   "%high_th_0_0 = load i4 %high_thresh_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 53 'load' 'high_th_0_0' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 54 [1/2] (1.75ns)   --->   "%high_th_0_1 = load i4 %high_thresh_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 54 'load' 'high_th_0_1' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%high_thresh_addr_2 = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln145" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 55 'getelementptr' 'high_thresh_addr_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (1.75ns)   --->   "%high_th_0_2 = load i4 %high_thresh_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 56 'load' 'high_th_0_2' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 57 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %low_th_0_1, i8 %low_th_2_1_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 58 'store' 'store_ln144' <Predicate = (!icmp_ln138 & i == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln146 = store i8 %high_th_0_0, i8 %high_th_2_0_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 59 'store' 'store_ln146' <Predicate = (!icmp_ln138 & i == 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln147 = store i8 %high_th_0_1, i8 %high_th_2_1_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 60 'store' 'store_ln147' <Predicate = (!icmp_ln138 & i == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %high_th_0_1, i8 %high_th_2_1_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 61 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 0)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %high_th_0_0, i8 %high_th_2_0_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 62 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_1, i8 %low_th_2_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 63 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 64 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 0)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 65 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i != 0 & i != 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %low_th_0_1, i8 %low_th_2_1_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 66 'store' 'store_ln144' <Predicate = (!icmp_ln138 & i != 0 & i != 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln146 = store i8 %high_th_0_0, i8 %high_th_2_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 67 'store' 'store_ln146' <Predicate = (!icmp_ln138 & i != 0 & i != 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln147 = store i8 %high_th_0_1, i8 %high_th_2_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 68 'store' 'store_ln147' <Predicate = (!icmp_ln138 & i != 0 & i != 1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 69 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 70 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (1.75ns)   --->   "%low_th_0_2 = load i4 %low_thresh_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 71 'load' 'low_th_0_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 72 [1/2] (1.75ns)   --->   "%high_th_0_2 = load i4 %high_thresh_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 72 'load' 'high_th_0_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %low_th_0_2, i8 %low_th_2_2_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 73 'store' 'store_ln145' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln148 = store i8 %high_th_0_2, i8 %high_th_2_2_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 74 'store' 'store_ln148' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch6"   --->   Operation 75 'br' 'br_ln0' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %high_th_0_2, i8 %high_th_2_2_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 76 'store' 'store_ln143' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_2, i8 %low_th_2_2_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 77 'store' 'store_ln143' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln143 = br void %branch6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 78 'br' 'br_ln143' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %low_th_0_2, i8 %low_th_2_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 79 'store' 'store_ln145' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln148 = store i8 %high_th_0_2, i8 %high_th_2_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 80 'store' 'store_ln148' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch6"   --->   Operation 81 'br' 'br_ln0' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%high_th_2_2_load = load i8 %high_th_2_2"   --->   Operation 82 'load' 'high_th_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%high_th_2_1_load = load i8 %high_th_2_1"   --->   Operation 83 'load' 'high_th_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%low_th_2_0_load = load i8 %low_th_2_0"   --->   Operation 84 'load' 'low_th_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%high_th_2_0_load = load i8 %high_th_2_0"   --->   Operation 85 'load' 'high_th_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%low_th_2_2_load = load i8 %low_th_2_2"   --->   Operation 86 'load' 'low_th_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%low_th_2_1_load = load i8 %low_th_2_1"   --->   Operation 87 'load' 'low_th_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%low_th_2_1_1_load = load i8 %low_th_2_1_1"   --->   Operation 88 'load' 'low_th_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%low_th_2_0_1_load = load i8 %low_th_2_0_1"   --->   Operation 89 'load' 'low_th_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%low_th_2_2_1_load = load i8 %low_th_2_2_1"   --->   Operation 90 'load' 'low_th_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%high_th_2_2_1_load = load i8 %high_th_2_2_1"   --->   Operation 91 'load' 'high_th_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%high_th_2_1_1_load = load i8 %high_th_2_1_1"   --->   Operation 92 'load' 'high_th_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%high_th_2_0_1_load = load i8 %high_th_2_0_1"   --->   Operation 93 'load' 'high_th_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%high_th_2_0_2_load = load i8 %high_th_2_0_2"   --->   Operation 94 'load' 'high_th_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%low_th_2_2_2_load = load i8 %low_th_2_2_2"   --->   Operation 95 'load' 'low_th_2_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%high_th_2_1_2_load = load i8 %high_th_2_1_2"   --->   Operation 96 'load' 'high_th_2_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%low_th_2_1_2_load = load i8 %low_th_2_1_2"   --->   Operation 97 'load' 'low_th_2_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%low_th_2_0_2_load = load i8 %low_th_2_0_2"   --->   Operation 98 'load' 'low_th_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%high_th_2_2_2_load = load i8 %high_th_2_2_2"   --->   Operation 99 'load' 'high_th_2_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%mrv = insertvalue i144 <undef>, i8 %low_th_2_0_load"   --->   Operation 100 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i144 %mrv, i8 %low_th_2_1_load"   --->   Operation 101 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i144 %mrv_1, i8 %low_th_2_2_1_load"   --->   Operation 102 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i144 %mrv_2, i8 %high_th_2_0_1_load"   --->   Operation 103 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i144 %mrv_3, i8 %high_th_2_1_2_load"   --->   Operation 104 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i144 %mrv_4, i8 %high_th_2_2_2_load"   --->   Operation 105 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i144 %mrv_5, i8 %low_th_2_0_2_load"   --->   Operation 106 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i144 %mrv_6, i8 %low_th_2_1_2_load"   --->   Operation 107 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i144 %mrv_7, i8 %low_th_2_2_2_load"   --->   Operation 108 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i144 %mrv_8, i8 %high_th_2_0_2_load"   --->   Operation 109 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i144 %mrv_9, i8 %high_th_2_1_1_load"   --->   Operation 110 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i144 %mrv_s, i8 %high_th_2_2_1_load"   --->   Operation 111 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i144 %mrv_10, i8 %low_th_2_0_1_load"   --->   Operation 112 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i144 %mrv_11, i8 %low_th_2_1_1_load"   --->   Operation 113 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i144 %mrv_12, i8 %low_th_2_2_load"   --->   Operation 114 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i144 %mrv_13, i8 %high_th_2_0_load"   --->   Operation 115 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i144 %mrv_14, i8 %high_th_2_1_load"   --->   Operation 116 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i144 %mrv_15, i8 %high_th_2_2_load"   --->   Operation 117 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i144 %mrv_16"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ low_thresh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ high_thresh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
high_th_2_2           (alloca           ) [ 001111]
high_th_2_1           (alloca           ) [ 001111]
low_th_2_0            (alloca           ) [ 001111]
high_th_2_0           (alloca           ) [ 001111]
low_th_2_2            (alloca           ) [ 001111]
low_th_2_1            (alloca           ) [ 001111]
low_th_2_1_1          (alloca           ) [ 001111]
low_th_2_0_1          (alloca           ) [ 001111]
low_th_2_2_1          (alloca           ) [ 001111]
high_th_2_2_1         (alloca           ) [ 001111]
high_th_2_1_1         (alloca           ) [ 001111]
high_th_2_0_1         (alloca           ) [ 001111]
high_th_2_0_2         (alloca           ) [ 001111]
low_th_2_2_2          (alloca           ) [ 001111]
high_th_2_1_2         (alloca           ) [ 001111]
low_th_2_1_2          (alloca           ) [ 001111]
low_th_2_0_2          (alloca           ) [ 001111]
high_th_2_2_2         (alloca           ) [ 001111]
br_ln0                (br               ) [ 011110]
i                     (phi              ) [ 001110]
j                     (phi              ) [ 001110]
add_ln138             (add              ) [ 011110]
icmp_ln138            (icmp             ) [ 001110]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
br_ln138              (br               ) [ 000000]
zext_ln138            (zext             ) [ 000000]
low_thresh_addr       (getelementptr    ) [ 000100]
trunc_ln144           (trunc            ) [ 000100]
add_ln144             (add              ) [ 000000]
zext_ln144            (zext             ) [ 000000]
low_thresh_addr_1     (getelementptr    ) [ 000100]
high_thresh_addr      (getelementptr    ) [ 000100]
high_thresh_addr_1    (getelementptr    ) [ 000100]
switch_ln143          (switch           ) [ 000000]
add_ln149             (add              ) [ 011110]
br_ln138              (br               ) [ 011110]
low_th_0_0            (load             ) [ 000000]
zext_ln144_1          (zext             ) [ 000000]
low_th_0_1            (load             ) [ 000000]
add_ln145             (add              ) [ 000000]
zext_ln145            (zext             ) [ 000000]
low_thresh_addr_2     (getelementptr    ) [ 001010]
high_th_0_0           (load             ) [ 000000]
high_th_0_1           (load             ) [ 000000]
high_thresh_addr_2    (getelementptr    ) [ 001010]
store_ln143           (store            ) [ 000000]
store_ln144           (store            ) [ 000000]
store_ln146           (store            ) [ 000000]
store_ln147           (store            ) [ 000000]
store_ln143           (store            ) [ 000000]
store_ln143           (store            ) [ 000000]
store_ln143           (store            ) [ 000000]
store_ln143           (store            ) [ 000000]
store_ln143           (store            ) [ 000000]
store_ln144           (store            ) [ 000000]
store_ln146           (store            ) [ 000000]
store_ln147           (store            ) [ 000000]
specpipeline_ln143    (specpipeline     ) [ 000000]
specloopname_ln143    (specloopname     ) [ 000000]
low_th_0_2            (load             ) [ 000000]
high_th_0_2           (load             ) [ 000000]
store_ln145           (store            ) [ 000000]
store_ln148           (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
store_ln143           (store            ) [ 000000]
store_ln143           (store            ) [ 000000]
br_ln143              (br               ) [ 000000]
store_ln145           (store            ) [ 000000]
store_ln148           (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
high_th_2_2_load      (load             ) [ 000000]
high_th_2_1_load      (load             ) [ 000000]
low_th_2_0_load       (load             ) [ 000000]
high_th_2_0_load      (load             ) [ 000000]
low_th_2_2_load       (load             ) [ 000000]
low_th_2_1_load       (load             ) [ 000000]
low_th_2_1_1_load     (load             ) [ 000000]
low_th_2_0_1_load     (load             ) [ 000000]
low_th_2_2_1_load     (load             ) [ 000000]
high_th_2_2_1_load    (load             ) [ 000000]
high_th_2_1_1_load    (load             ) [ 000000]
high_th_2_0_1_load    (load             ) [ 000000]
high_th_2_0_2_load    (load             ) [ 000000]
low_th_2_2_2_load     (load             ) [ 000000]
high_th_2_1_2_load    (load             ) [ 000000]
low_th_2_1_2_load     (load             ) [ 000000]
low_th_2_0_2_load     (load             ) [ 000000]
high_th_2_2_2_load    (load             ) [ 000000]
mrv                   (insertvalue      ) [ 000000]
mrv_1                 (insertvalue      ) [ 000000]
mrv_2                 (insertvalue      ) [ 000000]
mrv_3                 (insertvalue      ) [ 000000]
mrv_4                 (insertvalue      ) [ 000000]
mrv_5                 (insertvalue      ) [ 000000]
mrv_6                 (insertvalue      ) [ 000000]
mrv_7                 (insertvalue      ) [ 000000]
mrv_8                 (insertvalue      ) [ 000000]
mrv_9                 (insertvalue      ) [ 000000]
mrv_s                 (insertvalue      ) [ 000000]
mrv_10                (insertvalue      ) [ 000000]
mrv_11                (insertvalue      ) [ 000000]
mrv_12                (insertvalue      ) [ 000000]
mrv_13                (insertvalue      ) [ 000000]
mrv_14                (insertvalue      ) [ 000000]
mrv_15                (insertvalue      ) [ 000000]
mrv_16                (insertvalue      ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="low_thresh">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_thresh"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="high_thresh">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_thresh"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="high_th_2_2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="high_th_2_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="low_th_2_0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="high_th_2_0_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="low_th_2_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="low_th_2_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="low_th_2_1_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_1_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="low_th_2_0_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_0_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="low_th_2_2_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_2_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="high_th_2_2_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_2_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="high_th_2_1_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_1_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="high_th_2_0_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_0_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="high_th_2_0_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_0_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="low_th_2_2_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_2_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="high_th_2_1_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_1_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="low_th_2_1_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_1_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="low_th_2_0_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low_th_2_0_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="high_th_2_2_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high_th_2_2_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="low_thresh_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="low_thresh_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
<pin id="127" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_0_0/2 low_th_0_1/2 low_th_0_2/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="low_thresh_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="low_thresh_addr_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="high_thresh_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="high_thresh_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
<pin id="152" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_0_0/2 high_th_0_1/2 high_th_0_2/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="high_thresh_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="high_thresh_addr_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="low_thresh_addr_2_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="low_thresh_addr_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="high_thresh_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="high_thresh_addr_2/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="j_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln138_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln138_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln138_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln144_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln144_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln144_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln149_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln144_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln145_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln145_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln143_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="2"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln144_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="2"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln146_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="2"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln147_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln143_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="2"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln143_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="2"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln143_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="2"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln143_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="2"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln143_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln144_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="2"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln146_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="2"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln147_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="2"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln145_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="3"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln148_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="3"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln143_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="3"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln143_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="3"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln145_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="3"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln148_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="3"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="high_th_2_2_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_2_load/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="high_th_2_1_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="2"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_1_load/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="low_th_2_0_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="2"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_0_load/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="high_th_2_0_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="2"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_0_load/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="low_th_2_2_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="2"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_2_load/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="low_th_2_1_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="2"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_1_load/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="low_th_2_1_1_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_1_1_load/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="low_th_2_0_1_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_0_1_load/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="low_th_2_2_1_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_2_1_load/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="high_th_2_2_1_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_2_1_load/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="high_th_2_1_1_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="2"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_1_1_load/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="high_th_2_0_1_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="2"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_0_1_load/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="high_th_2_0_2_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="2"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_0_2_load/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="low_th_2_2_2_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="2"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_2_2_load/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="high_th_2_1_2_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_1_2_load/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="low_th_2_1_2_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_1_2_load/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="low_th_2_0_2_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_th_2_0_2_load/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="high_th_2_2_2_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="2"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_th_2_2_2_load/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mrv_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="144" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mrv_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="144" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mrv_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="144" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mrv_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="144" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mrv_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="144" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mrv_5_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="144" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mrv_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="144" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mrv_7_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="144" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mrv_8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="144" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="mrv_9_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="144" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mrv_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="144" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="mrv_10_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="144" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mrv_11_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="144" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mrv_12_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="144" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mrv_13_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="144" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mrv_14_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="144" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="mrv_15_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="144" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mrv_16_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="144" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="144" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/5 "/>
</bind>
</comp>

<comp id="508" class="1005" name="high_th_2_2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="2"/>
<pin id="510" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="high_th_2_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="2"/>
<pin id="516" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="low_th_2_0_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="2"/>
<pin id="522" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_0 "/>
</bind>
</comp>

<comp id="526" class="1005" name="high_th_2_0_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="2"/>
<pin id="528" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_0 "/>
</bind>
</comp>

<comp id="532" class="1005" name="low_th_2_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="2"/>
<pin id="534" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="low_th_2_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="2"/>
<pin id="540" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="low_th_2_1_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="2"/>
<pin id="546" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_1_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="low_th_2_0_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="2"/>
<pin id="552" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_0_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="low_th_2_2_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="2"/>
<pin id="558" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_2_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="high_th_2_2_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="2"/>
<pin id="564" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_2_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="high_th_2_1_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="2"/>
<pin id="570" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_1_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="high_th_2_0_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="2"/>
<pin id="576" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_0_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="high_th_2_0_2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="2"/>
<pin id="582" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_0_2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="low_th_2_2_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="2"/>
<pin id="588" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_2_2 "/>
</bind>
</comp>

<comp id="592" class="1005" name="high_th_2_1_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="2"/>
<pin id="594" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_1_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="low_th_2_1_2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="2"/>
<pin id="600" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_1_2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="low_th_2_0_2_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="2"/>
<pin id="606" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="low_th_2_0_2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="high_th_2_2_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="2"/>
<pin id="612" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="high_th_2_2_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="add_ln138_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="0"/>
<pin id="618" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln138 "/>
</bind>
</comp>

<comp id="621" class="1005" name="icmp_ln138_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="625" class="1005" name="low_thresh_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="1"/>
<pin id="627" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="low_thresh_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="trunc_ln144_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="1"/>
<pin id="632" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144 "/>
</bind>
</comp>

<comp id="635" class="1005" name="low_thresh_addr_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="low_thresh_addr_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="high_thresh_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="1"/>
<pin id="642" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="high_thresh_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="high_thresh_addr_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="1"/>
<pin id="647" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="high_thresh_addr_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="add_ln149_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln149 "/>
</bind>
</comp>

<comp id="655" class="1005" name="low_thresh_addr_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="1"/>
<pin id="657" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="low_thresh_addr_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="high_thresh_addr_2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="1"/>
<pin id="662" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="high_thresh_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="112" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="137" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="182" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="182" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="194" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="222"><net_src comp="194" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="239"><net_src comp="194" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="260"><net_src comp="119" pin="7"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="119" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="144" pin="7"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="144" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="144" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="144" pin="7"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="119" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="119" pin="7"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="119" pin="7"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="119" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="144" pin="7"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="144" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="119" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="144" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="144" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="119" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="119" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="144" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="352" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="361" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="370" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="379" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="388" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="397" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="394" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="391" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="385" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="382" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="376" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="373" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="367" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="364" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="358" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="355" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="349" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="346" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="40" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="517"><net_src comp="44" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="523"><net_src comp="48" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="529"><net_src comp="52" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="535"><net_src comp="56" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="541"><net_src comp="60" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="547"><net_src comp="64" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="553"><net_src comp="68" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="559"><net_src comp="72" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="565"><net_src comp="76" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="571"><net_src comp="80" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="577"><net_src comp="84" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="583"><net_src comp="88" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="589"><net_src comp="92" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="595"><net_src comp="96" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="601"><net_src comp="100" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="607"><net_src comp="104" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="613"><net_src comp="108" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="619"><net_src comp="201" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="624"><net_src comp="207" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="112" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="633"><net_src comp="219" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="638"><net_src comp="129" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="643"><net_src comp="137" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="648"><net_src comp="154" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="653"><net_src comp="235" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="658"><net_src comp="162" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="663"><net_src comp="170" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: low_thresh | {}
	Port: high_thresh | {}
 - Input state : 
	Port: colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc : low_thresh | {2 3 4 }
	Port: colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc : high_thresh | {2 3 4 }
  - Chain level:
	State 1
	State 2
		add_ln138 : 1
		icmp_ln138 : 1
		br_ln138 : 2
		zext_ln138 : 1
		low_thresh_addr : 2
		low_th_0_0 : 3
		trunc_ln144 : 1
		add_ln144 : 2
		zext_ln144 : 3
		low_thresh_addr_1 : 4
		low_th_0_1 : 5
		high_thresh_addr : 2
		high_th_0_0 : 3
		high_thresh_addr_1 : 4
		high_th_0_1 : 5
		switch_ln143 : 1
		add_ln149 : 1
	State 3
		add_ln145 : 1
		zext_ln145 : 2
		low_thresh_addr_2 : 3
		low_th_0_2 : 4
		high_thresh_addr_2 : 3
		high_th_0_2 : 4
		store_ln143 : 1
		store_ln144 : 1
		store_ln146 : 1
		store_ln147 : 1
		store_ln143 : 1
		store_ln143 : 1
		store_ln143 : 1
		store_ln143 : 1
		store_ln143 : 1
		store_ln144 : 1
		store_ln146 : 1
		store_ln147 : 1
	State 4
		store_ln145 : 1
		store_ln148 : 1
		store_ln143 : 1
		store_ln143 : 1
		store_ln145 : 1
		store_ln148 : 1
	State 5
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		mrv_15 : 17
		mrv_16 : 18
		ret_ln0 : 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln138_fu_201  |    0    |    3    |
|    add   |   add_ln144_fu_223  |    0    |    4    |
|          |   add_ln149_fu_235  |    0    |    6    |
|          |   add_ln145_fu_244  |    0    |    4    |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln138_fu_207  |    0    |    1    |
|----------|---------------------|---------|---------|
|          |  zext_ln138_fu_213  |    0    |    0    |
|   zext   |  zext_ln144_fu_229  |    0    |    0    |
|          | zext_ln144_1_fu_241 |    0    |    0    |
|          |  zext_ln145_fu_250  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln144_fu_219 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      mrv_fu_400     |    0    |    0    |
|          |     mrv_1_fu_406    |    0    |    0    |
|          |     mrv_2_fu_412    |    0    |    0    |
|          |     mrv_3_fu_418    |    0    |    0    |
|          |     mrv_4_fu_424    |    0    |    0    |
|          |     mrv_5_fu_430    |    0    |    0    |
|          |     mrv_6_fu_436    |    0    |    0    |
|          |     mrv_7_fu_442    |    0    |    0    |
|insertvalue|     mrv_8_fu_448    |    0    |    0    |
|          |     mrv_9_fu_454    |    0    |    0    |
|          |     mrv_s_fu_460    |    0    |    0    |
|          |    mrv_10_fu_466    |    0    |    0    |
|          |    mrv_11_fu_472    |    0    |    0    |
|          |    mrv_12_fu_478    |    0    |    0    |
|          |    mrv_13_fu_484    |    0    |    0    |
|          |    mrv_14_fu_490    |    0    |    0    |
|          |    mrv_15_fu_496    |    0    |    0    |
|          |    mrv_16_fu_502    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    18   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln138_reg_616    |    2   |
|     add_ln149_reg_650    |    4   |
|   high_th_2_0_1_reg_574  |    8   |
|   high_th_2_0_2_reg_580  |    8   |
|    high_th_2_0_reg_526   |    8   |
|   high_th_2_1_1_reg_568  |    8   |
|   high_th_2_1_2_reg_592  |    8   |
|    high_th_2_1_reg_514   |    8   |
|   high_th_2_2_1_reg_562  |    8   |
|   high_th_2_2_2_reg_610  |    8   |
|    high_th_2_2_reg_508   |    8   |
|high_thresh_addr_1_reg_645|    4   |
|high_thresh_addr_2_reg_660|    4   |
| high_thresh_addr_reg_640 |    4   |
|         i_reg_178        |    2   |
|    icmp_ln138_reg_621    |    1   |
|         j_reg_190        |    4   |
|   low_th_2_0_1_reg_550   |    8   |
|   low_th_2_0_2_reg_604   |    8   |
|    low_th_2_0_reg_520    |    8   |
|   low_th_2_1_1_reg_544   |    8   |
|   low_th_2_1_2_reg_598   |    8   |
|    low_th_2_1_reg_538    |    8   |
|   low_th_2_2_1_reg_556   |    8   |
|   low_th_2_2_2_reg_586   |    8   |
|    low_th_2_2_reg_532    |    8   |
| low_thresh_addr_1_reg_635|    4   |
| low_thresh_addr_2_reg_655|    4   |
|  low_thresh_addr_reg_625 |    4   |
|    trunc_ln144_reg_630   |    3   |
+--------------------------+--------+
|           Total          |   184  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   4  |   4  |   16   ||    17   |
| grp_access_fu_119 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_144 |  p0  |   4  |   4  |   16   ||    17   |
| grp_access_fu_144 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_178     |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   || 6.59829 ||    61   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   61   |
|  Register |    -   |   184  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   184  |   79   |
+-----------+--------+--------+--------+
