vendor_name = ModelSim
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_tx.v
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx_check.v
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx.v
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/cmsdk_clkreset.v
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/rtl_sim/tb/tb_uart_tx.v
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/rtl_sim/tb/tb_uart_rx.v
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/verilog/cmsdk_apb_uart.v
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/D05_uart_apb.v
source_file = 1, /home/kjlee/study/soc/D05_uart_apb/db/D05_uart_apb.cbx.xml
design_name = D05_uart_apb
instance = comp, \B~output\, B~output, D05_uart_apb, 1
instance = comp, \B~1\, B~1, D05_uart_apb, 1
instance = comp, \A~input\, A~input, D05_uart_apb, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, D05_uart_apb, 1
