//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14 // -- Begin function triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14
                                        // @triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14
.visible .entry triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_4,
	.param .u32 triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<10>;
	.reg .b64 	%rd<15>;
	.loc	1 19 0                          // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:19:0

// %bb.0:
	ld.param.u64 	%rd7, [triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_1];
$L__tmp0:
	.loc	1 21 28                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:21:33
	shl.b32 	%r7, %r1, 7;
	ld.param.u64 	%rd9, [triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_3];
	.loc	1 22 36                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:22:36
	mov.u32 	%r8, %tid.x;
	and.b32  	%r9, %r8, 127;
	ld.param.u64 	%rd11, [triton_poi_fused_add_convolution_leaky_relu_leaky_relu_backward_14_param_4];
	.loc	1 22 23                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:22:23
	or.b32  	%r10, %r7, %r9;
	.loc	1 25 21                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:25:21
	bfe.s32 	%r11, %r1, 24, 1;
	shr.u32 	%r12, %r11, 28;
	add.s32 	%r13, %r10, %r12;
	shr.s32 	%r14, %r13, 4;
	.loc	1 25 27                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:25:27
	shr.s32 	%r15, %r13, 31;
	shr.u32 	%r16, %r15, 23;
	add.s32 	%r17, %r14, %r16;
	and.b32  	%r18, %r17, -512;
	sub.s32 	%r19, %r14, %r18;
	.loc	1 26 30                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:26:30
	cvt.s64.s32 	%rd12, %r10;
	mul.wide.s32 	%rd13, %r10, 4;
	add.s64 	%rd1, %rd8, %rd13;
	mov.pred 	%p1, -1;
	.loc	1 26 35                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	.loc	1 27 30                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:27:30
	mul.wide.s32 	%rd14, %r19, 4;
	add.s64 	%rd2, %rd9, %rd14;
	.loc	1 27 35                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:27:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r3;
	.loc	1 28 34                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:28:34
	add.s64 	%rd3, %rd7, %rd13;
	.loc	1 28 39                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:28:39
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	.loc	1 29 30                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:29:30
	add.s64 	%rd4, %rd10, %rd14;
	.loc	1 29 35                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:29:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r5;
	.loc	1 30 18                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:30:18
	add.f32 	%f5, %f1, %f2;
	.loc	1 32 18                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:32:18
	setp.gt.f32 	%p7, %f5, 0f00000000;
	.loc	1 34 18                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:34:18
	mul.f32 	%f6, %f5, 0f3C23D70A;
	.loc	1 35 32                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:35:32
	selp.f32 	%f7, %f5, %f6, %p7;
	.loc	1 36 19                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:36:19
	add.f32 	%f8, %f3, %f4;
	.loc	1 37 19                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:37:19
	add.f32 	%f9, %f7, %f8;
	.loc	1 38 19                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:38:19
	setp.gt.f32 	%p8, %f7, 0f00000000;
	.loc	1 39 40                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:39:40
	mov.b32 	%r6, %f9;
	// begin inline asm
	@%p1 st.global.b32 [ %rd3 + 0 ], { %r6 };
	// end inline asm
	.loc	1 40 25                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:40:25
	add.s64 	%rd6, %rd11, %rd12;
	.loc	1 40 37                         // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:40:37
	selp.u16 	%rs1, 1, 0, %p8;
	// begin inline asm
	@%p1 st.global.b8 [ %rd6 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 40 4                          // crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py:40:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/rl/crl5g6ilfxtrdvr5sxrr6rpj2trbknwcho3t3upflg5rivkn4st3.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 114
.b8 108
.b8 53
.b8 103
.b8 54
.b8 105
.b8 108
.b8 102
.b8 120
.b8 116
.b8 114
.b8 100
.b8 118
.b8 114
.b8 53
.b8 115
.b8 120
.b8 114
.b8 114
.b8 54
.b8 114
.b8 112
.b8 106
.b8 50
.b8 116
.b8 114
.b8 98
.b8 107
.b8 110
.b8 119
.b8 99
.b8 104
.b8 111
.b8 51
.b8 116
.b8 51
.b8 117
.b8 112
.b8 102
.b8 108
.b8 103
.b8 53
.b8 114
.b8 105
.b8 118
.b8 107
.b8 110
.b8 52
.b8 115
.b8 116
.b8 51
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 114
.b8 108
.b8 0
	}
	.section	.debug_macinfo	{	}
