<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clock&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS_RECEIVER_FIXED_ACC" solutionName="solution1" date="2021-03-25T14:15:38.037+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clock&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS_RECEIVER_FIXED_ACC" solutionName="solution1" date="2021-03-25T14:15:30.870+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_empty_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_empty_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 1005dacb2&#xA;&#xA;&#xA;Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1413 ; free virtual = 35631&#xA;Post Restoration Checksum: NetGraph: 4bd0a592 NumContArr: b48d0720 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 1005dacb2&#xA;&#xA;&#xA;Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1415 ; free virtual = 35633&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1005dacb2&#xA;&#xA;&#xA;Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1380 ; free virtual = 35598&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1005dacb2&#xA;&#xA;&#xA;Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1380 ; free virtual = 35598&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 2930b8a3b&#xA;&#xA;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1384 ; free virtual = 35593" projectName="HLS_RECEIVER_FIXED_ACC" solutionName="solution1" date="2021-03-25T14:15:25.857+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rgbv_full_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rgbv_full_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FIXED_ACC" solutionName="solution1" date="2021-03-25T14:15:15.869+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_full_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_full_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FIXED_ACC" solutionName="solution1" date="2021-03-25T14:15:15.868+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;reset&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;reset&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FIXED_ACC" solutionName="solution1" date="2021-03-25T14:15:15.867+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FIXED_ACC" solutionName="solution1" date="2021-03-25T14:15:15.867+0100" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
