;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	ADD 270, 60
	SUB @0, @0
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, 0
	SUB <0, 0
	MOV @147, 100
	SUB @-127, 100
	SUB #72, @200
	SUB 12, @10
	SUB -207, <-120
	SUB @127, 100
	SUB @121, 103
	CMP #121, -103
	JMP 107, @-120
	SUB #72, @200
	DJN -1, @-20
	SUB 12, @10
	ADD #270, <1
	ADD #270, <1
	MOV -6, <-125
	SUB @121, 103
	SUB @127, 100
	SUB -7, <-20
	JMN @260, 60
	SUB @127, 100
	SUB 12, @10
	SUB #12, 10
	JMN -1, @-20
	SUB @127, 100
	SUB @127, 100
	JMZ 210, 60
	SPL 20, <12
	SUB -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	DJN -1, @-20
	SUB @0, @0
	DJN -1, @-20
	JMZ 12, @-310
	DJN -1, @-20
	CMP -207, <-120
