read_verilog ../top.v
proc
synth
abc -lut 4
write_intersynth intersynth.intersynth
