#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 24 15:38:00 2022
# Process ID: 21220
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20460 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab10\lab10_3_1\lab10_3_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1/lab10_3_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 780.402 ; gain = 135.816
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1/lab10_3_1.srcs/sources_1/new/mealy_fsm_using_ROM.v] -no_script -reset -force -quiet
remove_files  C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1/lab10_3_1.srcs/sources_1/new/mealy_fsm_using_ROM.v
close [ open C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1/lab10_3_1.srcs/sources_1/new/counter_fsm.v w ]
add_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1/lab10_3_1.srcs/sources_1/new/counter_fsm.v
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 16:41:44 2022...
