; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define ptx_kernel void @triton_red_fused__to_copy_add_div_mul_pow_sum_12(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8, ptr addrspace(1) readnone captures(none) %9) local_unnamed_addr !dbg !6 {
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %12 = shl i32 %11, 6, !dbg !10
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %14 = lshr i32 %13, 1, !dbg !11
  %15 = and i32 %14, 63, !dbg !11
  %16 = or disjoint i32 %15, %12, !dbg !12
  %17 = icmp slt i32 %16, %7, !dbg !13
  %18 = shl i32 %13, 2, !dbg !14
  %19 = and i32 %18, 4, !dbg !14
  %20 = shl i32 %16, 12, !dbg !15
  %invariant.op = or disjoint i32 %19, %20, !dbg !16
  %21 = zext nneg i32 %19 to i64, !dbg !16
  br label %22, !dbg !16

22:                                               ; preds = %10, %22
  %indvars.iv = phi i64 [ 0, %10 ], [ %indvars.iv.next, %22 ]
  %23 = phi float [ 0.000000e+00, %10 ], [ %120, %22 ]
  %24 = phi float [ 0.000000e+00, %10 ], [ %121, %22 ]
  %25 = phi float [ 0.000000e+00, %10 ], [ %122, %22 ]
  %26 = phi float [ 0.000000e+00, %10 ], [ %123, %22 ]
  %27 = or disjoint i64 %indvars.iv, %21, !dbg !17
  %28 = trunc nuw nsw i64 %indvars.iv to i32
  %.reass = or i32 %invariant.op, %28
  %29 = sext i32 %.reass to i64, !dbg !18
  %30 = getelementptr half, ptr addrspace(1) %1, i64 %29, !dbg !18
  %31 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %30, i1 %17) #2, !dbg !19
  %32 = extractvalue { i32, i32 } %31, 0, !dbg !19
  %33 = bitcast i32 %32 to <2 x half>, !dbg !19
  %34 = extractvalue { i32, i32 } %31, 1, !dbg !19
  %35 = bitcast i32 %34 to <2 x half>, !dbg !19
  %36 = extractelement <2 x half> %33, i64 0, !dbg !19
  %37 = extractelement <2 x half> %33, i64 1, !dbg !19
  %38 = extractelement <2 x half> %35, i64 0, !dbg !19
  %39 = extractelement <2 x half> %35, i64 1, !dbg !19
  %40 = fpext half %36 to float, !dbg !20
  %41 = fpext half %37 to float, !dbg !20
  %42 = fpext half %38 to float, !dbg !20
  %43 = fpext half %39 to float, !dbg !20
  %44 = getelementptr half, ptr addrspace(1) %2, i64 %29, !dbg !21
  %45 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %44, i1 %17) #2, !dbg !22
  %46 = extractvalue { i32, i32 } %45, 0, !dbg !22
  %47 = bitcast i32 %46 to <2 x half>, !dbg !22
  %48 = extractvalue { i32, i32 } %45, 1, !dbg !22
  %49 = bitcast i32 %48 to <2 x half>, !dbg !22
  %50 = extractelement <2 x half> %47, i64 0, !dbg !22
  %51 = extractelement <2 x half> %47, i64 1, !dbg !22
  %52 = extractelement <2 x half> %49, i64 0, !dbg !22
  %53 = extractelement <2 x half> %49, i64 1, !dbg !22
  %54 = fpext half %50 to float, !dbg !23
  %55 = fpext half %51 to float, !dbg !23
  %56 = fpext half %52 to float, !dbg !23
  %57 = fpext half %53 to float, !dbg !23
  %58 = getelementptr half, ptr addrspace(1) %3, i64 %27, !dbg !24
  %59 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %58, i1 true) #2, !dbg !25
  %60 = extractvalue { i32, i32 } %59, 0, !dbg !25
  %61 = bitcast i32 %60 to <2 x half>, !dbg !25
  %62 = extractvalue { i32, i32 } %59, 1, !dbg !25
  %63 = bitcast i32 %62 to <2 x half>, !dbg !25
  %64 = extractelement <2 x half> %61, i64 0, !dbg !25
  %65 = extractelement <2 x half> %61, i64 1, !dbg !25
  %66 = extractelement <2 x half> %63, i64 0, !dbg !25
  %67 = extractelement <2 x half> %63, i64 1, !dbg !25
  %68 = fpext half %64 to float, !dbg !26
  %69 = fpext half %65 to float, !dbg !26
  %70 = fpext half %66 to float, !dbg !26
  %71 = fpext half %67 to float, !dbg !26
  %72 = getelementptr half, ptr addrspace(1) %4, i64 %29, !dbg !27
  %73 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %72, i1 %17) #2, !dbg !28
  %74 = extractvalue { i32, i32 } %73, 0, !dbg !28
  %75 = bitcast i32 %74 to <2 x half>, !dbg !28
  %76 = extractvalue { i32, i32 } %73, 1, !dbg !28
  %77 = bitcast i32 %76 to <2 x half>, !dbg !28
  %78 = extractelement <2 x half> %75, i64 0, !dbg !28
  %79 = extractelement <2 x half> %75, i64 1, !dbg !28
  %80 = extractelement <2 x half> %77, i64 0, !dbg !28
  %81 = extractelement <2 x half> %77, i64 1, !dbg !28
  %82 = fpext half %78 to float, !dbg !29
  %83 = fpext half %79 to float, !dbg !29
  %84 = fpext half %80 to float, !dbg !29
  %85 = fpext half %81 to float, !dbg !29
  %86 = getelementptr half, ptr addrspace(1) %5, i64 %29, !dbg !30
  %87 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %86, i1 %17) #2, !dbg !31
  %88 = extractvalue { i32, i32 } %87, 0, !dbg !31
  %89 = bitcast i32 %88 to <2 x half>, !dbg !31
  %90 = extractvalue { i32, i32 } %87, 1, !dbg !31
  %91 = bitcast i32 %90 to <2 x half>, !dbg !31
  %92 = extractelement <2 x half> %89, i64 0, !dbg !31
  %93 = extractelement <2 x half> %89, i64 1, !dbg !31
  %94 = extractelement <2 x half> %91, i64 0, !dbg !31
  %95 = extractelement <2 x half> %91, i64 1, !dbg !31
  %96 = fpext half %92 to float, !dbg !32
  %97 = fpext half %93 to float, !dbg !32
  %98 = fpext half %94 to float, !dbg !32
  %99 = fpext half %95 to float, !dbg !32
  %100 = fadd float %40, %54, !dbg !33
  %101 = fadd float %41, %55, !dbg !33
  %102 = fadd float %42, %56, !dbg !33
  %103 = fadd float %43, %57, !dbg !33
  %104 = fmul float %100, %68, !dbg !34
  %105 = fmul float %101, %69, !dbg !34
  %106 = fmul float %102, %70, !dbg !34
  %107 = fmul float %103, %71, !dbg !34
  %108 = fadd float %82, %96, !dbg !35
  %109 = fadd float %83, %97, !dbg !35
  %110 = fadd float %84, %98, !dbg !35
  %111 = fadd float %85, %99, !dbg !35
  %112 = fmul float %104, %108, !dbg !36
  %113 = fmul float %105, %109, !dbg !36
  %114 = fmul float %106, %110, !dbg !36
  %115 = fmul float %107, %111, !dbg !36
  %116 = fadd float %23, %112, !dbg !37
  %117 = fadd float %24, %113, !dbg !37
  %118 = fadd float %25, %114, !dbg !37
  %119 = fadd float %26, %115, !dbg !37
  %120 = select i1 %17, float %116, float %23, !dbg !38
  %121 = select i1 %17, float %117, float %24, !dbg !38
  %122 = select i1 %17, float %118, float %25, !dbg !38
  %123 = select i1 %17, float %119, float %26, !dbg !38
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 8, !dbg !16
  %124 = icmp samesign ult i64 %indvars.iv, 4088, !dbg !16
  br i1 %124, label %22, label %125, !dbg !16

125:                                              ; preds = %22
  %126 = fadd float %120, %121, !dbg !39
  %127 = fadd float %122, %126, !dbg !39
  %128 = fadd float %123, %127, !dbg !39
  %129 = bitcast float %128 to i32, !dbg !44
  %130 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %129, i32 1, i32 31), !dbg !44
  %131 = bitcast i32 %130 to float, !dbg !44
  %132 = fadd float %128, %131, !dbg !39
  %133 = sext i32 %16 to i64, !dbg !45
  %134 = getelementptr float, ptr addrspace(1) %6, i64 %133, !dbg !45
  %135 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %134, i1 %17) #2, !dbg !46
  %136 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %134, i1 %17) #2, !dbg !46
  %137 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %134, i1 %17) #2, !dbg !46
  %138 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %134, i1 %17) #2, !dbg !46
  %139 = bitcast i32 %138 to float, !dbg !46
  %140 = fmul float %132, -5.000000e-01, !dbg !47
  %141 = fmul float %139, %139, !dbg !48
  %142 = fmul float %141, %139, !dbg !49
  %143 = fmul float %140, %142, !dbg !50
  %144 = fmul float %143, 0x3F30000000000000, !dbg !51
  %145 = insertelement <2 x float> poison, float %139, i64 0, !dbg !52
  %146 = shufflevector <2 x float> %145, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !52
  %147 = insertelement <2 x float> poison, float %144, i64 0, !dbg !53
  %148 = shufflevector <2 x float> %147, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !53
  br label %149, !dbg !54

149:                                              ; preds = %125, %149
  %indvars.iv7 = phi i64 [ 0, %125 ], [ %indvars.iv.next8, %149 ]
  %150 = or disjoint i64 %indvars.iv7, %21, !dbg !55
  %151 = trunc nuw nsw i64 %indvars.iv7 to i32
  %.reass3 = or i32 %invariant.op, %151
  %152 = sext i32 %.reass3 to i64, !dbg !56
  %153 = getelementptr half, ptr addrspace(1) %0, i64 %152, !dbg !56
  %154 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %153, i1 %17) #2, !dbg !57
  %155 = extractvalue { i32, i32 } %154, 0, !dbg !57
  %156 = bitcast i32 %155 to <2 x half>, !dbg !57
  %157 = extractvalue { i32, i32 } %154, 1, !dbg !57
  %158 = bitcast i32 %157 to <2 x half>, !dbg !57
  %159 = getelementptr half, ptr addrspace(1) %1, i64 %152, !dbg !58
  %160 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %159, i1 %17) #2, !dbg !59
  %161 = extractvalue { i32, i32 } %160, 0, !dbg !59
  %162 = bitcast i32 %161 to <2 x half>, !dbg !59
  %163 = extractvalue { i32, i32 } %160, 1, !dbg !59
  %164 = bitcast i32 %163 to <2 x half>, !dbg !59
  %165 = getelementptr half, ptr addrspace(1) %2, i64 %152, !dbg !60
  %166 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %165, i1 %17) #2, !dbg !61
  %167 = extractvalue { i32, i32 } %166, 0, !dbg !61
  %168 = bitcast i32 %167 to <2 x half>, !dbg !61
  %169 = extractvalue { i32, i32 } %166, 1, !dbg !61
  %170 = bitcast i32 %169 to <2 x half>, !dbg !61
  %171 = getelementptr half, ptr addrspace(1) %3, i64 %150, !dbg !62
  %172 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %171, i1 true) #2, !dbg !63
  %173 = extractvalue { i32, i32 } %172, 0, !dbg !63
  %174 = bitcast i32 %173 to <2 x half>, !dbg !63
  %175 = extractvalue { i32, i32 } %172, 1, !dbg !63
  %176 = bitcast i32 %175 to <2 x half>, !dbg !63
  %177 = getelementptr half, ptr addrspace(1) %4, i64 %152, !dbg !64
  %178 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %177, i1 %17) #2, !dbg !65
  %179 = extractvalue { i32, i32 } %178, 0, !dbg !65
  %180 = bitcast i32 %179 to <2 x half>, !dbg !65
  %181 = extractvalue { i32, i32 } %178, 1, !dbg !65
  %182 = bitcast i32 %181 to <2 x half>, !dbg !65
  %183 = getelementptr half, ptr addrspace(1) %5, i64 %152, !dbg !66
  %184 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %183, i1 %17) #2, !dbg !67
  %185 = extractvalue { i32, i32 } %184, 0, !dbg !67
  %186 = bitcast i32 %185 to <2 x half>, !dbg !67
  %187 = extractvalue { i32, i32 } %184, 1, !dbg !67
  %188 = bitcast i32 %187 to <2 x half>, !dbg !67
  %189 = fpext <2 x half> %156 to <2 x float>, !dbg !68
  %190 = fpext <2 x half> %162 to <2 x float>, !dbg !69
  %191 = fpext <2 x half> %168 to <2 x float>, !dbg !70
  %192 = fpext <2 x half> %174 to <2 x float>, !dbg !71
  %193 = fpext <2 x half> %180 to <2 x float>, !dbg !72
  %194 = fpext <2 x half> %186 to <2 x float>, !dbg !73
  %195 = fadd <2 x float> %190, %191, !dbg !74
  %196 = fmul <2 x float> %195, %192, !dbg !75
  %197 = fmul <2 x float> %196, %146, !dbg !52
  %198 = fadd <2 x float> %193, %194, !dbg !76
  %199 = fmul <2 x float> %198, splat (float 2.000000e+00), !dbg !77
  %200 = fmul <2 x float> %148, %199, !dbg !53
  %201 = fadd <2 x float> %197, %200, !dbg !78
  %202 = fadd <2 x float> %201, %189, !dbg !79
  %203 = fptrunc <2 x float> %202 to <2 x half>, !dbg !80
  %204 = fpext <2 x half> %158 to <2 x float>, !dbg !68
  %205 = fpext <2 x half> %164 to <2 x float>, !dbg !69
  %206 = fpext <2 x half> %170 to <2 x float>, !dbg !70
  %207 = fpext <2 x half> %176 to <2 x float>, !dbg !71
  %208 = fpext <2 x half> %182 to <2 x float>, !dbg !72
  %209 = fpext <2 x half> %188 to <2 x float>, !dbg !73
  %210 = fadd <2 x float> %205, %206, !dbg !74
  %211 = fmul <2 x float> %210, %207, !dbg !75
  %212 = fmul <2 x float> %211, %146, !dbg !52
  %213 = fadd <2 x float> %208, %209, !dbg !76
  %214 = fmul <2 x float> %213, splat (float 2.000000e+00), !dbg !77
  %215 = fmul <2 x float> %148, %214, !dbg !53
  %216 = fadd <2 x float> %212, %215, !dbg !78
  %217 = fadd <2 x float> %216, %204, !dbg !79
  %218 = fptrunc <2 x float> %217 to <2 x half>, !dbg !80
  %219 = bitcast <2 x half> %203 to i32, !dbg !80
  %220 = bitcast <2 x half> %218 to i32, !dbg !80
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %219, i32 %220, ptr addrspace(1) %153, i1 %17) #2, !dbg !80
  %indvars.iv.next8 = add nuw nsw i64 %indvars.iv7, 8, !dbg !54
  %221 = icmp samesign ult i64 %indvars.iv7, 4088, !dbg !54
  br i1 %221, label %149, label %222, !dbg !54

222:                                              ; preds = %149
  ret void, !dbg !81
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cmrcpn22n7aqmssksimp2qhymdkxk4k7d67b62tptel3w2u7lbdd.py", directory: "/tmp/torchinductor_root/mr")
!4 = !{ptr @triton_red_fused__to_copy_add_div_mul_pow_sum_12, !"reqntidx", i32 128}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_div_mul_pow_sum_12", linkageName: "triton_red_fused__to_copy_add_div_mul_pow_sum_12", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 24, column: 21, scope: !6)
!14 = !DILocation(line: 25, column: 37, scope: !6)
!15 = !DILocation(line: 35, column: 46, scope: !6)
!16 = !DILocation(line: 29, column: 40, scope: !6)
!17 = !DILocation(line: 30, column: 31, scope: !6)
!18 = !DILocation(line: 35, column: 34, scope: !6)
!19 = !DILocation(line: 35, column: 51, scope: !6)
!20 = !DILocation(line: 35, column: 112, scope: !6)
!21 = !DILocation(line: 36, column: 34, scope: !6)
!22 = !DILocation(line: 36, column: 51, scope: !6)
!23 = !DILocation(line: 36, column: 112, scope: !6)
!24 = !DILocation(line: 37, column: 34, scope: !6)
!25 = !DILocation(line: 37, column: 41, scope: !6)
!26 = !DILocation(line: 37, column: 94, scope: !6)
!27 = !DILocation(line: 38, column: 34, scope: !6)
!28 = !DILocation(line: 38, column: 51, scope: !6)
!29 = !DILocation(line: 38, column: 112, scope: !6)
!30 = !DILocation(line: 39, column: 34, scope: !6)
!31 = !DILocation(line: 39, column: 51, scope: !6)
!32 = !DILocation(line: 39, column: 112, scope: !6)
!33 = !DILocation(line: 40, column: 22, scope: !6)
!34 = !DILocation(line: 41, column: 22, scope: !6)
!35 = !DILocation(line: 43, column: 22, scope: !6)
!36 = !DILocation(line: 45, column: 23, scope: !6)
!37 = !DILocation(line: 47, column: 25, scope: !6)
!38 = !DILocation(line: 48, column: 50, scope: !6)
!39 = !DILocation(line: 256, column: 15, scope: !40, inlinedAt: !43)
!40 = distinct !DILexicalBlockFile(scope: !42, file: !41, discriminator: 0)
!41 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!42 = distinct !DILexicalBlockFile(scope: !6, file: !41, discriminator: 0)
!43 = !DILocation(line: 49, column: 27, scope: !6)
!44 = !DILocation(line: 286, column: 36, scope: !42, inlinedAt: !43)
!45 = !DILocation(line: 50, column: 31, scope: !6)
!46 = !DILocation(line: 50, column: 36, scope: !6)
!47 = !DILocation(line: 68, column: 24, scope: !6)
!48 = !DILocation(line: 69, column: 24, scope: !6)
!49 = !DILocation(line: 70, column: 24, scope: !6)
!50 = !DILocation(line: 71, column: 24, scope: !6)
!51 = !DILocation(line: 73, column: 24, scope: !6)
!52 = !DILocation(line: 66, column: 24, scope: !6)
!53 = !DILocation(line: 78, column: 24, scope: !6)
!54 = !DILocation(line: 51, column: 40, scope: !6)
!55 = !DILocation(line: 52, column: 31, scope: !6)
!56 = !DILocation(line: 57, column: 39, scope: !6)
!57 = !DILocation(line: 57, column: 56, scope: !6)
!58 = !DILocation(line: 58, column: 35, scope: !6)
!59 = !DILocation(line: 58, column: 52, scope: !6)
!60 = !DILocation(line: 59, column: 35, scope: !6)
!61 = !DILocation(line: 59, column: 52, scope: !6)
!62 = !DILocation(line: 60, column: 35, scope: !6)
!63 = !DILocation(line: 60, column: 42, scope: !6)
!64 = !DILocation(line: 61, column: 35, scope: !6)
!65 = !DILocation(line: 61, column: 52, scope: !6)
!66 = !DILocation(line: 62, column: 35, scope: !6)
!67 = !DILocation(line: 62, column: 52, scope: !6)
!68 = !DILocation(line: 57, column: 118, scope: !6)
!69 = !DILocation(line: 58, column: 114, scope: !6)
!70 = !DILocation(line: 59, column: 114, scope: !6)
!71 = !DILocation(line: 60, column: 95, scope: !6)
!72 = !DILocation(line: 61, column: 114, scope: !6)
!73 = !DILocation(line: 62, column: 114, scope: !6)
!74 = !DILocation(line: 63, column: 24, scope: !6)
!75 = !DILocation(line: 64, column: 24, scope: !6)
!76 = !DILocation(line: 74, column: 24, scope: !6)
!77 = !DILocation(line: 77, column: 24, scope: !6)
!78 = !DILocation(line: 79, column: 24, scope: !6)
!79 = !DILocation(line: 81, column: 24, scope: !6)
!80 = !DILocation(line: 82, column: 56, scope: !6)
!81 = !DILocation(line: 51, column: 4, scope: !6)
