# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do hw2_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {hw2.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:59 on Apr 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." hw2.vo 
# -- Compiling module hw2
# -- Compiling module hard_block
# 
# Top level modules:
# 	hw2
# End time: 12:41:59 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 2 {D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:59 on Apr 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 2" D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v 
# -- Compiling module hw2_tb
# 
# Top level modules:
# 	hw2_tb
# End time: 12:41:59 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 2 {D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:59 on Apr 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 2" D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v 
# -- Compiling module M25AA010A
# 
# Top level modules:
# 	M25AA010A
# End time: 12:41:59 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  hw2_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" hw2_tb 
# Start time: 12:41:59 on Apr 13,2022
# Loading work.hw2_tb
# Loading work.hw2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.M25AA010A
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from hw2_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from hw2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /hw2_tb File: D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 91kev  Hostname: SONIC-THE-HEDGE  ProcessID: 23028
#           Attempting to use alternate WLF file "./wlft4zr1n1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4zr1n1
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time=  0 memory_00=0xxx memory_01=0xxx memory_02=0xxx
# time=321238 write_date=0x06 
# time=1642438 write_date=0x02 
# time=1963618 write_date=0x00 
# time=2284799 write_date=0x78 
# time=7284818 memory_00=0x78 memory_01=0xxx memory_02=0xxx
# time=8605998 write_date=0x06 
# time=9927198 write_date=0x02 
# time=10248378 write_date=0x01 
# time=10569559 write_date=0x9a 
# time=15569578 memory_00=0x78 memory_01=0x9a memory_02=0xxx
# time=16890758 write_date=0x06 
# time=18211958 write_date=0x02 
# time=18533138 write_date=0x02 
# time=18854319 write_date=0xbc 
# time=23854338 memory_00=0x78 memory_01=0x9a memory_02=0xbc
# time=26175518 write_date=0x03 
# time=26496698 write_date=0x00 
# time=26797917 read_date=0x78 
# time=28119118 write_date=0x03 
# time=28440298 write_date=0x01 
# time=28741517 read_date=0x9a 
# time=30062718 write_date=0x03 
# time=30383898 write_date=0x02 
# time=30685117 read_date=0xbc 
# ** Note: $finish    : D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v(111)
#    Time: 31685117447 ps  Iteration: 0  Instance: /hw2_tb
# 1
# Break in Module hw2_tb at D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v line 111
# End time: 12:47:24 on Apr 13,2022, Elapsed time: 0:05:25
# Errors: 0, Warnings: 2
