// Seed: 418293861
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1 & id_2;
  wire id_3;
  module_2();
  assign id_2 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4
);
  wire id_6, id_7, id_8;
  wire id_9;
  module_0(
      id_8
  );
endmodule
module module_2;
  assign id_1 = ~1;
  wire id_2, id_3;
  wire id_4, id_5;
  wire id_6, id_7, id_8;
  assign id_3 = id_3;
endmodule
