ISim log file
Running: C:\Users\Subham Rajgaria\Desktop\group14\assignment3\radixTest_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixTest_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance d/count_reg/, width 1 of formal port load is not equal to width 32 of actual constant.
WARNING:  For instance d/mcand_reg/, width 1 of formal port load is not equal to width 32 of actual constant.
WARNING:  For instance sb/a1/, width 9 of formal port b is not equal to width 32 of actual constant.
WARNING:  For instance d/reg_main/, width 1 of formal port load is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
120 *   3 =     X
Go=0 120 *   3 =   120
