// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2
);


output   ap_ready;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

wire  signed [7:0] mul_ln73_fu_218_p1;
wire  signed [15:0] mul_ln42_974_fu_219_p0;
wire  signed [23:0] sext_ln73_873_fu_3718_p1;
wire  signed [9:0] mul_ln42_974_fu_219_p1;
wire  signed [15:0] mul_ln42_976_fu_220_p0;
wire  signed [23:0] sext_ln73_874_fu_3744_p1;
wire   [9:0] mul_ln42_976_fu_220_p1;
wire  signed [15:0] mul_ln42_991_fu_221_p0;
wire  signed [23:0] sext_ln42_506_fu_3971_p1;
wire  signed [9:0] mul_ln42_991_fu_221_p1;
wire  signed [15:0] mul_ln42_982_fu_222_p0;
wire  signed [23:0] sext_ln73_876_fu_3852_p1;
wire  signed [8:0] mul_ln42_982_fu_222_p1;
wire  signed [15:0] mul_ln42_972_fu_223_p0;
wire  signed [23:0] sext_ln73_fu_3692_p1;
wire   [9:0] mul_ln42_972_fu_223_p1;
wire  signed [15:0] mul_ln42_994_fu_224_p0;
wire  signed [23:0] sext_ln73_881_fu_4054_p1;
wire   [9:0] mul_ln42_994_fu_224_p1;
wire  signed [15:0] mul_ln42_986_fu_225_p0;
wire  signed [23:0] sext_ln73_878_fu_3904_p1;
wire  signed [9:0] mul_ln42_986_fu_225_p1;
wire  signed [15:0] mul_ln42_985_fu_226_p0;
wire  signed [23:0] sext_ln73_877_fu_3878_p1;
wire  signed [9:0] mul_ln42_985_fu_226_p1;
wire  signed [15:0] mul_ln42_996_fu_227_p0;
wire  signed [23:0] sext_ln73_882_fu_4080_p1;
wire   [9:0] mul_ln42_996_fu_227_p1;
wire  signed [15:0] mul_ln42_975_fu_228_p0;
wire  signed [9:0] mul_ln42_975_fu_228_p1;
wire  signed [8:0] mul_ln42_988_fu_229_p1;
wire  signed [15:0] mul_ln42_990_fu_230_p0;
wire  signed [23:0] sext_ln73_879_fu_3945_p1;
wire  signed [8:0] mul_ln42_990_fu_230_p1;
wire  signed [9:0] mul_ln42_979_fu_231_p1;
wire  signed [15:0] mul_ln73_859_fu_233_p0;
wire  signed [7:0] mul_ln73_859_fu_233_p1;
wire  signed [15:0] mul_ln42_980_fu_234_p0;
wire  signed [23:0] sext_ln73_875_fu_3811_p1;
wire  signed [9:0] mul_ln42_980_fu_234_p1;
wire  signed [15:0] mul_ln42_984_fu_235_p0;
wire   [9:0] mul_ln42_984_fu_235_p1;
wire  signed [15:0] mul_ln42_fu_236_p0;
wire  signed [9:0] mul_ln42_fu_236_p1;
wire   [8:0] mul_ln42_992_fu_237_p1;
wire  signed [15:0] mul_ln42_983_fu_238_p0;
wire   [8:0] mul_ln42_983_fu_238_p1;
wire  signed [15:0] mul_ln42_993_fu_239_p0;
wire  signed [9:0] mul_ln42_993_fu_239_p1;
wire  signed [15:0] mul_ln42_973_fu_240_p0;
wire   [9:0] mul_ln42_973_fu_240_p1;
wire  signed [15:0] mul_ln42_995_fu_241_p0;
wire  signed [9:0] mul_ln42_995_fu_241_p1;
wire  signed [15:0] mul_ln42_977_fu_242_p0;
wire  signed [23:0] sext_ln42_fu_3770_p1;
wire  signed [9:0] mul_ln42_977_fu_242_p1;
wire  signed [15:0] mul_ln42_981_fu_243_p0;
wire   [9:0] mul_ln42_981_fu_243_p1;
wire  signed [15:0] mul_ln42_987_fu_244_p0;
wire   [9:0] mul_ln42_987_fu_244_p1;
wire  signed [15:0] mul_ln42_978_fu_245_p0;
wire  signed [8:0] mul_ln42_978_fu_245_p1;
wire  signed [15:0] mul_ln42_989_fu_246_p0;
wire   [8:0] mul_ln42_989_fu_246_p1;
wire   [23:0] mul_ln42_fu_236_p2;
wire   [23:0] mul_ln42_972_fu_223_p2;
wire   [23:0] mul_ln42_973_fu_240_p2;
wire   [23:0] mul_ln42_974_fu_219_p2;
wire   [23:0] mul_ln42_975_fu_228_p2;
wire   [23:0] mul_ln42_976_fu_220_p2;
wire   [23:0] mul_ln42_977_fu_242_p2;
wire   [23:0] mul_ln42_978_fu_245_p2;
wire   [23:0] mul_ln42_979_fu_231_p2;
wire   [23:0] mul_ln42_980_fu_234_p2;
wire   [23:0] mul_ln42_981_fu_243_p2;
wire   [23:0] mul_ln73_fu_218_p2;
wire   [23:0] mul_ln42_982_fu_222_p2;
wire   [23:0] mul_ln42_983_fu_238_p2;
wire   [23:0] mul_ln42_984_fu_235_p2;
wire   [23:0] mul_ln42_985_fu_226_p2;
wire   [23:0] mul_ln42_986_fu_225_p2;
wire   [23:0] mul_ln42_987_fu_244_p2;
wire   [23:0] mul_ln42_988_fu_229_p2;
wire   [23:0] mul_ln42_989_fu_246_p2;
wire   [23:0] mul_ln42_990_fu_230_p2;
wire   [23:0] mul_ln42_991_fu_221_p2;
wire   [23:0] mul_ln73_859_fu_233_p2;
wire   [23:0] mul_ln42_992_fu_237_p2;
wire  signed [15:0] shl_ln_fu_4012_p1;
wire   [23:0] shl_ln_fu_4012_p3;
wire  signed [15:0] shl_ln73_s_fu_4026_p1;
wire   [17:0] shl_ln73_s_fu_4026_p3;
wire   [23:0] sub_ln73_fu_4020_p2;
wire  signed [23:0] sext_ln73_880_fu_4034_p1;
wire   [23:0] sub_ln73_390_fu_4038_p2;
wire  signed [15:0] sext_ln73_881_fu_4054_p0;
wire   [23:0] mul_ln42_993_fu_239_p2;
wire   [23:0] mul_ln42_994_fu_224_p2;
wire   [23:0] mul_ln42_995_fu_241_p2;
wire   [23:0] mul_ln42_996_fu_227_p2;
wire   [14:0] trunc_ln42_3_fu_3734_p4;
wire   [14:0] trunc_ln42_1_fu_3708_p4;
wire   [14:0] trunc_ln42_8_fu_3801_p4;
wire   [14:0] trunc_ln42_s_fu_3827_p4;
wire   [14:0] add_ln58_2271_fu_4112_p2;
wire   [14:0] trunc_ln42_5_fu_3760_p4;
wire   [14:0] add_ln58_2272_fu_4118_p2;
wire   [14:0] add_ln58_fu_4106_p2;
wire   [14:0] trunc_ln42_14_fu_3894_p4;
wire   [14:0] trunc_ln42_16_fu_3920_p4;
wire   [14:0] add_ln58_2274_fu_4130_p2;
wire   [14:0] trunc_ln42_12_fu_3868_p4;
wire   [14:0] trunc_ln42_22_fu_4002_p4;
wire   [14:0] trunc_ln42_25_fu_4070_p4;
wire   [14:0] add_ln58_2276_fu_4142_p2;
wire   [14:0] trunc_ln42_19_fu_3961_p4;
wire   [14:0] add_ln58_2277_fu_4148_p2;
wire   [14:0] add_ln58_2275_fu_4136_p2;
wire   [14:0] add_ln58_2278_fu_4154_p2;
wire   [14:0] add_ln58_2273_fu_4124_p2;
wire   [14:0] trunc_ln42_17_fu_3935_p4;
wire   [14:0] trunc_ln42_6_fu_3776_p4;
wire   [14:0] trunc_ln42_23_fu_4044_p4;
wire   [14:0] trunc_ln42_26_fu_4086_p4;
wire   [14:0] add_ln58_2281_fu_4172_p2;
wire   [14:0] trunc_ln42_20_fu_3977_p4;
wire   [14:0] add_ln58_2282_fu_4178_p2;
wire   [14:0] add_ln58_2280_fu_4166_p2;
wire   [14:0] trunc_ln_fu_3698_p4;
wire   [14:0] trunc_ln42_4_fu_3750_p4;
wire   [14:0] add_ln58_2284_fu_4190_p2;
wire   [14:0] trunc_ln42_2_fu_3724_p4;
wire   [14:0] trunc_ln42_9_fu_3817_p4;
wire   [14:0] trunc_ln42_10_fu_3842_p4;
wire   [14:0] add_ln58_2286_fu_4202_p2;
wire   [14:0] trunc_ln42_7_fu_3786_p4;
wire   [14:0] add_ln58_2287_fu_4208_p2;
wire   [14:0] add_ln58_2285_fu_4196_p2;
wire   [14:0] trunc_ln42_13_fu_3884_p4;
wire   [14:0] trunc_ln42_15_fu_3910_p4;
wire   [14:0] add_ln58_2289_fu_4220_p2;
wire   [14:0] trunc_ln42_11_fu_3858_p4;
wire   [14:0] trunc_ln42_18_fu_3951_p4;
wire   [14:0] trunc_ln42_21_fu_3987_p4;
wire   [14:0] trunc_ln42_24_fu_4060_p4;
wire   [14:0] trunc_ln42_27_fu_4096_p4;
wire   [14:0] add_ln58_2292_fu_4238_p2;
wire   [14:0] add_ln58_2291_fu_4232_p2;
wire   [14:0] add_ln58_2293_fu_4244_p2;
wire   [14:0] add_ln58_2290_fu_4226_p2;
wire   [14:0] add_ln58_2294_fu_4250_p2;
wire   [14:0] add_ln58_2288_fu_4214_p2;
wire   [14:0] x_fu_4184_p2;
wire   [14:0] x_47_fu_4256_p2;
wire   [14:0] x_48_fu_4160_p2;
wire  signed [15:0] sext_ln111_fu_4262_p1;
wire  signed [15:0] sext_ln111_47_fu_4266_p1;
wire  signed [15:0] sext_ln111_48_fu_4270_p1;

myproject_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U2079(
    .din0(data_6_val),
    .din1(mul_ln73_fu_218_p1),
    .dout(mul_ln73_fu_218_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2080(
    .din0(mul_ln42_974_fu_219_p0),
    .din1(mul_ln42_974_fu_219_p1),
    .dout(mul_ln42_974_fu_219_p2)
);

myproject_mul_16s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10ns_24_1_1_U2081(
    .din0(mul_ln42_976_fu_220_p0),
    .din1(mul_ln42_976_fu_220_p1),
    .dout(mul_ln42_976_fu_220_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2082(
    .din0(mul_ln42_991_fu_221_p0),
    .din1(mul_ln42_991_fu_221_p1),
    .dout(mul_ln42_991_fu_221_p2)
);

myproject_mul_16s_9s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9s_24_1_1_U2083(
    .din0(mul_ln42_982_fu_222_p0),
    .din1(mul_ln42_982_fu_222_p1),
    .dout(mul_ln42_982_fu_222_p2)
);

myproject_mul_16s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10ns_24_1_1_U2084(
    .din0(mul_ln42_972_fu_223_p0),
    .din1(mul_ln42_972_fu_223_p1),
    .dout(mul_ln42_972_fu_223_p2)
);

myproject_mul_16s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10ns_24_1_1_U2085(
    .din0(mul_ln42_994_fu_224_p0),
    .din1(mul_ln42_994_fu_224_p1),
    .dout(mul_ln42_994_fu_224_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2086(
    .din0(mul_ln42_986_fu_225_p0),
    .din1(mul_ln42_986_fu_225_p1),
    .dout(mul_ln42_986_fu_225_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2087(
    .din0(mul_ln42_985_fu_226_p0),
    .din1(mul_ln42_985_fu_226_p1),
    .dout(mul_ln42_985_fu_226_p2)
);

myproject_mul_16s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10ns_24_1_1_U2088(
    .din0(mul_ln42_996_fu_227_p0),
    .din1(mul_ln42_996_fu_227_p1),
    .dout(mul_ln42_996_fu_227_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2089(
    .din0(mul_ln42_975_fu_228_p0),
    .din1(mul_ln42_975_fu_228_p1),
    .dout(mul_ln42_975_fu_228_p2)
);

myproject_mul_16s_9s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9s_24_1_1_U2090(
    .din0(data_10_val),
    .din1(mul_ln42_988_fu_229_p1),
    .dout(mul_ln42_988_fu_229_p2)
);

myproject_mul_16s_9s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9s_24_1_1_U2091(
    .din0(mul_ln42_990_fu_230_p0),
    .din1(mul_ln42_990_fu_230_p1),
    .dout(mul_ln42_990_fu_230_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2092(
    .din0(data_4_val),
    .din1(mul_ln42_979_fu_231_p1),
    .dout(mul_ln42_979_fu_231_p2)
);

myproject_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U2093(
    .din0(mul_ln73_859_fu_233_p0),
    .din1(mul_ln73_859_fu_233_p1),
    .dout(mul_ln73_859_fu_233_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2094(
    .din0(mul_ln42_980_fu_234_p0),
    .din1(mul_ln42_980_fu_234_p1),
    .dout(mul_ln42_980_fu_234_p2)
);

myproject_mul_16s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10ns_24_1_1_U2095(
    .din0(mul_ln42_984_fu_235_p0),
    .din1(mul_ln42_984_fu_235_p1),
    .dout(mul_ln42_984_fu_235_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2096(
    .din0(mul_ln42_fu_236_p0),
    .din1(mul_ln42_fu_236_p1),
    .dout(mul_ln42_fu_236_p2)
);

myproject_mul_16s_9ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9ns_24_1_1_U2097(
    .din0(data_13_val),
    .din1(mul_ln42_992_fu_237_p1),
    .dout(mul_ln42_992_fu_237_p2)
);

myproject_mul_16s_9ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9ns_24_1_1_U2098(
    .din0(mul_ln42_983_fu_238_p0),
    .din1(mul_ln42_983_fu_238_p1),
    .dout(mul_ln42_983_fu_238_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2099(
    .din0(mul_ln42_993_fu_239_p0),
    .din1(mul_ln42_993_fu_239_p1),
    .dout(mul_ln42_993_fu_239_p2)
);

myproject_mul_16s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10ns_24_1_1_U2100(
    .din0(mul_ln42_973_fu_240_p0),
    .din1(mul_ln42_973_fu_240_p1),
    .dout(mul_ln42_973_fu_240_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2101(
    .din0(mul_ln42_995_fu_241_p0),
    .din1(mul_ln42_995_fu_241_p1),
    .dout(mul_ln42_995_fu_241_p2)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U2102(
    .din0(mul_ln42_977_fu_242_p0),
    .din1(mul_ln42_977_fu_242_p1),
    .dout(mul_ln42_977_fu_242_p2)
);

myproject_mul_16s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10ns_24_1_1_U2103(
    .din0(mul_ln42_981_fu_243_p0),
    .din1(mul_ln42_981_fu_243_p1),
    .dout(mul_ln42_981_fu_243_p2)
);

myproject_mul_16s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10ns_24_1_1_U2104(
    .din0(mul_ln42_987_fu_244_p0),
    .din1(mul_ln42_987_fu_244_p1),
    .dout(mul_ln42_987_fu_244_p2)
);

myproject_mul_16s_9s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9s_24_1_1_U2105(
    .din0(mul_ln42_978_fu_245_p0),
    .din1(mul_ln42_978_fu_245_p1),
    .dout(mul_ln42_978_fu_245_p2)
);

myproject_mul_16s_9ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
mul_16s_9ns_24_1_1_U2106(
    .din0(mul_ln42_989_fu_246_p0),
    .din1(mul_ln42_989_fu_246_p1),
    .dout(mul_ln42_989_fu_246_p2)
);

assign add_ln58_2271_fu_4112_p2 = (trunc_ln42_8_fu_3801_p4 + trunc_ln42_s_fu_3827_p4);

assign add_ln58_2272_fu_4118_p2 = (add_ln58_2271_fu_4112_p2 + trunc_ln42_5_fu_3760_p4);

assign add_ln58_2273_fu_4124_p2 = (add_ln58_2272_fu_4118_p2 + add_ln58_fu_4106_p2);

assign add_ln58_2274_fu_4130_p2 = (trunc_ln42_14_fu_3894_p4 + trunc_ln42_16_fu_3920_p4);

assign add_ln58_2275_fu_4136_p2 = (add_ln58_2274_fu_4130_p2 + trunc_ln42_12_fu_3868_p4);

assign add_ln58_2276_fu_4142_p2 = (trunc_ln42_22_fu_4002_p4 + trunc_ln42_25_fu_4070_p4);

assign add_ln58_2277_fu_4148_p2 = (add_ln58_2276_fu_4142_p2 + trunc_ln42_19_fu_3961_p4);

assign add_ln58_2278_fu_4154_p2 = (add_ln58_2277_fu_4148_p2 + add_ln58_2275_fu_4136_p2);

assign add_ln58_2280_fu_4166_p2 = (trunc_ln42_17_fu_3935_p4 + trunc_ln42_6_fu_3776_p4);

assign add_ln58_2281_fu_4172_p2 = (trunc_ln42_23_fu_4044_p4 + trunc_ln42_26_fu_4086_p4);

assign add_ln58_2282_fu_4178_p2 = (add_ln58_2281_fu_4172_p2 + trunc_ln42_20_fu_3977_p4);

assign add_ln58_2284_fu_4190_p2 = (trunc_ln_fu_3698_p4 + trunc_ln42_4_fu_3750_p4);

assign add_ln58_2285_fu_4196_p2 = (add_ln58_2284_fu_4190_p2 + trunc_ln42_2_fu_3724_p4);

assign add_ln58_2286_fu_4202_p2 = (trunc_ln42_9_fu_3817_p4 + trunc_ln42_10_fu_3842_p4);

assign add_ln58_2287_fu_4208_p2 = (add_ln58_2286_fu_4202_p2 + trunc_ln42_7_fu_3786_p4);

assign add_ln58_2288_fu_4214_p2 = (add_ln58_2287_fu_4208_p2 + add_ln58_2285_fu_4196_p2);

assign add_ln58_2289_fu_4220_p2 = (trunc_ln42_13_fu_3884_p4 + trunc_ln42_15_fu_3910_p4);

assign add_ln58_2290_fu_4226_p2 = (add_ln58_2289_fu_4220_p2 + trunc_ln42_11_fu_3858_p4);

assign add_ln58_2291_fu_4232_p2 = (trunc_ln42_18_fu_3951_p4 + trunc_ln42_21_fu_3987_p4);

assign add_ln58_2292_fu_4238_p2 = (trunc_ln42_24_fu_4060_p4 + trunc_ln42_27_fu_4096_p4);

assign add_ln58_2293_fu_4244_p2 = (add_ln58_2292_fu_4238_p2 + add_ln58_2291_fu_4232_p2);

assign add_ln58_2294_fu_4250_p2 = (add_ln58_2293_fu_4244_p2 + add_ln58_2290_fu_4226_p2);

assign add_ln58_fu_4106_p2 = (trunc_ln42_3_fu_3734_p4 + trunc_ln42_1_fu_3708_p4);

assign ap_ready = 1'b1;

assign sext_ln111_47_fu_4266_p1 = $signed(x_47_fu_4256_p2);

assign sext_ln111_48_fu_4270_p1 = $signed(x_48_fu_4160_p2);

assign sext_ln111_fu_4262_p1 = $signed(x_fu_4184_p2);

assign sext_ln42_506_fu_3971_p1 = $signed(data_12_val);

assign sext_ln42_fu_3770_p1 = $signed(data_3_val);

assign sext_ln73_873_fu_3718_p1 = $signed(data_1_val);

assign sext_ln73_874_fu_3744_p1 = $signed(data_2_val);

assign sext_ln73_875_fu_3811_p1 = $signed(data_5_val);

assign sext_ln73_876_fu_3852_p1 = $signed(data_7_val);

assign sext_ln73_877_fu_3878_p1 = $signed(data_8_val);

assign sext_ln73_878_fu_3904_p1 = $signed(data_9_val);

assign sext_ln73_879_fu_3945_p1 = $signed(data_11_val);

assign sext_ln73_880_fu_4034_p1 = $signed(shl_ln73_s_fu_4026_p3);

assign sext_ln73_881_fu_4054_p1 = sext_ln73_881_fu_4054_p0;

assign sext_ln73_882_fu_4080_p1 = $signed(data_15_val);

assign sext_ln73_fu_3692_p1 = $signed(data_0_val);

assign shl_ln73_s_fu_4026_p3 = {{shl_ln73_s_fu_4026_p1}, {2'd0}};

assign shl_ln_fu_4012_p3 = {{shl_ln_fu_4012_p1}, {8'd0}};

assign sub_ln73_390_fu_4038_p2 = ($signed(sub_ln73_fu_4020_p2) - $signed(sext_ln73_880_fu_4034_p1));

assign sub_ln73_fu_4020_p2 = (24'd0 - shl_ln_fu_4012_p3);

assign trunc_ln42_10_fu_3842_p4 = {{mul_ln73_fu_218_p2[23:9]}};

assign trunc_ln42_11_fu_3858_p4 = {{mul_ln42_982_fu_222_p2[23:9]}};

assign trunc_ln42_12_fu_3868_p4 = {{mul_ln42_983_fu_238_p2[23:9]}};

assign trunc_ln42_13_fu_3884_p4 = {{mul_ln42_984_fu_235_p2[23:9]}};

assign trunc_ln42_14_fu_3894_p4 = {{mul_ln42_985_fu_226_p2[23:9]}};

assign trunc_ln42_15_fu_3910_p4 = {{mul_ln42_986_fu_225_p2[23:9]}};

assign trunc_ln42_16_fu_3920_p4 = {{mul_ln42_987_fu_244_p2[23:9]}};

assign trunc_ln42_17_fu_3935_p4 = {{mul_ln42_988_fu_229_p2[23:9]}};

assign trunc_ln42_18_fu_3951_p4 = {{mul_ln42_989_fu_246_p2[23:9]}};

assign trunc_ln42_19_fu_3961_p4 = {{mul_ln42_990_fu_230_p2[23:9]}};

assign trunc_ln42_1_fu_3708_p4 = {{mul_ln42_972_fu_223_p2[23:9]}};

assign trunc_ln42_20_fu_3977_p4 = {{mul_ln42_991_fu_221_p2[23:9]}};

assign trunc_ln42_21_fu_3987_p4 = {{mul_ln73_859_fu_233_p2[23:9]}};

assign trunc_ln42_22_fu_4002_p4 = {{mul_ln42_992_fu_237_p2[23:9]}};

assign trunc_ln42_23_fu_4044_p4 = {{sub_ln73_390_fu_4038_p2[23:9]}};

assign trunc_ln42_24_fu_4060_p4 = {{mul_ln42_993_fu_239_p2[23:9]}};

assign trunc_ln42_25_fu_4070_p4 = {{mul_ln42_994_fu_224_p2[23:9]}};

assign trunc_ln42_26_fu_4086_p4 = {{mul_ln42_995_fu_241_p2[23:9]}};

assign trunc_ln42_27_fu_4096_p4 = {{mul_ln42_996_fu_227_p2[23:9]}};

assign trunc_ln42_2_fu_3724_p4 = {{mul_ln42_973_fu_240_p2[23:9]}};

assign trunc_ln42_3_fu_3734_p4 = {{mul_ln42_974_fu_219_p2[23:9]}};

assign trunc_ln42_4_fu_3750_p4 = {{mul_ln42_975_fu_228_p2[23:9]}};

assign trunc_ln42_5_fu_3760_p4 = {{mul_ln42_976_fu_220_p2[23:9]}};

assign trunc_ln42_6_fu_3776_p4 = {{mul_ln42_977_fu_242_p2[23:9]}};

assign trunc_ln42_7_fu_3786_p4 = {{mul_ln42_978_fu_245_p2[23:9]}};

assign trunc_ln42_8_fu_3801_p4 = {{mul_ln42_979_fu_231_p2[23:9]}};

assign trunc_ln42_9_fu_3817_p4 = {{mul_ln42_980_fu_234_p2[23:9]}};

assign trunc_ln42_s_fu_3827_p4 = {{mul_ln42_981_fu_243_p2[23:9]}};

assign trunc_ln_fu_3698_p4 = {{mul_ln42_fu_236_p2[23:9]}};

assign x_47_fu_4256_p2 = (add_ln58_2294_fu_4250_p2 + add_ln58_2288_fu_4214_p2);

assign x_48_fu_4160_p2 = (add_ln58_2278_fu_4154_p2 + add_ln58_2273_fu_4124_p2);

assign x_fu_4184_p2 = (add_ln58_2282_fu_4178_p2 + add_ln58_2280_fu_4166_p2);

assign ap_return_0 = sext_ln111_fu_4262_p1;

assign ap_return_1 = sext_ln111_47_fu_4266_p1;

assign ap_return_2 = sext_ln111_48_fu_4270_p1;

assign mul_ln42_972_fu_223_p0 = sext_ln73_fu_3692_p1;

assign mul_ln42_972_fu_223_p1 = 24'd339;

assign mul_ln42_973_fu_240_p0 = sext_ln73_873_fu_3718_p1;

assign mul_ln42_973_fu_240_p1 = 24'd335;

assign mul_ln42_974_fu_219_p0 = sext_ln73_873_fu_3718_p1;

assign mul_ln42_974_fu_219_p1 = 24'd16776805;

assign mul_ln42_975_fu_228_p0 = sext_ln73_874_fu_3744_p1;

assign mul_ln42_975_fu_228_p1 = 24'd16776835;

assign mul_ln42_976_fu_220_p0 = sext_ln73_874_fu_3744_p1;

assign mul_ln42_976_fu_220_p1 = 24'd333;

assign mul_ln42_977_fu_242_p0 = sext_ln42_fu_3770_p1;

assign mul_ln42_977_fu_242_p1 = 24'd16776829;

assign mul_ln42_978_fu_245_p0 = sext_ln42_fu_3770_p1;

assign mul_ln42_978_fu_245_p1 = 24'd16776965;

assign mul_ln42_979_fu_231_p1 = 24'd16776714;

assign mul_ln42_980_fu_234_p0 = sext_ln73_875_fu_3811_p1;

assign mul_ln42_980_fu_234_p1 = 24'd16776857;

assign mul_ln42_981_fu_243_p0 = sext_ln73_875_fu_3811_p1;

assign mul_ln42_981_fu_243_p1 = 24'd356;

assign mul_ln42_982_fu_222_p0 = sext_ln73_876_fu_3852_p1;

assign mul_ln42_982_fu_222_p1 = 24'd16776995;

assign mul_ln42_983_fu_238_p0 = sext_ln73_876_fu_3852_p1;

assign mul_ln42_983_fu_238_p1 = 24'd233;

assign mul_ln42_984_fu_235_p0 = sext_ln73_877_fu_3878_p1;

assign mul_ln42_984_fu_235_p1 = 24'd318;

assign mul_ln42_985_fu_226_p0 = sext_ln73_877_fu_3878_p1;

assign mul_ln42_985_fu_226_p1 = 24'd16776881;

assign mul_ln42_986_fu_225_p0 = sext_ln73_878_fu_3904_p1;

assign mul_ln42_986_fu_225_p1 = 24'd16776843;

assign mul_ln42_987_fu_244_p0 = sext_ln73_878_fu_3904_p1;

assign mul_ln42_987_fu_244_p1 = 24'd314;

assign mul_ln42_988_fu_229_p1 = 24'd16776990;

assign mul_ln42_989_fu_246_p0 = sext_ln73_879_fu_3945_p1;

assign mul_ln42_989_fu_246_p1 = 24'd206;

assign mul_ln42_990_fu_230_p0 = sext_ln73_879_fu_3945_p1;

assign mul_ln42_990_fu_230_p1 = 24'd16777011;

assign mul_ln42_991_fu_221_p0 = sext_ln42_506_fu_3971_p1;

assign mul_ln42_991_fu_221_p1 = 24'd16776904;

assign mul_ln42_992_fu_237_p1 = 24'd177;

assign mul_ln42_993_fu_239_p0 = sext_ln73_881_fu_4054_p1;

assign mul_ln42_993_fu_239_p1 = 24'd16776924;

assign mul_ln42_994_fu_224_p0 = sext_ln73_881_fu_4054_p1;

assign mul_ln42_994_fu_224_p1 = 24'd281;

assign mul_ln42_995_fu_241_p0 = sext_ln73_882_fu_4080_p1;

assign mul_ln42_995_fu_241_p1 = 24'd16776833;

assign mul_ln42_996_fu_227_p0 = sext_ln73_882_fu_4080_p1;

assign mul_ln42_996_fu_227_p1 = 24'd271;

assign mul_ln42_fu_236_p0 = sext_ln73_fu_3692_p1;

assign mul_ln42_fu_236_p1 = 24'd16776826;

assign mul_ln73_859_fu_233_p0 = sext_ln42_506_fu_3971_p1;

assign mul_ln73_859_fu_233_p1 = 24'd16777137;

assign mul_ln73_fu_218_p1 = 24'd16777101;

assign sext_ln73_881_fu_4054_p0 = data_14_val;

assign shl_ln73_s_fu_4026_p1 = data_14_val;

assign shl_ln_fu_4012_p1 = data_14_val;

endmodule //myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s
