#-----------------------------------------------------------
# Webtalk v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov  6 11:09:41 2019
# Process ID: 17860
# Current directory: C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.sim/sim_1/behav/xsim/xsim.dir/TB_PWM_SystemClock_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.sim/sim_1/behav/xsim/xsim.dir/TB_PWM_SystemClock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/GITs/VHDL_Kurssi-master/LAB_5/LAB_5.sim/sim_1/behav/xsim/xsim.dir/TB_PWM_SystemClock_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  6 11:09:44 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  6 11:09:44 2019...
