Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 22:42:08 2022
| Host         : ElcKeT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  155         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (322)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: clkin (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: U1/clkout_100k_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_new_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (322)
--------------------------------------------------
 There are 322 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  341          inf        0.000                      0                  341           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           341 Endpoints
Min Delay           341 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outputnum_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.590ns  (logic 0.896ns (13.596%)  route 5.694ns (86.404%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  num_reg[3]/Q
                         net (fo=19, routed)          3.627     4.151    num1[3]
    SLICE_X62Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.275 r  num3[7]_i_2/O
                         net (fo=13, routed)          1.345     5.620    num3[7]_i_2_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124     5.744 r  num3[2]_i_2/O
                         net (fo=2, routed)           0.722     6.466    num3[2]_i_2_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.590 r  outputnum[2]_i_1/O
                         net (fo=1, routed)           0.000     6.590    outputnum[2]_i_1_n_0
    SLICE_X65Y53         FDRE                                         r  outputnum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outputnum_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 0.831ns (13.059%)  route 5.532ns (86.941%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  num_reg[2]/Q
                         net (fo=20, routed)          3.707     4.166    num1[2]
    SLICE_X64Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.290 r  sign[1]_i_1/O
                         net (fo=9, routed)           0.989     5.279    sign[1]_i_1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.403 r  num3[1]_i_2/O
                         net (fo=2, routed)           0.836     6.239    num3[1]_i_2_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.363 r  outputnum[1]_i_1/O
                         net (fo=1, routed)           0.000     6.363    outputnum[1]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  outputnum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 0.896ns (14.149%)  route 5.436ns (85.851%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  num_reg[3]/Q
                         net (fo=19, routed)          3.627     4.151    num1[3]
    SLICE_X62Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.275 r  num3[7]_i_2/O
                         net (fo=13, routed)          1.345     5.620    num3[7]_i_2_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124     5.744 r  num3[2]_i_2/O
                         net (fo=2, routed)           0.464     6.208    num3[2]_i_2_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.332 r  num3[2]_i_1/O
                         net (fo=1, routed)           0.000     6.332    num3[2]
    SLICE_X64Y54         FDRE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 4.019ns (63.831%)  route 2.277ns (36.169%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  seg7_reg[0]/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_reg[0]/Q
                         net (fo=1, routed)           2.277     2.733    seg7_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.563     6.296 r  seg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.296    seg7[0]
    B4                                                                r  seg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 0.831ns (13.371%)  route 5.384ns (86.629%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  num_reg[2]/Q
                         net (fo=20, routed)          3.707     4.166    num1[2]
    SLICE_X64Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.290 r  sign[1]_i_1/O
                         net (fo=9, routed)           0.990     5.281    sign[1]_i_1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.405 r  outputnum[4]_i_1/O
                         net (fo=2, routed)           0.686     6.091    outputnum[4]_i_1_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  num3[4]_i_1/O
                         net (fo=1, routed)           0.000     6.215    num3[4]
    SLICE_X62Y56         FDRE                                         r  num3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outputnum_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.192ns  (logic 0.707ns (11.419%)  route 5.485ns (88.581%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  num_reg[2]/Q
                         net (fo=20, routed)          3.707     4.166    num1[2]
    SLICE_X64Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.290 r  sign[1]_i_1/O
                         net (fo=9, routed)           1.162     5.452    sign[1]_i_1_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.124     5.576 r  num3[6]_i_1/O
                         net (fo=2, routed)           0.615     6.192    num3[6]
    SLICE_X64Y53         FDRE                                         r  outputnum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.189ns  (logic 4.154ns (67.123%)  route 2.035ns (32.877%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE                         0.000     0.000 r  seg7_reg[6]/C
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg7_reg[6]/Q
                         net (fo=1, routed)           2.035     2.454    seg7_OBUF[6]
    B2                   OBUF (Prop_obuf_I_O)         3.735     6.189 r  seg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.189    seg7[6]
    B2                                                                r  seg7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 4.023ns (65.269%)  route 2.141ns (34.731%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  seg7_reg[2]/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_reg[2]/Q
                         net (fo=1, routed)           2.141     2.597    seg7_OBUF[2]
    A3                   OBUF (Prop_obuf_I_O)         3.567     6.163 r  seg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.163    seg7[2]
    A3                                                                r  seg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.152ns  (logic 4.017ns (65.295%)  route 2.135ns (34.705%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE                         0.000     0.000 r  seg7_reg[1]/C
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7_reg[1]/Q
                         net (fo=1, routed)           2.135     2.591    seg7_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.152 r  seg7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.152    seg7[1]
    A4                                                                r  seg7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.109ns  (logic 4.154ns (67.999%)  route 1.955ns (32.001%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE                         0.000     0.000 r  seg7_reg[4]/C
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg7_reg[4]/Q
                         net (fo=1, routed)           1.955     2.374    seg7_OBUF[4]
    A1                   OBUF (Prop_obuf_I_O)         3.735     6.109 r  seg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.109    seg7[4]
    A1                                                                r  seg7[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/key_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.254%)  route 0.193ns (57.746%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  U3/key_en_reg/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/key_en_reg/Q
                         net (fo=5, routed)           0.193     0.334    key_en
    SLICE_X4Y71          FDRE                                         r  num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.254%)  route 0.193ns (57.746%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  U3/key_en_reg/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/key_en_reg/Q
                         net (fo=5, routed)           0.193     0.334    key_en
    SLICE_X4Y71          FDRE                                         r  num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_value_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.790%)  route 0.129ns (38.210%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  U3/key_value_reg[6]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U3/key_value_reg[6]/Q
                         net (fo=5, routed)           0.129     0.293    U3/key_value[6]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.338 r  U3/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    num[3]
    SLICE_X2Y71          FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.628%)  route 0.198ns (58.372%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  U3/key_en_reg/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/key_en_reg/Q
                         net (fo=5, routed)           0.198     0.339    key_en
    SLICE_X2Y71          FDRE                                         r  num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/key_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.628%)  route 0.198ns (58.372%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  U3/key_en_reg/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/key_en_reg/Q
                         net (fo=5, routed)           0.198     0.339    key_en
    SLICE_X2Y71          FDRE                                         r  num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U2/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (59.996%)  route 0.139ns (40.004%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE                         0.000     0.000 r  U3/U2/done_reg/C
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U3/U2/done_reg/Q
                         net (fo=4, routed)           0.139     0.303    U3/U2/done
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.045     0.348 r  U3/U2/start_i_1/O
                         net (fo=1, routed)           0.000     0.348    U3/U2_n_3
    SLICE_X4Y73          FDRE                                         r  U3/start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    cnt_reg_n_0_[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.350    cnt[0]
    SLICE_X65Y67         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clkout_100k_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clkout_100k_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  U1/clkout_100k_reg/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clkout_100k_reg/Q
                         net (fo=2, routed)           0.168     0.309    U1/clk_100k
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  U1/clkout_100k_i_1/O
                         net (fo=1, routed)           0.000     0.354    U1/clkout_100k_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  U1/clkout_100k_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U2/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/U2/cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  U3/U2/cnt_reg[23]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/U2/cnt_reg[23]/Q
                         net (fo=2, routed)           0.118     0.259    U3/U2/cnt_reg[23]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  U3/U2/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    U3/U2/cnt_reg[20]_i_1_n_4
    SLICE_X3Y73          FDRE                                         r  U3/U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/U2/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/U2/cnt_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  U3/U2/cnt_reg[31]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/U2/cnt_reg[31]/Q
                         net (fo=2, routed)           0.118     0.259    U3/U2/cnt_reg[31]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  U3/U2/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    U3/U2/cnt_reg[28]_i_1_n_4
    SLICE_X3Y75          FDRE                                         r  U3/U2/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------





