-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_top_entry39 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    fmap : IN STD_LOGIC_VECTOR (63 downto 0);
    out_r : IN STD_LOGIC_VECTOR (63 downto 0);
    k0_1 : IN STD_LOGIC_VECTOR (63 downto 0);
    k0_3 : IN STD_LOGIC_VECTOR (63 downto 0);
    quant : IN STD_LOGIC_VECTOR (63 downto 0);
    offsets : IN STD_LOGIC_VECTOR (63 downto 0);
    D : IN STD_LOGIC_VECTOR (31 downto 0);
    IC : IN STD_LOGIC_VECTOR (31 downto 0);
    OC : IN STD_LOGIC_VECTOR (31 downto 0);
    batch : IN STD_LOGIC_VECTOR (31 downto 0);
    STRIDE_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    skip3 : IN STD_LOGIC_VECTOR (0 downto 0);
    skip1 : IN STD_LOGIC_VECTOR (0 downto 0);
    deform : IN STD_LOGIC_VECTOR (0 downto 0);
    relu1 : IN STD_LOGIC_VECTOR (0 downto 0);
    relu3 : IN STD_LOGIC_VECTOR (0 downto 0);
    fmap_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    fmap_out_full_n : IN STD_LOGIC;
    fmap_out_write : OUT STD_LOGIC;
    out_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_out_full_n : IN STD_LOGIC;
    out_out_write : OUT STD_LOGIC;
    k0_1_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    k0_1_out_full_n : IN STD_LOGIC;
    k0_1_out_write : OUT STD_LOGIC;
    k0_3_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    k0_3_out_full_n : IN STD_LOGIC;
    k0_3_out_write : OUT STD_LOGIC;
    quant_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    quant_out_full_n : IN STD_LOGIC;
    quant_out_write : OUT STD_LOGIC;
    offsets_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    offsets_out_full_n : IN STD_LOGIC;
    offsets_out_write : OUT STD_LOGIC;
    D_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_out_full_n : IN STD_LOGIC;
    D_out_write : OUT STD_LOGIC;
    D_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_out1_full_n : IN STD_LOGIC;
    D_out1_write : OUT STD_LOGIC;
    D_out2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_out2_full_n : IN STD_LOGIC;
    D_out2_write : OUT STD_LOGIC;
    IC_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    IC_out_full_n : IN STD_LOGIC;
    IC_out_write : OUT STD_LOGIC;
    IC_out3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    IC_out3_full_n : IN STD_LOGIC;
    IC_out3_write : OUT STD_LOGIC;
    OC_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    OC_out_full_n : IN STD_LOGIC;
    OC_out_write : OUT STD_LOGIC;
    OC_out4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    OC_out4_full_n : IN STD_LOGIC;
    OC_out4_write : OUT STD_LOGIC;
    OC_out5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    OC_out5_full_n : IN STD_LOGIC;
    OC_out5_write : OUT STD_LOGIC;
    batch_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    batch_out_full_n : IN STD_LOGIC;
    batch_out_write : OUT STD_LOGIC;
    batch_out6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    batch_out6_full_n : IN STD_LOGIC;
    batch_out6_write : OUT STD_LOGIC;
    batch_out7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    batch_out7_full_n : IN STD_LOGIC;
    batch_out7_write : OUT STD_LOGIC;
    batch_out8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    batch_out8_full_n : IN STD_LOGIC;
    batch_out8_write : OUT STD_LOGIC;
    STRIDE_2_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    STRIDE_2_out_full_n : IN STD_LOGIC;
    STRIDE_2_out_write : OUT STD_LOGIC;
    STRIDE_2_out9_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    STRIDE_2_out9_full_n : IN STD_LOGIC;
    STRIDE_2_out9_write : OUT STD_LOGIC;
    STRIDE_2_out10_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    STRIDE_2_out10_full_n : IN STD_LOGIC;
    STRIDE_2_out10_write : OUT STD_LOGIC;
    skip3_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    skip3_out_full_n : IN STD_LOGIC;
    skip3_out_write : OUT STD_LOGIC;
    skip3_out11_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    skip3_out11_full_n : IN STD_LOGIC;
    skip3_out11_write : OUT STD_LOGIC;
    skip3_out12_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    skip3_out12_full_n : IN STD_LOGIC;
    skip3_out12_write : OUT STD_LOGIC;
    skip3_out13_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    skip3_out13_full_n : IN STD_LOGIC;
    skip3_out13_write : OUT STD_LOGIC;
    skip3_out14_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    skip3_out14_full_n : IN STD_LOGIC;
    skip3_out14_write : OUT STD_LOGIC;
    skip3_out15_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    skip3_out15_full_n : IN STD_LOGIC;
    skip3_out15_write : OUT STD_LOGIC;
    skip1_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    skip1_out_full_n : IN STD_LOGIC;
    skip1_out_write : OUT STD_LOGIC;
    skip1_out16_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    skip1_out16_full_n : IN STD_LOGIC;
    skip1_out16_write : OUT STD_LOGIC;
    deform_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    deform_out_full_n : IN STD_LOGIC;
    deform_out_write : OUT STD_LOGIC;
    deform_out17_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    deform_out17_full_n : IN STD_LOGIC;
    deform_out17_write : OUT STD_LOGIC;
    relu1_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    relu1_out_full_n : IN STD_LOGIC;
    relu1_out_write : OUT STD_LOGIC;
    relu3_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    relu3_out_full_n : IN STD_LOGIC;
    relu3_out_write : OUT STD_LOGIC );
end;


architecture behav of top_top_entry39 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal fmap_out_blk_n : STD_LOGIC;
    signal out_out_blk_n : STD_LOGIC;
    signal k0_1_out_blk_n : STD_LOGIC;
    signal k0_3_out_blk_n : STD_LOGIC;
    signal quant_out_blk_n : STD_LOGIC;
    signal offsets_out_blk_n : STD_LOGIC;
    signal D_out_blk_n : STD_LOGIC;
    signal D_out1_blk_n : STD_LOGIC;
    signal D_out2_blk_n : STD_LOGIC;
    signal IC_out_blk_n : STD_LOGIC;
    signal IC_out3_blk_n : STD_LOGIC;
    signal OC_out_blk_n : STD_LOGIC;
    signal OC_out4_blk_n : STD_LOGIC;
    signal OC_out5_blk_n : STD_LOGIC;
    signal batch_out_blk_n : STD_LOGIC;
    signal batch_out6_blk_n : STD_LOGIC;
    signal batch_out7_blk_n : STD_LOGIC;
    signal batch_out8_blk_n : STD_LOGIC;
    signal STRIDE_2_out_blk_n : STD_LOGIC;
    signal STRIDE_2_out9_blk_n : STD_LOGIC;
    signal STRIDE_2_out10_blk_n : STD_LOGIC;
    signal skip3_out_blk_n : STD_LOGIC;
    signal skip3_out11_blk_n : STD_LOGIC;
    signal skip3_out12_blk_n : STD_LOGIC;
    signal skip3_out13_blk_n : STD_LOGIC;
    signal skip3_out14_blk_n : STD_LOGIC;
    signal skip3_out15_blk_n : STD_LOGIC;
    signal skip1_out_blk_n : STD_LOGIC;
    signal skip1_out16_blk_n : STD_LOGIC;
    signal deform_out_blk_n : STD_LOGIC;
    signal deform_out17_blk_n : STD_LOGIC;
    signal relu1_out_blk_n : STD_LOGIC;
    signal relu3_out_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    D_out1_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, D_out1_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            D_out1_blk_n <= D_out1_full_n;
        else 
            D_out1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    D_out1_din <= D;

    D_out1_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            D_out1_write <= ap_const_logic_1;
        else 
            D_out1_write <= ap_const_logic_0;
        end if; 
    end process;


    D_out2_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, D_out2_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            D_out2_blk_n <= D_out2_full_n;
        else 
            D_out2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    D_out2_din <= D;

    D_out2_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            D_out2_write <= ap_const_logic_1;
        else 
            D_out2_write <= ap_const_logic_0;
        end if; 
    end process;


    D_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, D_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            D_out_blk_n <= D_out_full_n;
        else 
            D_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    D_out_din <= D;

    D_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            D_out_write <= ap_const_logic_1;
        else 
            D_out_write <= ap_const_logic_0;
        end if; 
    end process;


    IC_out3_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, IC_out3_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            IC_out3_blk_n <= IC_out3_full_n;
        else 
            IC_out3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    IC_out3_din <= IC;

    IC_out3_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            IC_out3_write <= ap_const_logic_1;
        else 
            IC_out3_write <= ap_const_logic_0;
        end if; 
    end process;


    IC_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, IC_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            IC_out_blk_n <= IC_out_full_n;
        else 
            IC_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    IC_out_din <= IC;

    IC_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            IC_out_write <= ap_const_logic_1;
        else 
            IC_out_write <= ap_const_logic_0;
        end if; 
    end process;


    OC_out4_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, OC_out4_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OC_out4_blk_n <= OC_out4_full_n;
        else 
            OC_out4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    OC_out4_din <= OC;

    OC_out4_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OC_out4_write <= ap_const_logic_1;
        else 
            OC_out4_write <= ap_const_logic_0;
        end if; 
    end process;


    OC_out5_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, OC_out5_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OC_out5_blk_n <= OC_out5_full_n;
        else 
            OC_out5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    OC_out5_din <= OC;

    OC_out5_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OC_out5_write <= ap_const_logic_1;
        else 
            OC_out5_write <= ap_const_logic_0;
        end if; 
    end process;


    OC_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, OC_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OC_out_blk_n <= OC_out_full_n;
        else 
            OC_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    OC_out_din <= OC;

    OC_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OC_out_write <= ap_const_logic_1;
        else 
            OC_out_write <= ap_const_logic_0;
        end if; 
    end process;


    STRIDE_2_out10_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, STRIDE_2_out10_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            STRIDE_2_out10_blk_n <= STRIDE_2_out10_full_n;
        else 
            STRIDE_2_out10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    STRIDE_2_out10_din <= STRIDE_2;

    STRIDE_2_out10_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            STRIDE_2_out10_write <= ap_const_logic_1;
        else 
            STRIDE_2_out10_write <= ap_const_logic_0;
        end if; 
    end process;


    STRIDE_2_out9_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, STRIDE_2_out9_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            STRIDE_2_out9_blk_n <= STRIDE_2_out9_full_n;
        else 
            STRIDE_2_out9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    STRIDE_2_out9_din <= STRIDE_2;

    STRIDE_2_out9_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            STRIDE_2_out9_write <= ap_const_logic_1;
        else 
            STRIDE_2_out9_write <= ap_const_logic_0;
        end if; 
    end process;


    STRIDE_2_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, STRIDE_2_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            STRIDE_2_out_blk_n <= STRIDE_2_out_full_n;
        else 
            STRIDE_2_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    STRIDE_2_out_din <= STRIDE_2;

    STRIDE_2_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            STRIDE_2_out_write <= ap_const_logic_1;
        else 
            STRIDE_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    batch_out6_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, batch_out6_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            batch_out6_blk_n <= batch_out6_full_n;
        else 
            batch_out6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    batch_out6_din <= batch;

    batch_out6_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            batch_out6_write <= ap_const_logic_1;
        else 
            batch_out6_write <= ap_const_logic_0;
        end if; 
    end process;


    batch_out7_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, batch_out7_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            batch_out7_blk_n <= batch_out7_full_n;
        else 
            batch_out7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    batch_out7_din <= batch;

    batch_out7_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            batch_out7_write <= ap_const_logic_1;
        else 
            batch_out7_write <= ap_const_logic_0;
        end if; 
    end process;


    batch_out8_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, batch_out8_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            batch_out8_blk_n <= batch_out8_full_n;
        else 
            batch_out8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    batch_out8_din <= batch;

    batch_out8_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            batch_out8_write <= ap_const_logic_1;
        else 
            batch_out8_write <= ap_const_logic_0;
        end if; 
    end process;


    batch_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, batch_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            batch_out_blk_n <= batch_out_full_n;
        else 
            batch_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    batch_out_din <= batch;

    batch_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            batch_out_write <= ap_const_logic_1;
        else 
            batch_out_write <= ap_const_logic_0;
        end if; 
    end process;


    deform_out17_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, deform_out17_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            deform_out17_blk_n <= deform_out17_full_n;
        else 
            deform_out17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    deform_out17_din <= deform;

    deform_out17_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            deform_out17_write <= ap_const_logic_1;
        else 
            deform_out17_write <= ap_const_logic_0;
        end if; 
    end process;


    deform_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, deform_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            deform_out_blk_n <= deform_out_full_n;
        else 
            deform_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    deform_out_din <= deform;

    deform_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            deform_out_write <= ap_const_logic_1;
        else 
            deform_out_write <= ap_const_logic_0;
        end if; 
    end process;


    fmap_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            fmap_out_blk_n <= fmap_out_full_n;
        else 
            fmap_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fmap_out_din <= fmap;

    fmap_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            fmap_out_write <= ap_const_logic_1;
        else 
            fmap_out_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    k0_1_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, k0_1_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            k0_1_out_blk_n <= k0_1_out_full_n;
        else 
            k0_1_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    k0_1_out_din <= k0_1;

    k0_1_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            k0_1_out_write <= ap_const_logic_1;
        else 
            k0_1_out_write <= ap_const_logic_0;
        end if; 
    end process;


    k0_3_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, k0_3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            k0_3_out_blk_n <= k0_3_out_full_n;
        else 
            k0_3_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    k0_3_out_din <= k0_3;

    k0_3_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            k0_3_out_write <= ap_const_logic_1;
        else 
            k0_3_out_write <= ap_const_logic_0;
        end if; 
    end process;


    offsets_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, offsets_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            offsets_out_blk_n <= offsets_out_full_n;
        else 
            offsets_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    offsets_out_din <= offsets;

    offsets_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            offsets_out_write <= ap_const_logic_1;
        else 
            offsets_out_write <= ap_const_logic_0;
        end if; 
    end process;


    out_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, out_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_out_blk_n <= out_out_full_n;
        else 
            out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_out_din <= out_r;

    out_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_out_write <= ap_const_logic_1;
        else 
            out_out_write <= ap_const_logic_0;
        end if; 
    end process;


    quant_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, quant_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            quant_out_blk_n <= quant_out_full_n;
        else 
            quant_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    quant_out_din <= quant;

    quant_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            quant_out_write <= ap_const_logic_1;
        else 
            quant_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    relu1_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, relu1_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            relu1_out_blk_n <= relu1_out_full_n;
        else 
            relu1_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    relu1_out_din <= relu1;

    relu1_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            relu1_out_write <= ap_const_logic_1;
        else 
            relu1_out_write <= ap_const_logic_0;
        end if; 
    end process;


    relu3_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            relu3_out_blk_n <= relu3_out_full_n;
        else 
            relu3_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    relu3_out_din <= relu3;

    relu3_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            relu3_out_write <= ap_const_logic_1;
        else 
            relu3_out_write <= ap_const_logic_0;
        end if; 
    end process;


    skip1_out16_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, skip1_out16_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip1_out16_blk_n <= skip1_out16_full_n;
        else 
            skip1_out16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    skip1_out16_din <= skip1;

    skip1_out16_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip1_out16_write <= ap_const_logic_1;
        else 
            skip1_out16_write <= ap_const_logic_0;
        end if; 
    end process;


    skip1_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, skip1_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip1_out_blk_n <= skip1_out_full_n;
        else 
            skip1_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    skip1_out_din <= skip1;

    skip1_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip1_out_write <= ap_const_logic_1;
        else 
            skip1_out_write <= ap_const_logic_0;
        end if; 
    end process;


    skip3_out11_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, skip3_out11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out11_blk_n <= skip3_out11_full_n;
        else 
            skip3_out11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    skip3_out11_din <= skip3;

    skip3_out11_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out11_write <= ap_const_logic_1;
        else 
            skip3_out11_write <= ap_const_logic_0;
        end if; 
    end process;


    skip3_out12_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, skip3_out12_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out12_blk_n <= skip3_out12_full_n;
        else 
            skip3_out12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    skip3_out12_din <= skip3;

    skip3_out12_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out12_write <= ap_const_logic_1;
        else 
            skip3_out12_write <= ap_const_logic_0;
        end if; 
    end process;


    skip3_out13_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, skip3_out13_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out13_blk_n <= skip3_out13_full_n;
        else 
            skip3_out13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    skip3_out13_din <= skip3;

    skip3_out13_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out13_write <= ap_const_logic_1;
        else 
            skip3_out13_write <= ap_const_logic_0;
        end if; 
    end process;


    skip3_out14_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, skip3_out14_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out14_blk_n <= skip3_out14_full_n;
        else 
            skip3_out14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    skip3_out14_din <= skip3;

    skip3_out14_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out14_write <= ap_const_logic_1;
        else 
            skip3_out14_write <= ap_const_logic_0;
        end if; 
    end process;


    skip3_out15_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, skip3_out15_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out15_blk_n <= skip3_out15_full_n;
        else 
            skip3_out15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    skip3_out15_din <= skip3;

    skip3_out15_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out15_write <= ap_const_logic_1;
        else 
            skip3_out15_write <= ap_const_logic_0;
        end if; 
    end process;


    skip3_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, skip3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out_blk_n <= skip3_out_full_n;
        else 
            skip3_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    skip3_out_din <= skip3;

    skip3_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, fmap_out_full_n, out_out_full_n, k0_1_out_full_n, k0_3_out_full_n, quant_out_full_n, offsets_out_full_n, D_out_full_n, D_out1_full_n, D_out2_full_n, IC_out_full_n, IC_out3_full_n, OC_out_full_n, OC_out4_full_n, OC_out5_full_n, batch_out_full_n, batch_out6_full_n, batch_out7_full_n, batch_out8_full_n, STRIDE_2_out_full_n, STRIDE_2_out9_full_n, STRIDE_2_out10_full_n, skip3_out_full_n, skip3_out11_full_n, skip3_out12_full_n, skip3_out13_full_n, skip3_out14_full_n, skip3_out15_full_n, skip1_out_full_n, skip1_out16_full_n, deform_out_full_n, deform_out17_full_n, relu1_out_full_n, relu3_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (offsets_out_full_n = ap_const_logic_0) or (quant_out_full_n = ap_const_logic_0) or (k0_3_out_full_n = ap_const_logic_0) or (k0_1_out_full_n = ap_const_logic_0) or (out_out_full_n = ap_const_logic_0) or (fmap_out_full_n = ap_const_logic_0) or (ap_const_logic_0 = OC_out_full_n) or (ap_const_logic_0 = IC_out3_full_n) or (ap_const_logic_0 = IC_out_full_n) or (ap_const_logic_0 = D_out2_full_n) or (ap_const_logic_0 = D_out1_full_n) or (ap_const_logic_0 = D_out_full_n) or (ap_const_logic_0 = STRIDE_2_out10_full_n) or (ap_const_logic_0 = STRIDE_2_out9_full_n) or (ap_const_logic_0 = STRIDE_2_out_full_n) or (ap_const_logic_0 = OC_out5_full_n) or (ap_const_logic_0 = OC_out4_full_n) or (ap_done_reg = ap_const_logic_1) or (relu3_out_full_n = ap_const_logic_0) or (relu1_out_full_n = ap_const_logic_0) or (deform_out17_full_n = ap_const_logic_0) or (deform_out_full_n = ap_const_logic_0) or (skip1_out16_full_n = ap_const_logic_0) or (skip1_out_full_n = ap_const_logic_0) or (skip3_out15_full_n = ap_const_logic_0) or (skip3_out14_full_n = ap_const_logic_0) or (skip3_out13_full_n = ap_const_logic_0) or (skip3_out12_full_n = ap_const_logic_0) or (skip3_out11_full_n = ap_const_logic_0) or (skip3_out_full_n = ap_const_logic_0) or (batch_out8_full_n = ap_const_logic_0) or (batch_out7_full_n = ap_const_logic_0) or (batch_out6_full_n = ap_const_logic_0) or (batch_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            skip3_out_write <= ap_const_logic_1;
        else 
            skip3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
