do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:52 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:08:54 on Mar 20,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
# vsim ball_lab9 
# Start time: 17:08:54 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Error: (vsim-3389) ball_lab9.v(330): Port 'clear_sig' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# ** Fatal: (vsim-3365) ball_lab9.v(330): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw9.do PAUSED at line 12
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:00 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:10:02 on Mar 20,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
# vsim ball_lab9 
# Start time: 17:08:54 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Error: (vsim-3389) ball_lab9.v(330): Port 'clear_sig' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# ** Fatal: (vsim-3365) ball_lab9.v(330): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw9.do PAUSED at line 12
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:03 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:13:03 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim control_draw 
# Start time: 17:08:54 on Mar 20,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
# ** Error (suppressible): (vsim-4008) Object 'go' not found.
# Error in macro ./control_draw.do line 22
# ** Error (suppressible): (vsim-4008) Object 'go' not found.
# 
#     while executing
# "force {go} 0 0, 1 6 -r 12"
do frame_counter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:12 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:14:12 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:14:13 on Mar 20,2019, Elapsed time: 0:05:19
# Errors: 5, Warnings: 3
# vsim frame_counter 
# Start time: 17:14:13 on Mar 20,2019
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:08 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:15:09 on Mar 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 17:15:09 on Mar 20,2019, Elapsed time: 0:00:56
# Errors: 0, Warnings: 7
# vsim ball_lab9 
# Start time: 17:15:09 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Error: (vsim-3389) ball_lab9.v(330): Port 'clear_sig' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# ** Fatal: (vsim-3365) ball_lab9.v(330): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw9.do PAUSED at line 12
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:01 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:16:01 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim combined_balls 
# Start time: 17:15:09 on Mar 20,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:15 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:17:16 on Mar 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 17:17:17 on Mar 20,2019, Elapsed time: 0:02:08
# Errors: 2, Warnings: 7
# vsim ball_lab9 
# Start time: 17:17:17 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Error: (vsim-3389) ball_lab9.v(330): Port 'clear_sig' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# ** Fatal: (vsim-3365) ball_lab9.v(330): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw9.do PAUSED at line 12
do frame_counter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:09 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:18:11 on Mar 20,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# vsim frame_counter 
# Start time: 17:17:17 on Mar 20,2019
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:31 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:18:33 on Mar 20,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
# End time: 17:18:34 on Mar 20,2019, Elapsed time: 0:01:17
# Errors: 2, Warnings: 7
# vsim ball_lab9 
# Start time: 17:18:34 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:32 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:19:34 on Mar 20,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
# End time: 17:19:37 on Mar 20,2019, Elapsed time: 0:01:03
# Errors: 0, Warnings: 7
# vsim ball_lab9 
# Start time: 17:19:37 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Error: (vsim-3389) ball_lab9.v(330): Port 'clear_sig' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# ** Fatal: (vsim-3365) ball_lab9.v(330): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0 File: ball.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw9.do PAUSED at line 12
do frame_counter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:52 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:19:56 on Mar 20,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim frame_counter 
# Start time: 17:19:37 on Mar 20,2019
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r2 File: ball.v
# WARNING: No extended dataflow license exists
ls
# ball_lab9.v
# ball_lab9.v.bak
# ball.v
# ball.v.bak
# combined_draw9.do
# combined_draw.do
# control_draw.do
# datapath_draw.do
# Erase_block.v
# frame_counter.do
# frame_counter.v
# frame_counter.v.bak
# transcript
# vsim.wlf
# work
cd 
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 17:22:00 on Mar 20,2019, Elapsed time: 0:02:23
# Errors: 4, Warnings: 3
ls
# ball_lab9.v
# ball_lab9.v.bak
# ball.v
# ball.v.bak
# combined_draw9.do
# combined_draw.do
# control_draw.do
# datapath_draw.do
# Erase_block.v
# frame_counter.do
# frame_counter.v
# frame_counter.v.bak
# transcript
# vsim.wlf
# work
cd ..
ls
# 2019-03-10-190909_1920x1080_scrot.png
# Air-Hockey
# Assignment 1.pdf
# Desktop
# Downloads
# greybox_tmp
# HARESHresume.pdf
# IdeaProjects
# lab5_part1.png
# lab5_part1_schematic.png
# lab6.png
# lab7_part1.png
# lab7_part2_control.png
# lab7_part2.png
# part1lab5.png
# state_diagram.png
# transcript
# work
cd Air-Hockey
do frame_counter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:21 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:22:21 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim frame_counter 
# Start time: 17:22:21 on Mar 20,2019
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r2 File: ball.v
# WARNING: No extended dataflow license exists
# ** Error (suppressible): (vsim-4008) Object 'clear_sig' not found.
# Error in macro ./frame_counter.do line 23
# ** Error (suppressible): (vsim-4008) Object 'clear_sig' not found.
# 
#     while executing
# "force {clear_sig} 0 0, 1 8, 0 9"
do frame_counter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:48 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:23:48 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:23:49 on Mar 20,2019, Elapsed time: 0:01:28
# Errors: 1, Warnings: 7
# vsim frame_counter 
# Start time: 17:23:49 on Mar 20,2019
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r2 File: ball.v
# WARNING: No extended dataflow license exists
# ** Error (suppressible): (vsim-4008) Object 'clear_sig' not found.
# Error in macro ./frame_counter.do line 23
# ** Error (suppressible): (vsim-4008) Object 'clear_sig' not found.
# 
#     while executing
# "force {clear_sig} 0 0, 1 8, 0 9"
do frame_counter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:11 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns frame_counter.v 
# -- Compiling module frame_counter
# -- Compiling module ratedivider
# 
# Top level modules:
# 	frame_counter
# End time: 17:24:11 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:24:12 on Mar 20,2019, Elapsed time: 0:00:23
# Errors: 1, Warnings: 3
# vsim frame_counter 
# Start time: 17:24:12 on Mar 20,2019
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do frame_counter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:09 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns frame_counter.v 
# -- Compiling module frame_counter
# -- Compiling module ratedivider
# 
# Top level modules:
# 	frame_counter
# End time: 17:28:10 on Mar 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:28:11 on Mar 20,2019, Elapsed time: 0:03:59
# Errors: 0, Warnings: 3
# vsim frame_counter 
# Start time: 17:28:11 on Mar 20,2019
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /frame_counter/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:38 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:29:39 on Mar 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 17:29:40 on Mar 20,2019, Elapsed time: 0:01:29
# Errors: 0, Warnings: 7
# vsim ball_lab9 
# Start time: 17:29:40 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:23 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(150): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(151): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(166): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:33:23 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:33:23 on Mar 20,2019, Elapsed time: 0:03:43
# Errors: 0, Warnings: 7
# vsim ball_lab9 
# Start time: 17:33:23 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:18 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(166): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:36:18 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:36:19 on Mar 20,2019, Elapsed time: 0:02:56
# Errors: 0, Warnings: 5
# vsim ball_lab9 
# Start time: 17:36:19 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:31 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(166): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:39:32 on Mar 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:39:34 on Mar 20,2019, Elapsed time: 0:03:15
# Errors: 0, Warnings: 5
# vsim ball_lab9 
# Start time: 17:39:34 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:50 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(166): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:39:52 on Mar 20,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# End time: 17:39:54 on Mar 20,2019, Elapsed time: 0:00:20
# Errors: 0, Warnings: 5
# vsim ball_lab9 
# Start time: 17:39:54 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:34 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(166): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:41:34 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:41:35 on Mar 20,2019, Elapsed time: 0:01:41
# Errors: 0, Warnings: 5
# vsim ball_lab9 
# Start time: 17:41:35 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:35 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(169): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:42:36 on Mar 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:42:37 on Mar 20,2019, Elapsed time: 0:01:02
# Errors: 0, Warnings: 5
# vsim ball_lab9 
# Start time: 17:42:37 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:55 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(168): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(169): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:46:56 on Mar 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:46:57 on Mar 20,2019, Elapsed time: 0:04:20
# Errors: 0, Warnings: 5
# vsim ball_lab9 
# Start time: 17:46:57 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
do combined_draw9.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:28 on Mar 20,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball_lab9.v 
# -- Compiling module ball
# -- Compiling module datapath
# ** Warning: ball_lab9.v(170): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball_lab9.v(171): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module ball_lab9
# 
# Top level modules:
# 	ball
# 	ball_lab9
# End time: 17:49:30 on Mar 20,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# End time: 17:49:32 on Mar 20,2019, Elapsed time: 0:02:35
# Errors: 0, Warnings: 5
# vsim ball_lab9 
# Start time: 17:49:32 on Mar 20,2019
# Loading work.ball_lab9
# Loading work.datapath
# Loading work.control_draw
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) frame_counter.v(8): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r1 File: frame_counter.v
# ** Warning: (vsim-3015) frame_counter.v(19): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: frame_counter.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /ball_lab9/f0/r2 File: frame_counter.v
# WARNING: No extended dataflow license exists
