/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif
static const char *ng0 = "C:/Users/M.HOSEIN/Desktop/vhdl/may_solve/final_project/processor.vhd";
extern char *IEEE_P_1242562249;

int ieee_p_1242562249_sub_1657552908_1035706684(char *, char *, char *);


static void work_a_1640669797_3212880686_p_0(char *t0)
{
    char *t1;
    char *t2;
    int t3;
    char *t4;
    char *t5;
    char *t6;
    char *t7;
    char *t8;
    char *t9;
    char *t10;
    char *t12;
    char *t14;
    char *t16;
    char *t18;
    char *t20;
    char *t22;
    char *t24;
    char *t26;
    char *t28;
    char *t30;
    char *t32;
    char *t34;
    char *t36;
    char *t38;
    char *t40;
    char *t42;
    char *t44;
    char *t46;
    char *t48;
    char *t50;
    char *t52;
    char *t54;
    char *t56;
    char *t58;
    char *t60;
    char *t62;
    char *t64;
    char *t66;
    char *t68;
    char *t69;
    int t70;
    unsigned int t71;
    unsigned int t72;
    unsigned int t73;

LAB0:    xsi_set_current_line(23, ng0);
    t1 = (t0 + 1032U);
    t2 = *((char **)t1);
    t1 = (t0 + 5212U);
    t3 = ieee_p_1242562249_sub_1657552908_1035706684(IEEE_P_1242562249, t2, t1);
    t4 = (t0 + 1488U);
    t5 = *((char **)t4);
    t4 = (t5 + 0);
    *((int *)t4) = t3;
    xsi_set_current_line(24, ng0);
    t1 = xsi_get_transient_memory(512U);
    memset(t1, 0, 512U);
    t2 = t1;
    t4 = (t0 + 5808);
    memcpy(t2, t4, 16U);
    t2 = (t2 + 16U);
    t6 = (t0 + 5824);
    memcpy(t2, t6, 16U);
    t2 = (t2 + 16U);
    t8 = (t0 + 5840);
    memcpy(t2, t8, 16U);
    t2 = (t2 + 16U);
    t10 = (t0 + 5856);
    memcpy(t2, t10, 16U);
    t2 = (t2 + 16U);
    t12 = (t0 + 5872);
    memcpy(t2, t12, 16U);
    t2 = (t2 + 16U);
    t14 = (t0 + 5888);
    memcpy(t2, t14, 16U);
    t2 = (t2 + 16U);
    t16 = (t0 + 5904);
    memcpy(t2, t16, 16U);
    t2 = (t2 + 16U);
    t18 = (t0 + 5920);
    memcpy(t2, t18, 16U);
    t2 = (t2 + 16U);
    t20 = (t0 + 5936);
    memcpy(t2, t20, 16U);
    t2 = (t2 + 16U);
    t22 = (t0 + 5952);
    memcpy(t2, t22, 16U);
    t2 = (t2 + 16U);
    t24 = (t0 + 5968);
    memcpy(t2, t24, 16U);
    t2 = (t2 + 16U);
    t26 = (t0 + 5984);
    memcpy(t2, t26, 16U);
    t2 = (t2 + 16U);
    t28 = (t0 + 6000);
    memcpy(t2, t28, 16U);
    t2 = (t2 + 16U);
    t30 = (t0 + 6016);
    memcpy(t2, t30, 16U);
    t2 = (t2 + 16U);
    t32 = (t0 + 6032);
    memcpy(t2, t32, 16U);
    t2 = (t2 + 16U);
    t34 = (t0 + 6048);
    memcpy(t2, t34, 16U);
    t2 = (t2 + 16U);
    t36 = (t0 + 6064);
    memcpy(t2, t36, 16U);
    t2 = (t2 + 16U);
    t38 = (t0 + 6080);
    memcpy(t2, t38, 16U);
    t2 = (t2 + 16U);
    t40 = (t0 + 6096);
    memcpy(t2, t40, 16U);
    t2 = (t2 + 16U);
    t42 = (t0 + 6112);
    memcpy(t2, t42, 16U);
    t2 = (t2 + 16U);
    t44 = (t0 + 6128);
    memcpy(t2, t44, 16U);
    t2 = (t2 + 16U);
    t46 = (t0 + 6144);
    memcpy(t2, t46, 16U);
    t2 = (t2 + 16U);
    t48 = (t0 + 6160);
    memcpy(t2, t48, 16U);
    t2 = (t2 + 16U);
    t50 = (t0 + 6176);
    memcpy(t2, t50, 16U);
    t2 = (t2 + 16U);
    t52 = (t0 + 6192);
    memcpy(t2, t52, 16U);
    t2 = (t2 + 16U);
    t54 = (t0 + 6208);
    memcpy(t2, t54, 16U);
    t2 = (t2 + 16U);
    t56 = (t0 + 6224);
    memcpy(t2, t56, 16U);
    t2 = (t2 + 16U);
    t58 = (t0 + 6240);
    memcpy(t2, t58, 16U);
    t2 = (t2 + 16U);
    t60 = (t0 + 6256);
    memcpy(t2, t60, 16U);
    t2 = (t2 + 16U);
    t62 = (t0 + 6272);
    memcpy(t2, t62, 16U);
    t2 = (t2 + 16U);
    t64 = (t0 + 6288);
    memcpy(t2, t64, 16U);
    t2 = (t2 + 16U);
    t66 = (t0 + 6304);
    memcpy(t2, t66, 16U);
    t68 = (t0 + 1608U);
    t69 = *((char **)t68);
    t68 = (t69 + 0);
    memcpy(t68, t1, 512U);
    xsi_set_current_line(56, ng0);
    t1 = (t0 + 1608U);
    t2 = *((char **)t1);
    t1 = (t0 + 1488U);
    t4 = *((char **)t1);
    t3 = *((int *)t4);
    t70 = (t3 - 31);
    t71 = (t70 * -1);
    xsi_vhdl_check_range_of_index(31, 0, -1, t3);
    t72 = (16U * t71);
    t73 = (0 + t72);
    t1 = (t2 + t73);
    t5 = (t0 + 2992);
    t6 = (t5 + 56U);
    t7 = *((char **)t6);
    t8 = (t7 + 56U);
    t9 = *((char **)t8);
    memcpy(t9, t1, 16U);
    xsi_driver_first_trans_fast_port(t5);
    t1 = (t0 + 2912);
    *((int *)t1) = 1;

LAB1:    return;
}


extern void work_a_1640669797_3212880686_init()
{
	static char *pe[] = {(void *)work_a_1640669797_3212880686_p_0};
	xsi_register_didat("work_a_1640669797_3212880686", "isim/simulatre_processor_isim_beh.exe.sim/work/a_1640669797_3212880686.didat");
	xsi_register_executes(pe);
}
