#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr  7 02:17:53 2024
# Process ID: 9836
# Current directory: C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.runs/synth_1/main.vds
# Journal file: C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18296 
WARNING: [Synth 8-2611] redeclaration of ansi port speed is not allowed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beatdetection.v:43]
WARNING: [Synth 8-976] speed has already been declared [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beatdetection.v:43]
WARNING: [Synth 8-2654] second declaration of speed ignored [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beatdetection.v:43]
INFO: [Synth 8-994] speed is declared here [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beatdetection.v:28]
WARNING: [Synth 8-976] random_shapeC has already been declared [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:758]
WARNING: [Synth 8-2654] second declaration of random_shapeC ignored [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:758]
INFO: [Synth 8-994] random_shapeC is declared here [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:757]
INFO: [Synth 8-994] random_shapeD is declared here [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:757]
WARNING: [Synth 8-992] speed is already implicitly declared earlier [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:177]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 389.762 ; gain = 132.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'slow_clock' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/slow_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slow_clock' (1#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/slow_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'audio_capture' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/audio_capture.v:35]
INFO: [Synth 8-6155] done synthesizing module 'audio_capture' (3#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/audio_capture.v:35]
INFO: [Synth 8-6157] synthesizing module 'ui' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:32]
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter RED bound to: 16'b1111100000000000 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter ORANGE bound to: 16'b1111111111100000 
	Parameter PURPLE bound to: 16'b1111100000011111 
	Parameter TEAL bound to: 16'b0000011111111111 
	Parameter UP_ARROW_COLOUR bound to: 16'b1101100000000000 
	Parameter DOWN_ARROW_COLOUR bound to: 16'b0101010101111111 
	Parameter RIGHT_ARROW_COLOUR bound to: 16'b1110010110011111 
	Parameter LEFT_ARROW_COLOUR bound to: 16'b1111110100000100 
	Parameter CENTRE_ARROW_COLOUR bound to: 16'b0000011111100000 
INFO: [Synth 8-6157] synthesizing module 'welcome_interface' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:43]
INFO: [Synth 8-6155] done synthesizing module 'welcome_interface' (4#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_press_centre' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:43]
INFO: [Synth 8-6155] done synthesizing module 'instr_press_centre' (5#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_press_down' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:44]
INFO: [Synth 8-6155] done synthesizing module 'instr_press_down' (6#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_press_left' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:43]
INFO: [Synth 8-6155] done synthesizing module 'instr_press_left' (7#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_press_right' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:44]
INFO: [Synth 8-6155] done synthesizing module 'instr_press_right' (8#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_press_up' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:44]
INFO: [Synth 8-6155] done synthesizing module 'instr_press_up' (9#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_start_interface' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:43]
INFO: [Synth 8-6155] done synthesizing module 'game_start_interface' (10#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'try_again_interface' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:45]
INFO: [Synth 8-6155] done synthesizing module 'try_again_interface' (11#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'beaten_high_score_interface' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:43]
INFO: [Synth 8-6155] done synthesizing module 'beaten_high_score_interface' (12#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:23]
WARNING: [Synth 8-6090] variable 'finishGameFlag' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:292]
WARNING: [Synth 8-6090] variable 'finishGameFlag' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:299]
WARNING: [Synth 8-6090] variable 'oneSecondCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:301]
WARNING: [Synth 8-151] case item 4'b0010 is unreachable [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:393]
WARNING: [Synth 8-151] case item 4'b0011 is unreachable [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:398]
WARNING: [Synth 8-151] case item 4'b0100 is unreachable [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:403]
WARNING: [Synth 8-151] case item 4'b0010 is unreachable [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:429]
WARNING: [Synth 8-151] case item 4'b0011 is unreachable [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:434]
WARNING: [Synth 8-151] case item 4'b0100 is unreachable [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:439]
WARNING: [Synth 8-6090] variable 'shape_a' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:475]
WARNING: [Synth 8-6090] variable 'shape_b' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:482]
WARNING: [Synth 8-6090] variable 'shape_c' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:489]
WARNING: [Synth 8-6090] variable 'shape_d' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:496]
WARNING: [Synth 8-6090] variable 'pt_delay_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:643]
WARNING: [Synth 8-6090] variable 'pt_delay_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:645]
INFO: [Synth 8-6157] synthesizing module 'display_score' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:23]
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
WARNING: [Synth 8-6014] Unused sequential element score_ones_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:69]
WARNING: [Synth 8-6014] Unused sequential element score_tens_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:70]
WARNING: [Synth 8-6014] Unused sequential element seg1_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:74]
WARNING: [Synth 8-6014] Unused sequential element seg2_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:89]
WARNING: [Synth 8-6014] Unused sequential element highscore_ones_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:102]
WARNING: [Synth 8-6014] Unused sequential element highscore_tens_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:103]
WARNING: [Synth 8-6014] Unused sequential element seg3_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:106]
WARNING: [Synth 8-6014] Unused sequential element seg4_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:121]
INFO: [Synth 8-6155] done synthesizing module 'display_score' (13#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/display_score.v:23]
INFO: [Synth 8-6157] synthesizing module 'random_x_generator1' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_x_generator1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'random_x_generator1' (14#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_x_generator1.v:23]
INFO: [Synth 8-6157] synthesizing module 'random_x_generator2' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_x_generator2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'random_x_generator2' (15#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_x_generator2.v:23]
INFO: [Synth 8-6157] synthesizing module 'random_x_generator3' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_x_generator3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'random_x_generator3' (16#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_x_generator3.v:23]
INFO: [Synth 8-6157] synthesizing module 'random_x_generator4' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_x_generator4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'random_x_generator4' (17#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_x_generator4.v:23]
INFO: [Synth 8-6157] synthesizing module 'random_shape_generator' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_shape_generator.v:23]
WARNING: [Synth 8-6014] Unused sequential element ones_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_shape_generator.v:44]
INFO: [Synth 8-6155] done synthesizing module 'random_shape_generator' (18#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/random_shape_generator.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'random_shape' does not match port width (4) of module 'random_shape_generator' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:782]
WARNING: [Synth 8-689] width (1) of port connection 'random_shape' does not match port width (4) of module 'random_shape_generator' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:783]
WARNING: [Synth 8-6014] Unused sequential element justStartGameFlag_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:271]
WARNING: [Synth 8-6014] Unused sequential element random_shapeA_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:307]
WARNING: [Synth 8-6014] Unused sequential element random_shapeB_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:343]
WARNING: [Synth 8-6014] Unused sequential element random_shapeC_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:380]
WARNING: [Synth 8-6014] Unused sequential element random_shapeD_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:416]
WARNING: [Synth 8-6014] Unused sequential element x_lowest_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:506]
WARNING: [Synth 8-6014] Unused sequential element correct_button_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:579]
WARNING: [Synth 8-6014] Unused sequential element accuracy_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:609]
INFO: [Synth 8-6155] done synthesizing module 'ui' (19#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'random_x_pos' does not match port width (7) of module 'ui' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:85]
WARNING: [Synth 8-6090] variable 'stable_note_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:135]
WARNING: [Synth 8-6090] variable 'stable_note_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:137]
WARNING: [Synth 8-6090] variable 'current_highest_spectrogram' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:152]
WARNING: [Synth 8-6090] variable 'current_highest_spectrogram' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:157]
INFO: [Synth 8-6157] synthesizing module 'fftmain' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftmain.v:78]
	Parameter IWIDTH bound to: 12 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fftstage' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
	Parameter IWIDTH bound to: 12 - type: integer 
	Parameter CWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGSPAN bound to: 9 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b0 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_1024.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_1024.hex' is read successfully [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:131]
INFO: [Synth 8-6157] synthesizing module 'butterfly' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/butterfly.v:107]
	Parameter IWIDTH bound to: 12 - type: integer 
	Parameter CWIDTH bound to: 16 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter MXMPYBITS bound to: 14 - type: integer 
	Parameter MPYDELAY bound to: 9 - type: integer 
	Parameter LCLDELAY bound to: 9 - type: integer 
	Parameter LGDELAY bound to: 4 - type: integer 
	Parameter AUXLEN bound to: 12 - type: integer 
	Parameter MPYREMAINDER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'longbimpy' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:52]
	Parameter IAW bound to: 17 - type: integer 
	Parameter IBW bound to: 14 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter BW bound to: 17 - type: integer 
	Parameter IW bound to: 14 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
	Parameter TLEN bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bimpy' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/bimpy.v:55]
	Parameter BW bound to: 17 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bimpy' (20#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/bimpy.v:55]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:212]
INFO: [Synth 8-6155] done synthesizing module 'longbimpy' (21#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:52]
INFO: [Synth 8-6157] synthesizing module 'convround' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
	Parameter IWID bound to: 31 - type: integer 
	Parameter OWID bound to: 6 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround' (22#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'butterfly' (23#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/butterfly.v:107]
INFO: [Synth 8-6155] done synthesizing module 'fftstage' (24#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized0' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGSPAN bound to: 8 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b0 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_512.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_512.hex' is read successfully [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:131]
INFO: [Synth 8-6157] synthesizing module 'butterfly__parameterized0' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/butterfly.v:107]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter MXMPYBITS bound to: 8 - type: integer 
	Parameter MPYDELAY bound to: 6 - type: integer 
	Parameter LCLDELAY bound to: 6 - type: integer 
	Parameter LGDELAY bound to: 3 - type: integer 
	Parameter AUXLEN bound to: 9 - type: integer 
	Parameter MPYREMAINDER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'longbimpy__parameterized0' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:52]
	Parameter IAW bound to: 11 - type: integer 
	Parameter IBW bound to: 8 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter BW bound to: 11 - type: integer 
	Parameter IW bound to: 8 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
	Parameter TLEN bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bimpy__parameterized0' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/bimpy.v:55]
	Parameter BW bound to: 11 - type: integer 
	Parameter LUTB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bimpy__parameterized0' (24#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/bimpy.v:55]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:212]
INFO: [Synth 8-6155] done synthesizing module 'longbimpy__parameterized0' (24#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:52]
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized0' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
	Parameter IWID bound to: 19 - type: integer 
	Parameter OWID bound to: 6 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized0' (24#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'butterfly__parameterized0' (24#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/butterfly.v:107]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized0' (24#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized1' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGSPAN bound to: 7 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_256.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_256.hex' is read successfully [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:131]
INFO: [Synth 8-6157] synthesizing module 'hwbfly' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:69]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter CKPCE bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:121]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized1' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
	Parameter IWID bound to: 17 - type: integer 
	Parameter OWID bound to: 6 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized1' (24#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'hwbfly' (25#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:69]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized1' (25#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized2' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGSPAN bound to: 6 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_128.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_128.hex' is read successfully [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized2' (25#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized3' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGSPAN bound to: 5 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_64.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_64.hex' is read successfully [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized3' (25#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized4' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGSPAN bound to: 4 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_32.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_32.hex' is read successfully [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized4' (25#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized5' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGSPAN bound to: 3 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_16.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_16.hex' is read successfully [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized5' (25#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'fftstage__parameterized6' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter CWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGSPAN bound to: 2 - type: integer 
	Parameter BFLYSHIFT bound to: 0 - type: integer 
	Parameter OPT_HWMPY bound to: 1'b1 
	Parameter CKPCE bound to: 1 - type: integer 
	Parameter COEFFILE bound to: cmem_8.hex - type: string 
	Parameter ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file 'cmem_8.hex' is read successfully [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:131]
INFO: [Synth 8-6155] done synthesizing module 'fftstage__parameterized6' (25#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:65]
INFO: [Synth 8-6157] synthesizing module 'qtrstage' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/qtrstage.v:73]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter LGWIDTH bound to: 10 - type: integer 
	Parameter INVERSE bound to: 0 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized2' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
	Parameter IWID bound to: 7 - type: integer 
	Parameter OWID bound to: 6 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized2' (25#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'qtrstage' (26#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/qtrstage.v:73]
INFO: [Synth 8-6157] synthesizing module 'laststage' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/laststage.v:46]
	Parameter IWIDTH bound to: 6 - type: integer 
	Parameter OWIDTH bound to: 6 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convround__parameterized3' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
	Parameter IWID bound to: 7 - type: integer 
	Parameter OWID bound to: 6 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convround__parameterized3' (26#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/convround.v:49]
INFO: [Synth 8-6155] done synthesizing module 'laststage' (27#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/laststage.v:46]
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/bitreverse.v:47]
	Parameter LGSIZE bound to: 10 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (28#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/bitreverse.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fftmain' (29#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftmain.v:78]
INFO: [Synth 8-6157] synthesizing module 'beatdetection' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beatdetection.v:23]
	Parameter BIN_WIDTH bound to: 500 - type: integer 
	Parameter THRESHOLD bound to: 240 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element number_of_beats_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beatdetection.v:148]
WARNING: [Synth 8-6014] Unused sequential element checked_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beatdetection.v:164]
INFO: [Synth 8-6155] done synthesizing module 'beatdetection' (30#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beatdetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (31#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-6014] Unused sequential element stable_note_count_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:113]
WARNING: [Synth 8-6014] Unused sequential element previous_highest_note_index_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:134]
WARNING: [Synth 8-6014] Unused sequential element current_highest_note_index_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:134]
WARNING: [Synth 8-6014] Unused sequential element current_highest_note_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:141]
WARNING: [Synth 8-3848] Net dp in module/entity main does not have driver. [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:36]
WARNING: [Synth 8-3848] Net random_x in module/entity main does not have driver. [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'main' (32#1) [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[119]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[118]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[117]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[116]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[115]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[114]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[113]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[112]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[111]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[110]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[109]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[108]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[107]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[106]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[105]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[104]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[103]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[102]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[101]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[100]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[99]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[98]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[97]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[96]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[95]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[94]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[93]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[92]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[91]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[90]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[89]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[88]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[87]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[86]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[85]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[84]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[83]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[82]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[81]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[80]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[79]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[78]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[77]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[76]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[75]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[74]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[73]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[72]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[71]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[70]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[69]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[68]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[67]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[66]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[65]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[64]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[63]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[62]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[61]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[60]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[59]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[58]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[57]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[56]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[55]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[54]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[53]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[52]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[51]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[50]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[49]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[48]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[47]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[46]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[45]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[44]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[43]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[42]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[41]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[40]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[39]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[38]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[37]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[36]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[35]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[34]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[33]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[32]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[31]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[30]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[29]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[28]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[27]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[26]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[25]
WARNING: [Synth 8-3331] design beatdetection has unconnected port spectrogram[24]
WARNING: [Synth 8-3331] design convround__parameterized3 has unconnected port i_val[6]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[18]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[17]
WARNING: [Synth 8-3331] design convround__parameterized0 has unconnected port i_val[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 695.996 ; gain = 439.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 695.996 ; gain = 439.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 695.996 ; gain = 439.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/.shortcut-targets-by-id/13VWQVSxigkPnLWfHfWfAyjPygEYu7_-z/Y2S2/EE2026/Lab/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 963.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 963.961 ; gain = 707.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 963.961 ; gain = 707.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 963.961 ; gain = 707.195
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:38]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:39]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:38]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:39]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:43]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:43]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:39]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:40]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:44]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:44]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:38]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:39]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:43]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:43]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:39]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:40]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:44]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:44]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:39]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:40]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:44]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:44]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:38]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:39]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:40]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:41]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:45]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:45]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:38]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:39]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:43]
INFO: [Synth 8-4471] merging register 'shapeA_ready_flag_reg' into 'a_ready_flag_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:710]
INFO: [Synth 8-4471] merging register 'shapeB_ready_flag_reg' into 'b_ready_flag_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:720]
INFO: [Synth 8-4471] merging register 'shapeC_ready_flag_reg' into 'c_ready_flag_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:730]
INFO: [Synth 8-4471] merging register 'shapeD_ready_flag_reg' into 'd_ready_flag_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:740]
WARNING: [Synth 8-6014] Unused sequential element shapeA_ready_flag_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:710]
WARNING: [Synth 8-6014] Unused sequential element shapeB_ready_flag_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:720]
WARNING: [Synth 8-6014] Unused sequential element shapeC_ready_flag_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:730]
WARNING: [Synth 8-6014] Unused sequential element shapeD_ready_flag_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/ui.v:740]
INFO: [Synth 8-802] inferred FSM for state register 'interface_state_reg' in module 'ui'
INFO: [Synth 8-5545] ROM "btn_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oneSecondCounter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "finishGameFlag0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "finishGameCounter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "correct_buttonA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shape_a_colour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shape_b_colour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "correct_buttonB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "correct_buttonC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shape_c_colour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "correct_buttonD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shape_d_colour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "pt_delay_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "y_pos_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "a_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "a_ready_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "b_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "interface_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "btn_ready1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "btn_ready1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "btn_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oneSecondCounter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "finishGameFlag0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "finishGameCounter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "correct_buttonA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shape_a_colour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shape_b_colour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "correct_buttonB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "correct_buttonC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shape_c_colour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "correct_buttonD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shape_d_colour" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "pt_delay_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "y_pos_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "a_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "a_ready_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "b_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "interface_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "btn_ready1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "zeroFlag4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[3].r_a_reg[4]' and it is trimmed from '8' to '2' bits. [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:190]
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:204]
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:204]
WARNING: [Synth 8-6014] Unused sequential element CKPCE_ONE.p3c_in_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:227]
WARNING: [Synth 8-6014] Unused sequential element CKPCE_ONE.p3c_in_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:227]
WARNING: [Synth 8-6014] Unused sequential element CKPCE_ONE.p1c_in_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:223]
WARNING: [Synth 8-6014] Unused sequential element CKPCE_ONE.p2c_in_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:224]
WARNING: [Synth 8-6014] Unused sequential element CKPCE_ONE.p1d_in_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:225]
WARNING: [Synth 8-6014] Unused sequential element ir_coef_i_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:168]
WARNING: [Synth 8-6014] Unused sequential element CKPCE_ONE.p2d_in_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:226]
WARNING: [Synth 8-6014] Unused sequential element CKPCE_ONE.p3d_in_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:228]
WARNING: [Synth 8-6014] Unused sequential element ir_coef_r_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:167]
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:204]
WARNING: [Synth 8-6014] Unused sequential element ib_c_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:204]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element iaddr_reg_rep was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/fftstage.v:154]
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "three_sec_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:45]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE8 |                             0101 |                             0101
                 iSTATE7 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
                 iSTATE6 |                             1000 |                             1000
                 iSTATE5 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'interface_state_reg' using encoding 'sequential' in module 'ui'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:49 ; elapsed = 00:03:24 . Memory (MB): peak = 963.961 ; gain = 707.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ui__GB0       |           1|     26515|
|2     |ui__GB1       |           1|      9691|
|3     |main__GCB0    |           1|     24953|
|4     |main__GCB1    |           1|     11169|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 60    
	   2 Input     31 Bit       Adders := 18    
	   4 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 30    
	   4 Input     19 Bit       Adders := 7     
	   3 Input     19 Bit       Adders := 7     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 36    
	   2 Input     13 Bit       Adders := 14    
	   3 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 56    
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 23    
	   3 Input      7 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 45    
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 21    
	   2 Input     12 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	              120 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               31 Bit    Registers := 20    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               20 Bit    Registers := 15    
	               19 Bit    Registers := 44    
	               17 Bit    Registers := 19    
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 18    
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 55    
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 61    
	                6 Bit    Registers := 50    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 112   
+---RAMs : 
	              24K Bit         RAMs := 1     
	              12K Bit         RAMs := 1     
	               6K Bit         RAMs := 1     
	               3K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
	              768 Bit         RAMs := 2     
	              416 Bit         RAMs := 1     
	              384 Bit         RAMs := 2     
	              192 Bit         RAMs := 2     
	              112 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
	               48 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 22    
+---Muxes : 
	   2 Input    120 Bit        Muxes := 5     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	  32 Input     20 Bit        Muxes := 1     
	  17 Input     20 Bit        Muxes := 1     
	   9 Input     20 Bit        Muxes := 1     
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 46    
	  10 Input     16 Bit        Muxes := 1     
	  29 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 50    
	   6 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 27    
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 42    
	  14 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 112   
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 105   
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              120 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    120 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module welcome_interface 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module instr_press_centre 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module instr_press_down 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module instr_press_left 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module instr_press_right 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module instr_press_up 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module game_start_interface 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module try_again_interface 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module beaten_high_score_interface 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module slow_clock__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module random_x_generator1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module random_x_generator2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module random_x_generator3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module random_x_generator4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module random_shape_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module random_shape_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module random_shape_generator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module random_shape_generator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module random_shape_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slow_clock__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display_score 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module slow_clock__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ui 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 47    
	   3 Input     15 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 32    
	   3 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 42    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	  29 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 34    
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 74    
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bimpy__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module longbimpy__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 6     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 6     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module bimpy__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module longbimpy__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 6     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 6     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module bimpy__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module bimpy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module longbimpy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 6     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 6     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module convround__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module butterfly 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              416 Bit         RAMs := 1     
Module fftstage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              12K Bit         RAMs := 1     
	               6K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module bimpy__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module longbimpy__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module bimpy__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module longbimpy__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module bimpy__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module bimpy__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module longbimpy__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module convround__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module butterfly__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module fftstage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module convround__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module hwbfly 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module fftstage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module convround__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module hwbfly__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module fftstage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              768 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module convround__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module hwbfly__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module fftstage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              384 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module convround__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module hwbfly__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module fftstage__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              192 Bit         RAMs := 2     
+---Muxes : 
	  17 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module convround__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module hwbfly__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module fftstage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               96 Bit         RAMs := 2     
+---Muxes : 
	   9 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module convround__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module convround__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module hwbfly__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module fftstage__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	               48 Bit         RAMs := 2     
+---Muxes : 
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module convround__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module convround__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module convround__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module convround__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module qtrstage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
Module convround__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module convround__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module laststage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bitreverse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module fftmain 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module clock_divider__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module slow_clock__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module slow_clock__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module audio_capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module slow_clock__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module slow_clock__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module slow_clock__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module beatdetection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module slow_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clk0p3hz/new_clk_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/slow_clock.v:42]
WARNING: [Synth 8-6014] Unused sequential element clock_480Hz/new_clk_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/slow_clock.v:42]
INFO: [Synth 8-5545] ROM "three_sec_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'j_reg[31:0]' into 'j_reg[31:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:131]
WARNING: [Synth 8-6014] Unused sequential element clock_480Hz/new_clk_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/slow_clock.v:42]
WARNING: [Synth 8-6014] Unused sequential element clock_20khz/new_clk_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/slow_clock.v:42]
WARNING: [Synth 8-6014] Unused sequential element clock_1hz/new_clk_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/slow_clock.v:42]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/main.v:131]
INFO: [Synth 8-5545] ROM "slow_clock_6p25MHz/new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/welcome_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_centre.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:44]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_down.v:44]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_left.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:44]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_right.v:44]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:44]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/instr_press_up.v:44]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/game_start_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:45]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/try_again_interface.v:45]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:43]
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/beaten_high_score_interface.v:43]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "a_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_ready_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "btn_ready1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "btn_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oneSecondCounter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pt_delay_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "finishGameFlag0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "finishGameCounter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[2].r_a_reg[3]' and it is trimmed from '8' to '4' bits. [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:190]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[2].r_a_reg[3]' and it is trimmed from '8' to '4' bits. [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:190]
WARNING: [Synth 8-3936] Found unconnected internal register 'GENCOPIES[2].r_a_reg[3]' and it is trimmed from '8' to '4' bits. [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/longbimpy.v:190]
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_i_reg[6:0]' into 'HWBFLY.bfly/r_dif_i_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:165]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_r_reg[6:0]' into 'HWBFLY.bfly/r_dif_r_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:164]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_r_reg[9:0]' into 'HWBFLY.bfly/ir_coef_r_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:167]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_coef_reg[19:0]' into 'HWBFLY.bfly/r_coef_reg[19:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:160]
WARNING: [Synth 8-6040] Register iaddr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_i_reg[9:0]' into 'HWBFLY.bfly/ir_coef_i_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:168]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_i_reg[6:0]' into 'HWBFLY.bfly/r_dif_i_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:165]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_r_reg[6:0]' into 'HWBFLY.bfly/r_dif_r_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:164]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_r_reg[9:0]' into 'HWBFLY.bfly/ir_coef_r_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:167]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_coef_reg[19:0]' into 'HWBFLY.bfly/r_coef_reg[19:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:160]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_i_reg[9:0]' into 'HWBFLY.bfly/ir_coef_i_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:168]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_i_reg[6:0]' into 'HWBFLY.bfly/r_dif_i_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:165]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_r_reg[6:0]' into 'HWBFLY.bfly/r_dif_r_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:164]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_r_reg[9:0]' into 'HWBFLY.bfly/ir_coef_r_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:167]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_coef_reg[19:0]' into 'HWBFLY.bfly/r_coef_reg[19:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:160]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_i_reg[9:0]' into 'HWBFLY.bfly/ir_coef_i_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:168]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_i_reg[6:0]' into 'HWBFLY.bfly/r_dif_i_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:165]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_r_reg[6:0]' into 'HWBFLY.bfly/r_dif_r_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:164]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_r_reg[9:0]' into 'HWBFLY.bfly/ir_coef_r_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:167]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_coef_reg[19:0]' into 'HWBFLY.bfly/r_coef_reg[19:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:160]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_i_reg[9:0]' into 'HWBFLY.bfly/ir_coef_i_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:168]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_i_reg[6:0]' into 'HWBFLY.bfly/r_dif_i_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:165]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_r_reg[6:0]' into 'HWBFLY.bfly/r_dif_r_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:164]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_r_reg[9:0]' into 'HWBFLY.bfly/ir_coef_r_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:167]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_coef_reg[19:0]' into 'HWBFLY.bfly/r_coef_reg[19:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:160]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_i_reg[9:0]' into 'HWBFLY.bfly/ir_coef_i_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:168]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_i_reg[6:0]' into 'HWBFLY.bfly/r_dif_i_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:165]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_dif_r_reg[6:0]' into 'HWBFLY.bfly/r_dif_r_reg[6:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:164]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_r_reg[9:0]' into 'HWBFLY.bfly/ir_coef_r_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:167]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/r_coef_reg[19:0]' into 'HWBFLY.bfly/r_coef_reg[19:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:160]
INFO: [Synth 8-4471] merging register 'HWBFLY.bfly/ir_coef_i_reg[9:0]' into 'HWBFLY.bfly/ir_coef_i_reg[9:0]' [C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.srcs/sources_1/new/hwbfly.v:168]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
INFO: [Synth 8-5545] ROM "three_sec_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock_6p25MHz/new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5784] Optimized 12 bits of RAM "imem_reg" due to constant propagation. Old ram width 24 bits, new ram width 12 bits.
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_a_colour_reg[10]' (FDRE) to 'user_interfacei_2/shape_a_colour_reg[8]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_a_colour_reg[6]' (FDRE) to 'user_interfacei_2/shape_a_colour_reg[5]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_a_colour_reg[4]' (FDRE) to 'user_interfacei_2/shape_a_colour_reg[3]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_a_colour_reg[3]' (FDRE) to 'user_interfacei_2/shape_a_colour_reg[1]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_a_colour_reg[1]' (FDRE) to 'user_interfacei_2/shape_a_colour_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_b_colour_reg[0]' (FDRE) to 'user_interfacei_2/shape_b_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_b_colour_reg[1]' (FDRE) to 'user_interfacei_2/shape_b_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_b_colour_reg[3]' (FDRE) to 'user_interfacei_2/shape_b_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_b_colour_reg[5]' (FDRE) to 'user_interfacei_2/shape_b_colour_reg[6]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_b_colour_reg[8]' (FDRE) to 'user_interfacei_2/shape_b_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[0]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[1]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[2]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[3]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[4]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[5]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[6]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[7]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[9]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[8]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[11]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[12]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_c_colour_reg[13]' (FDRE) to 'user_interfacei_2/shape_c_colour_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_interfacei_2/\shape_c_colour_reg[15] )
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[0]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[1]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[2]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[3]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[4]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[5]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[6]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[7]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[9]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[8]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[11]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[12]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/shape_d_colour_reg[13]' (FDRE) to 'user_interfacei_2/shape_d_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/game_pixel_data_reg[0]' (FDS) to 'user_interfacei_2/game_pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/game_pixel_data_reg[1]' (FDS) to 'user_interfacei_2/game_pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/game_pixel_data_reg[3]' (FDS) to 'user_interfacei_2/game_pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/game_pixel_data_reg[5]' (FDR) to 'user_interfacei_2/game_pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'user_interfacei_2/game_pixel_data_reg[8]' (FDR) to 'user_interfacei_2/game_pixel_data_reg[10]'
WARNING: [Synth 8-3332] Sequential element (random_shape_reg[3]) is unused and will be removed from module random_shape_generator__3.
WARNING: [Synth 8-3332] Sequential element (random_shape_reg[2]) is unused and will be removed from module random_shape_generator__3.
WARNING: [Synth 8-3332] Sequential element (random_shape_reg[1]) is unused and will be removed from module random_shape_generator__3.
WARNING: [Synth 8-3332] Sequential element (random_shape_reg[3]) is unused and will be removed from module random_shape_generator__4.
WARNING: [Synth 8-3332] Sequential element (random_shape_reg[2]) is unused and will be removed from module random_shape_generator__4.
WARNING: [Synth 8-3332] Sequential element (random_shape_reg[1]) is unused and will be removed from module random_shape_generator__4.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p3/acc_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p1/acc_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p2/acc_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p3/GENSTAGES[0].acc_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p1/GENSTAGES[0].acc_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p2/GENSTAGES[0].acc_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p3/GENSTAGES[1].acc_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p1/GENSTAGES[1].acc_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/p2/GENSTAGES[1].acc_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\ib_b_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_64/ib_c_reg[8]' (FDE) to 'i_0/fft_0/stage_64/ib_c_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_32/ib_c_reg[8]' (FDE) to 'i_0/fft_0/stage_32/ib_c_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/ib_c_reg[10]' (FDE) to 'i_0/fft_0/stage_16/ib_c_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/ib_c_reg[12]' (FDE) to 'i_0/fft_0/stage_16/ib_c_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/ib_c_reg[2]' (FDE) to 'i_0/fft_0/stage_16/ib_c_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_16/\ib_c_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/ib_c_reg[8]' (FDE) to 'i_0/fft_0/stage_16/ib_c_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[10]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[12]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[10]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[11]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[12]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[13]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[14]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[15]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[16]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[0]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[1]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[2]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[3]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[4]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[5]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_8/\ib_c_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[8]' (FDE) to 'i_0/fft_0/stage_8/ib_c_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[10]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[11]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[12]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[13]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[14]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[15]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[16]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_1024/\FWBFLY.bfly/r_right_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_64/HWBFLY.bfly/r_coef_reg[9]' (FDE) to 'i_0/fft_0/stage_64/HWBFLY.bfly/r_coef_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_64/HWBFLY.bfly/ir_coef_i_reg[9]' (FDE) to 'i_0/fft_0/stage_64/HWBFLY.bfly/ir_coef_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_64/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[9]' (FDE) to 'i_0/fft_0/stage_64/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_32/HWBFLY.bfly/r_coef_reg[9]' (FDE) to 'i_0/fft_0/stage_32/HWBFLY.bfly/r_coef_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_32/HWBFLY.bfly/ir_coef_i_reg[9]' (FDE) to 'i_0/fft_0/stage_32/HWBFLY.bfly/ir_coef_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_32/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[9]' (FDE) to 'i_0/fft_0/stage_32/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[9]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[7]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/ib_c_reg[5]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_16/\HWBFLY.bfly/r_coef_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_i_reg[9]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_r_reg[7]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_r_reg[0]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_i_reg[7]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/ir_coef_i_reg[5]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/r_coef_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[9]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p1c_in_reg[7]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p1c_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p1c_in_reg[0]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[7]' (FDE) to 'i_0/fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[9]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/ib_c_reg[7]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[7]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[6]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[0]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[1]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[2]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[5]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/r_coef_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_8/\HWBFLY.bfly/r_coef_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[9]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_i_reg[9]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[7]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[6]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[0]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[1]' (FDE) to 'i_0/fft_0/stage_8/HWBFLY.bfly/ir_coef_r_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_16/\HWBFLY.bfly/r_coef_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_8/\HWBFLY.bfly/r_coef_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_16/\HWBFLY.bfly/r_coef_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_8/\HWBFLY.bfly/r_coef_reg[4] )
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENCOPIES[3].r_b_reg[4][16]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENCOPIES[3].r_b_reg[4][15]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[4].genmpy/o_r_reg[18]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[4].genmpy/o_r_reg[17]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[4].genmpy/o_r_reg[16]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[4].genmpy/o_r_reg[15]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[3].genmpy/o_r_reg[18]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[3].genmpy/o_r_reg[17]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/acc_reg[0][22]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[0].acc_reg[1][24]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[1].acc_reg[2][26]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[2].acc_reg[3][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[2].acc_reg[3][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[3].acc_reg[4][30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[3].acc_reg[4][29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[3].acc_reg[4][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[3].acc_reg[4][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[4].acc_reg[5][30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[4].acc_reg[5][29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[4].acc_reg[5][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/GENSTAGES[4].acc_reg[5][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/o_r_reg[30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/o_r_reg[29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/o_r_reg[28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p1/o_r_reg[27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENCOPIES[3].r_b_reg[4][16]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENCOPIES[3].r_b_reg[4][15]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[4].genmpy/o_r_reg[18]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[4].genmpy/o_r_reg[17]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[4].genmpy/o_r_reg[16]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[4].genmpy/o_r_reg[15]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[3].genmpy/o_r_reg[18]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[3].genmpy/o_r_reg[17]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/acc_reg[0][22]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[0].acc_reg[1][24]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[1].acc_reg[2][26]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[2].acc_reg[3][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[2].acc_reg[3][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[3].acc_reg[4][30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[3].acc_reg[4][29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[3].acc_reg[4][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[3].acc_reg[4][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[4].acc_reg[5][30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[4].acc_reg[5][29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[4].acc_reg[5][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/GENSTAGES[4].acc_reg[5][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/o_r_reg[30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/o_r_reg[29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/o_r_reg[28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p2/o_r_reg[27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENCOPIES[3].r_b_reg[4][16]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENCOPIES[3].r_b_reg[4][15]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[4].genmpy/o_r_reg[18]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[4].genmpy/o_r_reg[17]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[4].genmpy/o_r_reg[16]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[4].genmpy/o_r_reg[15]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[3].genmpy/o_r_reg[18]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[3].genmpy/o_r_reg[17]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/acc_reg[0][22]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[0].acc_reg[1][24]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[1].acc_reg[2][26]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[2].acc_reg[3][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[2].acc_reg[3][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[3].acc_reg[4][30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[3].acc_reg[4][29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[3].acc_reg[4][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[3].acc_reg[4][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[4].acc_reg[5][30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[4].acc_reg[5][29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[4].acc_reg[5][28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/GENSTAGES[4].acc_reg[5][27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/o_r_reg[30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/o_r_reg[29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/o_r_reg[28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/p3/o_r_reg[27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[11]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[10]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[9]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[8]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[7]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[6]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[5]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[4]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[3]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[2]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[1]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/r_right_reg[0]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/mpy_i_reg[30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/mpy_i_reg[29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/mpy_i_reg[28]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/mpy_i_reg[27]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/mpy_r_reg[30]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/mpy_r_reg[29]) is unused and will be removed from module fftstage.
WARNING: [Synth 8-3332] Sequential element (FWBFLY.bfly/mpy_r_reg[28]) is unused and will be removed from module fftstage.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_interfacei_2/random_gen_shape2/\random_shape_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_interfacei_2/random_gen_shape1/\random_shape_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_512/\FWBFLY.bfly/p2/ABS_A.u_a_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_512/\FWBFLY.bfly/p2/ABS_A.u_a_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/fft_0/stage_512/\FWBFLY.bfly/p2/ABS_A.u_a_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:05:12 . Memory (MB): peak = 964.625 ; gain = 707.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+------------+---------------+----------------+
|Module Name                 | RTL Object | Depth x Width | Implemented As | 
+----------------------------+------------+---------------+----------------+
|welcome_interface           | color_data | 8192x16       | Block RAM      | 
|welcome_interface           | color_data | 8192x1        | Block RAM      | 
|instr_press_centre          | color_data | 8192x16       | Block RAM      | 
|instr_press_centre          | color_data | 8192x1        | Block RAM      | 
|instr_press_down            | color_data | 8192x16       | Block RAM      | 
|instr_press_down            | color_data | 8192x1        | Block RAM      | 
|instr_press_left            | color_data | 8192x16       | Block RAM      | 
|instr_press_left            | color_data | 8192x1        | Block RAM      | 
|instr_press_right           | color_data | 8192x16       | Block RAM      | 
|instr_press_right           | color_data | 8192x1        | Block RAM      | 
|instr_press_up              | color_data | 8192x16       | Block RAM      | 
|instr_press_up              | color_data | 8192x1        | Block RAM      | 
|game_start_interface        | color_data | 8192x16       | Block RAM      | 
|game_start_interface        | color_data | 8192x1        | Block RAM      | 
|try_again_interface         | color_data | 8192x16       | Block RAM      | 
|try_again_interface         | color_data | 8192x1        | Block RAM      | 
|beaten_high_score_interface | color_data | 8192x16       | Block RAM      | 
|beaten_high_score_interface | color_data | 8192x1        | Block RAM      | 
|fftstage                    | ib_c_reg   | 512x32        | Block RAM      | 
|fftstage                    | ib_c_reg   | 256x20        | Block RAM      | 
|fftstage                    | ib_c_reg   | 128x20        | Block RAM      | 
|fftstage                    | ib_c_reg   | 64x20         | Block RAM      | 
|fftstage                    | p_0_out    | 32x20         | LUT            | 
|main                        | sel_rep    | 8192x16       | Block RAM      | 
|main                        | sel_rep    | 8192x1        | Block RAM      | 
|main                        | sel_rep    | 8192x16       | Block RAM      | 
|main                        | sel_rep    | 8192x16       | Block RAM      | 
|main                        | sel_rep    | 8192x16       | Block RAM      | 
|main                        | sel_rep    | 8192x16       | Block RAM      | 
|main                        | sel_rep    | 8192x16       | Block RAM      | 
|main                        | sel_rep    | 8192x16       | Block RAM      | 
|main                        | sel_rep    | 8192x16       | Block RAM      | 
|main                        | sel        | 8192x16       | Block RAM      | 
|fftstage                    | ib_c_reg   | 512x32        | Block RAM      | 
|fftstage                    | ib_c_reg   | 256x20        | Block RAM      | 
|fftstage                    | ib_c_reg   | 128x20        | Block RAM      | 
|fftstage                    | ib_c_reg   | 64x20         | Block RAM      | 
|fftstage                    | p_0_out    | 32x20         | LUT            | 
+----------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fftstage:                 | omem_reg   | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage:                 | imem_reg   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized0: | omem_reg   | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized0: | imem_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized1: | omem_reg   | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized1: | imem_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|bitreverse:               | brmem_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+---------------------------+-----------+----------------------+-----------------+
|Module Name          | RTL Object                | Inference | Size (Depth x Width) | Primitives      | 
+---------------------+---------------------------+-----------+----------------------+-----------------+
|i_0/fft_0/stage_1024 | FWBFLY.bfly/fifo_left_reg | Implied   | 16 x 26              | RAM32M x 5      | 
|i_0/fft_0/stage_512  | FWBFLY.bfly/fifo_left_reg | Implied   | 8 x 14               | RAM32M x 3      | 
|i_0/fft_0/stage_128  | imem_reg                  | Implied   | 64 x 12              | RAM64X1S x 12   | 
|i_0/fft_0/stage_128  | omem_reg                  | Implied   | 64 x 12              | RAM64M x 4      | 
|i_0/fft_0/stage_64   | imem_reg                  | Implied   | 32 x 12              | RAM32X1S x 12   | 
|i_0/fft_0/stage_64   | omem_reg                  | Implied   | 32 x 12              | RAM32M x 2      | 
|i_0/fft_0/stage_32   | imem_reg                  | Implied   | 16 x 12              | RAM16X1S x 12   | 
|i_0/fft_0/stage_32   | omem_reg                  | Implied   | 16 x 12              | RAM32M x 2      | 
|i_0/fft_0/stage_16   | imem_reg                  | Implied   | 8 x 12               | RAM16X1S x 12   | 
|i_0/fft_0/stage_16   | omem_reg                  | Implied   | 8 x 12               | RAM32M x 2      | 
|i_0/fft_0/stage_8    | imem_reg                  | Implied   | 4 x 12               | RAM16X1S x 12   | 
|i_0/fft_0/stage_8    | omem_reg                  | Implied   | 4 x 12               | RAM32M x 2      | 
+---------------------+---------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hwbfly      | ((D'+A'')*B2)' | 10     | 8      | -      | 10     | 19     | 2    | 1    | -    | 1    | 1     | 1    | 0    | 
|hwbfly      | ((D'+A'')*B2)' | 10     | 8      | -      | 10     | 19     | 2    | 1    | -    | 1    | 1     | 1    | 0    | 
|hwbfly      | ((D'+A'')*B2)' | 10     | 8      | -      | 10     | 19     | 2    | 1    | -    | 1    | 1     | 1    | 0    | 
|hwbfly      | ((D'+A'')*B2)' | 10     | 8      | -      | 10     | 19     | 2    | 1    | -    | 1    | 1     | 1    | 0    | 
|hwbfly      | ((D'+A'')*B2)' | 10     | 8      | -      | 10     | 19     | 2    | 1    | -    | 1    | 1     | 1    | 0    | 
|hwbfly      | ((D'+A'')*B2)' | 10     | 8      | -      | 10     | 19     | 2    | 1    | -    | 1    | 1     | 1    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_0/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_0/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_0/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_0/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_1/sel_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_2/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_2/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_2/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_2/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_3/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_3/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_3/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_3/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_4/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_4/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_4/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_4/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_5/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_5/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_5/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_5/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_6/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_6/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_6/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_6/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_7/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_7/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_7/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_7/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_8/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_8/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_8/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_8/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_9/sel_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_9/sel_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_9/sel_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interfacei_2/i_9/sel_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM omem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_1024/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_1024/i_118/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_1024/i_118/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM omem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_512/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_512/i_9/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_512/i_9/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM omem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_256/i_2/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_256/i_0/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_256/i_0/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_128/i_20/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fft_0/stage_128/i_20/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ui__GB0       |           1|      7049|
|2     |ui__GB1       |           1|      6528|
|3     |main__GCB0    |           1|     17846|
|4     |main__GCB1    |           1|      1335|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:42 ; elapsed = 00:05:22 . Memory (MB): peak = 970.699 ; gain = 713.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:29 ; elapsed = 00:06:09 . Memory (MB): peak = 1147.094 ; gain = 890.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fftstage:                 | omem_reg   | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage:                 | imem_reg   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized0: | omem_reg   | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized0: | imem_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fftstage__parameterized1: | omem_reg   | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fftstage__parameterized1: | imem_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|bitreverse:               | brmem_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------+---------------------------+-----------+----------------------+-----------------+
|Module Name          | RTL Object                | Inference | Size (Depth x Width) | Primitives      | 
+---------------------+---------------------------+-----------+----------------------+-----------------+
|i_0/fft_0/stage_1024 | FWBFLY.bfly/fifo_left_reg | Implied   | 16 x 26              | RAM32M x 5      | 
|i_0/fft_0/stage_512  | FWBFLY.bfly/fifo_left_reg | Implied   | 8 x 14               | RAM32M x 3      | 
|i_0/fft_0/stage_128  | imem_reg                  | Implied   | 64 x 12              | RAM64X1S x 12   | 
|i_0/fft_0/stage_128  | omem_reg                  | Implied   | 64 x 12              | RAM64M x 4      | 
|i_0/fft_0/stage_64   | imem_reg                  | Implied   | 32 x 12              | RAM32X1S x 12   | 
|i_0/fft_0/stage_64   | omem_reg                  | Implied   | 32 x 12              | RAM32M x 2      | 
|i_0/fft_0/stage_32   | imem_reg                  | Implied   | 16 x 12              | RAM16X1S x 12   | 
|i_0/fft_0/stage_32   | omem_reg                  | Implied   | 16 x 12              | RAM32M x 2      | 
|i_0/fft_0/stage_16   | imem_reg                  | Implied   | 8 x 12               | RAM16X1S x 12   | 
|i_0/fft_0/stage_16   | omem_reg                  | Implied   | 8 x 12               | RAM32M x 2      | 
|i_0/fft_0/stage_8    | imem_reg                  | Implied   | 4 x 12               | RAM16X1S x 12   | 
|i_0/fft_0/stage_8    | omem_reg                  | Implied   | 4 x 12               | RAM32M x 2      | 
+---------------------+---------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GCB0    |           1|     17846|
|2     |main__GCB1    |           1|      1335|
|3     |main_GT0      |           1|     13586|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance fft_0/stage_1024/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fft_0/stage_512/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fft_0/stage_256/omem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fft_0/stage_256/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fft_0/stage_128/ib_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_0__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_1__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_2__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_3__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_0__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_1__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_2__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_3__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_0__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_1__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_2__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_3__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_0__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_1__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_2__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_3__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_0__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_1__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_2__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_3__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_0__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_1__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_2__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_rep_3__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance user_interface/sel_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:33 ; elapsed = 00:06:14 . Memory (MB): peak = 1171.262 ; gain = 914.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:34 ; elapsed = 00:06:15 . Memory (MB): peak = 1171.262 ; gain = 914.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:35 ; elapsed = 00:06:15 . Memory (MB): peak = 1171.262 ; gain = 914.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:35 ; elapsed = 00:06:16 . Memory (MB): peak = 1171.262 ; gain = 914.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:35 ; elapsed = 00:06:16 . Memory (MB): peak = 1171.262 ; gain = 914.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:36 ; elapsed = 00:06:16 . Memory (MB): peak = 1171.262 ; gain = 914.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:36 ; elapsed = 00:06:16 . Memory (MB): peak = 1171.262 ; gain = 914.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/GENCOPIES[0].r_a_reg[1][1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/GENCOPIES[1].r_a_reg[2][1] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/GENCOPIES[2].r_a_reg[3][1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/GENCOPIES[3].r_a_reg[4][1] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/r_s_reg[6]                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/GENSTAGES[4].acc_reg[5][6] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/GENSTAGES[4].acc_reg[5][4] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/GENSTAGES[4].acc_reg[5][2] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p1/GENSTAGES[4].acc_reg[5][0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/GENCOPIES[0].r_a_reg[1][1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/GENCOPIES[1].r_a_reg[2][1] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/GENCOPIES[2].r_a_reg[3][1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/GENCOPIES[3].r_a_reg[4][1] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/r_s_reg[6]                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/GENSTAGES[4].acc_reg[5][6] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/GENSTAGES[4].acc_reg[5][4] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/GENSTAGES[4].acc_reg[5][2] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p2/GENSTAGES[4].acc_reg[5][0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/GENCOPIES[0].r_a_reg[1][1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/GENCOPIES[1].r_a_reg[2][1] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/GENCOPIES[2].r_a_reg[3][1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/GENCOPIES[3].r_a_reg[4][1] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/r_s_reg[6]                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/GENSTAGES[4].acc_reg[5][6] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/GENSTAGES[4].acc_reg[5][4] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/GENSTAGES[4].acc_reg[5][2] | 6      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/p3/GENSTAGES[4].acc_reg[5][0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_1024/FWBFLY.bfly/o_aux_reg                     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p3/GENCOPIES[0].r_a_reg[1][1]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p2/r_s_reg[3]                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p2/GENSTAGES[1].acc_reg[2][0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p1/r_s_reg[3]                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p1/GENSTAGES[1].acc_reg[2][0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p3/r_s_reg[3]                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p3/GENSTAGES[1].acc_reg[2][0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p1/GENCOPIES[0].r_a_reg[1][0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/p2/GENCOPIES[0].r_a_reg[1][0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_512/FWBFLY.bfly/o_aux_reg                      | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_256/HWBFLY.bfly/left_saved_reg[13]             | 4      | 14    | NO           | YES                | YES               | 14     | 0       | 
|main        | fft_0/stage_256/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[9]        | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|main        | fft_0/stage_256/HWBFLY.bfly/o_aux_reg                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_128/HWBFLY.bfly/left_saved_reg[13]             | 4      | 14    | NO           | YES                | YES               | 14     | 0       | 
|main        | fft_0/stage_128/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[9]        | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|main        | fft_0/stage_128/HWBFLY.bfly/o_aux_reg                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_64/HWBFLY.bfly/left_saved_reg[13]              | 4      | 14    | NO           | YES                | YES               | 14     | 0       | 
|main        | fft_0/stage_64/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[8]         | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|main        | fft_0/stage_64/HWBFLY.bfly/o_aux_reg                       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_32/HWBFLY.bfly/left_saved_reg[13]              | 4      | 14    | NO           | YES                | YES               | 14     | 0       | 
|main        | fft_0/stage_32/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[8]         | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|main        | fft_0/stage_32/HWBFLY.bfly/o_aux_reg                       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_16/HWBFLY.bfly/left_saved_reg[13]              | 4      | 14    | NO           | YES                | YES               | 14     | 0       | 
|main        | fft_0/stage_16/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[8]         | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|main        | fft_0/stage_16/HWBFLY.bfly/o_aux_reg                       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_8/HWBFLY.bfly/left_saved_reg[13]               | 4      | 14    | NO           | YES                | YES               | 14     | 0       | 
|main        | fft_0/stage_8/HWBFLY.bfly/CKPCE_ONE.p2c_in_reg[8]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_8/HWBFLY.bfly/o_aux_reg                        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_4/pipeline_reg[2]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | fft_0/stage_4/omem_reg[1][11]                              | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|main        | fft_0/stage_2/o_sync_reg                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     5|
|2     |CARRY4      |  1376|
|3     |DSP48E1_1   |     4|
|4     |DSP48E1_2   |     2|
|5     |LUT1        |   372|
|6     |LUT2        |  2123|
|7     |LUT3        |  1338|
|8     |LUT4        |  2008|
|9     |LUT5        |  1509|
|10    |LUT6        |  2596|
|11    |MUXF7       |     6|
|12    |RAM16X1S    |    36|
|13    |RAM32M      |    16|
|14    |RAM32X1S    |    12|
|15    |RAM64M      |     4|
|16    |RAM64X1S    |    12|
|17    |RAMB18E1    |     1|
|18    |RAMB18E1_1  |     3|
|19    |RAMB18E1_10 |     2|
|20    |RAMB18E1_11 |     1|
|21    |RAMB18E1_12 |     1|
|22    |RAMB18E1_13 |     1|
|23    |RAMB18E1_8  |     1|
|24    |RAMB18E1_9  |     1|
|25    |RAMB36E1    |     1|
|26    |RAMB36E1_1  |     1|
|27    |RAMB36E1_10 |     1|
|28    |RAMB36E1_11 |     1|
|29    |RAMB36E1_12 |     1|
|30    |RAMB36E1_13 |     1|
|31    |RAMB36E1_14 |     1|
|32    |RAMB36E1_15 |     1|
|33    |RAMB36E1_16 |     1|
|34    |RAMB36E1_17 |     1|
|35    |RAMB36E1_18 |     1|
|36    |RAMB36E1_19 |     1|
|37    |RAMB36E1_2  |     1|
|38    |RAMB36E1_20 |     1|
|39    |RAMB36E1_21 |     1|
|40    |RAMB36E1_22 |     1|
|41    |RAMB36E1_23 |     1|
|42    |RAMB36E1_24 |     1|
|43    |RAMB36E1_25 |     1|
|44    |RAMB36E1_26 |     1|
|45    |RAMB36E1_27 |     1|
|46    |RAMB36E1_28 |     1|
|47    |RAMB36E1_29 |     1|
|48    |RAMB36E1_3  |     1|
|49    |RAMB36E1_30 |     1|
|50    |RAMB36E1_31 |     1|
|51    |RAMB36E1_32 |     1|
|52    |RAMB36E1_33 |     1|
|53    |RAMB36E1_34 |     1|
|54    |RAMB36E1_35 |     1|
|55    |RAMB36E1_37 |     1|
|56    |RAMB36E1_4  |     1|
|57    |RAMB36E1_5  |     1|
|58    |RAMB36E1_6  |     1|
|59    |RAMB36E1_7  |     1|
|60    |RAMB36E1_8  |     1|
|61    |RAMB36E1_9  |     1|
|62    |SRL16E      |   209|
|63    |FDE_1       |    32|
|64    |FDRE        |  4851|
|65    |FDSE        |    12|
|66    |LD          |   144|
|67    |IBUF        |     9|
|68    |OBUF        |    36|
|69    |OBUFT       |     2|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------------+------+
|      |Instance                        |Module                       |Cells |
+------+--------------------------------+-----------------------------+------+
|1     |top                             |                             | 16762|
|2     |  fft_0                         |fftmain                      |  9038|
|3     |    revstage                    |bitreverse                   |    70|
|4     |    stage_1024                  |fftstage                     |  3370|
|5     |      \FWBFLY.bfly              |butterfly                    |  3278|
|6     |        do_rnd_left_i           |convround                    |    20|
|7     |        do_rnd_left_r           |convround_53                 |    20|
|8     |        do_rnd_right_i          |convround_54                 |    18|
|9     |        do_rnd_right_r          |convround_55                 |    18|
|10    |        p1                      |longbimpy                    |  1019|
|11    |          \GENSTAGES[0].genmpy  |bimpy_71                     |    58|
|12    |          \GENSTAGES[1].genmpy  |bimpy_72                     |    58|
|13    |          \GENSTAGES[2].genmpy  |bimpy_73                     |    58|
|14    |          \GENSTAGES[3].genmpy  |bimpy_74                     |    52|
|15    |          \GENSTAGES[4].genmpy  |bimpy_75                     |    46|
|16    |          lmpy_0                |bimpy_76                     |    56|
|17    |          lmpy_1                |bimpy_77                     |    58|
|18    |        p2                      |longbimpy_56                 |   941|
|19    |          \GENSTAGES[0].genmpy  |bimpy_64                     |    58|
|20    |          \GENSTAGES[1].genmpy  |bimpy_65                     |    58|
|21    |          \GENSTAGES[2].genmpy  |bimpy_66                     |    58|
|22    |          \GENSTAGES[3].genmpy  |bimpy_67                     |    52|
|23    |          \GENSTAGES[4].genmpy  |bimpy_68                     |    46|
|24    |          lmpy_0                |bimpy_69                     |    56|
|25    |          lmpy_1                |bimpy_70                     |    58|
|26    |        p3                      |longbimpy_57                 |   971|
|27    |          \GENSTAGES[0].genmpy  |bimpy                        |    58|
|28    |          \GENSTAGES[1].genmpy  |bimpy_58                     |    58|
|29    |          \GENSTAGES[2].genmpy  |bimpy_59                     |    58|
|30    |          \GENSTAGES[3].genmpy  |bimpy_60                     |    52|
|31    |          \GENSTAGES[4].genmpy  |bimpy_61                     |    46|
|32    |          lmpy_0                |bimpy_62                     |    56|
|33    |          lmpy_1                |bimpy_63                     |    58|
|34    |    stage_128                   |fftstage__parameterized2     |   667|
|35    |      \HWBFLY.bfly              |hwbfly_48                    |   561|
|36    |        do_rnd_left_i           |convround__parameterized1_49 |    19|
|37    |        do_rnd_left_r           |convround__parameterized1_50 |    19|
|38    |        do_rnd_right_i          |convround__parameterized0_51 |    15|
|39    |        do_rnd_right_r          |convround__parameterized0_52 |    15|
|40    |    stage_16                    |fftstage__parameterized5     |   657|
|41    |      \HWBFLY.bfly              |hwbfly_43                    |   539|
|42    |        do_rnd_left_i           |convround__parameterized1_44 |    19|
|43    |        do_rnd_left_r           |convround__parameterized1_45 |    19|
|44    |        do_rnd_right_i          |convround__parameterized0_46 |    15|
|45    |        do_rnd_right_r          |convround__parameterized0_47 |    15|
|46    |    stage_2                     |laststage                    |    84|
|47    |      do_rnd_i                  |convround__parameterized3    |     6|
|48    |      do_rnd_r                  |convround__parameterized3_42 |     6|
|49    |    stage_256                   |fftstage__parameterized1     |   629|
|50    |      \HWBFLY.bfly              |hwbfly_37                    |   549|
|51    |        do_rnd_left_i           |convround__parameterized1_38 |    19|
|52    |        do_rnd_left_r           |convround__parameterized1_39 |    19|
|53    |        do_rnd_right_i          |convround__parameterized0_40 |    15|
|54    |        do_rnd_right_r          |convround__parameterized0_41 |    15|
|55    |    stage_32                    |fftstage__parameterized4     |   692|
|56    |      \HWBFLY.bfly              |hwbfly_32                    |   558|
|57    |        do_rnd_left_i           |convround__parameterized1_33 |    19|
|58    |        do_rnd_left_r           |convround__parameterized1_34 |    19|
|59    |        do_rnd_right_i          |convround__parameterized0_35 |    15|
|60    |        do_rnd_right_r          |convround__parameterized0_36 |    15|
|61    |    stage_4                     |qtrstage                     |   236|
|62    |      do_rnd_diff_i             |convround__parameterized2    |    19|
|63    |      do_rnd_diff_r             |convround__parameterized2_29 |    20|
|64    |      do_rnd_sum_i              |convround__parameterized2_30 |    13|
|65    |      do_rnd_sum_r              |convround__parameterized2_31 |    13|
|66    |    stage_512                   |fftstage__parameterized0     |  1358|
|67    |      \FWBFLY.bfly              |butterfly__parameterized0    |  1272|
|68    |        do_rnd_left_i           |convround__parameterized0_12 |    19|
|69    |        do_rnd_left_r           |convround__parameterized0_13 |    19|
|70    |        do_rnd_right_i          |convround__parameterized0_14 |    15|
|71    |        do_rnd_right_r          |convround__parameterized0_15 |    15|
|72    |        p1                      |longbimpy__parameterized0    |   362|
|73    |          \GENSTAGES[0].genmpy  |bimpy__parameterized0_25     |    33|
|74    |          \GENSTAGES[1].genmpy  |bimpy__parameterized0_26     |    26|
|75    |          lmpy_0                |bimpy__parameterized0_27     |    33|
|76    |          lmpy_1                |bimpy__parameterized0_28     |    35|
|77    |        p2                      |longbimpy__parameterized0_16 |   320|
|78    |          \GENSTAGES[0].genmpy  |bimpy__parameterized0_21     |    33|
|79    |          \GENSTAGES[1].genmpy  |bimpy__parameterized0_22     |    26|
|80    |          lmpy_0                |bimpy__parameterized0_23     |    33|
|81    |          lmpy_1                |bimpy__parameterized0_24     |    35|
|82    |        p3                      |longbimpy__parameterized0_17 |   353|
|83    |          \GENSTAGES[0].genmpy  |bimpy__parameterized0        |    33|
|84    |          \GENSTAGES[1].genmpy  |bimpy__parameterized0_18     |    26|
|85    |          lmpy_0                |bimpy__parameterized0_19     |    36|
|86    |          lmpy_1                |bimpy__parameterized0_20     |    38|
|87    |    stage_64                    |fftstage__parameterized3     |   692|
|88    |      \HWBFLY.bfly              |hwbfly_7                     |   558|
|89    |        do_rnd_left_i           |convround__parameterized1_8  |    19|
|90    |        do_rnd_left_r           |convround__parameterized1_9  |    19|
|91    |        do_rnd_right_i          |convround__parameterized0_10 |    15|
|92    |        do_rnd_right_r          |convround__parameterized0_11 |    15|
|93    |    stage_8                     |fftstage__parameterized6     |   581|
|94    |      \HWBFLY.bfly              |hwbfly                       |   492|
|95    |        do_rnd_left_i           |convround__parameterized1    |    19|
|96    |        do_rnd_left_r           |convround__parameterized1_5  |    19|
|97    |        do_rnd_right_i          |convround__parameterized0    |    15|
|98    |        do_rnd_right_r          |convround__parameterized0_6  |    15|
|99    |  mic                           |audio_capture                |    65|
|100   |  nolabel_line178               |beatdetection                |   111|
|101   |  oled                          |Oled_Display                 |   649|
|102   |  slow_clock_6p25MHz            |slow_clock                   |    52|
|103   |  twentykhz                     |clock_divider                |   121|
|104   |  user_interface                |ui                           |  6231|
|105   |    beatHigh_bg                 |beaten_high_score_interface  |    16|
|106   |    clock_90pix                 |slow_clock_0                 |    63|
|107   |    game_start_bg               |game_start_interface         |    32|
|108   |    press_c_bg                  |instr_press_centre           |    16|
|109   |    press_d_bg                  |instr_press_down             |    16|
|110   |    press_l_bg                  |instr_press_left             |    32|
|111   |    press_r_bg                  |instr_press_right            |    16|
|112   |    press_up_bg                 |instr_press_up               |    16|
|113   |    random_gen1                 |random_x_generator1          |   465|
|114   |    random_gen2                 |random_x_generator2          |   462|
|115   |    random_gen3                 |random_x_generator3          |   209|
|116   |    random_gen4                 |random_x_generator4          |   212|
|117   |    random_gen_shape1           |random_shape_generator       |    38|
|118   |    random_gen_shape2           |random_shape_generator_1     |    38|
|119   |    random_gen_shape3           |random_shape_generator_2     |    20|
|120   |    random_gen_shape4           |random_shape_generator_3     |    19|
|121   |    score_display               |display_score                |  1231|
|122   |      slow_clock_960Hz          |slow_clock_4                 |    63|
|123   |    try_again_bg                |try_again_interface          |    32|
|124   |    welcome_bg                  |welcome_interface            |    16|
+------+--------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:36 ; elapsed = 00:06:16 . Memory (MB): peak = 1171.262 ; gain = 914.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 449 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:57 ; elapsed = 00:05:53 . Memory (MB): peak = 1171.262 ; gain = 646.531
Synthesis Optimization Complete : Time (s): cpu = 00:05:36 ; elapsed = 00:06:16 . Memory (MB): peak = 1171.262 ; gain = 914.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1701 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances
  LD => LDCE: 144 instances
  RAM16X1S => RAM32X1S (RAMS32): 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1S => RAM32X1S (RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
493 Infos, 359 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:39 ; elapsed = 00:06:21 . Memory (MB): peak = 1171.262 ; gain = 927.527
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/leowk/nus/EE2026 Vivado/project_improvement/project_improvement.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1171.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 02:24:18 2024...
