// Seed: 1418517147
module module_0 (
    output wor id_0,
    output uwire id_1,
    output wor id_2,
    output uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7,
    output uwire id_8,
    output tri id_9
);
  assign id_2 = 1;
  assign id_4 = 1 - 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    output wand id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri1 id_14,
    input tri0 id_15,
    input tri id_16,
    input tri id_17,
    input supply1 id_18,
    input tri1 id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_3,
      id_18,
      id_14,
      id_18,
      id_14,
      id_2
  );
  wire id_22;
  assign id_14 = 1;
  wire  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  =  id_29  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
endmodule
