# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.202
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='https://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('perl')
makedepends=('python')
source=("https://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('9cb61125bde350bc30746d616a8ee19f30007b920d8809acf3cf8b1d57edc534f4760fe92c07c27e60b81d98ef832c0aeab8dc7da07d64c99ae74cff354adc00')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
