```verilog
module mod_a (
    output out1, 
    output out2, 
    input a, 
    input b, 
    input c, 
    input d
);

// Module functionality goes here (not defined in the given specification)

endmodule

module top_module ( 
    input a, 
    input b, 
    input c,
    input d,
    output out1,
    output out2
);

    // Instantiating mod_a and connecting ports appropriately
    mod_a u_mod_a (
        .out1(out1),
        .out2(out2),
        .a(a),
        .b(b),
        .c(c),
        .d(d)
    );

endmodule
```