
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/pa.fromHdl.tcl
# create_project -name cpu_project -dir "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/planAhead_run_1" -part xc3s1200efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {reg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {pcselector.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {memory.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dataselector.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {alu.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {cpu.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1200efg320-4
Using Verific elaboration
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/reg.vhd" into library work
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/pcselector.vhd" into library work
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/memory.vhd" into library work
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/decoder.vhd" into library work
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/dataselector.vhd" into library work
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/alu.vhd" into library work
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/cpu.vhd" into library work
WARNING: [HDL 9-946] Actual for formal port data is neither a static name nor a globally static expression [D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/cpu.vhd:258]
Parsing VHDL file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.vhd" into library work
WARNING: [HDL 9-946] Actual for formal port clk is neither a static name nor a globally static expression [D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.vhd:58]
INFO: [Designutils 20-910] Reading macro library D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.ucf]
Finished Parsing UCF File [D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: cfa6dc60
open_rtl_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 533.152 ; gain = 98.953
update_compile_order -fileset sim_1
startgroup
set_property package_pin M14 [get_ports {Ram1Data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {Ram1Data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {Ram1Data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {Ram1Data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {Ram1Data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {Ram1Data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {Ram1Data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {Ram1Data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {Ram1Data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {Ram1Data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {Ram1Data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {Ram1Data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {Ram1Data[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {Ram1Data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {Ram1Data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {Ram1Data[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Ram2Data[15]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {Ram2Data[14]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {Ram2Data[13]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {Ram2Data[12]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {Ram2Data[11]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {Ram2Data[10]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {Ram2Data[9]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Ram2Data[8]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {Ram2Data[7]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {Ram2Data[6]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {Ram2Data[5]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {Ram2Data[4]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {Ram2Data[3]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {Ram2Data[2]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {Ram2Data[1]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {Ram2Data[0]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {Ram1Addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {Ram1Addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {Ram1Addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {Ram1Addr[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {Ram1Addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {Ram1Addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {Ram1Addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {Ram1Addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {Ram1Addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {Ram1Addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {Ram1Addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {Ram1Addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {Ram1Addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {Ram1Addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {Ram1Addr[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {Ram1Addr[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Ram2Addr[15]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {Ram2Addr[14]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {Ram2Addr[13]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Ram2Addr[12]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {Ram2Addr[11]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {Ram2Addr[10]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {Ram2Addr[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {Ram2Addr[8]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {Ram2Addr[7]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {Ram2Addr[6]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {Ram2Addr[5]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {Ram2Addr[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {Ram2Addr[3]}]
endgroup
startgroup
set_property package_pin N18 [get_ports {Ram2Addr[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {Ram2Addr[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {Ram2Addr[0]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {led[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {led[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {led[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {led[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {led[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {led[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {led[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports clk]
endgroup
startgroup
set_property package_pin B9 [get_ports clk_scan]
endgroup
startgroup
set_property package_pin U10 [get_ports start]
endgroup
startgroup
set_property package_pin M18 [get_ports Ram1WE]
endgroup
startgroup
set_property package_pin M16 [get_ports Ram1OE]
endgroup
startgroup
set_property package_pin M15 [get_ports Ram1EN]
endgroup
startgroup
set_property package_pin N10 [get_ports Ram2EN]
endgroup
startgroup
set_property package_pin R9 [get_ports Ram2OE]
endgroup
startgroup
set_property package_pin M9 [get_ports Ram2WE]
endgroup
startgroup
set_property package_pin C14 [get_ports rdn]
endgroup
startgroup
set_property package_pin A16 [get_ports dataReady]
endgroup
startgroup
set_property package_pin D14 [get_ports tbre]
endgroup
startgroup
set_property package_pin N9 [get_ports tsre]
endgroup
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 29 20:59:20 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
