INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/address_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/dma_destination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_destination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/dma_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_source
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/dma_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/done_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/fifo_2_entry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_2entry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sources_1/new/word_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arora/vivado_projects/dma_integrated/dma_integrated.srcs/sim_1/new/tb_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dma_top
