;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Rx_1__0__MASK EQU 0x80
Rx_1__0__PC EQU CYREG_PRT3_PC7
Rx_1__0__PORT EQU 3
Rx_1__0__SHIFT EQU 7
Rx_1__AG EQU CYREG_PRT3_AG
Rx_1__AMUX EQU CYREG_PRT3_AMUX
Rx_1__BIE EQU CYREG_PRT3_BIE
Rx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_1__BYP EQU CYREG_PRT3_BYP
Rx_1__CTL EQU CYREG_PRT3_CTL
Rx_1__DM0 EQU CYREG_PRT3_DM0
Rx_1__DM1 EQU CYREG_PRT3_DM1
Rx_1__DM2 EQU CYREG_PRT3_DM2
Rx_1__DR EQU CYREG_PRT3_DR
Rx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_1__MASK EQU 0x80
Rx_1__PORT EQU 3
Rx_1__PRT EQU CYREG_PRT3_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_1__PS EQU CYREG_PRT3_PS
Rx_1__SHIFT EQU 7
Rx_1__SLW EQU CYREG_PRT3_SLW

; TRIG
TRIG_Sync_ctrl_reg__0__MASK EQU 0x01
TRIG_Sync_ctrl_reg__0__POS EQU 0
TRIG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
TRIG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
TRIG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
TRIG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
TRIG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
TRIG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
TRIG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
TRIG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
TRIG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
TRIG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
TRIG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
TRIG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
TRIG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
TRIG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
TRIG_Sync_ctrl_reg__MASK EQU 0x01
TRIG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
TRIG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
TRIG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT3_PC6
Tx_1__0__PORT EQU 3
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT3_AG
Tx_1__AMUX EQU CYREG_PRT3_AMUX
Tx_1__BIE EQU CYREG_PRT3_BIE
Tx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_1__BYP EQU CYREG_PRT3_BYP
Tx_1__CTL EQU CYREG_PRT3_CTL
Tx_1__DM0 EQU CYREG_PRT3_DM0
Tx_1__DM1 EQU CYREG_PRT3_DM1
Tx_1__DM2 EQU CYREG_PRT3_DM2
Tx_1__DR EQU CYREG_PRT3_DR
Tx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 3
Tx_1__PRT EQU CYREG_PRT3_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_1__PS EQU CYREG_PRT3_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT3_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; RxISR
RxISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RxISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RxISR__INTC_MASK EQU 0x01
RxISR__INTC_NUMBER EQU 0
RxISR__INTC_PRIOR_NUM EQU 7
RxISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RxISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RxISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; HCSR04
HCSR04_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
HCSR04_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
HCSR04_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
HCSR04_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
HCSR04_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
HCSR04_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
HCSR04_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
HCSR04_TimerHW__PER0 EQU CYREG_TMR0_PER0
HCSR04_TimerHW__PER1 EQU CYREG_TMR0_PER1
HCSR04_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
HCSR04_TimerHW__PM_ACT_MSK EQU 0x01
HCSR04_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
HCSR04_TimerHW__PM_STBY_MSK EQU 0x01
HCSR04_TimerHW__RT0 EQU CYREG_TMR0_RT0
HCSR04_TimerHW__RT1 EQU CYREG_TMR0_RT1
HCSR04_TimerHW__SR0 EQU CYREG_TMR0_SR0

; RGB_OUT
RGB_OUT__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RGB_OUT__0__MASK EQU 0x08
RGB_OUT__0__PC EQU CYREG_PRT2_PC3
RGB_OUT__0__PORT EQU 2
RGB_OUT__0__SHIFT EQU 3
RGB_OUT__1__INTTYPE EQU CYREG_PICU2_INTTYPE4
RGB_OUT__1__MASK EQU 0x10
RGB_OUT__1__PC EQU CYREG_PRT2_PC4
RGB_OUT__1__PORT EQU 2
RGB_OUT__1__SHIFT EQU 4
RGB_OUT__2__INTTYPE EQU CYREG_PICU2_INTTYPE5
RGB_OUT__2__MASK EQU 0x20
RGB_OUT__2__PC EQU CYREG_PRT2_PC5
RGB_OUT__2__PORT EQU 2
RGB_OUT__2__SHIFT EQU 5
RGB_OUT__3__INTTYPE EQU CYREG_PICU2_INTTYPE6
RGB_OUT__3__MASK EQU 0x40
RGB_OUT__3__PC EQU CYREG_PRT2_PC6
RGB_OUT__3__PORT EQU 2
RGB_OUT__3__SHIFT EQU 6
RGB_OUT__AG EQU CYREG_PRT2_AG
RGB_OUT__AMUX EQU CYREG_PRT2_AMUX
RGB_OUT__BIE EQU CYREG_PRT2_BIE
RGB_OUT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_OUT__BYP EQU CYREG_PRT2_BYP
RGB_OUT__CTL EQU CYREG_PRT2_CTL
RGB_OUT__DM0 EQU CYREG_PRT2_DM0
RGB_OUT__DM1 EQU CYREG_PRT2_DM1
RGB_OUT__DM2 EQU CYREG_PRT2_DM2
RGB_OUT__DR EQU CYREG_PRT2_DR
RGB_OUT__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_OUT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_OUT__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_OUT__MASK EQU 0x78
RGB_OUT__PORT EQU 2
RGB_OUT__PRT EQU CYREG_PRT2_PRT
RGB_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_OUT__PS EQU CYREG_PRT2_PS
RGB_OUT__SHIFT EQU 3
RGB_OUT__SLW EQU CYREG_PRT2_SLW

; TRG_PIN
TRG_PIN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
TRG_PIN__0__MASK EQU 0x04
TRG_PIN__0__PC EQU CYREG_PRT2_PC2
TRG_PIN__0__PORT EQU 2
TRG_PIN__0__SHIFT EQU 2
TRG_PIN__AG EQU CYREG_PRT2_AG
TRG_PIN__AMUX EQU CYREG_PRT2_AMUX
TRG_PIN__BIE EQU CYREG_PRT2_BIE
TRG_PIN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TRG_PIN__BYP EQU CYREG_PRT2_BYP
TRG_PIN__CTL EQU CYREG_PRT2_CTL
TRG_PIN__DM0 EQU CYREG_PRT2_DM0
TRG_PIN__DM1 EQU CYREG_PRT2_DM1
TRG_PIN__DM2 EQU CYREG_PRT2_DM2
TRG_PIN__DR EQU CYREG_PRT2_DR
TRG_PIN__INP_DIS EQU CYREG_PRT2_INP_DIS
TRG_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TRG_PIN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TRG_PIN__LCD_EN EQU CYREG_PRT2_LCD_EN
TRG_PIN__MASK EQU 0x04
TRG_PIN__PORT EQU 2
TRG_PIN__PRT EQU CYREG_PRT2_PRT
TRG_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TRG_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TRG_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TRG_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TRG_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TRG_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TRG_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TRG_PIN__PS EQU CYREG_PRT2_PS
TRG_PIN__SHIFT EQU 2
TRG_PIN__SLW EQU CYREG_PRT2_SLW

; ECHO_PIN
ECHO_PIN__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
ECHO_PIN__0__MASK EQU 0x02
ECHO_PIN__0__PC EQU CYREG_PRT2_PC1
ECHO_PIN__0__PORT EQU 2
ECHO_PIN__0__SHIFT EQU 1
ECHO_PIN__AG EQU CYREG_PRT2_AG
ECHO_PIN__AMUX EQU CYREG_PRT2_AMUX
ECHO_PIN__BIE EQU CYREG_PRT2_BIE
ECHO_PIN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ECHO_PIN__BYP EQU CYREG_PRT2_BYP
ECHO_PIN__CTL EQU CYREG_PRT2_CTL
ECHO_PIN__DM0 EQU CYREG_PRT2_DM0
ECHO_PIN__DM1 EQU CYREG_PRT2_DM1
ECHO_PIN__DM2 EQU CYREG_PRT2_DM2
ECHO_PIN__DR EQU CYREG_PRT2_DR
ECHO_PIN__INP_DIS EQU CYREG_PRT2_INP_DIS
ECHO_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ECHO_PIN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ECHO_PIN__LCD_EN EQU CYREG_PRT2_LCD_EN
ECHO_PIN__MASK EQU 0x02
ECHO_PIN__PORT EQU 2
ECHO_PIN__PRT EQU CYREG_PRT2_PRT
ECHO_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ECHO_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ECHO_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ECHO_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ECHO_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ECHO_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ECHO_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ECHO_PIN__PS EQU CYREG_PRT2_PS
ECHO_PIN__SHIFT EQU 1
ECHO_PIN__SLW EQU CYREG_PRT2_SLW

; STEP_OUT
STEP_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
STEP_OUT__0__MASK EQU 0x01
STEP_OUT__0__PC EQU CYREG_PRT0_PC0
STEP_OUT__0__PORT EQU 0
STEP_OUT__0__SHIFT EQU 0
STEP_OUT__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
STEP_OUT__1__MASK EQU 0x02
STEP_OUT__1__PC EQU CYREG_PRT0_PC1
STEP_OUT__1__PORT EQU 0
STEP_OUT__1__SHIFT EQU 1
STEP_OUT__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
STEP_OUT__2__MASK EQU 0x04
STEP_OUT__2__PC EQU CYREG_PRT0_PC2
STEP_OUT__2__PORT EQU 0
STEP_OUT__2__SHIFT EQU 2
STEP_OUT__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
STEP_OUT__3__MASK EQU 0x08
STEP_OUT__3__PC EQU CYREG_PRT0_PC3
STEP_OUT__3__PORT EQU 0
STEP_OUT__3__SHIFT EQU 3
STEP_OUT__AG EQU CYREG_PRT0_AG
STEP_OUT__AMUX EQU CYREG_PRT0_AMUX
STEP_OUT__BIE EQU CYREG_PRT0_BIE
STEP_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
STEP_OUT__BYP EQU CYREG_PRT0_BYP
STEP_OUT__CTL EQU CYREG_PRT0_CTL
STEP_OUT__DM0 EQU CYREG_PRT0_DM0
STEP_OUT__DM1 EQU CYREG_PRT0_DM1
STEP_OUT__DM2 EQU CYREG_PRT0_DM2
STEP_OUT__DR EQU CYREG_PRT0_DR
STEP_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
STEP_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
STEP_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
STEP_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
STEP_OUT__MASK EQU 0x0F
STEP_OUT__PORT EQU 0
STEP_OUT__PRT EQU CYREG_PRT0_PRT
STEP_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
STEP_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
STEP_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
STEP_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
STEP_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
STEP_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
STEP_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
STEP_OUT__PS EQU CYREG_PRT0_PS
STEP_OUT__SHIFT EQU 0
STEP_OUT__SLW EQU CYREG_PRT0_SLW

; DIS_SENS_IN
DIS_SENS_IN__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
DIS_SENS_IN__0__MASK EQU 0x02
DIS_SENS_IN__0__PC EQU CYREG_PRT3_PC1
DIS_SENS_IN__0__PORT EQU 3
DIS_SENS_IN__0__SHIFT EQU 1
DIS_SENS_IN__AG EQU CYREG_PRT3_AG
DIS_SENS_IN__AMUX EQU CYREG_PRT3_AMUX
DIS_SENS_IN__BIE EQU CYREG_PRT3_BIE
DIS_SENS_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIS_SENS_IN__BYP EQU CYREG_PRT3_BYP
DIS_SENS_IN__CTL EQU CYREG_PRT3_CTL
DIS_SENS_IN__DM0 EQU CYREG_PRT3_DM0
DIS_SENS_IN__DM1 EQU CYREG_PRT3_DM1
DIS_SENS_IN__DM2 EQU CYREG_PRT3_DM2
DIS_SENS_IN__DR EQU CYREG_PRT3_DR
DIS_SENS_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
DIS_SENS_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIS_SENS_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIS_SENS_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
DIS_SENS_IN__MASK EQU 0x02
DIS_SENS_IN__PORT EQU 3
DIS_SENS_IN__PRT EQU CYREG_PRT3_PRT
DIS_SENS_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIS_SENS_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIS_SENS_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIS_SENS_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIS_SENS_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIS_SENS_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIS_SENS_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIS_SENS_IN__PS EQU CYREG_PRT3_PS
DIS_SENS_IN__SHIFT EQU 1
DIS_SENS_IN__SLW EQU CYREG_PRT3_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; Step_Control
Step_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Step_Control_Sync_ctrl_reg__0__POS EQU 0
Step_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Step_Control_Sync_ctrl_reg__1__POS EQU 1
Step_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Step_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Step_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Step_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Step_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Step_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Step_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Step_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Step_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Step_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Step_Control_Sync_ctrl_reg__2__POS EQU 2
Step_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Step_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Step_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Step_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Step_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Step_Control_Sync_ctrl_reg__MASK EQU 0x07
Step_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Step_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Step_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; LIGHT_SENS_IN
LIGHT_SENS_IN__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LIGHT_SENS_IN__0__MASK EQU 0x01
LIGHT_SENS_IN__0__PC EQU CYREG_PRT3_PC0
LIGHT_SENS_IN__0__PORT EQU 3
LIGHT_SENS_IN__0__SHIFT EQU 0
LIGHT_SENS_IN__AG EQU CYREG_PRT3_AG
LIGHT_SENS_IN__AMUX EQU CYREG_PRT3_AMUX
LIGHT_SENS_IN__BIE EQU CYREG_PRT3_BIE
LIGHT_SENS_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIGHT_SENS_IN__BYP EQU CYREG_PRT3_BYP
LIGHT_SENS_IN__CTL EQU CYREG_PRT3_CTL
LIGHT_SENS_IN__DM0 EQU CYREG_PRT3_DM0
LIGHT_SENS_IN__DM1 EQU CYREG_PRT3_DM1
LIGHT_SENS_IN__DM2 EQU CYREG_PRT3_DM2
LIGHT_SENS_IN__DR EQU CYREG_PRT3_DR
LIGHT_SENS_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
LIGHT_SENS_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIGHT_SENS_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIGHT_SENS_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
LIGHT_SENS_IN__MASK EQU 0x01
LIGHT_SENS_IN__PORT EQU 3
LIGHT_SENS_IN__PRT EQU CYREG_PRT3_PRT
LIGHT_SENS_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIGHT_SENS_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIGHT_SENS_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIGHT_SENS_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIGHT_SENS_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIGHT_SENS_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIGHT_SENS_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIGHT_SENS_IN__PS EQU CYREG_PRT3_PS
LIGHT_SENS_IN__SHIFT EQU 0
LIGHT_SENS_IN__SLW EQU CYREG_PRT3_SLW

; TMP36_SENS_IN
TMP36_SENS_IN__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
TMP36_SENS_IN__0__MASK EQU 0x04
TMP36_SENS_IN__0__PC EQU CYREG_PRT3_PC2
TMP36_SENS_IN__0__PORT EQU 3
TMP36_SENS_IN__0__SHIFT EQU 2
TMP36_SENS_IN__AG EQU CYREG_PRT3_AG
TMP36_SENS_IN__AMUX EQU CYREG_PRT3_AMUX
TMP36_SENS_IN__BIE EQU CYREG_PRT3_BIE
TMP36_SENS_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TMP36_SENS_IN__BYP EQU CYREG_PRT3_BYP
TMP36_SENS_IN__CTL EQU CYREG_PRT3_CTL
TMP36_SENS_IN__DM0 EQU CYREG_PRT3_DM0
TMP36_SENS_IN__DM1 EQU CYREG_PRT3_DM1
TMP36_SENS_IN__DM2 EQU CYREG_PRT3_DM2
TMP36_SENS_IN__DR EQU CYREG_PRT3_DR
TMP36_SENS_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
TMP36_SENS_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TMP36_SENS_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TMP36_SENS_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
TMP36_SENS_IN__MASK EQU 0x04
TMP36_SENS_IN__PORT EQU 3
TMP36_SENS_IN__PRT EQU CYREG_PRT3_PRT
TMP36_SENS_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TMP36_SENS_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TMP36_SENS_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TMP36_SENS_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TMP36_SENS_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TMP36_SENS_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TMP36_SENS_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TMP36_SENS_IN__PS EQU CYREG_PRT3_PS
TMP36_SENS_IN__SHIFT EQU 2
TMP36_SENS_IN__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
