#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1156640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11567d0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1149040 .functor NOT 1, L_0x118ab70, C4<0>, C4<0>, C4<0>;
L_0x1149640 .functor XOR 8, L_0x118a8a0, L_0x118a940, C4<00000000>, C4<00000000>;
L_0x1149940 .functor XOR 8, L_0x1149640, L_0x118aa30, C4<00000000>, C4<00000000>;
v0x11884f0_0 .net *"_ivl_10", 7 0, L_0x118aa30;  1 drivers
v0x11885f0_0 .net *"_ivl_12", 7 0, L_0x1149940;  1 drivers
v0x11886d0_0 .net *"_ivl_2", 7 0, L_0x118a800;  1 drivers
v0x1188790_0 .net *"_ivl_4", 7 0, L_0x118a8a0;  1 drivers
v0x1188870_0 .net *"_ivl_6", 7 0, L_0x118a940;  1 drivers
v0x11889a0_0 .net *"_ivl_8", 7 0, L_0x1149640;  1 drivers
v0x1188a80_0 .var "clk", 0 0;
v0x1188b20_0 .net "in", 7 0, v0x1185d60_0;  1 drivers
v0x1188bc0_0 .net "out_dut", 7 0, L_0x118a3a0;  1 drivers
v0x1188d10_0 .net "out_ref", 7 0, L_0x11892e0;  1 drivers
v0x1188de0_0 .var/2u "stats1", 159 0;
v0x1188ea0_0 .var/2u "strobe", 0 0;
v0x1188f60_0 .net "tb_match", 0 0, L_0x118ab70;  1 drivers
v0x1189020_0 .net "tb_mismatch", 0 0, L_0x1149040;  1 drivers
v0x11890e0_0 .net "wavedrom_enable", 0 0, v0x1185e20_0;  1 drivers
v0x11891b0_0 .net "wavedrom_title", 511 0, v0x1185ec0_0;  1 drivers
L_0x118a800 .concat [ 8 0 0 0], L_0x11892e0;
L_0x118a8a0 .concat [ 8 0 0 0], L_0x11892e0;
L_0x118a940 .concat [ 8 0 0 0], L_0x118a3a0;
L_0x118aa30 .concat [ 8 0 0 0], L_0x11892e0;
L_0x118ab70 .cmp/eeq 8, L_0x118a800, L_0x1149940;
S_0x115af40 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x11567d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0x1149340 .functor BUFZ 8, v0x1185d60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1149150_0 .net *"_ivl_0", 0 0, L_0x1189520;  1 drivers
v0x1149450_0 .net *"_ivl_10", 0 0, L_0x1189ad0;  1 drivers
v0x1149750_0 .net *"_ivl_12", 0 0, L_0x1189bc0;  1 drivers
v0x1149a50_0 .net *"_ivl_14", 0 0, L_0x1189d00;  1 drivers
v0x1149d50_0 .net *"_ivl_2", 0 0, L_0x1189610;  1 drivers
v0x114e1e0_0 .net *"_ivl_27", 7 0, L_0x1149340;  1 drivers
v0x114db80_0 .net *"_ivl_4", 0 0, L_0x1189750;  1 drivers
v0x1185140_0 .net *"_ivl_6", 0 0, L_0x1189870;  1 drivers
v0x1185220_0 .net *"_ivl_8", 0 0, L_0x11899f0;  1 drivers
v0x1185300_0 .net "in", 7 0, v0x1185d60_0;  alias, 1 drivers
v0x11853e0_0 .net "out", 7 0, L_0x11892e0;  alias, 1 drivers
LS_0x11892e0_0_0 .concat8 [ 1 1 1 1], L_0x1189520, L_0x1189610, L_0x1189750, L_0x1189870;
LS_0x11892e0_0_4 .concat8 [ 1 1 1 1], L_0x11899f0, L_0x1189ad0, L_0x1189bc0, L_0x1189d00;
L_0x11892e0 .concat8 [ 4 4 0 0], LS_0x11892e0_0_0, LS_0x11892e0_0_4;
L_0x1189520 .part L_0x1149340, 7, 1;
L_0x1189610 .part L_0x1149340, 6, 1;
L_0x1189750 .part L_0x1149340, 5, 1;
L_0x1189870 .part L_0x1149340, 4, 1;
L_0x11899f0 .part L_0x1149340, 3, 1;
L_0x1189ad0 .part L_0x1149340, 2, 1;
L_0x1189bc0 .part L_0x1149340, 1, 1;
L_0x1189d00 .part L_0x1149340, 0, 1;
S_0x1185520 .scope module, "stim1" "stimulus_gen" 3 91, 3 14 0, S_0x11567d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1185ca0_0 .net "clk", 0 0, v0x1188a80_0;  1 drivers
v0x1185d60_0 .var "in", 7 0;
v0x1185e20_0 .var "wavedrom_enable", 0 0;
v0x1185ec0_0 .var "wavedrom_title", 511 0;
E_0x11556d0/0 .event negedge, v0x1185ca0_0;
E_0x11556d0/1 .event posedge, v0x1185ca0_0;
E_0x11556d0 .event/or E_0x11556d0/0, E_0x11556d0/1;
E_0x1155340 .event negedge, v0x1185ca0_0;
E_0x1155710 .event posedge, v0x1185ca0_0;
S_0x11857a0 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0x1185520;
 .timescale -12 -12;
v0x11859a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1185aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0x1185520;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1186000 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x11567d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v0x1188080_0 .net "in", 7 0, v0x1185d60_0;  alias, 1 drivers
v0x11881b0_0 .net "out", 7 0, L_0x118a3a0;  alias, 1 drivers
L_0x1189df0 .part v0x1185d60_0, 7, 1;
L_0x1189e90 .part v0x1185d60_0, 6, 1;
L_0x1189f30 .part v0x1185d60_0, 5, 1;
L_0x1189fd0 .part v0x1185d60_0, 4, 1;
L_0x118a180 .part v0x1185d60_0, 3, 1;
L_0x118a220 .part v0x1185d60_0, 2, 1;
L_0x118a300 .part v0x1185d60_0, 1, 1;
LS_0x118a3a0_0_0 .concat8 [ 1 1 1 1], L_0x1189df0, L_0x1189e90, L_0x1189f30, L_0x1189fd0;
LS_0x118a3a0_0_4 .concat8 [ 1 1 1 1], L_0x118a180, L_0x118a220, L_0x118a300, L_0x118a710;
L_0x118a3a0 .concat8 [ 4 4 0 0], LS_0x118a3a0_0_0, LS_0x118a3a0_0_4;
L_0x118a710 .part v0x1185d60_0, 0, 1;
S_0x1186230 .scope generate, "reverse_loop[0]" "reverse_loop[0]" 4 9, 4 9 0, S_0x1186000;
 .timescale 0 0;
P_0x1186450 .param/l "i" 1 4 9, +C4<00>;
v0x1186530_0 .net *"_ivl_0", 0 0, L_0x1189df0;  1 drivers
S_0x1186610 .scope generate, "reverse_loop[1]" "reverse_loop[1]" 4 9, 4 9 0, S_0x1186000;
 .timescale 0 0;
P_0x1186830 .param/l "i" 1 4 9, +C4<01>;
v0x11868f0_0 .net *"_ivl_0", 0 0, L_0x1189e90;  1 drivers
S_0x11869d0 .scope generate, "reverse_loop[2]" "reverse_loop[2]" 4 9, 4 9 0, S_0x1186000;
 .timescale 0 0;
P_0x1186bd0 .param/l "i" 1 4 9, +C4<010>;
v0x1186c90_0 .net *"_ivl_0", 0 0, L_0x1189f30;  1 drivers
S_0x1186d70 .scope generate, "reverse_loop[3]" "reverse_loop[3]" 4 9, 4 9 0, S_0x1186000;
 .timescale 0 0;
P_0x1186f70 .param/l "i" 1 4 9, +C4<011>;
v0x1187050_0 .net *"_ivl_0", 0 0, L_0x1189fd0;  1 drivers
S_0x1187130 .scope generate, "reverse_loop[4]" "reverse_loop[4]" 4 9, 4 9 0, S_0x1186000;
 .timescale 0 0;
P_0x1187380 .param/l "i" 1 4 9, +C4<0100>;
v0x1187460_0 .net *"_ivl_0", 0 0, L_0x118a180;  1 drivers
S_0x1187540 .scope generate, "reverse_loop[5]" "reverse_loop[5]" 4 9, 4 9 0, S_0x1186000;
 .timescale 0 0;
P_0x1187740 .param/l "i" 1 4 9, +C4<0101>;
v0x1187820_0 .net *"_ivl_0", 0 0, L_0x118a220;  1 drivers
S_0x1187900 .scope generate, "reverse_loop[6]" "reverse_loop[6]" 4 9, 4 9 0, S_0x1186000;
 .timescale 0 0;
P_0x1187b00 .param/l "i" 1 4 9, +C4<0110>;
v0x1187be0_0 .net *"_ivl_0", 0 0, L_0x118a300;  1 drivers
S_0x1187cc0 .scope generate, "reverse_loop[7]" "reverse_loop[7]" 4 9, 4 9 0, S_0x1186000;
 .timescale 0 0;
P_0x1187ec0 .param/l "i" 1 4 9, +C4<0111>;
v0x1187fa0_0 .net *"_ivl_0", 0 0, L_0x118a710;  1 drivers
S_0x11882f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0x11567d0;
 .timescale -12 -12;
E_0x11409f0 .event anyedge, v0x1188ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1188ea0_0;
    %nor/r;
    %assign/vec4 v0x1188ea0_0, 0;
    %wait E_0x11409f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1185520;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155340;
    %wait E_0x1155710;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155710;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155710;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155710;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155710;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155710;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155710;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155710;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x1185d60_0, 0;
    %wait E_0x1155340;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1185aa0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11556d0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1185d60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x11567d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1188a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1188ea0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x11567d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1188a80_0;
    %inv;
    %store/vec4 v0x1188a80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x11567d0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1185ca0_0, v0x1189020_0, v0x1188b20_0, v0x1188d10_0, v0x1188bc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x11567d0;
T_7 ;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x11567d0;
T_8 ;
    %wait E_0x11556d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1188de0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1188de0_0, 4, 32;
    %load/vec4 v0x1188f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1188de0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1188de0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1188de0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1188d10_0;
    %load/vec4 v0x1188d10_0;
    %load/vec4 v0x1188bc0_0;
    %xor;
    %load/vec4 v0x1188d10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1188de0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1188de0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1188de0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorr/vectorr_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/vectorr/iter0/response41/top_module.sv";
