{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747852352391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747852352391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 15:32:32 2025 " "Processing started: Wed May 21 15:32:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747852352391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1747852352391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atividade12 -c atividade12 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off atividade12 -c atividade12 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1747852352391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1747852352791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1747852352791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdescidad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopdescidad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopdescidaD-behavior " "Found design unit 1: flipflopdescidaD-behavior" {  } { { "flipflopdescidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/flipflopdescidaD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363395 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopdescidaD " "Found entity 1: flipflopdescidaD" {  } { { "flipflopdescidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/flipflopdescidaD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852363395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopsubidad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopsubidad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopsubidaD-behavior " "Found design unit 1: flipflopsubidaD-behavior" {  } { { "flipflopsubidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/flipflopsubidaD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363395 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopsubidaD " "Found entity 1: flipflopsubidaD" {  } { { "flipflopsubidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/flipflopsubidaD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852363395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "late.vhd 2 1 " "Found 2 design units, including 1 entities, in source file late.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 late-behavior " "Found design unit 1: late-behavior" {  } { { "late.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/late.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363395 ""} { "Info" "ISGN_ENTITY_NAME" "1 late " "Found entity 1: late" {  } { { "late.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/late.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852363395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacoteffd.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pacoteffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pacoteffd " "Found design unit 1: Pacoteffd" {  } { { "pacoteffd.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/pacoteffd.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852363403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atividade12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atividade12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atividade12-behavior " "Found design unit 1: atividade12-behavior" {  } { { "atividade12.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/atividade12.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363404 ""} { "Info" "ISGN_ENTITY_NAME" "1 atividade12 " "Found entity 1: atividade12" {  } { { "atividade12.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/atividade12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747852363404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747852363404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atividade12 " "Elaborating entity \"atividade12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1747852363428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "late late:latchd " "Elaborating entity \"late\" for hierarchy \"late:latchd\"" {  } { { "atividade12.vhd" "latchd" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/atividade12.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747852363462 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q late.vhd(14) " "VHDL Process Statement warning at late.vhd(14): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "late.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/late.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1747852363462 "|atividade12|late:latchd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q late.vhd(14) " "Inferred latch for \"Q\" at late.vhd(14)" {  } { { "late.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/late.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1747852363462 "|atividade12|late:latchd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopsubidaD flipflopsubidaD:FlipFlopprocess " "Elaborating entity \"flipflopsubidaD\" for hierarchy \"flipflopsubidaD:FlipFlopprocess\"" {  } { { "atividade12.vhd" "FlipFlopprocess" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/atividade12.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747852363469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopdescidaD flipflopdescidaD:Flipflopwaituntil " "Elaborating entity \"flipflopdescidaD\" for hierarchy \"flipflopdescidaD:Flipflopwaituntil\"" {  } { { "atividade12.vhd" "Flipflopwaituntil" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11_1/atividade12.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747852363477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747852363681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 15:32:43 2025 " "Processing ended: Wed May 21 15:32:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747852363681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747852363681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747852363681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747852363681 ""}
