<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_315BEB55-9169-4696-96C5-772C8B2A9592"><title>Tline Spec (Differential)</title><body><section id="SECTION_PCB_Stack-up_315BEB55-9169-4696-96C5-772C8B2A9592_Tline_Spec_Differential_"><table id="TABLE_PCB_Stack-up_315BEB55-9169-4696-96C5-772C8B2A9592_Tline_Spec_Differential__1" scale="60"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential)</title><tgroup cols="12"><thead><row valign="top"><entry outputclass="rotate90">Trace</entry><entry outputclass="rotate90">Tline Type</entry><entry outputclass="rotate90">Routing Layers</entry><entry outputclass="rotate90">I/O</entry><entry outputclass="rotate90">Trace Width (um)</entry><entry outputclass="rotate90">Intra-Pair (um)</entry><entry outputclass="rotate90">S - ES (um)</entry><entry outputclass="rotate90">S - Non-ES (um)</entry><entry outputclass="rotate90">Z (Default) (ohm)</entry><entry outputclass="rotate90">A (dB/inch @ 5GHz)</entry><entry outputclass="rotate90">K, S - ES (%)</entry><entry outputclass="rotate90">K, S - Non-ES (%)</entry></row></thead><tbody><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>Differential Clock (Gen3 and below support), eUSB2, USB2.0</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>200</p></entry><entry><p>300</p></entry><entry><p>78</p></entry><entry><p>-0.88</p></entry><entry><p>0.11</p></entry><entry><p>0.012</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>375</p></entry><entry><p>500</p></entry><entry><p>78</p></entry><entry><p>-0.88</p></entry><entry><p>0.002</p></entry><entry><p>0</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CSI CPHY, CSI DPHY, eDP, HDMI</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>300</p></entry><entry><p>78</p></entry><entry><p>-0.88</p></entry><entry><p>1.3</p></entry><entry><p>0.012</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>78</p></entry><entry><p>-0.88</p></entry><entry><p>0.002</p></entry><entry><p>0.002</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CNVIO3, TCP DP, TCP TBT5</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>78</p></entry><entry><p>-0.88</p></entry><entry><p>0.002</p></entry><entry><p>0.002</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>78</p></entry><entry><p>-0.88</p></entry><entry><p>0.012</p></entry><entry><p>0.012</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Differential Clock (Gen3 and below support), eUSB2, USB2.0</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>200</p></entry><entry><p>300</p></entry><entry><p>80</p></entry><entry><p>-0.8</p></entry><entry><p>0.24</p></entry><entry><p>0.04</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>375</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.8</p></entry><entry><p>0.01</p></entry><entry><p>0.001</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CSI CPHY, CSI DPHY, eDP, HDMI</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>300</p></entry><entry><p>80</p></entry><entry><p>-0.81</p></entry><entry><p>1.93</p></entry><entry><p>0.04</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>80</p></entry><entry><p>-0.8</p></entry><entry><p>0.24</p></entry><entry><p>0.01</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CNVIO3, TCP DP, TCP TBT5</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>80</p></entry><entry><p>-0.8</p></entry><entry><p>0.01</p></entry><entry><p>0.01</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>80</p></entry><entry><p>-0.8</p></entry><entry><p>0.04</p></entry><entry><p>0.04</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>CSI DPHY, eUSB2, USB2.0</p></entry><entry><p>110</p></entry><entry><p>100</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>80</p></entry><entry><p>-0.89</p></entry><entry><p>-0.26</p></entry><entry><p>0.32</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>Differential Clock (Gen3 and below support)</p></entry><entry><p>110</p></entry><entry><p>100</p></entry><entry><p>300</p></entry><entry><p>375</p></entry><entry><p>80</p></entry><entry><p>-0.89</p></entry><entry><p>-0.26</p></entry><entry><p>0.19</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</p></entry><entry><p>110</p></entry><entry><p>100</p></entry><entry><p>500</p></entry><entry><p>760</p></entry><entry><p>80</p></entry><entry><p>-0.89</p></entry><entry><p>-0.14</p></entry><entry><p>0.035</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>CPU PCIe Gen4, HDMI, PCH PCIe Gen1-4, eDP</p></entry><entry><p>110</p></entry><entry><p>100</p></entry><entry><p>500</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.89</p></entry><entry><p>-0.14</p></entry><entry><p>0.1</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</p></entry><entry><p>120</p></entry><entry><p>130</p></entry><entry><p>800</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.86</p></entry><entry><p>-0.06</p></entry><entry><p>0.12</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>CNVIO3, TCP DP, TCP TBT5</p></entry><entry><p>110</p></entry><entry><p>100</p></entry><entry><p>800</p></entry><entry><p>800</p></entry><entry><p>80</p></entry><entry><p>-0.9</p></entry><entry><p>-0.05</p></entry><entry><p>0.03</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</p></entry><entry><p>110</p></entry><entry><p>100</p></entry><entry><p>750</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.9</p></entry><entry><p>-0.06</p></entry><entry><p>0.1</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>TCP TBT5 (Post-Channel)</p></entry><entry><p>120</p></entry><entry><p>130</p></entry><entry><p>800</p></entry><entry><p>800</p></entry><entry><p>80</p></entry><entry><p>-0.86</p></entry><entry><p>-0.06</p></entry><entry><p>0.04</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>HDMI (Post-Channel)</p></entry><entry><p>88</p></entry><entry><p>230</p></entry><entry><p>500</p></entry><entry><p>500</p></entry><entry><p>100</p></entry><entry><p>-0.86</p></entry><entry><p>-0.21</p></entry><entry><p>0.15</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CSI DPHY, eDP, eUSB2, HDMI, USB2.0</p></entry><entry><p>75</p></entry><entry><p>115</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>80</p></entry><entry><p>-0.87</p></entry><entry><p>0.012</p></entry><entry><p>0.012</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>Differential Clock (Gen3 and below support)</p></entry><entry><p>75</p></entry><entry><p>115</p></entry><entry><p>300</p></entry><entry><p>375</p></entry><entry><p>80</p></entry><entry><p>-0.87</p></entry><entry><p>0.012</p></entry><entry><p>0.002</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</p></entry><entry><p>75</p></entry><entry><p>115</p></entry><entry><p>375</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.87</p></entry><entry><p>0.002</p></entry><entry><p>0</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</p></entry><entry><p>75</p></entry><entry><p>115</p></entry><entry><p>375</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.87</p></entry><entry><p>0.002</p></entry><entry><p>0</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CNVIO3, TCP DP, TCP TBT5</p></entry><entry><p>75</p></entry><entry><p>115</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>80</p></entry><entry><p>-0.87</p></entry><entry><p>0.002</p></entry><entry><p>0.002</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CSI CPHY</p></entry><entry><p>80</p></entry><entry><p>170</p></entry><entry><p>170</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.87</p></entry><entry><p>0.213</p></entry><entry><p>0</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</p></entry><entry><p>75</p></entry><entry><p>115</p></entry><entry><p>450</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.86</p></entry><entry><p>0.21</p></entry><entry><p>0</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CSI DPHY, eDP, eUSB2, HDMI, USB2.0</p></entry><entry><p>80</p></entry><entry><p>120</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>80</p></entry><entry><p>-0.78</p></entry><entry><p>0.04</p></entry><entry><p>0.04</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Differential Clock (Gen3 and below support)</p></entry><entry><p>80</p></entry><entry><p>120</p></entry><entry><p>300</p></entry><entry><p>375</p></entry><entry><p>80</p></entry><entry><p>-0.78</p></entry><entry><p>0.04</p></entry><entry><p>0.01</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</p></entry><entry><p>80</p></entry><entry><p>120</p></entry><entry><p>375</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.78</p></entry><entry><p>0.01</p></entry><entry><p>0.001</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</p></entry><entry><p>80</p></entry><entry><p>120</p></entry><entry><p>375</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.78</p></entry><entry><p>0.01</p></entry><entry><p>0.001</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CNVIO3, TCP DP, TCP TBT5</p></entry><entry><p>80</p></entry><entry><p>120</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>80</p></entry><entry><p>-0.78</p></entry><entry><p>0.01</p></entry><entry><p>0.01</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</p></entry><entry><p>80</p></entry><entry><p>120</p></entry><entry><p>450</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.78</p></entry><entry><p>0.002</p></entry><entry><p>0.001</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CSI CPHY</p></entry><entry><p>85</p></entry><entry><p>170</p></entry><entry><p>170</p></entry><entry><p>500</p></entry><entry><p>80</p></entry><entry><p>-0.77</p></entry><entry><p>0.43</p></entry><entry><p>0.001</p></entry></row></tbody></tgroup></table><table id="TABLE_PCB_Stack-up_315BEB55-9169-4696-96C5-772C8B2A9592_Tline_Spec_Differential__2"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential) Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface</p></entry></row><row><entry><p>CNVIo3 to non-CNVIo3 pair spacing of 10H (H=Dielectric Thickness) is required.  If cannot be achieved then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVIo3 is required.</p></entry></row><row><entry><p>TCP TBT5, TCP DP and eDP AUX signals: If needed, B* MS S-ES(um)=250, S-Non-ES(um)=375 or greater, B* SL/DSL S-ES(um)=88, S-Non-ES(um)=300 or greater and M* MS/SL/DSL S-ES(um)/S-Non-ES(um)=300 or greater.</p></entry></row><row><entry><p>For DMI Gen5 M* MS routing, S-ES(um) can be relaxed to 500.</p></entry></row></tbody></tgroup></table></section></body></topic>