INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/Done assingment/Nano_processor/Nano_processor.sim/sim_1/synth/func/xsim/Program_counter_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_SUB
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-311] analyzing module D_FF_1
INFO: [VRFC 10-311] analyzing module D_FF_2
INFO: [VRFC 10-311] analyzing module D_FF_3
INFO: [VRFC 10-311] analyzing module MUX_8_to_1_4bit
INFO: [VRFC 10-311] analyzing module MUX_8_to_1_4bit_0
INFO: [VRFC 10-311] analyzing module Nano_Processor_0
INFO: [VRFC 10-311] analyzing module Register_Bank
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Slow_Clk
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ACER/Desktop/Done assingment/Nano_processor/Nano_processor.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ACER/Desktop/Done assingment/Nano_processor/Nano_processor.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ACER/Desktop/Done assingment/Nano_processor/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ACER/Desktop/Done assingment/Nano_processor/Nano_processor.srcs/sim_1/new/Program_counter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter_TB
