# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hydra-vivado.srcs/sources_1/imports/Final Processor Design/CSA/CSA.srcs/sources_1/new/Reg_File.v" \
"../../../../hydra-vivado.srcs/sim_1/imports/new/Reg_File_Tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
