<stg><name>accelerator_Pipeline_VITIS_LOOP_323_18</name>


<trans_list>

<trans id="1203" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_54"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4096" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4096 %weights_l0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
newFuncRoot:3 %biases_l0_load_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %biases_l0_load

]]></Node>
<StgValue><ssdm name="biases_l0_load_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4096 %biases_l0_load_read, i4096 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln55 = store i7 0, i7 %i_54

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_324_2.i113

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113:0 %i = load i7 %i_54

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_324_2.i113:1 %icmp_ln323 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_324_2.i113:2 %add_ln323 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113:3 %br_ln323 = br i1 %icmp_ln323, void %VITIS_LOOP_324_2.i113.split, void %_Z16updateWeightBiasILi64ELi64EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_324_2.i113.split:1 %zext_ln323 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln323"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="4096" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:5 %weights_l0_addr = getelementptr i4096 %weights_l0, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="weights_l0_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4096" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:6 %weights_l0_load = load i6 %weights_l0_addr

]]></Node>
<StgValue><ssdm name="weights_l0_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:9 %update_temp_mat_addr = getelementptr i64 %update_temp_mat, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:10 %update_temp_mat_load = load i6 %update_temp_mat_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:16 %update_temp_mat_1_addr = getelementptr i64 %update_temp_mat_1, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:17 %update_temp_mat_1_load = load i6 %update_temp_mat_1_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:23 %update_temp_mat_2_addr = getelementptr i64 %update_temp_mat_2, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:24 %update_temp_mat_2_load = load i6 %update_temp_mat_2_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_2_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:30 %update_temp_mat_3_addr = getelementptr i64 %update_temp_mat_3, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:31 %update_temp_mat_3_load = load i6 %update_temp_mat_3_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_3_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:37 %update_temp_mat_4_addr = getelementptr i64 %update_temp_mat_4, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:38 %update_temp_mat_4_load = load i6 %update_temp_mat_4_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_4_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:44 %update_temp_mat_5_addr = getelementptr i64 %update_temp_mat_5, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:45 %update_temp_mat_5_load = load i6 %update_temp_mat_5_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_5_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:51 %update_temp_mat_6_addr = getelementptr i64 %update_temp_mat_6, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:52 %update_temp_mat_6_load = load i6 %update_temp_mat_6_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_6_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:58 %update_temp_mat_7_addr = getelementptr i64 %update_temp_mat_7, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_7_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:59 %update_temp_mat_7_load = load i6 %update_temp_mat_7_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_7_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:65 %update_temp_mat_8_addr = getelementptr i64 %update_temp_mat_8, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_8_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:66 %update_temp_mat_8_load = load i6 %update_temp_mat_8_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_8_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:72 %update_temp_mat_9_addr = getelementptr i64 %update_temp_mat_9, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_9_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:73 %update_temp_mat_9_load = load i6 %update_temp_mat_9_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_9_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:79 %update_temp_mat_10_addr = getelementptr i64 %update_temp_mat_10, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_10_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:80 %update_temp_mat_10_load = load i6 %update_temp_mat_10_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_10_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:86 %update_temp_mat_11_addr = getelementptr i64 %update_temp_mat_11, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_11_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:87 %update_temp_mat_11_load = load i6 %update_temp_mat_11_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_11_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:93 %update_temp_mat_12_addr = getelementptr i64 %update_temp_mat_12, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_12_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:94 %update_temp_mat_12_load = load i6 %update_temp_mat_12_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_12_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:100 %update_temp_mat_13_addr = getelementptr i64 %update_temp_mat_13, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_13_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:101 %update_temp_mat_13_load = load i6 %update_temp_mat_13_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_13_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:107 %update_temp_mat_14_addr = getelementptr i64 %update_temp_mat_14, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_14_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:108 %update_temp_mat_14_load = load i6 %update_temp_mat_14_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_14_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:114 %update_temp_mat_15_addr = getelementptr i64 %update_temp_mat_15, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_15_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:115 %update_temp_mat_15_load = load i6 %update_temp_mat_15_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_15_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:121 %update_temp_mat_16_addr = getelementptr i64 %update_temp_mat_16, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_16_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:122 %update_temp_mat_16_load = load i6 %update_temp_mat_16_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_16_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:128 %update_temp_mat_17_addr = getelementptr i64 %update_temp_mat_17, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_17_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:129 %update_temp_mat_17_load = load i6 %update_temp_mat_17_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_17_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:135 %update_temp_mat_18_addr = getelementptr i64 %update_temp_mat_18, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_18_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:136 %update_temp_mat_18_load = load i6 %update_temp_mat_18_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_18_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:142 %update_temp_mat_19_addr = getelementptr i64 %update_temp_mat_19, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_19_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:143 %update_temp_mat_19_load = load i6 %update_temp_mat_19_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_19_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:149 %update_temp_mat_20_addr = getelementptr i64 %update_temp_mat_20, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_20_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:150 %update_temp_mat_20_load = load i6 %update_temp_mat_20_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_20_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:156 %update_temp_mat_21_addr = getelementptr i64 %update_temp_mat_21, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_21_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:157 %update_temp_mat_21_load = load i6 %update_temp_mat_21_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_21_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:163 %update_temp_mat_22_addr = getelementptr i64 %update_temp_mat_22, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_22_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:164 %update_temp_mat_22_load = load i6 %update_temp_mat_22_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_22_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:170 %update_temp_mat_23_addr = getelementptr i64 %update_temp_mat_23, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_23_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:171 %update_temp_mat_23_load = load i6 %update_temp_mat_23_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_23_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:177 %update_temp_mat_24_addr = getelementptr i64 %update_temp_mat_24, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_24_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:178 %update_temp_mat_24_load = load i6 %update_temp_mat_24_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_24_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:184 %update_temp_mat_25_addr = getelementptr i64 %update_temp_mat_25, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_25_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:185 %update_temp_mat_25_load = load i6 %update_temp_mat_25_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_25_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:191 %update_temp_mat_26_addr = getelementptr i64 %update_temp_mat_26, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_26_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:192 %update_temp_mat_26_load = load i6 %update_temp_mat_26_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_26_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:198 %update_temp_mat_27_addr = getelementptr i64 %update_temp_mat_27, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_27_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:199 %update_temp_mat_27_load = load i6 %update_temp_mat_27_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_27_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:205 %update_temp_mat_28_addr = getelementptr i64 %update_temp_mat_28, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_28_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:206 %update_temp_mat_28_load = load i6 %update_temp_mat_28_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_28_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:212 %update_temp_mat_29_addr = getelementptr i64 %update_temp_mat_29, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_29_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:213 %update_temp_mat_29_load = load i6 %update_temp_mat_29_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_29_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:219 %update_temp_mat_30_addr = getelementptr i64 %update_temp_mat_30, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_30_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:220 %update_temp_mat_30_load = load i6 %update_temp_mat_30_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_30_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:226 %update_temp_mat_31_addr = getelementptr i64 %update_temp_mat_31, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_31_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:227 %update_temp_mat_31_load = load i6 %update_temp_mat_31_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_31_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:233 %update_temp_mat_32_addr = getelementptr i64 %update_temp_mat_32, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_32_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:234 %update_temp_mat_32_load = load i6 %update_temp_mat_32_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_32_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:240 %update_temp_mat_33_addr = getelementptr i64 %update_temp_mat_33, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_33_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:241 %update_temp_mat_33_load = load i6 %update_temp_mat_33_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_33_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:247 %update_temp_mat_34_addr = getelementptr i64 %update_temp_mat_34, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_34_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:248 %update_temp_mat_34_load = load i6 %update_temp_mat_34_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_34_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:254 %update_temp_mat_35_addr = getelementptr i64 %update_temp_mat_35, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_35_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:255 %update_temp_mat_35_load = load i6 %update_temp_mat_35_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_35_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:261 %update_temp_mat_36_addr = getelementptr i64 %update_temp_mat_36, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_36_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:262 %update_temp_mat_36_load = load i6 %update_temp_mat_36_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_36_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:268 %update_temp_mat_37_addr = getelementptr i64 %update_temp_mat_37, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_37_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:269 %update_temp_mat_37_load = load i6 %update_temp_mat_37_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_37_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:275 %update_temp_mat_38_addr = getelementptr i64 %update_temp_mat_38, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_38_addr"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:276 %update_temp_mat_38_load = load i6 %update_temp_mat_38_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_38_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:282 %update_temp_mat_39_addr = getelementptr i64 %update_temp_mat_39, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_39_addr"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:283 %update_temp_mat_39_load = load i6 %update_temp_mat_39_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_39_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:289 %update_temp_mat_40_addr = getelementptr i64 %update_temp_mat_40, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_40_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:290 %update_temp_mat_40_load = load i6 %update_temp_mat_40_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_40_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:296 %update_temp_mat_41_addr = getelementptr i64 %update_temp_mat_41, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_41_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:297 %update_temp_mat_41_load = load i6 %update_temp_mat_41_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_41_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:303 %update_temp_mat_42_addr = getelementptr i64 %update_temp_mat_42, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_42_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:304 %update_temp_mat_42_load = load i6 %update_temp_mat_42_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_42_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:310 %update_temp_mat_43_addr = getelementptr i64 %update_temp_mat_43, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_43_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:311 %update_temp_mat_43_load = load i6 %update_temp_mat_43_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_43_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:317 %update_temp_mat_44_addr = getelementptr i64 %update_temp_mat_44, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_44_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:318 %update_temp_mat_44_load = load i6 %update_temp_mat_44_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_44_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:324 %update_temp_mat_45_addr = getelementptr i64 %update_temp_mat_45, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_45_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:325 %update_temp_mat_45_load = load i6 %update_temp_mat_45_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_45_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:331 %update_temp_mat_46_addr = getelementptr i64 %update_temp_mat_46, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_46_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:332 %update_temp_mat_46_load = load i6 %update_temp_mat_46_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_46_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:338 %update_temp_mat_47_addr = getelementptr i64 %update_temp_mat_47, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_47_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:339 %update_temp_mat_47_load = load i6 %update_temp_mat_47_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_47_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:345 %update_temp_mat_48_addr = getelementptr i64 %update_temp_mat_48, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_48_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:346 %update_temp_mat_48_load = load i6 %update_temp_mat_48_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_48_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:352 %update_temp_mat_49_addr = getelementptr i64 %update_temp_mat_49, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_49_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:353 %update_temp_mat_49_load = load i6 %update_temp_mat_49_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_49_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:359 %update_temp_mat_50_addr = getelementptr i64 %update_temp_mat_50, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_50_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:360 %update_temp_mat_50_load = load i6 %update_temp_mat_50_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_50_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:366 %update_temp_mat_51_addr = getelementptr i64 %update_temp_mat_51, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_51_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:367 %update_temp_mat_51_load = load i6 %update_temp_mat_51_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_51_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:373 %update_temp_mat_52_addr = getelementptr i64 %update_temp_mat_52, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_52_addr"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:374 %update_temp_mat_52_load = load i6 %update_temp_mat_52_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_52_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:380 %update_temp_mat_53_addr = getelementptr i64 %update_temp_mat_53, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_53_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:381 %update_temp_mat_53_load = load i6 %update_temp_mat_53_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_53_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:387 %update_temp_mat_54_addr = getelementptr i64 %update_temp_mat_54, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_54_addr"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:388 %update_temp_mat_54_load = load i6 %update_temp_mat_54_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_54_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:394 %update_temp_mat_55_addr = getelementptr i64 %update_temp_mat_55, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_55_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:395 %update_temp_mat_55_load = load i6 %update_temp_mat_55_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_55_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:401 %update_temp_mat_56_addr = getelementptr i64 %update_temp_mat_56, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_56_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:402 %update_temp_mat_56_load = load i6 %update_temp_mat_56_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_56_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:408 %update_temp_mat_57_addr = getelementptr i64 %update_temp_mat_57, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_57_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:409 %update_temp_mat_57_load = load i6 %update_temp_mat_57_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_57_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:415 %update_temp_mat_58_addr = getelementptr i64 %update_temp_mat_58, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_58_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:416 %update_temp_mat_58_load = load i6 %update_temp_mat_58_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_58_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:422 %update_temp_mat_59_addr = getelementptr i64 %update_temp_mat_59, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_59_addr"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:423 %update_temp_mat_59_load = load i6 %update_temp_mat_59_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_59_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:429 %update_temp_mat_60_addr = getelementptr i64 %update_temp_mat_60, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_60_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:430 %update_temp_mat_60_load = load i6 %update_temp_mat_60_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_60_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:436 %update_temp_mat_61_addr = getelementptr i64 %update_temp_mat_61, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_61_addr"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:437 %update_temp_mat_61_load = load i6 %update_temp_mat_61_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_61_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:443 %update_temp_mat_62_addr = getelementptr i64 %update_temp_mat_62, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_62_addr"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:444 %update_temp_mat_62_load = load i6 %update_temp_mat_62_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_62_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:450 %update_temp_mat_63_addr = getelementptr i64 %update_temp_mat_63, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_63_addr"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:451 %update_temp_mat_63_load = load i6 %update_temp_mat_63_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_63_load"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_324_2.i113.split:457 %trunc_ln56 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:463 %d_l0_0_addr = getelementptr i64 %d_l0_0, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="d_l0_0_addr"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:464 %d_l0_0_load = load i6 %d_l0_0_addr

]]></Node>
<StgValue><ssdm name="d_l0_0_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113.split:475 %store_ln55 = store i7 %add_ln323, i7 %i_54

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4096" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:6 %weights_l0_load = load i6 %weights_l0_addr

]]></Node>
<StgValue><ssdm name="weights_l0_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i113.split:7 %trunc_ln325 = trunc i4096 %weights_l0_load

]]></Node>
<StgValue><ssdm name="trunc_ln325"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:10 %update_temp_mat_load = load i6 %update_temp_mat_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:11 %mul_i5 = dmul i64 %update_temp_mat_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:14 %trunc_ln325_s = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln325_s"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:17 %update_temp_mat_1_load = load i6 %update_temp_mat_1_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_1_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:18 %mul_i119_1 = dmul i64 %update_temp_mat_1_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:21 %trunc_ln325_1 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln325_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:24 %update_temp_mat_2_load = load i6 %update_temp_mat_2_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_2_load"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:25 %mul_i119_2 = dmul i64 %update_temp_mat_2_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_2"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:28 %trunc_ln325_2 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln325_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:31 %update_temp_mat_3_load = load i6 %update_temp_mat_3_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_3_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:32 %mul_i119_3 = dmul i64 %update_temp_mat_3_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:35 %trunc_ln325_3 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln325_3"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:38 %update_temp_mat_4_load = load i6 %update_temp_mat_4_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_4_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:39 %mul_i119_4 = dmul i64 %update_temp_mat_4_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_4"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:42 %trunc_ln325_4 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln325_4"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:45 %update_temp_mat_5_load = load i6 %update_temp_mat_5_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_5_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:46 %mul_i119_5 = dmul i64 %update_temp_mat_5_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_5"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:49 %trunc_ln325_5 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln325_5"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:52 %update_temp_mat_6_load = load i6 %update_temp_mat_6_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_6_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:53 %mul_i119_6 = dmul i64 %update_temp_mat_6_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_6"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:56 %trunc_ln325_6 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln325_6"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:59 %update_temp_mat_7_load = load i6 %update_temp_mat_7_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_7_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:60 %mul_i119_7 = dmul i64 %update_temp_mat_7_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_7"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:63 %trunc_ln325_7 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="trunc_ln325_7"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:66 %update_temp_mat_8_load = load i6 %update_temp_mat_8_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_8_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:67 %mul_i119_8 = dmul i64 %update_temp_mat_8_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_8"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:70 %trunc_ln325_8 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 576, i32 639

]]></Node>
<StgValue><ssdm name="trunc_ln325_8"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:73 %update_temp_mat_9_load = load i6 %update_temp_mat_9_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_9_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:74 %mul_i119_9 = dmul i64 %update_temp_mat_9_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_9"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:77 %trunc_ln325_9 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 640, i32 703

]]></Node>
<StgValue><ssdm name="trunc_ln325_9"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:80 %update_temp_mat_10_load = load i6 %update_temp_mat_10_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_10_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:81 %mul_i119_s = dmul i64 %update_temp_mat_10_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_s"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:84 %trunc_ln325_10 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 704, i32 767

]]></Node>
<StgValue><ssdm name="trunc_ln325_10"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:87 %update_temp_mat_11_load = load i6 %update_temp_mat_11_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_11_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:91 %trunc_ln325_11 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 768, i32 831

]]></Node>
<StgValue><ssdm name="trunc_ln325_11"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:94 %update_temp_mat_12_load = load i6 %update_temp_mat_12_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_12_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:98 %trunc_ln325_12 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 832, i32 895

]]></Node>
<StgValue><ssdm name="trunc_ln325_12"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:101 %update_temp_mat_13_load = load i6 %update_temp_mat_13_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_13_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:105 %trunc_ln325_13 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 896, i32 959

]]></Node>
<StgValue><ssdm name="trunc_ln325_13"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:108 %update_temp_mat_14_load = load i6 %update_temp_mat_14_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_14_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:112 %trunc_ln325_14 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 960, i32 1023

]]></Node>
<StgValue><ssdm name="trunc_ln325_14"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:115 %update_temp_mat_15_load = load i6 %update_temp_mat_15_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_15_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:119 %trunc_ln325_15 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1024, i32 1087

]]></Node>
<StgValue><ssdm name="trunc_ln325_15"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:122 %update_temp_mat_16_load = load i6 %update_temp_mat_16_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_16_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:126 %trunc_ln325_16 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1088, i32 1151

]]></Node>
<StgValue><ssdm name="trunc_ln325_16"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:129 %update_temp_mat_17_load = load i6 %update_temp_mat_17_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_17_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:133 %trunc_ln325_17 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1152, i32 1215

]]></Node>
<StgValue><ssdm name="trunc_ln325_17"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:136 %update_temp_mat_18_load = load i6 %update_temp_mat_18_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_18_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:140 %trunc_ln325_18 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1216, i32 1279

]]></Node>
<StgValue><ssdm name="trunc_ln325_18"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:143 %update_temp_mat_19_load = load i6 %update_temp_mat_19_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_19_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:147 %trunc_ln325_19 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1280, i32 1343

]]></Node>
<StgValue><ssdm name="trunc_ln325_19"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:150 %update_temp_mat_20_load = load i6 %update_temp_mat_20_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_20_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:154 %trunc_ln325_20 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1344, i32 1407

]]></Node>
<StgValue><ssdm name="trunc_ln325_20"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:157 %update_temp_mat_21_load = load i6 %update_temp_mat_21_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_21_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:161 %trunc_ln325_21 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1408, i32 1471

]]></Node>
<StgValue><ssdm name="trunc_ln325_21"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:164 %update_temp_mat_22_load = load i6 %update_temp_mat_22_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_22_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:168 %trunc_ln325_22 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1472, i32 1535

]]></Node>
<StgValue><ssdm name="trunc_ln325_22"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:171 %update_temp_mat_23_load = load i6 %update_temp_mat_23_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_23_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:175 %trunc_ln325_23 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1536, i32 1599

]]></Node>
<StgValue><ssdm name="trunc_ln325_23"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:178 %update_temp_mat_24_load = load i6 %update_temp_mat_24_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_24_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:182 %trunc_ln325_24 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1600, i32 1663

]]></Node>
<StgValue><ssdm name="trunc_ln325_24"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:185 %update_temp_mat_25_load = load i6 %update_temp_mat_25_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_25_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:189 %trunc_ln325_25 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1664, i32 1727

]]></Node>
<StgValue><ssdm name="trunc_ln325_25"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:192 %update_temp_mat_26_load = load i6 %update_temp_mat_26_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_26_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:196 %trunc_ln325_26 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1728, i32 1791

]]></Node>
<StgValue><ssdm name="trunc_ln325_26"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:199 %update_temp_mat_27_load = load i6 %update_temp_mat_27_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_27_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:203 %trunc_ln325_27 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1792, i32 1855

]]></Node>
<StgValue><ssdm name="trunc_ln325_27"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:206 %update_temp_mat_28_load = load i6 %update_temp_mat_28_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_28_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:210 %trunc_ln325_28 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1856, i32 1919

]]></Node>
<StgValue><ssdm name="trunc_ln325_28"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:213 %update_temp_mat_29_load = load i6 %update_temp_mat_29_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_29_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:217 %trunc_ln325_29 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1920, i32 1983

]]></Node>
<StgValue><ssdm name="trunc_ln325_29"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:220 %update_temp_mat_30_load = load i6 %update_temp_mat_30_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_30_load"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:224 %trunc_ln325_30 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 1984, i32 2047

]]></Node>
<StgValue><ssdm name="trunc_ln325_30"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:227 %update_temp_mat_31_load = load i6 %update_temp_mat_31_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_31_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:231 %trunc_ln325_31 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2048, i32 2111

]]></Node>
<StgValue><ssdm name="trunc_ln325_31"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:234 %update_temp_mat_32_load = load i6 %update_temp_mat_32_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_32_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:238 %trunc_ln325_32 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2112, i32 2175

]]></Node>
<StgValue><ssdm name="trunc_ln325_32"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:241 %update_temp_mat_33_load = load i6 %update_temp_mat_33_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_33_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:245 %trunc_ln325_33 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2176, i32 2239

]]></Node>
<StgValue><ssdm name="trunc_ln325_33"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:248 %update_temp_mat_34_load = load i6 %update_temp_mat_34_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_34_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:252 %trunc_ln325_34 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2240, i32 2303

]]></Node>
<StgValue><ssdm name="trunc_ln325_34"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:255 %update_temp_mat_35_load = load i6 %update_temp_mat_35_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_35_load"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:259 %trunc_ln325_35 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2304, i32 2367

]]></Node>
<StgValue><ssdm name="trunc_ln325_35"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:262 %update_temp_mat_36_load = load i6 %update_temp_mat_36_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_36_load"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:266 %trunc_ln325_36 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2368, i32 2431

]]></Node>
<StgValue><ssdm name="trunc_ln325_36"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:269 %update_temp_mat_37_load = load i6 %update_temp_mat_37_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_37_load"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:273 %trunc_ln325_37 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2432, i32 2495

]]></Node>
<StgValue><ssdm name="trunc_ln325_37"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:276 %update_temp_mat_38_load = load i6 %update_temp_mat_38_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_38_load"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:280 %trunc_ln325_38 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2496, i32 2559

]]></Node>
<StgValue><ssdm name="trunc_ln325_38"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:283 %update_temp_mat_39_load = load i6 %update_temp_mat_39_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_39_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:287 %trunc_ln325_39 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2560, i32 2623

]]></Node>
<StgValue><ssdm name="trunc_ln325_39"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:290 %update_temp_mat_40_load = load i6 %update_temp_mat_40_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_40_load"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:294 %trunc_ln325_40 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2624, i32 2687

]]></Node>
<StgValue><ssdm name="trunc_ln325_40"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:297 %update_temp_mat_41_load = load i6 %update_temp_mat_41_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_41_load"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:301 %trunc_ln325_41 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2688, i32 2751

]]></Node>
<StgValue><ssdm name="trunc_ln325_41"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:304 %update_temp_mat_42_load = load i6 %update_temp_mat_42_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_42_load"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:308 %trunc_ln325_42 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2752, i32 2815

]]></Node>
<StgValue><ssdm name="trunc_ln325_42"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:311 %update_temp_mat_43_load = load i6 %update_temp_mat_43_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_43_load"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:315 %trunc_ln325_43 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2816, i32 2879

]]></Node>
<StgValue><ssdm name="trunc_ln325_43"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:318 %update_temp_mat_44_load = load i6 %update_temp_mat_44_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_44_load"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:322 %trunc_ln325_44 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2880, i32 2943

]]></Node>
<StgValue><ssdm name="trunc_ln325_44"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:325 %update_temp_mat_45_load = load i6 %update_temp_mat_45_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_45_load"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:329 %trunc_ln325_45 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 2944, i32 3007

]]></Node>
<StgValue><ssdm name="trunc_ln325_45"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:332 %update_temp_mat_46_load = load i6 %update_temp_mat_46_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_46_load"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:336 %trunc_ln325_46 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3008, i32 3071

]]></Node>
<StgValue><ssdm name="trunc_ln325_46"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:339 %update_temp_mat_47_load = load i6 %update_temp_mat_47_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_47_load"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:343 %trunc_ln325_47 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3072, i32 3135

]]></Node>
<StgValue><ssdm name="trunc_ln325_47"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:346 %update_temp_mat_48_load = load i6 %update_temp_mat_48_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_48_load"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:350 %trunc_ln325_48 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3136, i32 3199

]]></Node>
<StgValue><ssdm name="trunc_ln325_48"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:353 %update_temp_mat_49_load = load i6 %update_temp_mat_49_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_49_load"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:357 %trunc_ln325_49 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3200, i32 3263

]]></Node>
<StgValue><ssdm name="trunc_ln325_49"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:360 %update_temp_mat_50_load = load i6 %update_temp_mat_50_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_50_load"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:364 %trunc_ln325_50 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3264, i32 3327

]]></Node>
<StgValue><ssdm name="trunc_ln325_50"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:367 %update_temp_mat_51_load = load i6 %update_temp_mat_51_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_51_load"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:371 %trunc_ln325_51 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3328, i32 3391

]]></Node>
<StgValue><ssdm name="trunc_ln325_51"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:374 %update_temp_mat_52_load = load i6 %update_temp_mat_52_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_52_load"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:378 %trunc_ln325_52 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3392, i32 3455

]]></Node>
<StgValue><ssdm name="trunc_ln325_52"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:381 %update_temp_mat_53_load = load i6 %update_temp_mat_53_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_53_load"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:385 %trunc_ln325_53 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3456, i32 3519

]]></Node>
<StgValue><ssdm name="trunc_ln325_53"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:388 %update_temp_mat_54_load = load i6 %update_temp_mat_54_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_54_load"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:392 %trunc_ln325_54 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3520, i32 3583

]]></Node>
<StgValue><ssdm name="trunc_ln325_54"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:395 %update_temp_mat_55_load = load i6 %update_temp_mat_55_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_55_load"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:399 %trunc_ln325_55 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3584, i32 3647

]]></Node>
<StgValue><ssdm name="trunc_ln325_55"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:402 %update_temp_mat_56_load = load i6 %update_temp_mat_56_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_56_load"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:406 %trunc_ln325_56 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3648, i32 3711

]]></Node>
<StgValue><ssdm name="trunc_ln325_56"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:409 %update_temp_mat_57_load = load i6 %update_temp_mat_57_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_57_load"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:413 %trunc_ln325_57 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3712, i32 3775

]]></Node>
<StgValue><ssdm name="trunc_ln325_57"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:416 %update_temp_mat_58_load = load i6 %update_temp_mat_58_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_58_load"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:420 %trunc_ln325_58 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3776, i32 3839

]]></Node>
<StgValue><ssdm name="trunc_ln325_58"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:423 %update_temp_mat_59_load = load i6 %update_temp_mat_59_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_59_load"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:427 %trunc_ln325_59 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3840, i32 3903

]]></Node>
<StgValue><ssdm name="trunc_ln325_59"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:430 %update_temp_mat_60_load = load i6 %update_temp_mat_60_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_60_load"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:434 %trunc_ln325_60 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3904, i32 3967

]]></Node>
<StgValue><ssdm name="trunc_ln325_60"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:437 %update_temp_mat_61_load = load i6 %update_temp_mat_61_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_61_load"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:441 %trunc_ln325_61 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 3968, i32 4031

]]></Node>
<StgValue><ssdm name="trunc_ln325_61"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:444 %update_temp_mat_62_load = load i6 %update_temp_mat_62_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_62_load"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i113.split:448 %trunc_ln325_62 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l0_load, i32 4032, i32 4095

]]></Node>
<StgValue><ssdm name="trunc_ln325_62"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:451 %update_temp_mat_63_load = load i6 %update_temp_mat_63_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_63_load"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:464 %d_l0_0_load = load i6 %d_l0_0_addr

]]></Node>
<StgValue><ssdm name="d_l0_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="308" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:11 %mul_i5 = dmul i64 %update_temp_mat_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:18 %mul_i119_1 = dmul i64 %update_temp_mat_1_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_1"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:25 %mul_i119_2 = dmul i64 %update_temp_mat_2_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_2"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:32 %mul_i119_3 = dmul i64 %update_temp_mat_3_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_3"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:39 %mul_i119_4 = dmul i64 %update_temp_mat_4_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_4"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:46 %mul_i119_5 = dmul i64 %update_temp_mat_5_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_5"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:53 %mul_i119_6 = dmul i64 %update_temp_mat_6_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_6"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:60 %mul_i119_7 = dmul i64 %update_temp_mat_7_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_7"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:67 %mul_i119_8 = dmul i64 %update_temp_mat_8_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_8"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:74 %mul_i119_9 = dmul i64 %update_temp_mat_9_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_9"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:81 %mul_i119_s = dmul i64 %update_temp_mat_10_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_s"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:88 %mul_i119_10 = dmul i64 %update_temp_mat_11_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_10"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:95 %mul_i119_11 = dmul i64 %update_temp_mat_12_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_11"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:102 %mul_i119_12 = dmul i64 %update_temp_mat_13_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_12"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:109 %mul_i119_13 = dmul i64 %update_temp_mat_14_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_13"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:116 %mul_i119_14 = dmul i64 %update_temp_mat_15_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_14"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:123 %mul_i119_15 = dmul i64 %update_temp_mat_16_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_15"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:130 %mul_i119_16 = dmul i64 %update_temp_mat_17_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_16"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:137 %mul_i119_17 = dmul i64 %update_temp_mat_18_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_17"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:144 %mul_i119_18 = dmul i64 %update_temp_mat_19_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_18"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:151 %mul_i119_19 = dmul i64 %update_temp_mat_20_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_19"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:158 %mul_i119_20 = dmul i64 %update_temp_mat_21_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_20"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="330" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:11 %mul_i5 = dmul i64 %update_temp_mat_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:18 %mul_i119_1 = dmul i64 %update_temp_mat_1_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_1"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:25 %mul_i119_2 = dmul i64 %update_temp_mat_2_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_2"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:32 %mul_i119_3 = dmul i64 %update_temp_mat_3_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_3"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:39 %mul_i119_4 = dmul i64 %update_temp_mat_4_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_4"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:46 %mul_i119_5 = dmul i64 %update_temp_mat_5_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_5"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:53 %mul_i119_6 = dmul i64 %update_temp_mat_6_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_6"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:60 %mul_i119_7 = dmul i64 %update_temp_mat_7_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_7"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:67 %mul_i119_8 = dmul i64 %update_temp_mat_8_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_8"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:74 %mul_i119_9 = dmul i64 %update_temp_mat_9_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_9"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:81 %mul_i119_s = dmul i64 %update_temp_mat_10_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_s"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:88 %mul_i119_10 = dmul i64 %update_temp_mat_11_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_10"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:95 %mul_i119_11 = dmul i64 %update_temp_mat_12_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_11"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:102 %mul_i119_12 = dmul i64 %update_temp_mat_13_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_12"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:109 %mul_i119_13 = dmul i64 %update_temp_mat_14_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_13"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:116 %mul_i119_14 = dmul i64 %update_temp_mat_15_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_14"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:123 %mul_i119_15 = dmul i64 %update_temp_mat_16_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_15"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:130 %mul_i119_16 = dmul i64 %update_temp_mat_17_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_16"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:137 %mul_i119_17 = dmul i64 %update_temp_mat_18_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_17"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:144 %mul_i119_18 = dmul i64 %update_temp_mat_19_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_18"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:151 %mul_i119_19 = dmul i64 %update_temp_mat_20_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_19"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:158 %mul_i119_20 = dmul i64 %update_temp_mat_21_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_20"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:165 %mul_i119_21 = dmul i64 %update_temp_mat_22_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_21"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:172 %mul_i119_22 = dmul i64 %update_temp_mat_23_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_22"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:179 %mul_i119_23 = dmul i64 %update_temp_mat_24_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_23"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:186 %mul_i119_24 = dmul i64 %update_temp_mat_25_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_24"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:193 %mul_i119_25 = dmul i64 %update_temp_mat_26_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_25"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:200 %mul_i119_26 = dmul i64 %update_temp_mat_27_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_26"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:207 %mul_i119_27 = dmul i64 %update_temp_mat_28_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_27"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:214 %mul_i119_28 = dmul i64 %update_temp_mat_29_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_28"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:221 %mul_i119_29 = dmul i64 %update_temp_mat_30_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_29"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:228 %mul_i119_30 = dmul i64 %update_temp_mat_31_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_30"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:235 %mul_i119_31 = dmul i64 %update_temp_mat_32_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="363" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:11 %mul_i5 = dmul i64 %update_temp_mat_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:18 %mul_i119_1 = dmul i64 %update_temp_mat_1_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_1"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:25 %mul_i119_2 = dmul i64 %update_temp_mat_2_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_2"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:32 %mul_i119_3 = dmul i64 %update_temp_mat_3_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_3"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:39 %mul_i119_4 = dmul i64 %update_temp_mat_4_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_4"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:46 %mul_i119_5 = dmul i64 %update_temp_mat_5_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_5"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:53 %mul_i119_6 = dmul i64 %update_temp_mat_6_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_6"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:60 %mul_i119_7 = dmul i64 %update_temp_mat_7_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_7"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:67 %mul_i119_8 = dmul i64 %update_temp_mat_8_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_8"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:74 %mul_i119_9 = dmul i64 %update_temp_mat_9_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_9"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:81 %mul_i119_s = dmul i64 %update_temp_mat_10_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_s"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:88 %mul_i119_10 = dmul i64 %update_temp_mat_11_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_10"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:95 %mul_i119_11 = dmul i64 %update_temp_mat_12_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_11"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:102 %mul_i119_12 = dmul i64 %update_temp_mat_13_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_12"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:109 %mul_i119_13 = dmul i64 %update_temp_mat_14_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_13"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:116 %mul_i119_14 = dmul i64 %update_temp_mat_15_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_14"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:123 %mul_i119_15 = dmul i64 %update_temp_mat_16_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_15"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:130 %mul_i119_16 = dmul i64 %update_temp_mat_17_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_16"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:137 %mul_i119_17 = dmul i64 %update_temp_mat_18_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_17"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:144 %mul_i119_18 = dmul i64 %update_temp_mat_19_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_18"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:151 %mul_i119_19 = dmul i64 %update_temp_mat_20_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_19"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:158 %mul_i119_20 = dmul i64 %update_temp_mat_21_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_20"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:165 %mul_i119_21 = dmul i64 %update_temp_mat_22_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_21"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:172 %mul_i119_22 = dmul i64 %update_temp_mat_23_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_22"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:179 %mul_i119_23 = dmul i64 %update_temp_mat_24_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_23"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:186 %mul_i119_24 = dmul i64 %update_temp_mat_25_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_24"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:193 %mul_i119_25 = dmul i64 %update_temp_mat_26_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_25"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:200 %mul_i119_26 = dmul i64 %update_temp_mat_27_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_26"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:207 %mul_i119_27 = dmul i64 %update_temp_mat_28_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_27"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:214 %mul_i119_28 = dmul i64 %update_temp_mat_29_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_28"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:221 %mul_i119_29 = dmul i64 %update_temp_mat_30_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_29"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:228 %mul_i119_30 = dmul i64 %update_temp_mat_31_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_30"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:235 %mul_i119_31 = dmul i64 %update_temp_mat_32_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_31"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:242 %mul_i119_32 = dmul i64 %update_temp_mat_33_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_32"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:249 %mul_i119_33 = dmul i64 %update_temp_mat_34_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_33"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:256 %mul_i119_34 = dmul i64 %update_temp_mat_35_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_34"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:263 %mul_i119_35 = dmul i64 %update_temp_mat_36_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_35"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:270 %mul_i119_36 = dmul i64 %update_temp_mat_37_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_36"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:277 %mul_i119_37 = dmul i64 %update_temp_mat_38_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_37"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:284 %mul_i119_38 = dmul i64 %update_temp_mat_39_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_38"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:291 %mul_i119_39 = dmul i64 %update_temp_mat_40_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_39"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:298 %mul_i119_40 = dmul i64 %update_temp_mat_41_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_40"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:305 %mul_i119_41 = dmul i64 %update_temp_mat_42_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_41"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:312 %mul_i119_42 = dmul i64 %update_temp_mat_43_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_42"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="407" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:11 %mul_i5 = dmul i64 %update_temp_mat_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:18 %mul_i119_1 = dmul i64 %update_temp_mat_1_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_1"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:25 %mul_i119_2 = dmul i64 %update_temp_mat_2_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_2"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:32 %mul_i119_3 = dmul i64 %update_temp_mat_3_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_3"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:39 %mul_i119_4 = dmul i64 %update_temp_mat_4_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_4"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:46 %mul_i119_5 = dmul i64 %update_temp_mat_5_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_5"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:53 %mul_i119_6 = dmul i64 %update_temp_mat_6_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_6"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:60 %mul_i119_7 = dmul i64 %update_temp_mat_7_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_7"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:67 %mul_i119_8 = dmul i64 %update_temp_mat_8_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_8"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:74 %mul_i119_9 = dmul i64 %update_temp_mat_9_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_9"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:81 %mul_i119_s = dmul i64 %update_temp_mat_10_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_s"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:88 %mul_i119_10 = dmul i64 %update_temp_mat_11_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_10"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:95 %mul_i119_11 = dmul i64 %update_temp_mat_12_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_11"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:102 %mul_i119_12 = dmul i64 %update_temp_mat_13_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_12"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:109 %mul_i119_13 = dmul i64 %update_temp_mat_14_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_13"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:116 %mul_i119_14 = dmul i64 %update_temp_mat_15_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_14"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:123 %mul_i119_15 = dmul i64 %update_temp_mat_16_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_15"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:130 %mul_i119_16 = dmul i64 %update_temp_mat_17_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_16"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:137 %mul_i119_17 = dmul i64 %update_temp_mat_18_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_17"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:144 %mul_i119_18 = dmul i64 %update_temp_mat_19_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_18"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:151 %mul_i119_19 = dmul i64 %update_temp_mat_20_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_19"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:158 %mul_i119_20 = dmul i64 %update_temp_mat_21_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_20"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:165 %mul_i119_21 = dmul i64 %update_temp_mat_22_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_21"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:172 %mul_i119_22 = dmul i64 %update_temp_mat_23_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_22"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:179 %mul_i119_23 = dmul i64 %update_temp_mat_24_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_23"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:186 %mul_i119_24 = dmul i64 %update_temp_mat_25_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_24"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:193 %mul_i119_25 = dmul i64 %update_temp_mat_26_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_25"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:200 %mul_i119_26 = dmul i64 %update_temp_mat_27_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_26"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:207 %mul_i119_27 = dmul i64 %update_temp_mat_28_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_27"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:214 %mul_i119_28 = dmul i64 %update_temp_mat_29_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_28"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:221 %mul_i119_29 = dmul i64 %update_temp_mat_30_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_29"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:228 %mul_i119_30 = dmul i64 %update_temp_mat_31_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_30"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:235 %mul_i119_31 = dmul i64 %update_temp_mat_32_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_31"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:242 %mul_i119_32 = dmul i64 %update_temp_mat_33_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_32"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:249 %mul_i119_33 = dmul i64 %update_temp_mat_34_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_33"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:256 %mul_i119_34 = dmul i64 %update_temp_mat_35_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_34"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:263 %mul_i119_35 = dmul i64 %update_temp_mat_36_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_35"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:270 %mul_i119_36 = dmul i64 %update_temp_mat_37_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_36"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:277 %mul_i119_37 = dmul i64 %update_temp_mat_38_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_37"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:284 %mul_i119_38 = dmul i64 %update_temp_mat_39_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_38"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:291 %mul_i119_39 = dmul i64 %update_temp_mat_40_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_39"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:298 %mul_i119_40 = dmul i64 %update_temp_mat_41_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_40"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:305 %mul_i119_41 = dmul i64 %update_temp_mat_42_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_41"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:312 %mul_i119_42 = dmul i64 %update_temp_mat_43_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_42"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:319 %mul_i119_43 = dmul i64 %update_temp_mat_44_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_43"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:326 %mul_i119_44 = dmul i64 %update_temp_mat_45_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_44"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:333 %mul_i119_45 = dmul i64 %update_temp_mat_46_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_45"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:340 %mul_i119_46 = dmul i64 %update_temp_mat_47_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_46"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:347 %mul_i119_47 = dmul i64 %update_temp_mat_48_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_47"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:354 %mul_i119_48 = dmul i64 %update_temp_mat_49_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_48"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:361 %mul_i119_49 = dmul i64 %update_temp_mat_50_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_49"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:368 %mul_i119_50 = dmul i64 %update_temp_mat_51_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_50"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:375 %mul_i119_51 = dmul i64 %update_temp_mat_52_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_51"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:382 %mul_i119_52 = dmul i64 %update_temp_mat_53_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_52"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:389 %mul_i119_53 = dmul i64 %update_temp_mat_54_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_53"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="462" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:11 %mul_i5 = dmul i64 %update_temp_mat_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:18 %mul_i119_1 = dmul i64 %update_temp_mat_1_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_1"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:25 %mul_i119_2 = dmul i64 %update_temp_mat_2_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_2"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:32 %mul_i119_3 = dmul i64 %update_temp_mat_3_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_3"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:39 %mul_i119_4 = dmul i64 %update_temp_mat_4_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_4"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:46 %mul_i119_5 = dmul i64 %update_temp_mat_5_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_5"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:53 %mul_i119_6 = dmul i64 %update_temp_mat_6_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_6"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:60 %mul_i119_7 = dmul i64 %update_temp_mat_7_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_7"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:67 %mul_i119_8 = dmul i64 %update_temp_mat_8_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_8"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:74 %mul_i119_9 = dmul i64 %update_temp_mat_9_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_9"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:81 %mul_i119_s = dmul i64 %update_temp_mat_10_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_s"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:88 %mul_i119_10 = dmul i64 %update_temp_mat_11_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_10"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:95 %mul_i119_11 = dmul i64 %update_temp_mat_12_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_11"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:102 %mul_i119_12 = dmul i64 %update_temp_mat_13_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_12"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:109 %mul_i119_13 = dmul i64 %update_temp_mat_14_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_13"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:116 %mul_i119_14 = dmul i64 %update_temp_mat_15_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_14"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:123 %mul_i119_15 = dmul i64 %update_temp_mat_16_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_15"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:130 %mul_i119_16 = dmul i64 %update_temp_mat_17_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_16"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:137 %mul_i119_17 = dmul i64 %update_temp_mat_18_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_17"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:144 %mul_i119_18 = dmul i64 %update_temp_mat_19_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_18"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:151 %mul_i119_19 = dmul i64 %update_temp_mat_20_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_19"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:158 %mul_i119_20 = dmul i64 %update_temp_mat_21_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_20"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:165 %mul_i119_21 = dmul i64 %update_temp_mat_22_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_21"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:172 %mul_i119_22 = dmul i64 %update_temp_mat_23_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_22"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:179 %mul_i119_23 = dmul i64 %update_temp_mat_24_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_23"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:186 %mul_i119_24 = dmul i64 %update_temp_mat_25_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_24"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:193 %mul_i119_25 = dmul i64 %update_temp_mat_26_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_25"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:200 %mul_i119_26 = dmul i64 %update_temp_mat_27_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_26"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:207 %mul_i119_27 = dmul i64 %update_temp_mat_28_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_27"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:214 %mul_i119_28 = dmul i64 %update_temp_mat_29_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_28"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:221 %mul_i119_29 = dmul i64 %update_temp_mat_30_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_29"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:228 %mul_i119_30 = dmul i64 %update_temp_mat_31_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_30"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:235 %mul_i119_31 = dmul i64 %update_temp_mat_32_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_31"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:242 %mul_i119_32 = dmul i64 %update_temp_mat_33_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_32"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:249 %mul_i119_33 = dmul i64 %update_temp_mat_34_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_33"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:256 %mul_i119_34 = dmul i64 %update_temp_mat_35_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_34"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:263 %mul_i119_35 = dmul i64 %update_temp_mat_36_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_35"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:270 %mul_i119_36 = dmul i64 %update_temp_mat_37_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_36"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:277 %mul_i119_37 = dmul i64 %update_temp_mat_38_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_37"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:284 %mul_i119_38 = dmul i64 %update_temp_mat_39_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_38"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:291 %mul_i119_39 = dmul i64 %update_temp_mat_40_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_39"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:298 %mul_i119_40 = dmul i64 %update_temp_mat_41_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_40"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:305 %mul_i119_41 = dmul i64 %update_temp_mat_42_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_41"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:312 %mul_i119_42 = dmul i64 %update_temp_mat_43_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_42"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:319 %mul_i119_43 = dmul i64 %update_temp_mat_44_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_43"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:326 %mul_i119_44 = dmul i64 %update_temp_mat_45_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_44"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:333 %mul_i119_45 = dmul i64 %update_temp_mat_46_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_45"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:340 %mul_i119_46 = dmul i64 %update_temp_mat_47_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_46"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:347 %mul_i119_47 = dmul i64 %update_temp_mat_48_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_47"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:354 %mul_i119_48 = dmul i64 %update_temp_mat_49_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_48"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:361 %mul_i119_49 = dmul i64 %update_temp_mat_50_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_49"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:368 %mul_i119_50 = dmul i64 %update_temp_mat_51_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_50"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:375 %mul_i119_51 = dmul i64 %update_temp_mat_52_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_51"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:382 %mul_i119_52 = dmul i64 %update_temp_mat_53_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_52"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:389 %mul_i119_53 = dmul i64 %update_temp_mat_54_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_53"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:396 %mul_i119_54 = dmul i64 %update_temp_mat_55_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_54"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:403 %mul_i119_55 = dmul i64 %update_temp_mat_56_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_55"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:410 %mul_i119_56 = dmul i64 %update_temp_mat_57_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_56"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:417 %mul_i119_57 = dmul i64 %update_temp_mat_58_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_57"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:424 %mul_i119_58 = dmul i64 %update_temp_mat_59_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_58"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:431 %mul_i119_59 = dmul i64 %update_temp_mat_60_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_59"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:438 %mul_i119_60 = dmul i64 %update_temp_mat_61_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_60"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:445 %mul_i119_61 = dmul i64 %update_temp_mat_62_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_61"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:452 %mul_i119_62 = dmul i64 %update_temp_mat_63_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_62"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:465 %mul29_i3 = dmul i64 %d_l0_0_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:8 %bitcast_ln325 = bitcast i64 %trunc_ln325

]]></Node>
<StgValue><ssdm name="bitcast_ln325"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:12 %sub_i3 = dsub i64 %bitcast_ln325, i64 %mul_i5

]]></Node>
<StgValue><ssdm name="sub_i3"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:15 %bitcast_ln325_3 = bitcast i64 %trunc_ln325_s

]]></Node>
<StgValue><ssdm name="bitcast_ln325_3"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:19 %sub_i120_1 = dsub i64 %bitcast_ln325_3, i64 %mul_i119_1

]]></Node>
<StgValue><ssdm name="sub_i120_1"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:22 %bitcast_ln325_5 = bitcast i64 %trunc_ln325_1

]]></Node>
<StgValue><ssdm name="bitcast_ln325_5"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:26 %sub_i120_2 = dsub i64 %bitcast_ln325_5, i64 %mul_i119_2

]]></Node>
<StgValue><ssdm name="sub_i120_2"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:29 %bitcast_ln325_7 = bitcast i64 %trunc_ln325_2

]]></Node>
<StgValue><ssdm name="bitcast_ln325_7"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:33 %sub_i120_3 = dsub i64 %bitcast_ln325_7, i64 %mul_i119_3

]]></Node>
<StgValue><ssdm name="sub_i120_3"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:36 %bitcast_ln325_9 = bitcast i64 %trunc_ln325_3

]]></Node>
<StgValue><ssdm name="bitcast_ln325_9"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:40 %sub_i120_4 = dsub i64 %bitcast_ln325_9, i64 %mul_i119_4

]]></Node>
<StgValue><ssdm name="sub_i120_4"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:43 %bitcast_ln325_11 = bitcast i64 %trunc_ln325_4

]]></Node>
<StgValue><ssdm name="bitcast_ln325_11"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:47 %sub_i120_5 = dsub i64 %bitcast_ln325_11, i64 %mul_i119_5

]]></Node>
<StgValue><ssdm name="sub_i120_5"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:50 %bitcast_ln325_13 = bitcast i64 %trunc_ln325_5

]]></Node>
<StgValue><ssdm name="bitcast_ln325_13"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:54 %sub_i120_6 = dsub i64 %bitcast_ln325_13, i64 %mul_i119_6

]]></Node>
<StgValue><ssdm name="sub_i120_6"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:57 %bitcast_ln325_15 = bitcast i64 %trunc_ln325_6

]]></Node>
<StgValue><ssdm name="bitcast_ln325_15"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:61 %sub_i120_7 = dsub i64 %bitcast_ln325_15, i64 %mul_i119_7

]]></Node>
<StgValue><ssdm name="sub_i120_7"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:64 %bitcast_ln325_17 = bitcast i64 %trunc_ln325_7

]]></Node>
<StgValue><ssdm name="bitcast_ln325_17"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:68 %sub_i120_8 = dsub i64 %bitcast_ln325_17, i64 %mul_i119_8

]]></Node>
<StgValue><ssdm name="sub_i120_8"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:71 %bitcast_ln325_19 = bitcast i64 %trunc_ln325_8

]]></Node>
<StgValue><ssdm name="bitcast_ln325_19"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:75 %sub_i120_9 = dsub i64 %bitcast_ln325_19, i64 %mul_i119_9

]]></Node>
<StgValue><ssdm name="sub_i120_9"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:78 %bitcast_ln325_21 = bitcast i64 %trunc_ln325_9

]]></Node>
<StgValue><ssdm name="bitcast_ln325_21"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:82 %sub_i120_s = dsub i64 %bitcast_ln325_21, i64 %mul_i119_s

]]></Node>
<StgValue><ssdm name="sub_i120_s"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:88 %mul_i119_10 = dmul i64 %update_temp_mat_11_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_10"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:95 %mul_i119_11 = dmul i64 %update_temp_mat_12_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_11"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:102 %mul_i119_12 = dmul i64 %update_temp_mat_13_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_12"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:109 %mul_i119_13 = dmul i64 %update_temp_mat_14_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_13"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:116 %mul_i119_14 = dmul i64 %update_temp_mat_15_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_14"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:123 %mul_i119_15 = dmul i64 %update_temp_mat_16_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_15"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:130 %mul_i119_16 = dmul i64 %update_temp_mat_17_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_16"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:137 %mul_i119_17 = dmul i64 %update_temp_mat_18_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_17"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:144 %mul_i119_18 = dmul i64 %update_temp_mat_19_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_18"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:151 %mul_i119_19 = dmul i64 %update_temp_mat_20_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_19"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:158 %mul_i119_20 = dmul i64 %update_temp_mat_21_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_20"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:165 %mul_i119_21 = dmul i64 %update_temp_mat_22_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_21"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:172 %mul_i119_22 = dmul i64 %update_temp_mat_23_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_22"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:179 %mul_i119_23 = dmul i64 %update_temp_mat_24_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_23"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:186 %mul_i119_24 = dmul i64 %update_temp_mat_25_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_24"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:193 %mul_i119_25 = dmul i64 %update_temp_mat_26_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_25"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:200 %mul_i119_26 = dmul i64 %update_temp_mat_27_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_26"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:207 %mul_i119_27 = dmul i64 %update_temp_mat_28_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_27"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:214 %mul_i119_28 = dmul i64 %update_temp_mat_29_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_28"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:221 %mul_i119_29 = dmul i64 %update_temp_mat_30_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_29"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:228 %mul_i119_30 = dmul i64 %update_temp_mat_31_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_30"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:235 %mul_i119_31 = dmul i64 %update_temp_mat_32_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_31"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:242 %mul_i119_32 = dmul i64 %update_temp_mat_33_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_32"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:249 %mul_i119_33 = dmul i64 %update_temp_mat_34_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_33"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:256 %mul_i119_34 = dmul i64 %update_temp_mat_35_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_34"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:263 %mul_i119_35 = dmul i64 %update_temp_mat_36_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_35"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:270 %mul_i119_36 = dmul i64 %update_temp_mat_37_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_36"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:277 %mul_i119_37 = dmul i64 %update_temp_mat_38_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_37"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:284 %mul_i119_38 = dmul i64 %update_temp_mat_39_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_38"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:291 %mul_i119_39 = dmul i64 %update_temp_mat_40_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_39"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:298 %mul_i119_40 = dmul i64 %update_temp_mat_41_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_40"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:305 %mul_i119_41 = dmul i64 %update_temp_mat_42_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_41"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:312 %mul_i119_42 = dmul i64 %update_temp_mat_43_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_42"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:319 %mul_i119_43 = dmul i64 %update_temp_mat_44_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_43"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:326 %mul_i119_44 = dmul i64 %update_temp_mat_45_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_44"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:333 %mul_i119_45 = dmul i64 %update_temp_mat_46_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_45"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:340 %mul_i119_46 = dmul i64 %update_temp_mat_47_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_46"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:347 %mul_i119_47 = dmul i64 %update_temp_mat_48_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_47"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:354 %mul_i119_48 = dmul i64 %update_temp_mat_49_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_48"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:361 %mul_i119_49 = dmul i64 %update_temp_mat_50_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_49"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:368 %mul_i119_50 = dmul i64 %update_temp_mat_51_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_50"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:375 %mul_i119_51 = dmul i64 %update_temp_mat_52_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_51"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:382 %mul_i119_52 = dmul i64 %update_temp_mat_53_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_52"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:389 %mul_i119_53 = dmul i64 %update_temp_mat_54_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_53"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:396 %mul_i119_54 = dmul i64 %update_temp_mat_55_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_54"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:403 %mul_i119_55 = dmul i64 %update_temp_mat_56_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_55"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:410 %mul_i119_56 = dmul i64 %update_temp_mat_57_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_56"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:417 %mul_i119_57 = dmul i64 %update_temp_mat_58_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_57"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:424 %mul_i119_58 = dmul i64 %update_temp_mat_59_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_58"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:431 %mul_i119_59 = dmul i64 %update_temp_mat_60_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_59"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:438 %mul_i119_60 = dmul i64 %update_temp_mat_61_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_60"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:445 %mul_i119_61 = dmul i64 %update_temp_mat_62_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_61"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:452 %mul_i119_62 = dmul i64 %update_temp_mat_63_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_62"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:465 %mul29_i3 = dmul i64 %d_l0_0_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="603" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:12 %sub_i3 = dsub i64 %bitcast_ln325, i64 %mul_i5

]]></Node>
<StgValue><ssdm name="sub_i3"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:19 %sub_i120_1 = dsub i64 %bitcast_ln325_3, i64 %mul_i119_1

]]></Node>
<StgValue><ssdm name="sub_i120_1"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:26 %sub_i120_2 = dsub i64 %bitcast_ln325_5, i64 %mul_i119_2

]]></Node>
<StgValue><ssdm name="sub_i120_2"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:33 %sub_i120_3 = dsub i64 %bitcast_ln325_7, i64 %mul_i119_3

]]></Node>
<StgValue><ssdm name="sub_i120_3"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:40 %sub_i120_4 = dsub i64 %bitcast_ln325_9, i64 %mul_i119_4

]]></Node>
<StgValue><ssdm name="sub_i120_4"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:47 %sub_i120_5 = dsub i64 %bitcast_ln325_11, i64 %mul_i119_5

]]></Node>
<StgValue><ssdm name="sub_i120_5"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:54 %sub_i120_6 = dsub i64 %bitcast_ln325_13, i64 %mul_i119_6

]]></Node>
<StgValue><ssdm name="sub_i120_6"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:61 %sub_i120_7 = dsub i64 %bitcast_ln325_15, i64 %mul_i119_7

]]></Node>
<StgValue><ssdm name="sub_i120_7"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:68 %sub_i120_8 = dsub i64 %bitcast_ln325_17, i64 %mul_i119_8

]]></Node>
<StgValue><ssdm name="sub_i120_8"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:75 %sub_i120_9 = dsub i64 %bitcast_ln325_19, i64 %mul_i119_9

]]></Node>
<StgValue><ssdm name="sub_i120_9"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:82 %sub_i120_s = dsub i64 %bitcast_ln325_21, i64 %mul_i119_s

]]></Node>
<StgValue><ssdm name="sub_i120_s"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:85 %bitcast_ln325_23 = bitcast i64 %trunc_ln325_10

]]></Node>
<StgValue><ssdm name="bitcast_ln325_23"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:89 %sub_i120_10 = dsub i64 %bitcast_ln325_23, i64 %mul_i119_10

]]></Node>
<StgValue><ssdm name="sub_i120_10"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:92 %bitcast_ln325_25 = bitcast i64 %trunc_ln325_11

]]></Node>
<StgValue><ssdm name="bitcast_ln325_25"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:96 %sub_i120_11 = dsub i64 %bitcast_ln325_25, i64 %mul_i119_11

]]></Node>
<StgValue><ssdm name="sub_i120_11"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:99 %bitcast_ln325_27 = bitcast i64 %trunc_ln325_12

]]></Node>
<StgValue><ssdm name="bitcast_ln325_27"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:103 %sub_i120_12 = dsub i64 %bitcast_ln325_27, i64 %mul_i119_12

]]></Node>
<StgValue><ssdm name="sub_i120_12"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:106 %bitcast_ln325_29 = bitcast i64 %trunc_ln325_13

]]></Node>
<StgValue><ssdm name="bitcast_ln325_29"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:110 %sub_i120_13 = dsub i64 %bitcast_ln325_29, i64 %mul_i119_13

]]></Node>
<StgValue><ssdm name="sub_i120_13"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:113 %bitcast_ln325_31 = bitcast i64 %trunc_ln325_14

]]></Node>
<StgValue><ssdm name="bitcast_ln325_31"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:117 %sub_i120_14 = dsub i64 %bitcast_ln325_31, i64 %mul_i119_14

]]></Node>
<StgValue><ssdm name="sub_i120_14"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:120 %bitcast_ln325_33 = bitcast i64 %trunc_ln325_15

]]></Node>
<StgValue><ssdm name="bitcast_ln325_33"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:124 %sub_i120_15 = dsub i64 %bitcast_ln325_33, i64 %mul_i119_15

]]></Node>
<StgValue><ssdm name="sub_i120_15"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:127 %bitcast_ln325_35 = bitcast i64 %trunc_ln325_16

]]></Node>
<StgValue><ssdm name="bitcast_ln325_35"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:131 %sub_i120_16 = dsub i64 %bitcast_ln325_35, i64 %mul_i119_16

]]></Node>
<StgValue><ssdm name="sub_i120_16"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:134 %bitcast_ln325_37 = bitcast i64 %trunc_ln325_17

]]></Node>
<StgValue><ssdm name="bitcast_ln325_37"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:138 %sub_i120_17 = dsub i64 %bitcast_ln325_37, i64 %mul_i119_17

]]></Node>
<StgValue><ssdm name="sub_i120_17"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:141 %bitcast_ln325_39 = bitcast i64 %trunc_ln325_18

]]></Node>
<StgValue><ssdm name="bitcast_ln325_39"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:145 %sub_i120_18 = dsub i64 %bitcast_ln325_39, i64 %mul_i119_18

]]></Node>
<StgValue><ssdm name="sub_i120_18"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:148 %bitcast_ln325_41 = bitcast i64 %trunc_ln325_19

]]></Node>
<StgValue><ssdm name="bitcast_ln325_41"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:152 %sub_i120_19 = dsub i64 %bitcast_ln325_41, i64 %mul_i119_19

]]></Node>
<StgValue><ssdm name="sub_i120_19"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:155 %bitcast_ln325_43 = bitcast i64 %trunc_ln325_20

]]></Node>
<StgValue><ssdm name="bitcast_ln325_43"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:159 %sub_i120_20 = dsub i64 %bitcast_ln325_43, i64 %mul_i119_20

]]></Node>
<StgValue><ssdm name="sub_i120_20"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:165 %mul_i119_21 = dmul i64 %update_temp_mat_22_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_21"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:172 %mul_i119_22 = dmul i64 %update_temp_mat_23_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_22"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:179 %mul_i119_23 = dmul i64 %update_temp_mat_24_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_23"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:186 %mul_i119_24 = dmul i64 %update_temp_mat_25_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_24"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:193 %mul_i119_25 = dmul i64 %update_temp_mat_26_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_25"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:200 %mul_i119_26 = dmul i64 %update_temp_mat_27_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_26"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:207 %mul_i119_27 = dmul i64 %update_temp_mat_28_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_27"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:214 %mul_i119_28 = dmul i64 %update_temp_mat_29_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_28"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:221 %mul_i119_29 = dmul i64 %update_temp_mat_30_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_29"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:228 %mul_i119_30 = dmul i64 %update_temp_mat_31_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_30"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:235 %mul_i119_31 = dmul i64 %update_temp_mat_32_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_31"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:242 %mul_i119_32 = dmul i64 %update_temp_mat_33_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_32"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:249 %mul_i119_33 = dmul i64 %update_temp_mat_34_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_33"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:256 %mul_i119_34 = dmul i64 %update_temp_mat_35_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_34"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:263 %mul_i119_35 = dmul i64 %update_temp_mat_36_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_35"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:270 %mul_i119_36 = dmul i64 %update_temp_mat_37_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_36"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:277 %mul_i119_37 = dmul i64 %update_temp_mat_38_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_37"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:284 %mul_i119_38 = dmul i64 %update_temp_mat_39_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_38"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:291 %mul_i119_39 = dmul i64 %update_temp_mat_40_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_39"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:298 %mul_i119_40 = dmul i64 %update_temp_mat_41_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_40"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:305 %mul_i119_41 = dmul i64 %update_temp_mat_42_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_41"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:312 %mul_i119_42 = dmul i64 %update_temp_mat_43_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_42"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:319 %mul_i119_43 = dmul i64 %update_temp_mat_44_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_43"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:326 %mul_i119_44 = dmul i64 %update_temp_mat_45_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_44"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:333 %mul_i119_45 = dmul i64 %update_temp_mat_46_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_45"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:340 %mul_i119_46 = dmul i64 %update_temp_mat_47_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_46"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:347 %mul_i119_47 = dmul i64 %update_temp_mat_48_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_47"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:354 %mul_i119_48 = dmul i64 %update_temp_mat_49_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_48"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:361 %mul_i119_49 = dmul i64 %update_temp_mat_50_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_49"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:368 %mul_i119_50 = dmul i64 %update_temp_mat_51_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_50"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:375 %mul_i119_51 = dmul i64 %update_temp_mat_52_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_51"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:382 %mul_i119_52 = dmul i64 %update_temp_mat_53_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_52"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:389 %mul_i119_53 = dmul i64 %update_temp_mat_54_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_53"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:396 %mul_i119_54 = dmul i64 %update_temp_mat_55_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_54"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:403 %mul_i119_55 = dmul i64 %update_temp_mat_56_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_55"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:410 %mul_i119_56 = dmul i64 %update_temp_mat_57_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_56"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:417 %mul_i119_57 = dmul i64 %update_temp_mat_58_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_57"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:424 %mul_i119_58 = dmul i64 %update_temp_mat_59_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_58"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:431 %mul_i119_59 = dmul i64 %update_temp_mat_60_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_59"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:438 %mul_i119_60 = dmul i64 %update_temp_mat_61_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_60"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:445 %mul_i119_61 = dmul i64 %update_temp_mat_62_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_61"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:452 %mul_i119_62 = dmul i64 %update_temp_mat_63_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_62"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:465 %mul29_i3 = dmul i64 %d_l0_0_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="679" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:12 %sub_i3 = dsub i64 %bitcast_ln325, i64 %mul_i5

]]></Node>
<StgValue><ssdm name="sub_i3"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:19 %sub_i120_1 = dsub i64 %bitcast_ln325_3, i64 %mul_i119_1

]]></Node>
<StgValue><ssdm name="sub_i120_1"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:26 %sub_i120_2 = dsub i64 %bitcast_ln325_5, i64 %mul_i119_2

]]></Node>
<StgValue><ssdm name="sub_i120_2"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:33 %sub_i120_3 = dsub i64 %bitcast_ln325_7, i64 %mul_i119_3

]]></Node>
<StgValue><ssdm name="sub_i120_3"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:40 %sub_i120_4 = dsub i64 %bitcast_ln325_9, i64 %mul_i119_4

]]></Node>
<StgValue><ssdm name="sub_i120_4"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:47 %sub_i120_5 = dsub i64 %bitcast_ln325_11, i64 %mul_i119_5

]]></Node>
<StgValue><ssdm name="sub_i120_5"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:54 %sub_i120_6 = dsub i64 %bitcast_ln325_13, i64 %mul_i119_6

]]></Node>
<StgValue><ssdm name="sub_i120_6"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:61 %sub_i120_7 = dsub i64 %bitcast_ln325_15, i64 %mul_i119_7

]]></Node>
<StgValue><ssdm name="sub_i120_7"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:68 %sub_i120_8 = dsub i64 %bitcast_ln325_17, i64 %mul_i119_8

]]></Node>
<StgValue><ssdm name="sub_i120_8"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:75 %sub_i120_9 = dsub i64 %bitcast_ln325_19, i64 %mul_i119_9

]]></Node>
<StgValue><ssdm name="sub_i120_9"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:82 %sub_i120_s = dsub i64 %bitcast_ln325_21, i64 %mul_i119_s

]]></Node>
<StgValue><ssdm name="sub_i120_s"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:89 %sub_i120_10 = dsub i64 %bitcast_ln325_23, i64 %mul_i119_10

]]></Node>
<StgValue><ssdm name="sub_i120_10"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:96 %sub_i120_11 = dsub i64 %bitcast_ln325_25, i64 %mul_i119_11

]]></Node>
<StgValue><ssdm name="sub_i120_11"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:103 %sub_i120_12 = dsub i64 %bitcast_ln325_27, i64 %mul_i119_12

]]></Node>
<StgValue><ssdm name="sub_i120_12"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:110 %sub_i120_13 = dsub i64 %bitcast_ln325_29, i64 %mul_i119_13

]]></Node>
<StgValue><ssdm name="sub_i120_13"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:117 %sub_i120_14 = dsub i64 %bitcast_ln325_31, i64 %mul_i119_14

]]></Node>
<StgValue><ssdm name="sub_i120_14"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:124 %sub_i120_15 = dsub i64 %bitcast_ln325_33, i64 %mul_i119_15

]]></Node>
<StgValue><ssdm name="sub_i120_15"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:131 %sub_i120_16 = dsub i64 %bitcast_ln325_35, i64 %mul_i119_16

]]></Node>
<StgValue><ssdm name="sub_i120_16"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:138 %sub_i120_17 = dsub i64 %bitcast_ln325_37, i64 %mul_i119_17

]]></Node>
<StgValue><ssdm name="sub_i120_17"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:145 %sub_i120_18 = dsub i64 %bitcast_ln325_39, i64 %mul_i119_18

]]></Node>
<StgValue><ssdm name="sub_i120_18"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:152 %sub_i120_19 = dsub i64 %bitcast_ln325_41, i64 %mul_i119_19

]]></Node>
<StgValue><ssdm name="sub_i120_19"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:159 %sub_i120_20 = dsub i64 %bitcast_ln325_43, i64 %mul_i119_20

]]></Node>
<StgValue><ssdm name="sub_i120_20"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:162 %bitcast_ln325_45 = bitcast i64 %trunc_ln325_21

]]></Node>
<StgValue><ssdm name="bitcast_ln325_45"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:166 %sub_i120_21 = dsub i64 %bitcast_ln325_45, i64 %mul_i119_21

]]></Node>
<StgValue><ssdm name="sub_i120_21"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:169 %bitcast_ln325_47 = bitcast i64 %trunc_ln325_22

]]></Node>
<StgValue><ssdm name="bitcast_ln325_47"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:173 %sub_i120_22 = dsub i64 %bitcast_ln325_47, i64 %mul_i119_22

]]></Node>
<StgValue><ssdm name="sub_i120_22"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:176 %bitcast_ln325_49 = bitcast i64 %trunc_ln325_23

]]></Node>
<StgValue><ssdm name="bitcast_ln325_49"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:180 %sub_i120_23 = dsub i64 %bitcast_ln325_49, i64 %mul_i119_23

]]></Node>
<StgValue><ssdm name="sub_i120_23"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:183 %bitcast_ln325_51 = bitcast i64 %trunc_ln325_24

]]></Node>
<StgValue><ssdm name="bitcast_ln325_51"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:187 %sub_i120_24 = dsub i64 %bitcast_ln325_51, i64 %mul_i119_24

]]></Node>
<StgValue><ssdm name="sub_i120_24"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:190 %bitcast_ln325_53 = bitcast i64 %trunc_ln325_25

]]></Node>
<StgValue><ssdm name="bitcast_ln325_53"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:194 %sub_i120_25 = dsub i64 %bitcast_ln325_53, i64 %mul_i119_25

]]></Node>
<StgValue><ssdm name="sub_i120_25"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:197 %bitcast_ln325_55 = bitcast i64 %trunc_ln325_26

]]></Node>
<StgValue><ssdm name="bitcast_ln325_55"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:201 %sub_i120_26 = dsub i64 %bitcast_ln325_55, i64 %mul_i119_26

]]></Node>
<StgValue><ssdm name="sub_i120_26"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:204 %bitcast_ln325_57 = bitcast i64 %trunc_ln325_27

]]></Node>
<StgValue><ssdm name="bitcast_ln325_57"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:208 %sub_i120_27 = dsub i64 %bitcast_ln325_57, i64 %mul_i119_27

]]></Node>
<StgValue><ssdm name="sub_i120_27"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:211 %bitcast_ln325_59 = bitcast i64 %trunc_ln325_28

]]></Node>
<StgValue><ssdm name="bitcast_ln325_59"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:215 %sub_i120_28 = dsub i64 %bitcast_ln325_59, i64 %mul_i119_28

]]></Node>
<StgValue><ssdm name="sub_i120_28"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:218 %bitcast_ln325_61 = bitcast i64 %trunc_ln325_29

]]></Node>
<StgValue><ssdm name="bitcast_ln325_61"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:222 %sub_i120_29 = dsub i64 %bitcast_ln325_61, i64 %mul_i119_29

]]></Node>
<StgValue><ssdm name="sub_i120_29"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:225 %bitcast_ln325_63 = bitcast i64 %trunc_ln325_30

]]></Node>
<StgValue><ssdm name="bitcast_ln325_63"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:229 %sub_i120_30 = dsub i64 %bitcast_ln325_63, i64 %mul_i119_30

]]></Node>
<StgValue><ssdm name="sub_i120_30"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:232 %bitcast_ln325_65 = bitcast i64 %trunc_ln325_31

]]></Node>
<StgValue><ssdm name="bitcast_ln325_65"/></StgValue>
</operation>

<operation id="722" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:236 %sub_i120_31 = dsub i64 %bitcast_ln325_65, i64 %mul_i119_31

]]></Node>
<StgValue><ssdm name="sub_i120_31"/></StgValue>
</operation>

<operation id="723" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:242 %mul_i119_32 = dmul i64 %update_temp_mat_33_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_32"/></StgValue>
</operation>

<operation id="724" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:249 %mul_i119_33 = dmul i64 %update_temp_mat_34_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_33"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:256 %mul_i119_34 = dmul i64 %update_temp_mat_35_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_34"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:263 %mul_i119_35 = dmul i64 %update_temp_mat_36_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_35"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:270 %mul_i119_36 = dmul i64 %update_temp_mat_37_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_36"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:277 %mul_i119_37 = dmul i64 %update_temp_mat_38_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_37"/></StgValue>
</operation>

<operation id="729" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:284 %mul_i119_38 = dmul i64 %update_temp_mat_39_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_38"/></StgValue>
</operation>

<operation id="730" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:291 %mul_i119_39 = dmul i64 %update_temp_mat_40_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_39"/></StgValue>
</operation>

<operation id="731" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:298 %mul_i119_40 = dmul i64 %update_temp_mat_41_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_40"/></StgValue>
</operation>

<operation id="732" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:305 %mul_i119_41 = dmul i64 %update_temp_mat_42_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_41"/></StgValue>
</operation>

<operation id="733" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:312 %mul_i119_42 = dmul i64 %update_temp_mat_43_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_42"/></StgValue>
</operation>

<operation id="734" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:319 %mul_i119_43 = dmul i64 %update_temp_mat_44_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_43"/></StgValue>
</operation>

<operation id="735" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:326 %mul_i119_44 = dmul i64 %update_temp_mat_45_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_44"/></StgValue>
</operation>

<operation id="736" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:333 %mul_i119_45 = dmul i64 %update_temp_mat_46_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_45"/></StgValue>
</operation>

<operation id="737" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:340 %mul_i119_46 = dmul i64 %update_temp_mat_47_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_46"/></StgValue>
</operation>

<operation id="738" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:347 %mul_i119_47 = dmul i64 %update_temp_mat_48_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_47"/></StgValue>
</operation>

<operation id="739" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:354 %mul_i119_48 = dmul i64 %update_temp_mat_49_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_48"/></StgValue>
</operation>

<operation id="740" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:361 %mul_i119_49 = dmul i64 %update_temp_mat_50_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_49"/></StgValue>
</operation>

<operation id="741" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:368 %mul_i119_50 = dmul i64 %update_temp_mat_51_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_50"/></StgValue>
</operation>

<operation id="742" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:375 %mul_i119_51 = dmul i64 %update_temp_mat_52_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_51"/></StgValue>
</operation>

<operation id="743" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:382 %mul_i119_52 = dmul i64 %update_temp_mat_53_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_52"/></StgValue>
</operation>

<operation id="744" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:389 %mul_i119_53 = dmul i64 %update_temp_mat_54_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_53"/></StgValue>
</operation>

<operation id="745" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:396 %mul_i119_54 = dmul i64 %update_temp_mat_55_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_54"/></StgValue>
</operation>

<operation id="746" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:403 %mul_i119_55 = dmul i64 %update_temp_mat_56_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_55"/></StgValue>
</operation>

<operation id="747" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:410 %mul_i119_56 = dmul i64 %update_temp_mat_57_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_56"/></StgValue>
</operation>

<operation id="748" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:417 %mul_i119_57 = dmul i64 %update_temp_mat_58_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_57"/></StgValue>
</operation>

<operation id="749" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:424 %mul_i119_58 = dmul i64 %update_temp_mat_59_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_58"/></StgValue>
</operation>

<operation id="750" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:431 %mul_i119_59 = dmul i64 %update_temp_mat_60_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_59"/></StgValue>
</operation>

<operation id="751" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:438 %mul_i119_60 = dmul i64 %update_temp_mat_61_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_60"/></StgValue>
</operation>

<operation id="752" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:445 %mul_i119_61 = dmul i64 %update_temp_mat_62_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_61"/></StgValue>
</operation>

<operation id="753" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:452 %mul_i119_62 = dmul i64 %update_temp_mat_63_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_62"/></StgValue>
</operation>

<operation id="754" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:465 %mul29_i3 = dmul i64 %d_l0_0_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="755" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:12 %sub_i3 = dsub i64 %bitcast_ln325, i64 %mul_i5

]]></Node>
<StgValue><ssdm name="sub_i3"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:19 %sub_i120_1 = dsub i64 %bitcast_ln325_3, i64 %mul_i119_1

]]></Node>
<StgValue><ssdm name="sub_i120_1"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:26 %sub_i120_2 = dsub i64 %bitcast_ln325_5, i64 %mul_i119_2

]]></Node>
<StgValue><ssdm name="sub_i120_2"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:33 %sub_i120_3 = dsub i64 %bitcast_ln325_7, i64 %mul_i119_3

]]></Node>
<StgValue><ssdm name="sub_i120_3"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:40 %sub_i120_4 = dsub i64 %bitcast_ln325_9, i64 %mul_i119_4

]]></Node>
<StgValue><ssdm name="sub_i120_4"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:47 %sub_i120_5 = dsub i64 %bitcast_ln325_11, i64 %mul_i119_5

]]></Node>
<StgValue><ssdm name="sub_i120_5"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:54 %sub_i120_6 = dsub i64 %bitcast_ln325_13, i64 %mul_i119_6

]]></Node>
<StgValue><ssdm name="sub_i120_6"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:61 %sub_i120_7 = dsub i64 %bitcast_ln325_15, i64 %mul_i119_7

]]></Node>
<StgValue><ssdm name="sub_i120_7"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:68 %sub_i120_8 = dsub i64 %bitcast_ln325_17, i64 %mul_i119_8

]]></Node>
<StgValue><ssdm name="sub_i120_8"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:75 %sub_i120_9 = dsub i64 %bitcast_ln325_19, i64 %mul_i119_9

]]></Node>
<StgValue><ssdm name="sub_i120_9"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:82 %sub_i120_s = dsub i64 %bitcast_ln325_21, i64 %mul_i119_s

]]></Node>
<StgValue><ssdm name="sub_i120_s"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:89 %sub_i120_10 = dsub i64 %bitcast_ln325_23, i64 %mul_i119_10

]]></Node>
<StgValue><ssdm name="sub_i120_10"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:96 %sub_i120_11 = dsub i64 %bitcast_ln325_25, i64 %mul_i119_11

]]></Node>
<StgValue><ssdm name="sub_i120_11"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:103 %sub_i120_12 = dsub i64 %bitcast_ln325_27, i64 %mul_i119_12

]]></Node>
<StgValue><ssdm name="sub_i120_12"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:110 %sub_i120_13 = dsub i64 %bitcast_ln325_29, i64 %mul_i119_13

]]></Node>
<StgValue><ssdm name="sub_i120_13"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:117 %sub_i120_14 = dsub i64 %bitcast_ln325_31, i64 %mul_i119_14

]]></Node>
<StgValue><ssdm name="sub_i120_14"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:124 %sub_i120_15 = dsub i64 %bitcast_ln325_33, i64 %mul_i119_15

]]></Node>
<StgValue><ssdm name="sub_i120_15"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:131 %sub_i120_16 = dsub i64 %bitcast_ln325_35, i64 %mul_i119_16

]]></Node>
<StgValue><ssdm name="sub_i120_16"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:138 %sub_i120_17 = dsub i64 %bitcast_ln325_37, i64 %mul_i119_17

]]></Node>
<StgValue><ssdm name="sub_i120_17"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:145 %sub_i120_18 = dsub i64 %bitcast_ln325_39, i64 %mul_i119_18

]]></Node>
<StgValue><ssdm name="sub_i120_18"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:152 %sub_i120_19 = dsub i64 %bitcast_ln325_41, i64 %mul_i119_19

]]></Node>
<StgValue><ssdm name="sub_i120_19"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:159 %sub_i120_20 = dsub i64 %bitcast_ln325_43, i64 %mul_i119_20

]]></Node>
<StgValue><ssdm name="sub_i120_20"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:166 %sub_i120_21 = dsub i64 %bitcast_ln325_45, i64 %mul_i119_21

]]></Node>
<StgValue><ssdm name="sub_i120_21"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:173 %sub_i120_22 = dsub i64 %bitcast_ln325_47, i64 %mul_i119_22

]]></Node>
<StgValue><ssdm name="sub_i120_22"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:180 %sub_i120_23 = dsub i64 %bitcast_ln325_49, i64 %mul_i119_23

]]></Node>
<StgValue><ssdm name="sub_i120_23"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:187 %sub_i120_24 = dsub i64 %bitcast_ln325_51, i64 %mul_i119_24

]]></Node>
<StgValue><ssdm name="sub_i120_24"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:194 %sub_i120_25 = dsub i64 %bitcast_ln325_53, i64 %mul_i119_25

]]></Node>
<StgValue><ssdm name="sub_i120_25"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:201 %sub_i120_26 = dsub i64 %bitcast_ln325_55, i64 %mul_i119_26

]]></Node>
<StgValue><ssdm name="sub_i120_26"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:208 %sub_i120_27 = dsub i64 %bitcast_ln325_57, i64 %mul_i119_27

]]></Node>
<StgValue><ssdm name="sub_i120_27"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:215 %sub_i120_28 = dsub i64 %bitcast_ln325_59, i64 %mul_i119_28

]]></Node>
<StgValue><ssdm name="sub_i120_28"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:222 %sub_i120_29 = dsub i64 %bitcast_ln325_61, i64 %mul_i119_29

]]></Node>
<StgValue><ssdm name="sub_i120_29"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:229 %sub_i120_30 = dsub i64 %bitcast_ln325_63, i64 %mul_i119_30

]]></Node>
<StgValue><ssdm name="sub_i120_30"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:236 %sub_i120_31 = dsub i64 %bitcast_ln325_65, i64 %mul_i119_31

]]></Node>
<StgValue><ssdm name="sub_i120_31"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:239 %bitcast_ln325_67 = bitcast i64 %trunc_ln325_32

]]></Node>
<StgValue><ssdm name="bitcast_ln325_67"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:243 %sub_i120_32 = dsub i64 %bitcast_ln325_67, i64 %mul_i119_32

]]></Node>
<StgValue><ssdm name="sub_i120_32"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:246 %bitcast_ln325_69 = bitcast i64 %trunc_ln325_33

]]></Node>
<StgValue><ssdm name="bitcast_ln325_69"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:250 %sub_i120_33 = dsub i64 %bitcast_ln325_69, i64 %mul_i119_33

]]></Node>
<StgValue><ssdm name="sub_i120_33"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:253 %bitcast_ln325_71 = bitcast i64 %trunc_ln325_34

]]></Node>
<StgValue><ssdm name="bitcast_ln325_71"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:257 %sub_i120_34 = dsub i64 %bitcast_ln325_71, i64 %mul_i119_34

]]></Node>
<StgValue><ssdm name="sub_i120_34"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:260 %bitcast_ln325_73 = bitcast i64 %trunc_ln325_35

]]></Node>
<StgValue><ssdm name="bitcast_ln325_73"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:264 %sub_i120_35 = dsub i64 %bitcast_ln325_73, i64 %mul_i119_35

]]></Node>
<StgValue><ssdm name="sub_i120_35"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:267 %bitcast_ln325_75 = bitcast i64 %trunc_ln325_36

]]></Node>
<StgValue><ssdm name="bitcast_ln325_75"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:271 %sub_i120_36 = dsub i64 %bitcast_ln325_75, i64 %mul_i119_36

]]></Node>
<StgValue><ssdm name="sub_i120_36"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:274 %bitcast_ln325_77 = bitcast i64 %trunc_ln325_37

]]></Node>
<StgValue><ssdm name="bitcast_ln325_77"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:278 %sub_i120_37 = dsub i64 %bitcast_ln325_77, i64 %mul_i119_37

]]></Node>
<StgValue><ssdm name="sub_i120_37"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:281 %bitcast_ln325_79 = bitcast i64 %trunc_ln325_38

]]></Node>
<StgValue><ssdm name="bitcast_ln325_79"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:285 %sub_i120_38 = dsub i64 %bitcast_ln325_79, i64 %mul_i119_38

]]></Node>
<StgValue><ssdm name="sub_i120_38"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:288 %bitcast_ln325_81 = bitcast i64 %trunc_ln325_39

]]></Node>
<StgValue><ssdm name="bitcast_ln325_81"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:292 %sub_i120_39 = dsub i64 %bitcast_ln325_81, i64 %mul_i119_39

]]></Node>
<StgValue><ssdm name="sub_i120_39"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:295 %bitcast_ln325_83 = bitcast i64 %trunc_ln325_40

]]></Node>
<StgValue><ssdm name="bitcast_ln325_83"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:299 %sub_i120_40 = dsub i64 %bitcast_ln325_83, i64 %mul_i119_40

]]></Node>
<StgValue><ssdm name="sub_i120_40"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:302 %bitcast_ln325_85 = bitcast i64 %trunc_ln325_41

]]></Node>
<StgValue><ssdm name="bitcast_ln325_85"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:306 %sub_i120_41 = dsub i64 %bitcast_ln325_85, i64 %mul_i119_41

]]></Node>
<StgValue><ssdm name="sub_i120_41"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:309 %bitcast_ln325_87 = bitcast i64 %trunc_ln325_42

]]></Node>
<StgValue><ssdm name="bitcast_ln325_87"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:313 %sub_i120_42 = dsub i64 %bitcast_ln325_87, i64 %mul_i119_42

]]></Node>
<StgValue><ssdm name="sub_i120_42"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:319 %mul_i119_43 = dmul i64 %update_temp_mat_44_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_43"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:326 %mul_i119_44 = dmul i64 %update_temp_mat_45_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_44"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:333 %mul_i119_45 = dmul i64 %update_temp_mat_46_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_45"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:340 %mul_i119_46 = dmul i64 %update_temp_mat_47_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_46"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:347 %mul_i119_47 = dmul i64 %update_temp_mat_48_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_47"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:354 %mul_i119_48 = dmul i64 %update_temp_mat_49_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_48"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:361 %mul_i119_49 = dmul i64 %update_temp_mat_50_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_49"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:368 %mul_i119_50 = dmul i64 %update_temp_mat_51_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_50"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:375 %mul_i119_51 = dmul i64 %update_temp_mat_52_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_51"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:382 %mul_i119_52 = dmul i64 %update_temp_mat_53_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_52"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:389 %mul_i119_53 = dmul i64 %update_temp_mat_54_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_53"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:396 %mul_i119_54 = dmul i64 %update_temp_mat_55_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_54"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:403 %mul_i119_55 = dmul i64 %update_temp_mat_56_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_55"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:410 %mul_i119_56 = dmul i64 %update_temp_mat_57_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_56"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:417 %mul_i119_57 = dmul i64 %update_temp_mat_58_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_57"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:424 %mul_i119_58 = dmul i64 %update_temp_mat_59_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_58"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:431 %mul_i119_59 = dmul i64 %update_temp_mat_60_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_59"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:438 %mul_i119_60 = dmul i64 %update_temp_mat_61_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_60"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:445 %mul_i119_61 = dmul i64 %update_temp_mat_62_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_61"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:452 %mul_i119_62 = dmul i64 %update_temp_mat_63_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_62"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:465 %mul29_i3 = dmul i64 %d_l0_0_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4096" op_0_bw="4096" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113.split:0 %p_load = load i4096 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:12 %sub_i3 = dsub i64 %bitcast_ln325, i64 %mul_i5

]]></Node>
<StgValue><ssdm name="sub_i3"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:19 %sub_i120_1 = dsub i64 %bitcast_ln325_3, i64 %mul_i119_1

]]></Node>
<StgValue><ssdm name="sub_i120_1"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:26 %sub_i120_2 = dsub i64 %bitcast_ln325_5, i64 %mul_i119_2

]]></Node>
<StgValue><ssdm name="sub_i120_2"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:33 %sub_i120_3 = dsub i64 %bitcast_ln325_7, i64 %mul_i119_3

]]></Node>
<StgValue><ssdm name="sub_i120_3"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:40 %sub_i120_4 = dsub i64 %bitcast_ln325_9, i64 %mul_i119_4

]]></Node>
<StgValue><ssdm name="sub_i120_4"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:47 %sub_i120_5 = dsub i64 %bitcast_ln325_11, i64 %mul_i119_5

]]></Node>
<StgValue><ssdm name="sub_i120_5"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:54 %sub_i120_6 = dsub i64 %bitcast_ln325_13, i64 %mul_i119_6

]]></Node>
<StgValue><ssdm name="sub_i120_6"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:61 %sub_i120_7 = dsub i64 %bitcast_ln325_15, i64 %mul_i119_7

]]></Node>
<StgValue><ssdm name="sub_i120_7"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:68 %sub_i120_8 = dsub i64 %bitcast_ln325_17, i64 %mul_i119_8

]]></Node>
<StgValue><ssdm name="sub_i120_8"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:75 %sub_i120_9 = dsub i64 %bitcast_ln325_19, i64 %mul_i119_9

]]></Node>
<StgValue><ssdm name="sub_i120_9"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:82 %sub_i120_s = dsub i64 %bitcast_ln325_21, i64 %mul_i119_s

]]></Node>
<StgValue><ssdm name="sub_i120_s"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:89 %sub_i120_10 = dsub i64 %bitcast_ln325_23, i64 %mul_i119_10

]]></Node>
<StgValue><ssdm name="sub_i120_10"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:96 %sub_i120_11 = dsub i64 %bitcast_ln325_25, i64 %mul_i119_11

]]></Node>
<StgValue><ssdm name="sub_i120_11"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:103 %sub_i120_12 = dsub i64 %bitcast_ln325_27, i64 %mul_i119_12

]]></Node>
<StgValue><ssdm name="sub_i120_12"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:110 %sub_i120_13 = dsub i64 %bitcast_ln325_29, i64 %mul_i119_13

]]></Node>
<StgValue><ssdm name="sub_i120_13"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:117 %sub_i120_14 = dsub i64 %bitcast_ln325_31, i64 %mul_i119_14

]]></Node>
<StgValue><ssdm name="sub_i120_14"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:124 %sub_i120_15 = dsub i64 %bitcast_ln325_33, i64 %mul_i119_15

]]></Node>
<StgValue><ssdm name="sub_i120_15"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:131 %sub_i120_16 = dsub i64 %bitcast_ln325_35, i64 %mul_i119_16

]]></Node>
<StgValue><ssdm name="sub_i120_16"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:138 %sub_i120_17 = dsub i64 %bitcast_ln325_37, i64 %mul_i119_17

]]></Node>
<StgValue><ssdm name="sub_i120_17"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:145 %sub_i120_18 = dsub i64 %bitcast_ln325_39, i64 %mul_i119_18

]]></Node>
<StgValue><ssdm name="sub_i120_18"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:152 %sub_i120_19 = dsub i64 %bitcast_ln325_41, i64 %mul_i119_19

]]></Node>
<StgValue><ssdm name="sub_i120_19"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:159 %sub_i120_20 = dsub i64 %bitcast_ln325_43, i64 %mul_i119_20

]]></Node>
<StgValue><ssdm name="sub_i120_20"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:166 %sub_i120_21 = dsub i64 %bitcast_ln325_45, i64 %mul_i119_21

]]></Node>
<StgValue><ssdm name="sub_i120_21"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:173 %sub_i120_22 = dsub i64 %bitcast_ln325_47, i64 %mul_i119_22

]]></Node>
<StgValue><ssdm name="sub_i120_22"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:180 %sub_i120_23 = dsub i64 %bitcast_ln325_49, i64 %mul_i119_23

]]></Node>
<StgValue><ssdm name="sub_i120_23"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:187 %sub_i120_24 = dsub i64 %bitcast_ln325_51, i64 %mul_i119_24

]]></Node>
<StgValue><ssdm name="sub_i120_24"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:194 %sub_i120_25 = dsub i64 %bitcast_ln325_53, i64 %mul_i119_25

]]></Node>
<StgValue><ssdm name="sub_i120_25"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:201 %sub_i120_26 = dsub i64 %bitcast_ln325_55, i64 %mul_i119_26

]]></Node>
<StgValue><ssdm name="sub_i120_26"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:208 %sub_i120_27 = dsub i64 %bitcast_ln325_57, i64 %mul_i119_27

]]></Node>
<StgValue><ssdm name="sub_i120_27"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:215 %sub_i120_28 = dsub i64 %bitcast_ln325_59, i64 %mul_i119_28

]]></Node>
<StgValue><ssdm name="sub_i120_28"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:222 %sub_i120_29 = dsub i64 %bitcast_ln325_61, i64 %mul_i119_29

]]></Node>
<StgValue><ssdm name="sub_i120_29"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:229 %sub_i120_30 = dsub i64 %bitcast_ln325_63, i64 %mul_i119_30

]]></Node>
<StgValue><ssdm name="sub_i120_30"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:236 %sub_i120_31 = dsub i64 %bitcast_ln325_65, i64 %mul_i119_31

]]></Node>
<StgValue><ssdm name="sub_i120_31"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:243 %sub_i120_32 = dsub i64 %bitcast_ln325_67, i64 %mul_i119_32

]]></Node>
<StgValue><ssdm name="sub_i120_32"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:250 %sub_i120_33 = dsub i64 %bitcast_ln325_69, i64 %mul_i119_33

]]></Node>
<StgValue><ssdm name="sub_i120_33"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:257 %sub_i120_34 = dsub i64 %bitcast_ln325_71, i64 %mul_i119_34

]]></Node>
<StgValue><ssdm name="sub_i120_34"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:264 %sub_i120_35 = dsub i64 %bitcast_ln325_73, i64 %mul_i119_35

]]></Node>
<StgValue><ssdm name="sub_i120_35"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:271 %sub_i120_36 = dsub i64 %bitcast_ln325_75, i64 %mul_i119_36

]]></Node>
<StgValue><ssdm name="sub_i120_36"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:278 %sub_i120_37 = dsub i64 %bitcast_ln325_77, i64 %mul_i119_37

]]></Node>
<StgValue><ssdm name="sub_i120_37"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:285 %sub_i120_38 = dsub i64 %bitcast_ln325_79, i64 %mul_i119_38

]]></Node>
<StgValue><ssdm name="sub_i120_38"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:292 %sub_i120_39 = dsub i64 %bitcast_ln325_81, i64 %mul_i119_39

]]></Node>
<StgValue><ssdm name="sub_i120_39"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:299 %sub_i120_40 = dsub i64 %bitcast_ln325_83, i64 %mul_i119_40

]]></Node>
<StgValue><ssdm name="sub_i120_40"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:306 %sub_i120_41 = dsub i64 %bitcast_ln325_85, i64 %mul_i119_41

]]></Node>
<StgValue><ssdm name="sub_i120_41"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:313 %sub_i120_42 = dsub i64 %bitcast_ln325_87, i64 %mul_i119_42

]]></Node>
<StgValue><ssdm name="sub_i120_42"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:316 %bitcast_ln325_89 = bitcast i64 %trunc_ln325_43

]]></Node>
<StgValue><ssdm name="bitcast_ln325_89"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:320 %sub_i120_43 = dsub i64 %bitcast_ln325_89, i64 %mul_i119_43

]]></Node>
<StgValue><ssdm name="sub_i120_43"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:323 %bitcast_ln325_91 = bitcast i64 %trunc_ln325_44

]]></Node>
<StgValue><ssdm name="bitcast_ln325_91"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:327 %sub_i120_44 = dsub i64 %bitcast_ln325_91, i64 %mul_i119_44

]]></Node>
<StgValue><ssdm name="sub_i120_44"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:330 %bitcast_ln325_93 = bitcast i64 %trunc_ln325_45

]]></Node>
<StgValue><ssdm name="bitcast_ln325_93"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:334 %sub_i120_45 = dsub i64 %bitcast_ln325_93, i64 %mul_i119_45

]]></Node>
<StgValue><ssdm name="sub_i120_45"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:337 %bitcast_ln325_95 = bitcast i64 %trunc_ln325_46

]]></Node>
<StgValue><ssdm name="bitcast_ln325_95"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:341 %sub_i120_46 = dsub i64 %bitcast_ln325_95, i64 %mul_i119_46

]]></Node>
<StgValue><ssdm name="sub_i120_46"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:344 %bitcast_ln325_97 = bitcast i64 %trunc_ln325_47

]]></Node>
<StgValue><ssdm name="bitcast_ln325_97"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:348 %sub_i120_47 = dsub i64 %bitcast_ln325_97, i64 %mul_i119_47

]]></Node>
<StgValue><ssdm name="sub_i120_47"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:351 %bitcast_ln325_99 = bitcast i64 %trunc_ln325_48

]]></Node>
<StgValue><ssdm name="bitcast_ln325_99"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:355 %sub_i120_48 = dsub i64 %bitcast_ln325_99, i64 %mul_i119_48

]]></Node>
<StgValue><ssdm name="sub_i120_48"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:358 %bitcast_ln325_101 = bitcast i64 %trunc_ln325_49

]]></Node>
<StgValue><ssdm name="bitcast_ln325_101"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:362 %sub_i120_49 = dsub i64 %bitcast_ln325_101, i64 %mul_i119_49

]]></Node>
<StgValue><ssdm name="sub_i120_49"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:365 %bitcast_ln325_103 = bitcast i64 %trunc_ln325_50

]]></Node>
<StgValue><ssdm name="bitcast_ln325_103"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:369 %sub_i120_50 = dsub i64 %bitcast_ln325_103, i64 %mul_i119_50

]]></Node>
<StgValue><ssdm name="sub_i120_50"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:372 %bitcast_ln325_105 = bitcast i64 %trunc_ln325_51

]]></Node>
<StgValue><ssdm name="bitcast_ln325_105"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:376 %sub_i120_51 = dsub i64 %bitcast_ln325_105, i64 %mul_i119_51

]]></Node>
<StgValue><ssdm name="sub_i120_51"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:379 %bitcast_ln325_107 = bitcast i64 %trunc_ln325_52

]]></Node>
<StgValue><ssdm name="bitcast_ln325_107"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:383 %sub_i120_52 = dsub i64 %bitcast_ln325_107, i64 %mul_i119_52

]]></Node>
<StgValue><ssdm name="sub_i120_52"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:386 %bitcast_ln325_109 = bitcast i64 %trunc_ln325_53

]]></Node>
<StgValue><ssdm name="bitcast_ln325_109"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:390 %sub_i120_53 = dsub i64 %bitcast_ln325_109, i64 %mul_i119_53

]]></Node>
<StgValue><ssdm name="sub_i120_53"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:396 %mul_i119_54 = dmul i64 %update_temp_mat_55_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_54"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:403 %mul_i119_55 = dmul i64 %update_temp_mat_56_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_55"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:410 %mul_i119_56 = dmul i64 %update_temp_mat_57_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_56"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:417 %mul_i119_57 = dmul i64 %update_temp_mat_58_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_57"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:424 %mul_i119_58 = dmul i64 %update_temp_mat_59_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_58"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:431 %mul_i119_59 = dmul i64 %update_temp_mat_60_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_59"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:438 %mul_i119_60 = dmul i64 %update_temp_mat_61_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_60"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:445 %mul_i119_61 = dmul i64 %update_temp_mat_62_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_61"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:452 %mul_i119_62 = dmul i64 %update_temp_mat_63_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i119_62"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i113.split:458 %shl_ln56_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln56, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln56_4"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_324_2.i113.split:459 %zext_ln327 = zext i12 %shl_ln56_4

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i113.split:460 %lshr_ln327 = lshr i4096 %p_load, i4096 %zext_ln327

]]></Node>
<StgValue><ssdm name="lshr_ln327"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i113.split:461 %trunc_ln327 = trunc i4096 %lshr_ln327

]]></Node>
<StgValue><ssdm name="trunc_ln327"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:465 %mul29_i3 = dmul i64 %d_l0_0_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i3"/></StgValue>
</operation>

<operation id="1160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="4096" op_0_bw="4096" op_1_bw="0">
<![CDATA[
_Z16updateWeightBiasILi64ELi64EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:0 %p_load7 = load i4096 %empty

]]></Node>
<StgValue><ssdm name="p_load7"/></StgValue>
</operation>

<operation id="1161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="4096">
<![CDATA[
_Z16updateWeightBiasILi64ELi64EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i4096P0A, i4096 %p_out, i4096 %p_load7

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0">
<![CDATA[
_Z16updateWeightBiasILi64ELi64EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="912" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:89 %sub_i120_10 = dsub i64 %bitcast_ln325_23, i64 %mul_i119_10

]]></Node>
<StgValue><ssdm name="sub_i120_10"/></StgValue>
</operation>

<operation id="913" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:96 %sub_i120_11 = dsub i64 %bitcast_ln325_25, i64 %mul_i119_11

]]></Node>
<StgValue><ssdm name="sub_i120_11"/></StgValue>
</operation>

<operation id="914" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:103 %sub_i120_12 = dsub i64 %bitcast_ln325_27, i64 %mul_i119_12

]]></Node>
<StgValue><ssdm name="sub_i120_12"/></StgValue>
</operation>

<operation id="915" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:110 %sub_i120_13 = dsub i64 %bitcast_ln325_29, i64 %mul_i119_13

]]></Node>
<StgValue><ssdm name="sub_i120_13"/></StgValue>
</operation>

<operation id="916" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:117 %sub_i120_14 = dsub i64 %bitcast_ln325_31, i64 %mul_i119_14

]]></Node>
<StgValue><ssdm name="sub_i120_14"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:124 %sub_i120_15 = dsub i64 %bitcast_ln325_33, i64 %mul_i119_15

]]></Node>
<StgValue><ssdm name="sub_i120_15"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:131 %sub_i120_16 = dsub i64 %bitcast_ln325_35, i64 %mul_i119_16

]]></Node>
<StgValue><ssdm name="sub_i120_16"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:138 %sub_i120_17 = dsub i64 %bitcast_ln325_37, i64 %mul_i119_17

]]></Node>
<StgValue><ssdm name="sub_i120_17"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:145 %sub_i120_18 = dsub i64 %bitcast_ln325_39, i64 %mul_i119_18

]]></Node>
<StgValue><ssdm name="sub_i120_18"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:152 %sub_i120_19 = dsub i64 %bitcast_ln325_41, i64 %mul_i119_19

]]></Node>
<StgValue><ssdm name="sub_i120_19"/></StgValue>
</operation>

<operation id="922" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:159 %sub_i120_20 = dsub i64 %bitcast_ln325_43, i64 %mul_i119_20

]]></Node>
<StgValue><ssdm name="sub_i120_20"/></StgValue>
</operation>

<operation id="923" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:166 %sub_i120_21 = dsub i64 %bitcast_ln325_45, i64 %mul_i119_21

]]></Node>
<StgValue><ssdm name="sub_i120_21"/></StgValue>
</operation>

<operation id="924" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:173 %sub_i120_22 = dsub i64 %bitcast_ln325_47, i64 %mul_i119_22

]]></Node>
<StgValue><ssdm name="sub_i120_22"/></StgValue>
</operation>

<operation id="925" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:180 %sub_i120_23 = dsub i64 %bitcast_ln325_49, i64 %mul_i119_23

]]></Node>
<StgValue><ssdm name="sub_i120_23"/></StgValue>
</operation>

<operation id="926" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:187 %sub_i120_24 = dsub i64 %bitcast_ln325_51, i64 %mul_i119_24

]]></Node>
<StgValue><ssdm name="sub_i120_24"/></StgValue>
</operation>

<operation id="927" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:194 %sub_i120_25 = dsub i64 %bitcast_ln325_53, i64 %mul_i119_25

]]></Node>
<StgValue><ssdm name="sub_i120_25"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:201 %sub_i120_26 = dsub i64 %bitcast_ln325_55, i64 %mul_i119_26

]]></Node>
<StgValue><ssdm name="sub_i120_26"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:208 %sub_i120_27 = dsub i64 %bitcast_ln325_57, i64 %mul_i119_27

]]></Node>
<StgValue><ssdm name="sub_i120_27"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:215 %sub_i120_28 = dsub i64 %bitcast_ln325_59, i64 %mul_i119_28

]]></Node>
<StgValue><ssdm name="sub_i120_28"/></StgValue>
</operation>

<operation id="931" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:222 %sub_i120_29 = dsub i64 %bitcast_ln325_61, i64 %mul_i119_29

]]></Node>
<StgValue><ssdm name="sub_i120_29"/></StgValue>
</operation>

<operation id="932" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:229 %sub_i120_30 = dsub i64 %bitcast_ln325_63, i64 %mul_i119_30

]]></Node>
<StgValue><ssdm name="sub_i120_30"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:236 %sub_i120_31 = dsub i64 %bitcast_ln325_65, i64 %mul_i119_31

]]></Node>
<StgValue><ssdm name="sub_i120_31"/></StgValue>
</operation>

<operation id="934" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:243 %sub_i120_32 = dsub i64 %bitcast_ln325_67, i64 %mul_i119_32

]]></Node>
<StgValue><ssdm name="sub_i120_32"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:250 %sub_i120_33 = dsub i64 %bitcast_ln325_69, i64 %mul_i119_33

]]></Node>
<StgValue><ssdm name="sub_i120_33"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:257 %sub_i120_34 = dsub i64 %bitcast_ln325_71, i64 %mul_i119_34

]]></Node>
<StgValue><ssdm name="sub_i120_34"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:264 %sub_i120_35 = dsub i64 %bitcast_ln325_73, i64 %mul_i119_35

]]></Node>
<StgValue><ssdm name="sub_i120_35"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:271 %sub_i120_36 = dsub i64 %bitcast_ln325_75, i64 %mul_i119_36

]]></Node>
<StgValue><ssdm name="sub_i120_36"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:278 %sub_i120_37 = dsub i64 %bitcast_ln325_77, i64 %mul_i119_37

]]></Node>
<StgValue><ssdm name="sub_i120_37"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:285 %sub_i120_38 = dsub i64 %bitcast_ln325_79, i64 %mul_i119_38

]]></Node>
<StgValue><ssdm name="sub_i120_38"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:292 %sub_i120_39 = dsub i64 %bitcast_ln325_81, i64 %mul_i119_39

]]></Node>
<StgValue><ssdm name="sub_i120_39"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:299 %sub_i120_40 = dsub i64 %bitcast_ln325_83, i64 %mul_i119_40

]]></Node>
<StgValue><ssdm name="sub_i120_40"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:306 %sub_i120_41 = dsub i64 %bitcast_ln325_85, i64 %mul_i119_41

]]></Node>
<StgValue><ssdm name="sub_i120_41"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:313 %sub_i120_42 = dsub i64 %bitcast_ln325_87, i64 %mul_i119_42

]]></Node>
<StgValue><ssdm name="sub_i120_42"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:320 %sub_i120_43 = dsub i64 %bitcast_ln325_89, i64 %mul_i119_43

]]></Node>
<StgValue><ssdm name="sub_i120_43"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:327 %sub_i120_44 = dsub i64 %bitcast_ln325_91, i64 %mul_i119_44

]]></Node>
<StgValue><ssdm name="sub_i120_44"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:334 %sub_i120_45 = dsub i64 %bitcast_ln325_93, i64 %mul_i119_45

]]></Node>
<StgValue><ssdm name="sub_i120_45"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:341 %sub_i120_46 = dsub i64 %bitcast_ln325_95, i64 %mul_i119_46

]]></Node>
<StgValue><ssdm name="sub_i120_46"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:348 %sub_i120_47 = dsub i64 %bitcast_ln325_97, i64 %mul_i119_47

]]></Node>
<StgValue><ssdm name="sub_i120_47"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:355 %sub_i120_48 = dsub i64 %bitcast_ln325_99, i64 %mul_i119_48

]]></Node>
<StgValue><ssdm name="sub_i120_48"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:362 %sub_i120_49 = dsub i64 %bitcast_ln325_101, i64 %mul_i119_49

]]></Node>
<StgValue><ssdm name="sub_i120_49"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:369 %sub_i120_50 = dsub i64 %bitcast_ln325_103, i64 %mul_i119_50

]]></Node>
<StgValue><ssdm name="sub_i120_50"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:376 %sub_i120_51 = dsub i64 %bitcast_ln325_105, i64 %mul_i119_51

]]></Node>
<StgValue><ssdm name="sub_i120_51"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:383 %sub_i120_52 = dsub i64 %bitcast_ln325_107, i64 %mul_i119_52

]]></Node>
<StgValue><ssdm name="sub_i120_52"/></StgValue>
</operation>

<operation id="955" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:390 %sub_i120_53 = dsub i64 %bitcast_ln325_109, i64 %mul_i119_53

]]></Node>
<StgValue><ssdm name="sub_i120_53"/></StgValue>
</operation>

<operation id="956" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:393 %bitcast_ln325_111 = bitcast i64 %trunc_ln325_54

]]></Node>
<StgValue><ssdm name="bitcast_ln325_111"/></StgValue>
</operation>

<operation id="957" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:397 %sub_i120_54 = dsub i64 %bitcast_ln325_111, i64 %mul_i119_54

]]></Node>
<StgValue><ssdm name="sub_i120_54"/></StgValue>
</operation>

<operation id="958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:400 %bitcast_ln325_113 = bitcast i64 %trunc_ln325_55

]]></Node>
<StgValue><ssdm name="bitcast_ln325_113"/></StgValue>
</operation>

<operation id="959" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:404 %sub_i120_55 = dsub i64 %bitcast_ln325_113, i64 %mul_i119_55

]]></Node>
<StgValue><ssdm name="sub_i120_55"/></StgValue>
</operation>

<operation id="960" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:407 %bitcast_ln325_115 = bitcast i64 %trunc_ln325_56

]]></Node>
<StgValue><ssdm name="bitcast_ln325_115"/></StgValue>
</operation>

<operation id="961" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:411 %sub_i120_56 = dsub i64 %bitcast_ln325_115, i64 %mul_i119_56

]]></Node>
<StgValue><ssdm name="sub_i120_56"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:414 %bitcast_ln325_117 = bitcast i64 %trunc_ln325_57

]]></Node>
<StgValue><ssdm name="bitcast_ln325_117"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:418 %sub_i120_57 = dsub i64 %bitcast_ln325_117, i64 %mul_i119_57

]]></Node>
<StgValue><ssdm name="sub_i120_57"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:421 %bitcast_ln325_119 = bitcast i64 %trunc_ln325_58

]]></Node>
<StgValue><ssdm name="bitcast_ln325_119"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:425 %sub_i120_58 = dsub i64 %bitcast_ln325_119, i64 %mul_i119_58

]]></Node>
<StgValue><ssdm name="sub_i120_58"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:428 %bitcast_ln325_121 = bitcast i64 %trunc_ln325_59

]]></Node>
<StgValue><ssdm name="bitcast_ln325_121"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:432 %sub_i120_59 = dsub i64 %bitcast_ln325_121, i64 %mul_i119_59

]]></Node>
<StgValue><ssdm name="sub_i120_59"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:435 %bitcast_ln325_123 = bitcast i64 %trunc_ln325_60

]]></Node>
<StgValue><ssdm name="bitcast_ln325_123"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:439 %sub_i120_60 = dsub i64 %bitcast_ln325_123, i64 %mul_i119_60

]]></Node>
<StgValue><ssdm name="sub_i120_60"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:442 %bitcast_ln325_125 = bitcast i64 %trunc_ln325_61

]]></Node>
<StgValue><ssdm name="bitcast_ln325_125"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:446 %sub_i120_61 = dsub i64 %bitcast_ln325_125, i64 %mul_i119_61

]]></Node>
<StgValue><ssdm name="sub_i120_61"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:449 %bitcast_ln325_127 = bitcast i64 %trunc_ln325_62

]]></Node>
<StgValue><ssdm name="bitcast_ln325_127"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:453 %sub_i120_62 = dsub i64 %bitcast_ln325_127, i64 %mul_i119_62

]]></Node>
<StgValue><ssdm name="sub_i120_62"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:462 %bitcast_ln327 = bitcast i64 %trunc_ln327

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:466 %sub30_i3 = dsub i64 %bitcast_ln327, i64 %mul29_i3

]]></Node>
<StgValue><ssdm name="sub30_i3"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i113.split:468 %shl_ln327 = shl i4096 18446744073709551615, i4096 %zext_ln327

]]></Node>
<StgValue><ssdm name="shl_ln327"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="977" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:166 %sub_i120_21 = dsub i64 %bitcast_ln325_45, i64 %mul_i119_21

]]></Node>
<StgValue><ssdm name="sub_i120_21"/></StgValue>
</operation>

<operation id="978" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:173 %sub_i120_22 = dsub i64 %bitcast_ln325_47, i64 %mul_i119_22

]]></Node>
<StgValue><ssdm name="sub_i120_22"/></StgValue>
</operation>

<operation id="979" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:180 %sub_i120_23 = dsub i64 %bitcast_ln325_49, i64 %mul_i119_23

]]></Node>
<StgValue><ssdm name="sub_i120_23"/></StgValue>
</operation>

<operation id="980" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:187 %sub_i120_24 = dsub i64 %bitcast_ln325_51, i64 %mul_i119_24

]]></Node>
<StgValue><ssdm name="sub_i120_24"/></StgValue>
</operation>

<operation id="981" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:194 %sub_i120_25 = dsub i64 %bitcast_ln325_53, i64 %mul_i119_25

]]></Node>
<StgValue><ssdm name="sub_i120_25"/></StgValue>
</operation>

<operation id="982" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:201 %sub_i120_26 = dsub i64 %bitcast_ln325_55, i64 %mul_i119_26

]]></Node>
<StgValue><ssdm name="sub_i120_26"/></StgValue>
</operation>

<operation id="983" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:208 %sub_i120_27 = dsub i64 %bitcast_ln325_57, i64 %mul_i119_27

]]></Node>
<StgValue><ssdm name="sub_i120_27"/></StgValue>
</operation>

<operation id="984" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:215 %sub_i120_28 = dsub i64 %bitcast_ln325_59, i64 %mul_i119_28

]]></Node>
<StgValue><ssdm name="sub_i120_28"/></StgValue>
</operation>

<operation id="985" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:222 %sub_i120_29 = dsub i64 %bitcast_ln325_61, i64 %mul_i119_29

]]></Node>
<StgValue><ssdm name="sub_i120_29"/></StgValue>
</operation>

<operation id="986" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:229 %sub_i120_30 = dsub i64 %bitcast_ln325_63, i64 %mul_i119_30

]]></Node>
<StgValue><ssdm name="sub_i120_30"/></StgValue>
</operation>

<operation id="987" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:236 %sub_i120_31 = dsub i64 %bitcast_ln325_65, i64 %mul_i119_31

]]></Node>
<StgValue><ssdm name="sub_i120_31"/></StgValue>
</operation>

<operation id="988" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:243 %sub_i120_32 = dsub i64 %bitcast_ln325_67, i64 %mul_i119_32

]]></Node>
<StgValue><ssdm name="sub_i120_32"/></StgValue>
</operation>

<operation id="989" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:250 %sub_i120_33 = dsub i64 %bitcast_ln325_69, i64 %mul_i119_33

]]></Node>
<StgValue><ssdm name="sub_i120_33"/></StgValue>
</operation>

<operation id="990" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:257 %sub_i120_34 = dsub i64 %bitcast_ln325_71, i64 %mul_i119_34

]]></Node>
<StgValue><ssdm name="sub_i120_34"/></StgValue>
</operation>

<operation id="991" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:264 %sub_i120_35 = dsub i64 %bitcast_ln325_73, i64 %mul_i119_35

]]></Node>
<StgValue><ssdm name="sub_i120_35"/></StgValue>
</operation>

<operation id="992" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:271 %sub_i120_36 = dsub i64 %bitcast_ln325_75, i64 %mul_i119_36

]]></Node>
<StgValue><ssdm name="sub_i120_36"/></StgValue>
</operation>

<operation id="993" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:278 %sub_i120_37 = dsub i64 %bitcast_ln325_77, i64 %mul_i119_37

]]></Node>
<StgValue><ssdm name="sub_i120_37"/></StgValue>
</operation>

<operation id="994" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:285 %sub_i120_38 = dsub i64 %bitcast_ln325_79, i64 %mul_i119_38

]]></Node>
<StgValue><ssdm name="sub_i120_38"/></StgValue>
</operation>

<operation id="995" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:292 %sub_i120_39 = dsub i64 %bitcast_ln325_81, i64 %mul_i119_39

]]></Node>
<StgValue><ssdm name="sub_i120_39"/></StgValue>
</operation>

<operation id="996" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:299 %sub_i120_40 = dsub i64 %bitcast_ln325_83, i64 %mul_i119_40

]]></Node>
<StgValue><ssdm name="sub_i120_40"/></StgValue>
</operation>

<operation id="997" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:306 %sub_i120_41 = dsub i64 %bitcast_ln325_85, i64 %mul_i119_41

]]></Node>
<StgValue><ssdm name="sub_i120_41"/></StgValue>
</operation>

<operation id="998" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:313 %sub_i120_42 = dsub i64 %bitcast_ln325_87, i64 %mul_i119_42

]]></Node>
<StgValue><ssdm name="sub_i120_42"/></StgValue>
</operation>

<operation id="999" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:320 %sub_i120_43 = dsub i64 %bitcast_ln325_89, i64 %mul_i119_43

]]></Node>
<StgValue><ssdm name="sub_i120_43"/></StgValue>
</operation>

<operation id="1000" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:327 %sub_i120_44 = dsub i64 %bitcast_ln325_91, i64 %mul_i119_44

]]></Node>
<StgValue><ssdm name="sub_i120_44"/></StgValue>
</operation>

<operation id="1001" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:334 %sub_i120_45 = dsub i64 %bitcast_ln325_93, i64 %mul_i119_45

]]></Node>
<StgValue><ssdm name="sub_i120_45"/></StgValue>
</operation>

<operation id="1002" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:341 %sub_i120_46 = dsub i64 %bitcast_ln325_95, i64 %mul_i119_46

]]></Node>
<StgValue><ssdm name="sub_i120_46"/></StgValue>
</operation>

<operation id="1003" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:348 %sub_i120_47 = dsub i64 %bitcast_ln325_97, i64 %mul_i119_47

]]></Node>
<StgValue><ssdm name="sub_i120_47"/></StgValue>
</operation>

<operation id="1004" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:355 %sub_i120_48 = dsub i64 %bitcast_ln325_99, i64 %mul_i119_48

]]></Node>
<StgValue><ssdm name="sub_i120_48"/></StgValue>
</operation>

<operation id="1005" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:362 %sub_i120_49 = dsub i64 %bitcast_ln325_101, i64 %mul_i119_49

]]></Node>
<StgValue><ssdm name="sub_i120_49"/></StgValue>
</operation>

<operation id="1006" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:369 %sub_i120_50 = dsub i64 %bitcast_ln325_103, i64 %mul_i119_50

]]></Node>
<StgValue><ssdm name="sub_i120_50"/></StgValue>
</operation>

<operation id="1007" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:376 %sub_i120_51 = dsub i64 %bitcast_ln325_105, i64 %mul_i119_51

]]></Node>
<StgValue><ssdm name="sub_i120_51"/></StgValue>
</operation>

<operation id="1008" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:383 %sub_i120_52 = dsub i64 %bitcast_ln325_107, i64 %mul_i119_52

]]></Node>
<StgValue><ssdm name="sub_i120_52"/></StgValue>
</operation>

<operation id="1009" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:390 %sub_i120_53 = dsub i64 %bitcast_ln325_109, i64 %mul_i119_53

]]></Node>
<StgValue><ssdm name="sub_i120_53"/></StgValue>
</operation>

<operation id="1010" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:397 %sub_i120_54 = dsub i64 %bitcast_ln325_111, i64 %mul_i119_54

]]></Node>
<StgValue><ssdm name="sub_i120_54"/></StgValue>
</operation>

<operation id="1011" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:404 %sub_i120_55 = dsub i64 %bitcast_ln325_113, i64 %mul_i119_55

]]></Node>
<StgValue><ssdm name="sub_i120_55"/></StgValue>
</operation>

<operation id="1012" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:411 %sub_i120_56 = dsub i64 %bitcast_ln325_115, i64 %mul_i119_56

]]></Node>
<StgValue><ssdm name="sub_i120_56"/></StgValue>
</operation>

<operation id="1013" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:418 %sub_i120_57 = dsub i64 %bitcast_ln325_117, i64 %mul_i119_57

]]></Node>
<StgValue><ssdm name="sub_i120_57"/></StgValue>
</operation>

<operation id="1014" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:425 %sub_i120_58 = dsub i64 %bitcast_ln325_119, i64 %mul_i119_58

]]></Node>
<StgValue><ssdm name="sub_i120_58"/></StgValue>
</operation>

<operation id="1015" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:432 %sub_i120_59 = dsub i64 %bitcast_ln325_121, i64 %mul_i119_59

]]></Node>
<StgValue><ssdm name="sub_i120_59"/></StgValue>
</operation>

<operation id="1016" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:439 %sub_i120_60 = dsub i64 %bitcast_ln325_123, i64 %mul_i119_60

]]></Node>
<StgValue><ssdm name="sub_i120_60"/></StgValue>
</operation>

<operation id="1017" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:446 %sub_i120_61 = dsub i64 %bitcast_ln325_125, i64 %mul_i119_61

]]></Node>
<StgValue><ssdm name="sub_i120_61"/></StgValue>
</operation>

<operation id="1018" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:453 %sub_i120_62 = dsub i64 %bitcast_ln325_127, i64 %mul_i119_62

]]></Node>
<StgValue><ssdm name="sub_i120_62"/></StgValue>
</operation>

<operation id="1019" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:466 %sub30_i3 = dsub i64 %bitcast_ln327, i64 %mul29_i3

]]></Node>
<StgValue><ssdm name="sub30_i3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1020" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:243 %sub_i120_32 = dsub i64 %bitcast_ln325_67, i64 %mul_i119_32

]]></Node>
<StgValue><ssdm name="sub_i120_32"/></StgValue>
</operation>

<operation id="1021" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:250 %sub_i120_33 = dsub i64 %bitcast_ln325_69, i64 %mul_i119_33

]]></Node>
<StgValue><ssdm name="sub_i120_33"/></StgValue>
</operation>

<operation id="1022" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:257 %sub_i120_34 = dsub i64 %bitcast_ln325_71, i64 %mul_i119_34

]]></Node>
<StgValue><ssdm name="sub_i120_34"/></StgValue>
</operation>

<operation id="1023" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:264 %sub_i120_35 = dsub i64 %bitcast_ln325_73, i64 %mul_i119_35

]]></Node>
<StgValue><ssdm name="sub_i120_35"/></StgValue>
</operation>

<operation id="1024" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:271 %sub_i120_36 = dsub i64 %bitcast_ln325_75, i64 %mul_i119_36

]]></Node>
<StgValue><ssdm name="sub_i120_36"/></StgValue>
</operation>

<operation id="1025" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:278 %sub_i120_37 = dsub i64 %bitcast_ln325_77, i64 %mul_i119_37

]]></Node>
<StgValue><ssdm name="sub_i120_37"/></StgValue>
</operation>

<operation id="1026" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:285 %sub_i120_38 = dsub i64 %bitcast_ln325_79, i64 %mul_i119_38

]]></Node>
<StgValue><ssdm name="sub_i120_38"/></StgValue>
</operation>

<operation id="1027" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:292 %sub_i120_39 = dsub i64 %bitcast_ln325_81, i64 %mul_i119_39

]]></Node>
<StgValue><ssdm name="sub_i120_39"/></StgValue>
</operation>

<operation id="1028" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:299 %sub_i120_40 = dsub i64 %bitcast_ln325_83, i64 %mul_i119_40

]]></Node>
<StgValue><ssdm name="sub_i120_40"/></StgValue>
</operation>

<operation id="1029" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:306 %sub_i120_41 = dsub i64 %bitcast_ln325_85, i64 %mul_i119_41

]]></Node>
<StgValue><ssdm name="sub_i120_41"/></StgValue>
</operation>

<operation id="1030" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:313 %sub_i120_42 = dsub i64 %bitcast_ln325_87, i64 %mul_i119_42

]]></Node>
<StgValue><ssdm name="sub_i120_42"/></StgValue>
</operation>

<operation id="1031" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:320 %sub_i120_43 = dsub i64 %bitcast_ln325_89, i64 %mul_i119_43

]]></Node>
<StgValue><ssdm name="sub_i120_43"/></StgValue>
</operation>

<operation id="1032" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:327 %sub_i120_44 = dsub i64 %bitcast_ln325_91, i64 %mul_i119_44

]]></Node>
<StgValue><ssdm name="sub_i120_44"/></StgValue>
</operation>

<operation id="1033" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:334 %sub_i120_45 = dsub i64 %bitcast_ln325_93, i64 %mul_i119_45

]]></Node>
<StgValue><ssdm name="sub_i120_45"/></StgValue>
</operation>

<operation id="1034" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:341 %sub_i120_46 = dsub i64 %bitcast_ln325_95, i64 %mul_i119_46

]]></Node>
<StgValue><ssdm name="sub_i120_46"/></StgValue>
</operation>

<operation id="1035" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:348 %sub_i120_47 = dsub i64 %bitcast_ln325_97, i64 %mul_i119_47

]]></Node>
<StgValue><ssdm name="sub_i120_47"/></StgValue>
</operation>

<operation id="1036" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:355 %sub_i120_48 = dsub i64 %bitcast_ln325_99, i64 %mul_i119_48

]]></Node>
<StgValue><ssdm name="sub_i120_48"/></StgValue>
</operation>

<operation id="1037" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:362 %sub_i120_49 = dsub i64 %bitcast_ln325_101, i64 %mul_i119_49

]]></Node>
<StgValue><ssdm name="sub_i120_49"/></StgValue>
</operation>

<operation id="1038" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:369 %sub_i120_50 = dsub i64 %bitcast_ln325_103, i64 %mul_i119_50

]]></Node>
<StgValue><ssdm name="sub_i120_50"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:376 %sub_i120_51 = dsub i64 %bitcast_ln325_105, i64 %mul_i119_51

]]></Node>
<StgValue><ssdm name="sub_i120_51"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:383 %sub_i120_52 = dsub i64 %bitcast_ln325_107, i64 %mul_i119_52

]]></Node>
<StgValue><ssdm name="sub_i120_52"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:390 %sub_i120_53 = dsub i64 %bitcast_ln325_109, i64 %mul_i119_53

]]></Node>
<StgValue><ssdm name="sub_i120_53"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:397 %sub_i120_54 = dsub i64 %bitcast_ln325_111, i64 %mul_i119_54

]]></Node>
<StgValue><ssdm name="sub_i120_54"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:404 %sub_i120_55 = dsub i64 %bitcast_ln325_113, i64 %mul_i119_55

]]></Node>
<StgValue><ssdm name="sub_i120_55"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:411 %sub_i120_56 = dsub i64 %bitcast_ln325_115, i64 %mul_i119_56

]]></Node>
<StgValue><ssdm name="sub_i120_56"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:418 %sub_i120_57 = dsub i64 %bitcast_ln325_117, i64 %mul_i119_57

]]></Node>
<StgValue><ssdm name="sub_i120_57"/></StgValue>
</operation>

<operation id="1046" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:425 %sub_i120_58 = dsub i64 %bitcast_ln325_119, i64 %mul_i119_58

]]></Node>
<StgValue><ssdm name="sub_i120_58"/></StgValue>
</operation>

<operation id="1047" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:432 %sub_i120_59 = dsub i64 %bitcast_ln325_121, i64 %mul_i119_59

]]></Node>
<StgValue><ssdm name="sub_i120_59"/></StgValue>
</operation>

<operation id="1048" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:439 %sub_i120_60 = dsub i64 %bitcast_ln325_123, i64 %mul_i119_60

]]></Node>
<StgValue><ssdm name="sub_i120_60"/></StgValue>
</operation>

<operation id="1049" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:446 %sub_i120_61 = dsub i64 %bitcast_ln325_125, i64 %mul_i119_61

]]></Node>
<StgValue><ssdm name="sub_i120_61"/></StgValue>
</operation>

<operation id="1050" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:453 %sub_i120_62 = dsub i64 %bitcast_ln325_127, i64 %mul_i119_62

]]></Node>
<StgValue><ssdm name="sub_i120_62"/></StgValue>
</operation>

<operation id="1051" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:466 %sub30_i3 = dsub i64 %bitcast_ln327, i64 %mul29_i3

]]></Node>
<StgValue><ssdm name="sub30_i3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1052" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:320 %sub_i120_43 = dsub i64 %bitcast_ln325_89, i64 %mul_i119_43

]]></Node>
<StgValue><ssdm name="sub_i120_43"/></StgValue>
</operation>

<operation id="1053" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:327 %sub_i120_44 = dsub i64 %bitcast_ln325_91, i64 %mul_i119_44

]]></Node>
<StgValue><ssdm name="sub_i120_44"/></StgValue>
</operation>

<operation id="1054" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:334 %sub_i120_45 = dsub i64 %bitcast_ln325_93, i64 %mul_i119_45

]]></Node>
<StgValue><ssdm name="sub_i120_45"/></StgValue>
</operation>

<operation id="1055" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:341 %sub_i120_46 = dsub i64 %bitcast_ln325_95, i64 %mul_i119_46

]]></Node>
<StgValue><ssdm name="sub_i120_46"/></StgValue>
</operation>

<operation id="1056" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:348 %sub_i120_47 = dsub i64 %bitcast_ln325_97, i64 %mul_i119_47

]]></Node>
<StgValue><ssdm name="sub_i120_47"/></StgValue>
</operation>

<operation id="1057" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:355 %sub_i120_48 = dsub i64 %bitcast_ln325_99, i64 %mul_i119_48

]]></Node>
<StgValue><ssdm name="sub_i120_48"/></StgValue>
</operation>

<operation id="1058" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:362 %sub_i120_49 = dsub i64 %bitcast_ln325_101, i64 %mul_i119_49

]]></Node>
<StgValue><ssdm name="sub_i120_49"/></StgValue>
</operation>

<operation id="1059" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:369 %sub_i120_50 = dsub i64 %bitcast_ln325_103, i64 %mul_i119_50

]]></Node>
<StgValue><ssdm name="sub_i120_50"/></StgValue>
</operation>

<operation id="1060" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:376 %sub_i120_51 = dsub i64 %bitcast_ln325_105, i64 %mul_i119_51

]]></Node>
<StgValue><ssdm name="sub_i120_51"/></StgValue>
</operation>

<operation id="1061" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:383 %sub_i120_52 = dsub i64 %bitcast_ln325_107, i64 %mul_i119_52

]]></Node>
<StgValue><ssdm name="sub_i120_52"/></StgValue>
</operation>

<operation id="1062" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:390 %sub_i120_53 = dsub i64 %bitcast_ln325_109, i64 %mul_i119_53

]]></Node>
<StgValue><ssdm name="sub_i120_53"/></StgValue>
</operation>

<operation id="1063" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:397 %sub_i120_54 = dsub i64 %bitcast_ln325_111, i64 %mul_i119_54

]]></Node>
<StgValue><ssdm name="sub_i120_54"/></StgValue>
</operation>

<operation id="1064" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:404 %sub_i120_55 = dsub i64 %bitcast_ln325_113, i64 %mul_i119_55

]]></Node>
<StgValue><ssdm name="sub_i120_55"/></StgValue>
</operation>

<operation id="1065" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:411 %sub_i120_56 = dsub i64 %bitcast_ln325_115, i64 %mul_i119_56

]]></Node>
<StgValue><ssdm name="sub_i120_56"/></StgValue>
</operation>

<operation id="1066" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:418 %sub_i120_57 = dsub i64 %bitcast_ln325_117, i64 %mul_i119_57

]]></Node>
<StgValue><ssdm name="sub_i120_57"/></StgValue>
</operation>

<operation id="1067" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:425 %sub_i120_58 = dsub i64 %bitcast_ln325_119, i64 %mul_i119_58

]]></Node>
<StgValue><ssdm name="sub_i120_58"/></StgValue>
</operation>

<operation id="1068" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:432 %sub_i120_59 = dsub i64 %bitcast_ln325_121, i64 %mul_i119_59

]]></Node>
<StgValue><ssdm name="sub_i120_59"/></StgValue>
</operation>

<operation id="1069" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:439 %sub_i120_60 = dsub i64 %bitcast_ln325_123, i64 %mul_i119_60

]]></Node>
<StgValue><ssdm name="sub_i120_60"/></StgValue>
</operation>

<operation id="1070" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:446 %sub_i120_61 = dsub i64 %bitcast_ln325_125, i64 %mul_i119_61

]]></Node>
<StgValue><ssdm name="sub_i120_61"/></StgValue>
</operation>

<operation id="1071" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:453 %sub_i120_62 = dsub i64 %bitcast_ln325_127, i64 %mul_i119_62

]]></Node>
<StgValue><ssdm name="sub_i120_62"/></StgValue>
</operation>

<operation id="1072" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:466 %sub30_i3 = dsub i64 %bitcast_ln327, i64 %mul29_i3

]]></Node>
<StgValue><ssdm name="sub30_i3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1073" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:397 %sub_i120_54 = dsub i64 %bitcast_ln325_111, i64 %mul_i119_54

]]></Node>
<StgValue><ssdm name="sub_i120_54"/></StgValue>
</operation>

<operation id="1074" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:404 %sub_i120_55 = dsub i64 %bitcast_ln325_113, i64 %mul_i119_55

]]></Node>
<StgValue><ssdm name="sub_i120_55"/></StgValue>
</operation>

<operation id="1075" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:411 %sub_i120_56 = dsub i64 %bitcast_ln325_115, i64 %mul_i119_56

]]></Node>
<StgValue><ssdm name="sub_i120_56"/></StgValue>
</operation>

<operation id="1076" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:418 %sub_i120_57 = dsub i64 %bitcast_ln325_117, i64 %mul_i119_57

]]></Node>
<StgValue><ssdm name="sub_i120_57"/></StgValue>
</operation>

<operation id="1077" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:425 %sub_i120_58 = dsub i64 %bitcast_ln325_119, i64 %mul_i119_58

]]></Node>
<StgValue><ssdm name="sub_i120_58"/></StgValue>
</operation>

<operation id="1078" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:432 %sub_i120_59 = dsub i64 %bitcast_ln325_121, i64 %mul_i119_59

]]></Node>
<StgValue><ssdm name="sub_i120_59"/></StgValue>
</operation>

<operation id="1079" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:439 %sub_i120_60 = dsub i64 %bitcast_ln325_123, i64 %mul_i119_60

]]></Node>
<StgValue><ssdm name="sub_i120_60"/></StgValue>
</operation>

<operation id="1080" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:446 %sub_i120_61 = dsub i64 %bitcast_ln325_125, i64 %mul_i119_61

]]></Node>
<StgValue><ssdm name="sub_i120_61"/></StgValue>
</operation>

<operation id="1081" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:453 %sub_i120_62 = dsub i64 %bitcast_ln325_127, i64 %mul_i119_62

]]></Node>
<StgValue><ssdm name="sub_i120_62"/></StgValue>
</operation>

<operation id="1082" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:466 %sub30_i3 = dsub i64 %bitcast_ln327, i64 %mul29_i3

]]></Node>
<StgValue><ssdm name="sub30_i3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1083" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113.split:2 %specpipeline_ln323 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln323"/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:3 %speclooptripcount_ln323 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln323"/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113.split:4 %specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln323"/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:13 %bitcast_ln325_2 = bitcast i64 %sub_i3

]]></Node>
<StgValue><ssdm name="bitcast_ln325_2"/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:20 %bitcast_ln325_4 = bitcast i64 %sub_i120_1

]]></Node>
<StgValue><ssdm name="bitcast_ln325_4"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:27 %bitcast_ln325_6 = bitcast i64 %sub_i120_2

]]></Node>
<StgValue><ssdm name="bitcast_ln325_6"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:34 %bitcast_ln325_8 = bitcast i64 %sub_i120_3

]]></Node>
<StgValue><ssdm name="bitcast_ln325_8"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:41 %bitcast_ln325_10 = bitcast i64 %sub_i120_4

]]></Node>
<StgValue><ssdm name="bitcast_ln325_10"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:48 %bitcast_ln325_12 = bitcast i64 %sub_i120_5

]]></Node>
<StgValue><ssdm name="bitcast_ln325_12"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:55 %bitcast_ln325_14 = bitcast i64 %sub_i120_6

]]></Node>
<StgValue><ssdm name="bitcast_ln325_14"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:62 %bitcast_ln325_16 = bitcast i64 %sub_i120_7

]]></Node>
<StgValue><ssdm name="bitcast_ln325_16"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:69 %bitcast_ln325_18 = bitcast i64 %sub_i120_8

]]></Node>
<StgValue><ssdm name="bitcast_ln325_18"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:76 %bitcast_ln325_20 = bitcast i64 %sub_i120_9

]]></Node>
<StgValue><ssdm name="bitcast_ln325_20"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:83 %bitcast_ln325_22 = bitcast i64 %sub_i120_s

]]></Node>
<StgValue><ssdm name="bitcast_ln325_22"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:90 %bitcast_ln325_24 = bitcast i64 %sub_i120_10

]]></Node>
<StgValue><ssdm name="bitcast_ln325_24"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:97 %bitcast_ln325_26 = bitcast i64 %sub_i120_11

]]></Node>
<StgValue><ssdm name="bitcast_ln325_26"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:104 %bitcast_ln325_28 = bitcast i64 %sub_i120_12

]]></Node>
<StgValue><ssdm name="bitcast_ln325_28"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:111 %bitcast_ln325_30 = bitcast i64 %sub_i120_13

]]></Node>
<StgValue><ssdm name="bitcast_ln325_30"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:118 %bitcast_ln325_32 = bitcast i64 %sub_i120_14

]]></Node>
<StgValue><ssdm name="bitcast_ln325_32"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:125 %bitcast_ln325_34 = bitcast i64 %sub_i120_15

]]></Node>
<StgValue><ssdm name="bitcast_ln325_34"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:132 %bitcast_ln325_36 = bitcast i64 %sub_i120_16

]]></Node>
<StgValue><ssdm name="bitcast_ln325_36"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:139 %bitcast_ln325_38 = bitcast i64 %sub_i120_17

]]></Node>
<StgValue><ssdm name="bitcast_ln325_38"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:146 %bitcast_ln325_40 = bitcast i64 %sub_i120_18

]]></Node>
<StgValue><ssdm name="bitcast_ln325_40"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:153 %bitcast_ln325_42 = bitcast i64 %sub_i120_19

]]></Node>
<StgValue><ssdm name="bitcast_ln325_42"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:160 %bitcast_ln325_44 = bitcast i64 %sub_i120_20

]]></Node>
<StgValue><ssdm name="bitcast_ln325_44"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:167 %bitcast_ln325_46 = bitcast i64 %sub_i120_21

]]></Node>
<StgValue><ssdm name="bitcast_ln325_46"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:174 %bitcast_ln325_48 = bitcast i64 %sub_i120_22

]]></Node>
<StgValue><ssdm name="bitcast_ln325_48"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:181 %bitcast_ln325_50 = bitcast i64 %sub_i120_23

]]></Node>
<StgValue><ssdm name="bitcast_ln325_50"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:188 %bitcast_ln325_52 = bitcast i64 %sub_i120_24

]]></Node>
<StgValue><ssdm name="bitcast_ln325_52"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:195 %bitcast_ln325_54 = bitcast i64 %sub_i120_25

]]></Node>
<StgValue><ssdm name="bitcast_ln325_54"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:202 %bitcast_ln325_56 = bitcast i64 %sub_i120_26

]]></Node>
<StgValue><ssdm name="bitcast_ln325_56"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:209 %bitcast_ln325_58 = bitcast i64 %sub_i120_27

]]></Node>
<StgValue><ssdm name="bitcast_ln325_58"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:216 %bitcast_ln325_60 = bitcast i64 %sub_i120_28

]]></Node>
<StgValue><ssdm name="bitcast_ln325_60"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:223 %bitcast_ln325_62 = bitcast i64 %sub_i120_29

]]></Node>
<StgValue><ssdm name="bitcast_ln325_62"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:230 %bitcast_ln325_64 = bitcast i64 %sub_i120_30

]]></Node>
<StgValue><ssdm name="bitcast_ln325_64"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:237 %bitcast_ln325_66 = bitcast i64 %sub_i120_31

]]></Node>
<StgValue><ssdm name="bitcast_ln325_66"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:244 %bitcast_ln325_68 = bitcast i64 %sub_i120_32

]]></Node>
<StgValue><ssdm name="bitcast_ln325_68"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:251 %bitcast_ln325_70 = bitcast i64 %sub_i120_33

]]></Node>
<StgValue><ssdm name="bitcast_ln325_70"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:258 %bitcast_ln325_72 = bitcast i64 %sub_i120_34

]]></Node>
<StgValue><ssdm name="bitcast_ln325_72"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:265 %bitcast_ln325_74 = bitcast i64 %sub_i120_35

]]></Node>
<StgValue><ssdm name="bitcast_ln325_74"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:272 %bitcast_ln325_76 = bitcast i64 %sub_i120_36

]]></Node>
<StgValue><ssdm name="bitcast_ln325_76"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:279 %bitcast_ln325_78 = bitcast i64 %sub_i120_37

]]></Node>
<StgValue><ssdm name="bitcast_ln325_78"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:286 %bitcast_ln325_80 = bitcast i64 %sub_i120_38

]]></Node>
<StgValue><ssdm name="bitcast_ln325_80"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:293 %bitcast_ln325_82 = bitcast i64 %sub_i120_39

]]></Node>
<StgValue><ssdm name="bitcast_ln325_82"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:300 %bitcast_ln325_84 = bitcast i64 %sub_i120_40

]]></Node>
<StgValue><ssdm name="bitcast_ln325_84"/></StgValue>
</operation>

<operation id="1128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:307 %bitcast_ln325_86 = bitcast i64 %sub_i120_41

]]></Node>
<StgValue><ssdm name="bitcast_ln325_86"/></StgValue>
</operation>

<operation id="1129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:314 %bitcast_ln325_88 = bitcast i64 %sub_i120_42

]]></Node>
<StgValue><ssdm name="bitcast_ln325_88"/></StgValue>
</operation>

<operation id="1130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:321 %bitcast_ln325_90 = bitcast i64 %sub_i120_43

]]></Node>
<StgValue><ssdm name="bitcast_ln325_90"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:328 %bitcast_ln325_92 = bitcast i64 %sub_i120_44

]]></Node>
<StgValue><ssdm name="bitcast_ln325_92"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:335 %bitcast_ln325_94 = bitcast i64 %sub_i120_45

]]></Node>
<StgValue><ssdm name="bitcast_ln325_94"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:342 %bitcast_ln325_96 = bitcast i64 %sub_i120_46

]]></Node>
<StgValue><ssdm name="bitcast_ln325_96"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:349 %bitcast_ln325_98 = bitcast i64 %sub_i120_47

]]></Node>
<StgValue><ssdm name="bitcast_ln325_98"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:356 %bitcast_ln325_100 = bitcast i64 %sub_i120_48

]]></Node>
<StgValue><ssdm name="bitcast_ln325_100"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:363 %bitcast_ln325_102 = bitcast i64 %sub_i120_49

]]></Node>
<StgValue><ssdm name="bitcast_ln325_102"/></StgValue>
</operation>

<operation id="1137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:370 %bitcast_ln325_104 = bitcast i64 %sub_i120_50

]]></Node>
<StgValue><ssdm name="bitcast_ln325_104"/></StgValue>
</operation>

<operation id="1138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:377 %bitcast_ln325_106 = bitcast i64 %sub_i120_51

]]></Node>
<StgValue><ssdm name="bitcast_ln325_106"/></StgValue>
</operation>

<operation id="1139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:384 %bitcast_ln325_108 = bitcast i64 %sub_i120_52

]]></Node>
<StgValue><ssdm name="bitcast_ln325_108"/></StgValue>
</operation>

<operation id="1140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:391 %bitcast_ln325_110 = bitcast i64 %sub_i120_53

]]></Node>
<StgValue><ssdm name="bitcast_ln325_110"/></StgValue>
</operation>

<operation id="1141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:398 %bitcast_ln325_112 = bitcast i64 %sub_i120_54

]]></Node>
<StgValue><ssdm name="bitcast_ln325_112"/></StgValue>
</operation>

<operation id="1142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:405 %bitcast_ln325_114 = bitcast i64 %sub_i120_55

]]></Node>
<StgValue><ssdm name="bitcast_ln325_114"/></StgValue>
</operation>

<operation id="1143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:412 %bitcast_ln325_116 = bitcast i64 %sub_i120_56

]]></Node>
<StgValue><ssdm name="bitcast_ln325_116"/></StgValue>
</operation>

<operation id="1144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:419 %bitcast_ln325_118 = bitcast i64 %sub_i120_57

]]></Node>
<StgValue><ssdm name="bitcast_ln325_118"/></StgValue>
</operation>

<operation id="1145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:426 %bitcast_ln325_120 = bitcast i64 %sub_i120_58

]]></Node>
<StgValue><ssdm name="bitcast_ln325_120"/></StgValue>
</operation>

<operation id="1146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:433 %bitcast_ln325_122 = bitcast i64 %sub_i120_59

]]></Node>
<StgValue><ssdm name="bitcast_ln325_122"/></StgValue>
</operation>

<operation id="1147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:440 %bitcast_ln325_124 = bitcast i64 %sub_i120_60

]]></Node>
<StgValue><ssdm name="bitcast_ln325_124"/></StgValue>
</operation>

<operation id="1148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:447 %bitcast_ln325_126 = bitcast i64 %sub_i120_61

]]></Node>
<StgValue><ssdm name="bitcast_ln325_126"/></StgValue>
</operation>

<operation id="1149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:454 %bitcast_ln325_128 = bitcast i64 %sub_i120_62

]]></Node>
<StgValue><ssdm name="bitcast_ln325_128"/></StgValue>
</operation>

<operation id="1150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="4096" op_0_bw="4096" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:455 %or_ln325_1 = bitconcatenate i4096 @_ssdm_op_BitConcatenate.i4096.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln325_128, i64 %bitcast_ln325_126, i64 %bitcast_ln325_124, i64 %bitcast_ln325_122, i64 %bitcast_ln325_120, i64 %bitcast_ln325_118, i64 %bitcast_ln325_116, i64 %bitcast_ln325_114, i64 %bitcast_ln325_112, i64 %bitcast_ln325_110, i64 %bitcast_ln325_108, i64 %bitcast_ln325_106, i64 %bitcast_ln325_104, i64 %bitcast_ln325_102, i64 %bitcast_ln325_100, i64 %bitcast_ln325_98, i64 %bitcast_ln325_96, i64 %bitcast_ln325_94, i64 %bitcast_ln325_92, i64 %bitcast_ln325_90, i64 %bitcast_ln325_88, i64 %bitcast_ln325_86, i64 %bitcast_ln325_84, i64 %bitcast_ln325_82, i64 %bitcast_ln325_80, i64 %bitcast_ln325_78, i64 %bitcast_ln325_76, i64 %bitcast_ln325_74, i64 %bitcast_ln325_72, i64 %bitcast_ln325_70, i64 %bitcast_ln325_68, i64 %bitcast_ln325_66, i64 %bitcast_ln325_64, i64 %bitcast_ln325_62, i64 %bitcast_ln325_60, i64 %bitcast_ln325_58, i64 %bitcast_ln325_56, i64 %bitcast_ln325_54, i64 %bitcast_ln325_52, i64 %bitcast_ln325_50, i64 %bitcast_ln325_48, i64 %bitcast_ln325_46, i64 %bitcast_ln325_44, i64 %bitcast_ln325_42, i64 %bitcast_ln325_40, i64 %bitcast_ln325_38, i64 %bitcast_ln325_36, i64 %bitcast_ln325_34, i64 %bitcast_ln325_32, i64 %bitcast_ln325_30, i64 %bitcast_ln325_28, i64 %bitcast_ln325_26, i64 %bitcast_ln325_24, i64 %bitcast_ln325_22, i64 %bitcast_ln325_20, i64 %bitcast_ln325_18, i64 %bitcast_ln325_16, i64 %bitcast_ln325_14, i64 %bitcast_ln325_12, i64 %bitcast_ln325_10, i64 %bitcast_ln325_8, i64 %bitcast_ln325_6, i64 %bitcast_ln325_4, i64 %bitcast_ln325_2

]]></Node>
<StgValue><ssdm name="or_ln325_1"/></StgValue>
</operation>

<operation id="1151" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="4096" op_1_bw="6" op_2_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113.split:456 %store_ln325 = store i4096 %or_ln325_1, i6 %weights_l0_addr

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="1152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:467 %bitcast_ln327_2 = bitcast i64 %sub30_i3

]]></Node>
<StgValue><ssdm name="bitcast_ln327_2"/></StgValue>
</operation>

<operation id="1153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="4096" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i113.split:469 %zext_ln327_2 = zext i64 %bitcast_ln327_2

]]></Node>
<StgValue><ssdm name="zext_ln327_2"/></StgValue>
</operation>

<operation id="1154" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i113.split:470 %shl_ln327_2 = shl i4096 %zext_ln327_2, i4096 %zext_ln327

]]></Node>
<StgValue><ssdm name="shl_ln327_2"/></StgValue>
</operation>

<operation id="1155" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i113.split:471 %xor_ln327 = xor i4096 %shl_ln327, i4096 1044388881413152506691752710716624382579964249047383780384233483283953907971557456848826811934997558340890106714439262837987573438185793607263236087851365277945956976543709998340361590134383718314428070011855946226376318839397712745672334684344586617496807908705803704071284048740118609114467977783598029006686938976881787785946905630190260940599579453432823469303026696443059025015972399867714215541693835559885291486318237914434496734087811872639496475100189041349008417061675093668333850551032972088269550769983616369411933015213796825837188091833656751221318492846368125550225998300412344784862595674492194617023806505913245610825731835380087608622102834270197698202313169017678006675195485079921636419370285375124784014907159135459982790513399611551794271106831134090584272884279791554849782954323534517065223269061394905987693002122963395687782878948440616007412945674919823050571642377154816321380631045902916136926708342856440730447899971901781465763473223850267253059899795996090799469201774624817718449867455659250178329070473119433165550807568221846571746373296884912819520317457002440926616910874148385078411929804522981857338977648103126085903001302413467189726673216491511131602920781738033436090243804708340403154190335

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="1156" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i113.split:472 %and_ln327 = and i4096 %p_load, i4096 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="1157" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i113.split:473 %or_ln327 = or i4096 %shl_ln327_2, i4096 %and_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="1158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="4096" op_1_bw="4096" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113.split:474 %store_ln327 = store i4096 %or_ln327, i4096 %empty

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="1159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i113.split:476 %br_ln323 = br void %VITIS_LOOP_324_2.i113

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
