INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/praky/FullAdder/FullAdder.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_1bit
INFO: [VRFC 10-311] analyzing module FA_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/praky/FullAdder/FullAdder.srcs/sim_1/new/FA_1bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_1bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/praky/FullAdder/FullAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
