Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug 28 15:06:45 2019
| Host         : DESKTOP-4KNOGSD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|     13 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               3 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+---------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------+---------------+---------------------+------------------+----------------+
| ~pmod_IBUF_BUFG[1]      |               | leds_reg[2]_i_3_n_0 |                1 |              1 |
|  p3_reg_i_2_n_0         |               |                     |                1 |              1 |
|  p1_reg_i_2_n_0         |               |                     |                1 |              1 |
|  leds_reg[2]_i_2_n_0    |               | leds_reg[2]_i_3_n_0 |                1 |              2 |
|  numero_reg[12]_i_2_n_0 |               |                     |                4 |             13 |
+-------------------------+---------------+---------------------+------------------+----------------+


