module SubModule_WIDTH_5(
	output reg e__c,
	input wire e__d__a,
	output reg [1:0] e__d__b,
	input wire f__c,
	output reg f__d__a,
	input wire [1:0] f__d__b,
	output reg g_0__c,
	input wire g_0__d__a,
	output reg [4:0] g_0__d__b,
	output reg g_1__c,
	input wire g_1__d__a,
	output reg [4:0] g_1__d__b,
	input wire h_0__c,
	output reg h_0__d__a,
	input wire [4:0] h_0__d__b,
	input wire h_1__c,
	output reg h_1__d__a,
	input wire [4:0] h_1__d__b,
	input wire h_2__c,
	output reg h_2__d__a,
	input wire [4:0] h_2__d__b
);
	localparam WIDTH = 5;
endmodule

module SubModule_WIDTH_6(
	output reg e__c,
	input wire e__d__a,
	output reg [1:0] e__d__b,
	input wire f__c,
	output reg f__d__a,
	input wire [1:0] f__d__b,
	output reg g_0__c,
	input wire g_0__d__a,
	output reg [5:0] g_0__d__b,
	output reg g_1__c,
	input wire g_1__d__a,
	output reg [5:0] g_1__d__b,
	input wire h_0__c,
	output reg h_0__d__a,
	input wire [5:0] h_0__d__b,
	input wire h_1__c,
	output reg h_1__d__a,
	input wire [5:0] h_1__d__b,
	input wire h_2__c,
	output reg h_2__d__a,
	input wire [5:0] h_2__d__b
);
	localparam WIDTH = 6;
endmodule

module test(
	output reg a__c,
	input wire a__d__a,
	output reg [9:0] a__d__b,
	output reg a2__c,
	input wire a2__d__a,
	output reg [1:0] a2__d__b,
	input wire b__c,
	output reg b__d__a,
	input wire [19:0] b__d__b,
	input wire b2__c,
	output reg b2__d__a,
	input wire [9:0] b2__d__b
);
	wire c__e__c;
	reg c__e__d__a;
	wire [1:0] c__e__d__b;


	reg c__f__c;
	wire c__f__d__a;
	reg [1:0] c__f__d__b;


	wire c__g_0__c;
	reg c__g_0__d__a;
	wire [4:0] c__g_0__d__b;

	wire c__g_1__c;
	reg c__g_1__d__a;
	wire [4:0] c__g_1__d__b;


	reg c__h_0__c;
	wire c__h_0__d__a;
	reg [4:0] c__h_0__d__b;

	reg c__h_1__c;
	wire c__h_1__d__a;
	reg [4:0] c__h_1__d__b;

	reg c__h_2__c;
	wire c__h_2__d__a;
	reg [4:0] c__h_2__d__b;


	SubModule_WIDTH_5 c(
		.e__c(c__e__c),
		.e__d__a(c__e__d__a),
		.e__d__b(c__e__d__b),
		.f__c(c__f__c),
		.f__d__a(c__f__d__a),
		.f__d__b(c__f__d__b),
		.g_0__c(c__g_0__c),
		.g_0__d__a(c__g_0__d__a),
		.g_0__d__b(c__g_0__d__b),
		.g_1__c(c__g_1__c),
		.g_1__d__a(c__g_1__d__a),
		.g_1__d__b(c__g_1__d__b),
		.h_0__c(c__h_0__c),
		.h_0__d__a(c__h_0__d__a),
		.h_0__d__b(c__h_0__d__b),
		.h_1__c(c__h_1__c),
		.h_1__d__a(c__h_1__d__a),
		.h_1__d__b(c__h_1__d__b),
		.h_2__c(c__h_2__c),
		.h_2__d__a(c__h_2__d__a),
		.h_2__d__b(c__h_2__d__b)
	);
	wire d_0__e__c;
	reg d_0__e__d__a;
	wire [1:0] d_0__e__d__b;


	reg d_0__f__c;
	wire d_0__f__d__a;
	reg [1:0] d_0__f__d__b;


	wire d_0__g_0__c;
	reg d_0__g_0__d__a;
	wire [5:0] d_0__g_0__d__b;

	wire d_0__g_1__c;
	reg d_0__g_1__d__a;
	wire [5:0] d_0__g_1__d__b;


	reg d_0__h_0__c;
	wire d_0__h_0__d__a;
	reg [5:0] d_0__h_0__d__b;

	reg d_0__h_1__c;
	wire d_0__h_1__d__a;
	reg [5:0] d_0__h_1__d__b;

	reg d_0__h_2__c;
	wire d_0__h_2__d__a;
	reg [5:0] d_0__h_2__d__b;


	SubModule_WIDTH_6 d_0(
		.e__c(d_0__e__c),
		.e__d__a(d_0__e__d__a),
		.e__d__b(d_0__e__d__b),
		.f__c(d_0__f__c),
		.f__d__a(d_0__f__d__a),
		.f__d__b(d_0__f__d__b),
		.g_0__c(d_0__g_0__c),
		.g_0__d__a(d_0__g_0__d__a),
		.g_0__d__b(d_0__g_0__d__b),
		.g_1__c(d_0__g_1__c),
		.g_1__d__a(d_0__g_1__d__a),
		.g_1__d__b(d_0__g_1__d__b),
		.h_0__c(d_0__h_0__c),
		.h_0__d__a(d_0__h_0__d__a),
		.h_0__d__b(d_0__h_0__d__b),
		.h_1__c(d_0__h_1__c),
		.h_1__d__a(d_0__h_1__d__a),
		.h_1__d__b(d_0__h_1__d__b),
		.h_2__c(d_0__h_2__c),
		.h_2__d__a(d_0__h_2__d__a),
		.h_2__d__b(d_0__h_2__d__b)
	);
	wire d_1__e__c;
	reg d_1__e__d__a;
	wire [1:0] d_1__e__d__b;


	reg d_1__f__c;
	wire d_1__f__d__a;
	reg [1:0] d_1__f__d__b;


	wire d_1__g_0__c;
	reg d_1__g_0__d__a;
	wire [5:0] d_1__g_0__d__b;

	wire d_1__g_1__c;
	reg d_1__g_1__d__a;
	wire [5:0] d_1__g_1__d__b;


	reg d_1__h_0__c;
	wire d_1__h_0__d__a;
	reg [5:0] d_1__h_0__d__b;

	reg d_1__h_1__c;
	wire d_1__h_1__d__a;
	reg [5:0] d_1__h_1__d__b;

	reg d_1__h_2__c;
	wire d_1__h_2__d__a;
	reg [5:0] d_1__h_2__d__b;


	SubModule_WIDTH_6 d_1(
		.e__c(d_1__e__c),
		.e__d__a(d_1__e__d__a),
		.e__d__b(d_1__e__d__b),
		.f__c(d_1__f__c),
		.f__d__a(d_1__f__d__a),
		.f__d__b(d_1__f__d__b),
		.g_0__c(d_1__g_0__c),
		.g_0__d__a(d_1__g_0__d__a),
		.g_0__d__b(d_1__g_0__d__b),
		.g_1__c(d_1__g_1__c),
		.g_1__d__a(d_1__g_1__d__a),
		.g_1__d__b(d_1__g_1__d__b),
		.h_0__c(d_1__h_0__c),
		.h_0__d__a(d_1__h_0__d__a),
		.h_0__d__b(d_1__h_0__d__b),
		.h_1__c(d_1__h_1__c),
		.h_1__d__a(d_1__h_1__d__a),
		.h_1__d__b(d_1__h_1__d__b),
		.h_2__c(d_1__h_2__c),
		.h_2__d__a(d_1__h_2__d__a),
		.h_2__d__b(d_1__h_2__d__b)
	);
	always @(a__c, b2__c, a__d__b, b2__d__b, b2__d__a, a__d__a, c__e__d__a, c__f__d__a, c__f__c, c__e__c, c__f__d__b, c__e__d__b, c__g_0__d__a, c__h_1__d__a, c__h_1__c, c__g_0__c, c__h_1__d__b, c__g_0__d__b, d_1__g_0__d__a, d_0__h_1__d__a, d_0__h_1__d__b, d_1__g_0__d__b, a2__d__a, a2__c, a2__d__b) begin
		a__c <= b2__c;
		a__d__b <= b2__d__b;
		b2__d__a <= a__d__a;
		c__e__d__a <= c__f__d__a;
		c__f__c <= c__e__c;
		c__f__d__b <= c__e__d__b;
		c__e__d__a <= c__f__d__a;
		c__f__d__b <= c__e__d__b;
		c__g_0__d__a <= c__h_1__d__a;
		c__h_1__c <= c__g_0__c;
		c__h_1__d__b <= c__g_0__d__b;
		c__g_0__d__a <= c__h_1__d__a;
		c__h_1__d__b <= c__g_0__d__b;
		d_1__g_0__d__a <= d_0__h_1__d__a;
		d_0__h_1__d__b <= d_1__g_0__d__b;
		c__e__d__a <= a2__d__a;
		a2__c <= c__e__c;
		a2__d__b <= c__e__d__b;
	end
endmodule

