0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/single_port_RAM_2/single_port_RAM_2.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/my@VLSI course/verilog/code/single_port_RAM_2/single_port_RAM_2.srcs/sources_1/new/single_port_RAM_2.v,1730603986,verilog,,,,single_port_RAM_2,,,,,,,,
