<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p_CIV-fsvh2892-3-e</Part>
        <TopModelName>top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>27055</Best-caseLatency>
            <Average-caseLatency>48815</Average-caseLatency>
            <Worst-caseLatency>70572</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.271 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.488 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.706 ms</Worst-caseRealTimeLatency>
            <Interval-min>27056</Interval-min>
            <Interval-max>70573</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>164</BRAM_18K>
            <DSP>592</DSP>
            <FF>90185</FF>
            <LUT>141762</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWVALID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWREADY</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWADDR</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWLEN</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWSIZE</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWBURST</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWLOCK</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWCACHE</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWPROT</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWQOS</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWREGION</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_AWUSER</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_WVALID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_WREADY</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_WDATA</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_WSTRB</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_WLAST</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_WID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_WUSER</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARVALID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARREADY</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARADDR</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARLEN</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARSIZE</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARBURST</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARLOCK</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARCACHE</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARPROT</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARQOS</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARREGION</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_ARUSER</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_RVALID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_RREADY</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_RDATA</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_RLAST</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_RID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_RUSER</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_RRESP</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_BVALID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_BREADY</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_BRESP</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_BID</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUS_BUSER</name>
            <Object>A_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWVALID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWREADY</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWADDR</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWLEN</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWSIZE</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWBURST</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWLOCK</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWCACHE</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWPROT</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWQOS</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWREGION</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_AWUSER</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_WVALID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_WREADY</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_WDATA</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_WSTRB</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_WLAST</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_WID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_WUSER</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARVALID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARREADY</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARADDR</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARLEN</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARSIZE</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARBURST</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARLOCK</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARCACHE</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARPROT</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARQOS</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARREGION</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_ARUSER</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_RVALID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_RREADY</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_RDATA</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_RLAST</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_RID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_RUSER</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_RRESP</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_BVALID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_BREADY</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_BRESP</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_BID</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_CONV_BUS_BUSER</name>
            <Object>CONV_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWVALID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWREADY</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWADDR</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWLEN</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWSIZE</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWBURST</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWLOCK</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWCACHE</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWPROT</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWQOS</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWREGION</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_AWUSER</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_WVALID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_WREADY</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_WDATA</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_WSTRB</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_WLAST</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_WID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_WUSER</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARVALID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARREADY</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARADDR</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARLEN</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARSIZE</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARBURST</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARLOCK</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARCACHE</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARPROT</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARQOS</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARREGION</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_ARUSER</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_RVALID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_RREADY</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_RDATA</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_RLAST</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_RID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_RUSER</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_RRESP</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_BVALID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_BREADY</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_BRESP</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_BID</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_MM_BUS_BUSER</name>
            <Object>MM_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_fu_1726</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1726</ID>
                    <BindInstances>add_ln30_1_fu_194_p2 add_ln30_fu_203_p2 mul_28ns_32s_32_1_1_U1 empty_42_fu_269_p2 add_ln36_fu_284_p2 add_ln33_fu_304_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4_fu_1737</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1737</ID>
                    <BindInstances>add_ln8_fu_271_p2 r_2_fu_335_p2 c_2_fu_465_p2 mul_32s_32s_32_1_1_U11 mul_32s_32s_32_1_1_U9 mul_32s_32s_32_1_1_U10 empty_39_fu_507_p2 empty_40_fu_525_p2 add_ln17_fu_376_p2 add_ln14_1_fu_402_p2 add_ln11_1_fu_416_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_fu_1752</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1752</ID>
                    <BindInstances>add_ln53_fu_205_p2 y_2_fu_266_p2 x_2_fu_302_p2 add_ln62_fu_368_p2 add_ln59_1_fu_394_p2 add_ln56_1_fu_408_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Sliding_fu_1764</InstName>
                    <ModuleName>Sliding</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1764</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76</InstName>
                            <ModuleName>Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>row_buffer_U add_ln107_fu_387_p2 block_read_K_fu_761_p2 ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31 ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31 ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31 cnt_1_fu_457_p2 count_simd_1_fu_476_p2 ofm_x_1_fu_500_p2 k_y_1_fu_809_p2 current_block_read_1_fu_821_p2 mac_muladd_13s_13s_13ns_13_4_1_U32 mac_muladd_13s_13s_13ns_13_4_1_U32 current_line_simd_2_fu_556_p2 grp_fu_260_p2 grp_fu_271_p2 grp_fu_282_p2 counter_internal_block_4_fu_592_p2 mac_muladd_13s_13s_13ns_13_4_1_U33 mac_muladd_13s_13s_13ns_13_4_1_U33 inp_4_fu_616_p2 current_line_simd_1_fu_622_p2 grp_fu_260_p2 grp_fu_271_p2 grp_fu_282_p2 rep_5_fu_700_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln86_fu_130_p2 mul_28ns_32s_32_1_1_U52 add_ln87_fu_151_p2 mul_32s_32s_32_1_1_U53 sub_ln89_fu_189_p2 mul_32s_32s_32_1_1_U53 mul_32s_32s_32_1_1_U54 baseIter_fu_199_p2 sub_fu_234_p2 add80_fu_240_p2 mul_28ns_32ns_60_1_1_U51</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_192_1_fu_1775</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_192_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1775</ID>
                    <BindInstances>rep_4_fu_249_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ConvertWeightToStream_fu_1800</InstName>
                    <ModuleName>ConvertWeightToStream</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1800</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120</InstName>
                            <ModuleName>ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>120</ID>
                            <BindInstances>add_ln243_fu_192_p2 add_ln246_fu_238_p2 mul_28ns_32s_32_1_1_U83 empty_355_fu_275_p2 add_ln249_fu_290_p2 add_ln246_1_fu_310_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132</InstName>
                            <ModuleName>ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>132</ID>
                            <BindInstances>add_ln221_fu_300_p2 m_2_fu_312_p2 add_ln224_2_fu_381_p2 mul_28ns_32s_32_1_1_U90 mul_2ns_32s_32_1_1_U91 add_ln224_fu_473_p2 add_ln224_1_fu_491_p2 add_ln229_fu_506_p2 add_ln226_fu_532_p2 add_ln224_3_fu_552_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_28ns_32ns_60_1_1_U105 mul_28ns_60ns_88_1_1_U106 mul_32s_32s_32_1_1_U110 mul_32s_32s_32_1_1_U109 mul_32ns_30ns_62_1_1_U108 mul_28ns_64ns_92_1_1_U107</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ConvWeightToArray_fu_1820</InstName>
                    <ModuleName>ConvWeightToArray</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1820</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78</InstName>
                            <ModuleName>ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>78</ID>
                            <BindInstances>add_ln268_fu_264_p2 add_ln271_fu_291_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_288_1_fu_1847</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_288_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1847</ID>
                    <BindInstances>rep_2_fu_224_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_MuxWeightStream_fu_1870</InstName>
                    <ModuleName>MuxWeightStream</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1870</ID>
                    <BindInstances>i_4_fu_660_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_1925</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1925</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_1940</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1940</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_1955</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1955</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_1970</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1970</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_1985</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1985</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2000</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2000</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2015</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2015</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2030</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2030</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2045</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2045</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2060</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2060</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2075</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2075</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2090</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2090</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2105</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2105</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2120</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2120</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2135</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2135</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PE_fu_2150</InstName>
                    <ModuleName>PE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2150</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70</InstName>
                            <ModuleName>PE_Pipeline_VITIS_LOOP_378_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>rep_7_fu_846_p2 flag_4_fu_887_p2 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 add342_fu_2665_p2 mul_8s_8s_16_1_1_U242 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_16s_17_4_1_U259 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_17_4_1_U263 mac_muladd_8s_8s_17s_18_4_1_U267 mac_muladd_8s_8s_17s_18_4_1_U267 mul_8s_8s_16_1_1_U239 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mac_muladd_8s_8s_16s_17_4_1_U260 mac_muladd_8s_8s_17s_17_4_1_U264 mac_muladd_8s_8s_17s_18_4_1_U268 mul_8s_8s_16_1_1_U240 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mac_muladd_8s_8s_16s_17_4_1_U261 mac_muladd_8s_8s_17s_17_4_1_U265 mac_muladd_8s_8s_17s_18_4_1_U269 mul_8s_8s_16_1_1_U241 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 mac_muladd_8s_8s_16s_17_4_1_U262 mac_muladd_8s_8s_17s_17_4_1_U266 mac_muladd_8s_8s_17s_18_4_1_U270 add_ln553_fu_2955_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_94_p2 sub270_fu_100_p2 add308_1_fu_106_p2 add308_2_fu_112_p2 add308_3_fu_118_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ConvertToOutStream_fu_2165</InstName>
                    <ModuleName>ConvertToOutStream</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2165</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V_fu_358</InstName>
                            <ModuleName>ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>358</ID>
                            <BindInstances>add_ln601_fu_1674_p2 add_ln604_fu_1747_p2 add_ln607_fu_1811_p2 add_ln611_fu_1893_p2 add_ln613_fu_1959_p2 add_ln611_1_fu_1965_p2 add_ln609_fu_1979_p2 add_ln607_1_fu_1999_p2 add_ln604_1_fu_2013_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1_fu_620</InstName>
                            <ModuleName>ConvertToOutStream_Pipeline_VITIS_LOOP_579_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>620</ID>
                            <BindInstances>h_2_fu_718_p2 add_ln591_1_fu_735_p2 add_ln591_4_fu_754_p2 add_ln591_7_fu_773_p2 add_ln591_10_fu_792_p2 add_ln591_13_fu_811_p2 add_ln591_16_fu_830_p2 add_ln591_19_fu_849_p2 add_ln591_22_fu_868_p2 add_ln591_25_fu_887_p2 add_ln591_28_fu_906_p2 add_ln591_31_fu_925_p2 add_ln591_34_fu_944_p2 add_ln591_37_fu_963_p2 add_ln591_40_fu_982_p2 add_ln591_43_fu_1001_p2 add_ln591_46_fu_1020_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_28ns_36ns_64_1_1_U510</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ConvToOutStream_fu_2318</InstName>
                    <ModuleName>ConvToOutStream</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2318</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168</InstName>
                            <ModuleName>ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>psum_U psum_1_U psum_2_U psum_3_U psum_4_U psum_5_U psum_6_U psum_7_U psum_8_U psum_9_U psum_10_U psum_11_U psum_12_U psum_13_U psum_14_U psum_15_U add_ln633_1_fu_1408_p2 add_ln633_fu_1420_p2 j_3_fu_1492_p2 add_ln654_fu_1865_p2 add_ln654_1_fu_1887_p2 add_ln654_2_fu_1909_p2 add_ln654_3_fu_1931_p2 add_ln654_4_fu_1953_p2 add_ln654_5_fu_1975_p2 add_ln654_6_fu_1997_p2 add_ln654_7_fu_2019_p2 add_ln654_8_fu_2041_p2 add_ln654_9_fu_2063_p2 add_ln654_10_fu_2085_p2 add_ln654_11_fu_2107_p2 add_ln654_12_fu_2129_p2 add_ln654_13_fu_2151_p2 add_ln654_14_fu_2173_p2 add_ln654_15_fu_2195_p2 add_ln642_fu_1791_p2 add_ln639_1_fu_1797_p2 add_ln636_fu_1811_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_1_1_U718 mul_32s_28ns_32_1_1_U717 sub_fu_339_p2 mul_32ns_32ns_64_1_1_U715 mul_32ns_64ns_96_1_1_U716 mul_28ns_96ns_124_1_1_U714</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_106_1_fu_2376</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_106_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2376</ID>
                    <BindInstances>add_ln106_fu_725_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_113_2_fu_2412</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_113_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2412</ID>
                    <BindInstances>add_ln113_fu_1397_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv_a_fifo_U mm_a_fifo_U conv3_samepad_fifo_U conv3_sild_fifo_U fifo_SA_A_fifo_U fifo_SA_A_16_fifo_U fifo_SA_A_17_fifo_U fifo_SA_A_18_fifo_U fifo_SA_A_19_fifo_U fifo_SA_A_20_fifo_U fifo_SA_A_21_fifo_U fifo_SA_A_22_fifo_U fifo_SA_A_23_fifo_U fifo_SA_A_24_fifo_U fifo_SA_A_25_fifo_U fifo_SA_A_26_fifo_U fifo_SA_A_27_fifo_U fifo_SA_A_28_fifo_U fifo_SA_A_29_fifo_U fifo_SA_A_30_fifo_U fifo_conv_w_fifo_U fifo_conv_w_1_fifo_U fifo_conv_w_2_fifo_U fifo_conv_w_3_fifo_U fifo_mm_w_fifo_U Conv_SA_W_fifo_U Conv_SA_W_1_fifo_U Conv_SA_W_2_fifo_U Conv_SA_W_3_fifo_U Conv_SA_W_4_fifo_U Conv_SA_W_5_fifo_U Conv_SA_W_6_fifo_U Conv_SA_W_7_fifo_U Conv_SA_W_8_fifo_U Conv_SA_W_9_fifo_U Conv_SA_W_10_fifo_U Conv_SA_W_11_fifo_U Conv_SA_W_12_fifo_U Conv_SA_W_13_fifo_U Conv_SA_W_14_fifo_U Conv_SA_W_15_fifo_U MM_SA_W_fifo_U MM_SA_W_1_fifo_U MM_SA_W_2_fifo_U MM_SA_W_3_fifo_U MM_SA_W_4_fifo_U MM_SA_W_5_fifo_U MM_SA_W_6_fifo_U MM_SA_W_7_fifo_U MM_SA_W_8_fifo_U MM_SA_W_9_fifo_U MM_SA_W_10_fifo_U MM_SA_W_11_fifo_U MM_SA_W_12_fifo_U MM_SA_W_13_fifo_U MM_SA_W_14_fifo_U MM_SA_W_15_fifo_U fifo_SA_W_fifo_U fifo_SA_W_1_fifo_U fifo_SA_W_2_fifo_U fifo_SA_W_3_fifo_U fifo_SA_W_4_fifo_U fifo_SA_W_5_fifo_U fifo_SA_W_6_fifo_U fifo_SA_W_7_fifo_U fifo_SA_W_8_fifo_U fifo_SA_W_9_fifo_U fifo_SA_W_10_fifo_U fifo_SA_W_11_fifo_U fifo_SA_W_12_fifo_U fifo_SA_W_13_fifo_U fifo_SA_W_14_fifo_U fifo_SA_W_15_fifo_U fifo_SA_O_fifo_U fifo_SA_O_1_fifo_U fifo_SA_O_2_fifo_U fifo_SA_O_3_fifo_U fifo_SA_O_4_fifo_U fifo_SA_O_5_fifo_U fifo_SA_O_6_fifo_U fifo_SA_O_7_fifo_U fifo_SA_O_8_fifo_U fifo_SA_O_9_fifo_U fifo_SA_O_10_fifo_U fifo_SA_O_11_fifo_U fifo_SA_O_12_fifo_U fifo_SA_O_13_fifo_U fifo_SA_O_14_fifo_U fifo_SA_O_15_fifo_U fifo_SA_O_16_fifo_U fifo_SA_O_17_fifo_U fifo_SA_O_18_fifo_U fifo_SA_O_19_fifo_U fifo_SA_O_20_fifo_U fifo_SA_O_21_fifo_U fifo_SA_O_22_fifo_U fifo_SA_O_23_fifo_U fifo_SA_O_24_fifo_U fifo_SA_O_25_fifo_U fifo_SA_O_26_fifo_U fifo_SA_O_27_fifo_U fifo_SA_O_28_fifo_U fifo_SA_O_29_fifo_U fifo_SA_O_30_fifo_U fifo_SA_O_31_fifo_U fifo_SA_O_32_fifo_U fifo_SA_O_33_fifo_U fifo_SA_O_34_fifo_U fifo_SA_O_35_fifo_U fifo_SA_O_36_fifo_U fifo_SA_O_37_fifo_U fifo_SA_O_38_fifo_U fifo_SA_O_39_fifo_U fifo_SA_O_40_fifo_U fifo_SA_O_41_fifo_U fifo_SA_O_42_fifo_U fifo_SA_O_43_fifo_U fifo_SA_O_44_fifo_U fifo_SA_O_45_fifo_U fifo_SA_O_46_fifo_U fifo_SA_O_47_fifo_U fifo_SA_O_48_fifo_U fifo_SA_O_49_fifo_U fifo_SA_O_50_fifo_U fifo_SA_O_51_fifo_U fifo_SA_O_52_fifo_U fifo_SA_O_53_fifo_U fifo_SA_O_54_fifo_U fifo_SA_O_55_fifo_U fifo_SA_O_56_fifo_U fifo_SA_O_57_fifo_U fifo_SA_O_58_fifo_U fifo_SA_O_59_fifo_U fifo_SA_O_60_fifo_U fifo_SA_O_61_fifo_U fifo_SA_O_62_fifo_U fifo_SA_O_63_fifo_U fifo_CONV3_ACC_fifo_U fifo_CONV3_ACC_1_fifo_U fifo_CONV3_ACC_2_fifo_U fifo_CONV3_ACC_3_fifo_U fifo_CONV3_ACC_4_fifo_U fifo_CONV3_ACC_5_fifo_U fifo_CONV3_ACC_6_fifo_U fifo_CONV3_ACC_7_fifo_U fifo_CONV3_ACC_8_fifo_U fifo_CONV3_ACC_9_fifo_U fifo_CONV3_ACC_10_fifo_U fifo_CONV3_ACC_11_fifo_U fifo_CONV3_ACC_12_fifo_U fifo_CONV3_ACC_13_fifo_U fifo_CONV3_ACC_14_fifo_U fifo_CONV3_ACC_15_fifo_U MM_OUT_fifo_U MM_OUT_1_fifo_U MM_OUT_2_fifo_U MM_OUT_3_fifo_U MM_OUT_4_fifo_U MM_OUT_5_fifo_U MM_OUT_6_fifo_U MM_OUT_7_fifo_U MM_OUT_8_fifo_U MM_OUT_9_fifo_U MM_OUT_10_fifo_U MM_OUT_11_fifo_U MM_OUT_12_fifo_U MM_OUT_13_fifo_U MM_OUT_14_fifo_U MM_OUT_15_fifo_U MM_OUT_16_fifo_U MM_OUT_17_fifo_U MM_OUT_18_fifo_U MM_OUT_19_fifo_U MM_OUT_20_fifo_U MM_OUT_21_fifo_U MM_OUT_22_fifo_U MM_OUT_23_fifo_U MM_OUT_24_fifo_U MM_OUT_25_fifo_U MM_OUT_26_fifo_U MM_OUT_27_fifo_U MM_OUT_28_fifo_U MM_OUT_29_fifo_U MM_OUT_30_fifo_U MM_OUT_31_fifo_U MM_OUT_32_fifo_U MM_OUT_33_fifo_U MM_OUT_34_fifo_U MM_OUT_35_fifo_U MM_OUT_36_fifo_U MM_OUT_37_fifo_U MM_OUT_38_fifo_U MM_OUT_39_fifo_U MM_OUT_40_fifo_U MM_OUT_41_fifo_U MM_OUT_42_fifo_U MM_OUT_43_fifo_U MM_OUT_44_fifo_U MM_OUT_45_fifo_U MM_OUT_46_fifo_U MM_OUT_47_fifo_U MM_OUT_48_fifo_U MM_OUT_49_fifo_U MM_OUT_50_fifo_U MM_OUT_51_fifo_U MM_OUT_52_fifo_U MM_OUT_53_fifo_U MM_OUT_54_fifo_U MM_OUT_55_fifo_U MM_OUT_56_fifo_U MM_OUT_57_fifo_U MM_OUT_58_fifo_U MM_OUT_59_fifo_U MM_OUT_60_fifo_U MM_OUT_61_fifo_U MM_OUT_62_fifo_U MM_OUT_63_fifo_U CONV3_OUT_fifo_U CONV3_OUT_1_fifo_U CONV3_OUT_2_fifo_U CONV3_OUT_3_fifo_U CONV3_OUT_4_fifo_U CONV3_OUT_5_fifo_U CONV3_OUT_6_fifo_U CONV3_OUT_7_fifo_U CONV3_OUT_8_fifo_U CONV3_OUT_9_fifo_U CONV3_OUT_10_fifo_U CONV3_OUT_11_fifo_U CONV3_OUT_12_fifo_U CONV3_OUT_13_fifo_U CONV3_OUT_14_fifo_U CONV3_OUT_15_fifo_U CONV3_OUT_16_fifo_U CONV3_OUT_17_fifo_U CONV3_OUT_18_fifo_U CONV3_OUT_19_fifo_U CONV3_OUT_20_fifo_U CONV3_OUT_21_fifo_U CONV3_OUT_22_fifo_U CONV3_OUT_23_fifo_U CONV3_OUT_24_fifo_U CONV3_OUT_25_fifo_U CONV3_OUT_26_fifo_U CONV3_OUT_27_fifo_U CONV3_OUT_28_fifo_U CONV3_OUT_29_fifo_U CONV3_OUT_30_fifo_U CONV3_OUT_31_fifo_U mul_32s_32s_32_1_1_U882 mul_32s_32s_32_1_1_U881 mul_28ns_32ns_60_1_1_U873 mul_28ns_60ns_88_1_1_U876 mul_28ns_32s_32_1_1_U875 mul_32s_32s_32_1_1_U882 mul_32s_32s_32_1_1_U882 mul_32s_28ns_32_1_1_U880 mul_32s_32s_32_1_1_U881 mul_32s_32s_32_1_1_U883 mul_32s_32s_32_1_1_U881 mul_28ns_32s_32_1_1_U874 mul_32ns_28ns_60_1_1_U878 mul_32ns_60ns_92_1_1_U879 mul_28ns_92ns_120_1_1_U877 add_i7_fu_2678_p2 add7_i_fu_2683_p2 add17_i_fu_2717_p2 add22_i_fu_2723_p2 mul_32ns_28ns_60_1_1_U878 mul_32ns_60ns_92_1_1_U879 mul_28ns_92ns_120_1_1_U877 control_s_axi_U control_r_s_axi_U A_BUS_m_axi_U CONV_BUS_m_axi_U MM_BUS_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7</Name>
            <Loops>
                <VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1035</Best-caseLatency>
                    <Average-caseLatency>1035</Average-caseLatency>
                    <Worst-caseLatency>1035</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1035</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7>
                        <Name>VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1033</Latency>
                        <AbsoluteTimeLatency>10.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:36~top.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7>
                            <Name>VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:36~top.cpp:42</SourceLocation>
                        </VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>485</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>836</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_194_p2" SOURCE="tools.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_203_p2" SOURCE="tools.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32s_32_1_1_U1" SOURCE="tools.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_269_p2" SOURCE="tools.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_284_p2" SOURCE="tools.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_304_p2" SOURCE="tools.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4</Name>
            <Loops>
                <VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1036</Best-caseLatency>
                    <Average-caseLatency>1036</Average-caseLatency>
                    <Worst-caseLatency>1036</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1036</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4>
                        <Name>VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1034</Latency>
                        <AbsoluteTimeLatency>10.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:17~top.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4>
                            <Name>VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:17~top.cpp:42</SourceLocation>
                        </VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>769</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1512</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_271_p2" SOURCE="tools.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="add" PRAGMA="" RTLNAME="r_2_fu_335_p2" SOURCE="tools.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="r_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="add" PRAGMA="" RTLNAME="c_2_fu_465_p2" SOURCE="tools.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="c_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U11" SOURCE="tools.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U9" SOURCE="tools.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U10" SOURCE="tools.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_507_p2" SOURCE="tools.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_525_p2" SOURCE="tools.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_376_p2" SOURCE="tools.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_402_p2" SOURCE="tools.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_416_p2" SOURCE="tools.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4</Name>
            <Loops>
                <VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.965</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1298</Best-caseLatency>
                    <Average-caseLatency>1298</Average-caseLatency>
                    <Worst-caseLatency>1298</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1298</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4>
                        <Name>VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1296</TripCount>
                        <Latency>1296</Latency>
                        <AbsoluteTimeLatency>12.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:62~top.cpp:46</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4>
                            <Name>VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:62~top.cpp:46</SourceLocation>
                        </VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>626</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1439</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_205_p2" SOURCE="tools.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="y_2_fu_266_p2" SOURCE="tools.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="x_2_fu_302_p2" SOURCE="tools.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_368_p2" SOURCE="tools.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_394_p2" SOURCE="tools.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_408_p2" SOURCE="tools.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2</Name>
            <Loops>
                <VITIS_LOOP_107_1_VITIS_LOOP_110_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.878</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9437</Best-caseLatency>
                    <Average-caseLatency>9437</Average-caseLatency>
                    <Worst-caseLatency>9437</Worst-caseLatency>
                    <Best-caseRealTimeLatency>94.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>94.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>94.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9437</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_107_1_VITIS_LOOP_110_2>
                        <Name>VITIS_LOOP_107_1_VITIS_LOOP_110_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9432</TripCount>
                        <Latency>9435</Latency>
                        <AbsoluteTimeLatency>94.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_107_1_VITIS_LOOP_110_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_107_1_VITIS_LOOP_110_2>
                            <Name>VITIS_LOOP_107_1_VITIS_LOOP_110_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:107</SourceLocation>
                        </VITIS_LOOP_107_1_VITIS_LOOP_110_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>44</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>996</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1883</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="row_buffer_U" SOURCE="tools.cpp:84" STORAGESIZE="128 6144 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="row_buffer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_387_p2" SOURCE="tools.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="block_read_K_fu_761_p2" SOURCE="tools.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="block_read_K"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31" SOURCE="tools.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31" SOURCE="tools.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31" SOURCE="tools.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="cnt_1_fu_457_p2" SOURCE="tools.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="count_simd_1_fu_476_p2" SOURCE="tools.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="count_simd_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="ofm_x_1_fu_500_p2" SOURCE="tools.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="ofm_x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="k_y_1_fu_809_p2" SOURCE="tools.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="k_y_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="current_block_read_1_fu_821_p2" SOURCE="tools.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="current_block_read_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_13s_13ns_13_4_1_U32" SOURCE="tools.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_13s_13ns_13_4_1_U32" SOURCE="tools.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="current_line_simd_2_fu_556_p2" SOURCE="tools.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="current_line_simd_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_260_p2" SOURCE="tools.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="current_line_w_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_271_p2" SOURCE="tools.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="read_block_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_282_p2" SOURCE="tools.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="current_block_write_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="counter_internal_block_4_fu_592_p2" SOURCE="tools.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="counter_internal_block_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_13s_13ns_13_4_1_U33" SOURCE="tools.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_13s_13ns_13_4_1_U33" SOURCE="tools.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="inp_4_fu_616_p2" SOURCE="tools.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="inp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="current_line_simd_1_fu_622_p2" SOURCE="tools.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="current_line_simd_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_260_p2" SOURCE="tools.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="current_line_w_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_271_p2" SOURCE="tools.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="read_block_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_282_p2" SOURCE="tools.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="current_block_write_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="rep_5_fu_700_p2" SOURCE="tools.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="rep_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Sliding</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.259</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>4721</Average-caseLatency>
                    <Worst-caseLatency>9440</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>94.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 9440</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:82</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>44</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1378</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2328</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_130_p2" SOURCE="tools.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32s_32_1_1_U52" SOURCE="tools.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="cycles_write_block"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_151_p2" SOURCE="tools.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U53" SOURCE="tools.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_189_p2" SOURCE="tools.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U53" SOURCE="tools.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U54" SOURCE="tools.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="baseIter_fu_199_p2" SOURCE="tools.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="baseIter"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_234_p2" SOURCE="tools.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add80_fu_240_p2" SOURCE="tools.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32ns_60_1_1_U51" SOURCE="tools.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_192_1</Name>
            <Loops>
                <VITIS_LOOP_192_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.299</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_1>
                        <Name>VITIS_LOOP_192_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_192_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:192~top.cpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_192_1>
                            <Name>VITIS_LOOP_192_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:192~top.cpp:56</SourceLocation>
                        </VITIS_LOOP_192_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>300</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1" OPTYPE="add" PRAGMA="" RTLNAME="rep_4_fu_249_p2" SOURCE="tools.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="rep_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s</Name>
            <Loops>
                <VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1035</Best-caseLatency>
                    <Average-caseLatency>1035</Average-caseLatency>
                    <Worst-caseLatency>1035</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1035</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7>
                        <Name>VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1033</Latency>
                        <AbsoluteTimeLatency>10.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:249</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7>
                            <Name>VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:249</SourceLocation>
                        </VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>485</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>864</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_fu_192_p2" SOURCE="tools.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_fu_238_p2" SOURCE="tools.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32s_32_1_1_U83" SOURCE="tools.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_355_fu_275_p2" SOURCE="tools.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_290_p2" SOURCE="tools.cpp:249" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_1_fu_310_p2" SOURCE="tools.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s</Name>
            <Loops>
                <VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9227</Best-caseLatency>
                    <Average-caseLatency>9227</Average-caseLatency>
                    <Worst-caseLatency>9227</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9227</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4>
                        <Name>VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9225</Latency>
                        <AbsoluteTimeLatency>92.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:229</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4>
                            <Name>VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:229</SourceLocation>
                        </VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>653</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1243</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_300_p2" SOURCE="tools.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="add" PRAGMA="" RTLNAME="m_2_fu_312_p2" SOURCE="tools.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="m_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_2_fu_381_p2" SOURCE="tools.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32s_32_1_1_U90" SOURCE="tools.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_32s_32_1_1_U91" SOURCE="tools.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_473_p2" SOURCE="tools.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_491_p2" SOURCE="tools.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_506_p2" SOURCE="tools.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_532_p2" SOURCE="tools.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_3_fu_552_p2" SOURCE="tools.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertWeightToStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1038</Best-caseLatency>
                    <Average-caseLatency>5134</Average-caseLatency>
                    <Worst-caseLatency>9230</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>51.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1038 ~ 9230</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:215</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>34</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1655</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2454</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32ns_60_1_1_U105" SOURCE="tools.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="bound39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_60ns_88_1_1_U106" SOURCE="tools.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="bound46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U110" SOURCE="tools.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U109" SOURCE="tools.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="mul11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_30ns_62_1_1_U108" SOURCE="tools.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_64ns_92_1_1_U107" SOURCE="tools.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="bound17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2</Name>
            <Loops>
                <VITIS_LOOP_268_1_VITIS_LOOP_271_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.937</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_268_1_VITIS_LOOP_271_2>
                        <Name>VITIS_LOOP_268_1_VITIS_LOOP_271_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_268_1_VITIS_LOOP_271_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:271</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_268_1_VITIS_LOOP_271_2>
                            <Name>VITIS_LOOP_268_1_VITIS_LOOP_271_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:268</SourceLocation>
                        </VITIS_LOOP_268_1_VITIS_LOOP_271_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>334</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1_VITIS_LOOP_271_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_264_p2" SOURCE="tools.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1_VITIS_LOOP_271_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_291_p2" SOURCE="tools.cpp:271" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln271"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvWeightToArray</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.937</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>4610</Average-caseLatency>
                    <Worst-caseLatency>9219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 9219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:261</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>74</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>530</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_288_1</Name>
            <Loops>
                <VITIS_LOOP_288_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.937</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_288_1>
                        <Name>VITIS_LOOP_288_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_288_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:288~top.cpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_288_1>
                            <Name>VITIS_LOOP_288_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:288~top.cpp:75</SourceLocation>
                        </VITIS_LOOP_288_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>269</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="rep_2_fu_224_p2" SOURCE="tools.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="rep_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MuxWeightStream</Name>
            <Loops>
                <VITIS_LOOP_307_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.304</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2306</Best-caseLatency>
                    <Average-caseLatency>2306</Average-caseLatency>
                    <Worst-caseLatency>2306</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2306</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_307_1>
                        <Name>VITIS_LOOP_307_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2304</TripCount>
                        <Latency>2304</Latency>
                        <AbsoluteTimeLatency>23.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_307_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:307</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_307_1>
                            <Name>VITIS_LOOP_307_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:307</SourceLocation>
                        </VITIS_LOOP_307_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>776</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_307_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_660_p2" SOURCE="tools.cpp:307" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_Pipeline_VITIS_LOOP_378_5</Name>
            <Loops>
                <VITIS_LOOP_378_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9229</Best-caseLatency>
                    <Average-caseLatency>9229</Average-caseLatency>
                    <Worst-caseLatency>9229</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9229</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_378_5>
                        <Name>VITIS_LOOP_378_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9222</TripCount>
                        <Latency>9227</Latency>
                        <AbsoluteTimeLatency>92.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_378_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:378</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_378_5>
                            <Name>VITIS_LOOP_378_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:378</SourceLocation>
                        </VITIS_LOOP_378_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3068</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5204</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="rep_7_fu_846_p2" SOURCE="tools.cpp:378" STORAGESUBTYPE="" URAM="0" VARIABLE="rep_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="flag_4_fu_887_p2" SOURCE="tools.cpp:518" STORAGESUBTYPE="" URAM="0" VARIABLE="flag_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U243" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U243" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U244" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U244" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U245" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U245" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U246" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U246" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U247" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U247" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U248" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U248" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U249" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U249" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U250" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U250" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U251" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U251" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U252" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U252" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U253" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U253" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U254" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U254" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U255" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U255" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U256" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U256" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U257" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U257" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U258" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln496_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U258" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="add342_fu_2665_p2" SOURCE="tools.cpp:518" STORAGESUBTYPE="" URAM="0" VARIABLE="add342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U242" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U259" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U259" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U263" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U263" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_18_4_1_U267" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_18_4_1_U267" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="out_tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U239" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U260" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U264" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_18_4_1_U268" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U260" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U264" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_18_4_1_U268" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="out_tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U240" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U261" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U265" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_18_4_1_U269" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U261" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U265" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_18_4_1_U269" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="out_tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U241" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U262" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U266" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_18_4_1_U270" SOURCE="tools.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_17_4_1_U262" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_17_4_1_U266" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_17s_18_4_1_U270" SOURCE="tools.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="out_tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_fu_2955_p2" SOURCE="tools.cpp:553" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln553"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9231</Best-caseLatency>
                    <Average-caseLatency>9231</Average-caseLatency>
                    <Worst-caseLatency>9231</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9231</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:556</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5473</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_94_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub270_fu_100_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add308_1_fu_106_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add308_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add308_2_fu_112_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add308_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add308_3_fu_118_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add308_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V</Name>
            <Loops>
                <VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.642</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10>
                        <Name>VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:613</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10>
                            <Name>VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:611</SourceLocation>
                        </VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>215</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2378</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln601_fu_1674_p2" SOURCE="tools.cpp:601" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln604_fu_1747_p2" SOURCE="tools.cpp:604" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln607_fu_1811_p2" SOURCE="tools.cpp:607" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln611_fu_1893_p2" SOURCE="tools.cpp:611" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln613_fu_1959_p2" SOURCE="tools.cpp:613" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln611_1_fu_1965_p2" SOURCE="tools.cpp:611" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln611_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_1979_p2" SOURCE="tools.cpp:609" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln607_1_fu_1999_p2" SOURCE="tools.cpp:607" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln607_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln604_1_fu_2013_p2" SOURCE="tools.cpp:604" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln604_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertToOutStream_Pipeline_VITIS_LOOP_579_1</Name>
            <Loops>
                <VITIS_LOOP_579_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.393</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_579_1>
                        <Name>VITIS_LOOP_579_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_579_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:579</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_579_1>
                            <Name>VITIS_LOOP_579_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:579</SourceLocation>
                        </VITIS_LOOP_579_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2488</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="h_2_fu_718_p2" SOURCE="tools.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="h_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_1_fu_735_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_4_fu_754_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_7_fu_773_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_10_fu_792_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_13_fu_811_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_16_fu_830_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_19_fu_849_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_22_fu_868_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_25_fu_887_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_28_fu_906_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_31_fu_925_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_34_fu_944_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_37_fu_963_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_40_fu_982_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_43_fu_1001_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_579_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln591_46_fu_1020_p2" SOURCE="tools.cpp:591" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln591_46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertToOutStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.393</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>6659</Average-caseLatency>
                    <Worst-caseLatency>9219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>66.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099 ~ 9219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:572</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>346</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6523</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_36ns_64_1_1_U510" SOURCE="tools.cpp:572" STORAGESUBTYPE="" URAM="0" VARIABLE="bound70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI</Name>
            <Loops>
                <VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.097</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4>
                        <Name>VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:642</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4>
                            <Name>VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>tools.cpp:642</SourceLocation>
                        </VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>2997</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4629</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_1_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_2_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_3_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_4_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_5_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_6_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_7_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_8_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_9_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_10_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_11_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_12_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_13_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_14_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="psum_15_U" SOURCE="tools.cpp:630" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="psum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln633_1_fu_1408_p2" SOURCE="tools.cpp:633" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln633_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln633_fu_1420_p2" SOURCE="tools.cpp:633" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_1492_p2" SOURCE="tools.cpp:639" STORAGESUBTYPE="" URAM="0" VARIABLE="j_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_fu_1865_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_1_fu_1887_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_2_fu_1909_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_3_fu_1931_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_4_fu_1953_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_5_fu_1975_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_6_fu_1997_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_7_fu_2019_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_8_fu_2041_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_9_fu_2063_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_10_fu_2085_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_11_fu_2107_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_12_fu_2129_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_13_fu_2151_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_14_fu_2173_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_15_fu_2195_p2" SOURCE="tools.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln642_fu_1791_p2" SOURCE="tools.cpp:642" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln639_1_fu_1797_p2" SOURCE="tools.cpp:639" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln639_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln636_fu_1811_p2" SOURCE="tools.cpp:636" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln636"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvToOutStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>4611</Average-caseLatency>
                    <Worst-caseLatency>9221</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 9221</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>tools.cpp:626</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>30</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3378</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5390</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U718" SOURCE="tools.cpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_28ns_32_1_1_U717" SOURCE="tools.cpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_339_p2" SOURCE="tools.cpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U715" SOURCE="tools.cpp:630" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_64ns_96_1_1_U716" SOURCE="tools.cpp:630" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln630_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="12" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_96ns_124_1_1_U714" SOURCE="tools.cpp:630" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln630_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_106_1</Name>
            <Loops>
                <VITIS_LOOP_106_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.141</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_106_1>
                        <Name>VITIS_LOOP_106_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_106_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:106</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_106_1>
                            <Name>VITIS_LOOP_106_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:106</SourceLocation>
                        </VITIS_LOOP_106_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>632</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_725_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_113_2</Name>
            <Loops>
                <VITIS_LOOP_113_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.171</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_2>
                        <Name>VITIS_LOOP_113_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_113_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:113</SourceLocation>
                        </VITIS_LOOP_113_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1182</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_1397_p2" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27055</Best-caseLatency>
                    <Average-caseLatency>48815</Average-caseLatency>
                    <Worst-caseLatency>70572</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.271 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.488 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.706 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27056 ~ 70573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>164</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>592</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>90185</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>141762</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_a_fifo_U" SOURCE="top.cpp:38" STORAGESIZE="128 128 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="conv_a"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mm_a_fifo_U" SOURCE="top.cpp:40" STORAGESIZE="128 128 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mm_a"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv3_samepad_fifo_U" SOURCE="top.cpp:44" STORAGESIZE="128 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="conv3_samepad"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv3_sild_fifo_U" SOURCE="top.cpp:48" STORAGESIZE="128 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="conv3_sild"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_16_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_17_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_18_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_19_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_20_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_21_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_22_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_23_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_24_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_25_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_26_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_27_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_28_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_29_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_A_30_fifo_U" SOURCE="top.cpp:52" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_A_30"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_conv_w_fifo_U" SOURCE="top.cpp:58" STORAGESIZE="128 128 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_conv_w"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_conv_w_1_fifo_U" SOURCE="top.cpp:58" STORAGESIZE="128 128 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_conv_w_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_conv_w_2_fifo_U" SOURCE="top.cpp:58" STORAGESIZE="128 128 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_conv_w_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_conv_w_3_fifo_U" SOURCE="top.cpp:58" STORAGESIZE="128 128 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_conv_w_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_mm_w_fifo_U" SOURCE="top.cpp:61" STORAGESIZE="128 128 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_mm_w"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_1_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_2_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_3_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_4_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_5_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_6_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_7_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_8_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_9_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_10_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_11_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_12_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_13_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_14_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Conv_SA_W_15_fifo_U" SOURCE="top.cpp:65" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="Conv_SA_W_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_1_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_2_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_3_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_4_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_5_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_6_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_7_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_8_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_9_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_10_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_11_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_12_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_13_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_14_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_SA_W_15_fifo_U" SOURCE="top.cpp:71" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_SA_W_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_1_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_2_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_3_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_4_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_5_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_6_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_7_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_8_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_9_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_10_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_11_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_12_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_13_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_14_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_SA_W_15_fifo_U" SOURCE="top.cpp:77" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_W_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_1_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_2_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_3_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_4_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_5_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_6_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_7_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_8_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_9_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_10_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_11_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_12_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_13_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_14_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_15_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_16_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_17_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_18_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_19_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_20_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_21_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_22_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_23_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_24_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_25_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_26_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_27_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_28_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_29_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_30_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_31_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_32_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_33_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_34_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_35_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_36_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_37_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_38_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_39_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_40_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_41_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_42_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_43_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_44_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_45_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_46_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_47_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_48_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_49_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_50_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_51_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_52_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_53_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_54_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_55_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_56_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_57_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_58_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_59_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_60_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_61_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_62_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_SA_O_63_fifo_U" SOURCE="top.cpp:83" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_SA_O_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_1_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_2_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_3_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_4_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_5_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_6_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_7_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_8_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_9_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_10_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_11_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_12_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_13_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_14_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_CONV3_ACC_15_fifo_U" SOURCE="top.cpp:91" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="fifo_CONV3_ACC_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_1_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_2_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_3_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_4_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_5_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_6_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_7_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_8_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_9_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_10_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_11_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_12_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_13_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_14_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_15_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_16_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_17_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_18_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_19_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_20_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_21_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_22_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_23_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_24_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_25_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_26_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_27_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_28_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_29_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_30_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_31_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_32_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_33_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_34_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_35_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_36_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_37_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_38_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_39_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_40_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_41_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_42_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_43_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_44_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_45_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_46_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_47_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_48_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_49_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_50_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_51_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_52_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_53_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_54_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_55_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_56_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_57_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_58_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_59_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_60_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_61_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_62_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="MM_OUT_63_fifo_U" SOURCE="top.cpp:95" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="MM_OUT_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_1_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_2_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_3_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_4_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_5_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_6_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_7_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_8_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_9_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_10_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_11_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_12_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_13_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_14_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_15_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_16_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_17_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_18_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_19_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_20_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_21_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_22_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_23_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_24_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_25_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_26_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_27_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_28_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_29_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_30_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="CONV3_OUT_31_fifo_U" SOURCE="top.cpp:101" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="CONV3_OUT_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U882" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U881" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32ns_60_1_1_U873" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_60ns_88_1_1_U876" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32s_32_1_1_U875" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U882" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U882" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_28ns_32_1_1_U880" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U881" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="num_a_sa"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U883" SOURCE="top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U881" SOURCE="top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_32s_32_1_1_U874" SOURCE="top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_28ns_60_1_1_U878" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_60ns_92_1_1_U879" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="10" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_92ns_120_1_1_U877" SOURCE="top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_i7_fu_2678_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add7_i_fu_2683_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add17_i_fu_2717_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add22_i_fu_2723_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add22_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_28ns_60_1_1_U878" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_60ns_92_1_1_U879" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="10" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_92ns_120_1_1_U877" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound78"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="A_BUS" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_BUS_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="CONV_BUS" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CONV_BUS_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="MM_BUS" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="MM_BUS_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="syn" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Conv_MM_A" index="0" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_A_BUS" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="Conv_MM_A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="Conv_MM_A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Conv_Weight" index="1" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_CONV_BUS" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="Conv_Weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="Conv_Weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="MM_Weight" index="2" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_MM_BUS" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="MM_Weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="MM_Weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="R" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="R" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="4" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="C" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="N" index="5" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="N" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="M" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="M" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K" index="7" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="K" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mode" index="8" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="mode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="R" access="W" description="Data signal of R" range="32">
                    <fields>
                        <field offset="0" width="32" name="R" access="W" description="Bit 31 to 0 of R"/>
                    </fields>
                </register>
                <register offset="0x18" name="C" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x20" name="N" access="W" description="Data signal of N" range="32">
                    <fields>
                        <field offset="0" width="32" name="N" access="W" description="Bit 31 to 0 of N"/>
                    </fields>
                </register>
                <register offset="0x28" name="M" access="W" description="Data signal of M" range="32">
                    <fields>
                        <field offset="0" width="32" name="M" access="W" description="Bit 31 to 0 of M"/>
                    </fields>
                </register>
                <register offset="0x30" name="K" access="W" description="Data signal of K" range="32">
                    <fields>
                        <field offset="0" width="32" name="K" access="W" description="Bit 31 to 0 of K"/>
                    </fields>
                </register>
                <register offset="0x38" name="mode" access="W" description="Data signal of mode" range="32">
                    <fields>
                        <field offset="0" width="1" name="mode" access="W" description="Bit 0 to 0 of mode"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="R"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="N"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="M"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="K"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="mode"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="Conv_MM_A_1" access="W" description="Data signal of Conv_MM_A" range="32">
                    <fields>
                        <field offset="0" width="32" name="Conv_MM_A" access="W" description="Bit 31 to 0 of Conv_MM_A"/>
                    </fields>
                </register>
                <register offset="0x14" name="Conv_MM_A_2" access="W" description="Data signal of Conv_MM_A" range="32">
                    <fields>
                        <field offset="0" width="32" name="Conv_MM_A" access="W" description="Bit 63 to 32 of Conv_MM_A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="Conv_Weight_1" access="W" description="Data signal of Conv_Weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="Conv_Weight" access="W" description="Bit 31 to 0 of Conv_Weight"/>
                    </fields>
                </register>
                <register offset="0x20" name="Conv_Weight_2" access="W" description="Data signal of Conv_Weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="Conv_Weight" access="W" description="Bit 63 to 32 of Conv_Weight"/>
                    </fields>
                </register>
                <register offset="0x28" name="MM_Weight_1" access="W" description="Data signal of MM_Weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="MM_Weight" access="W" description="Bit 31 to 0 of MM_Weight"/>
                    </fields>
                </register>
                <register offset="0x2c" name="MM_Weight_2" access="W" description="Data signal of MM_Weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="MM_Weight" access="W" description="Bit 63 to 32 of MM_Weight"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="Conv_MM_A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="Conv_Weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="MM_Weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_A_BUS:m_axi_CONV_BUS:m_axi_MM_BUS</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_A_BUS" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_A_BUS_" paramPrefix="C_M_AXI_A_BUS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_A_BUS_ARADDR</port>
                <port>m_axi_A_BUS_ARBURST</port>
                <port>m_axi_A_BUS_ARCACHE</port>
                <port>m_axi_A_BUS_ARID</port>
                <port>m_axi_A_BUS_ARLEN</port>
                <port>m_axi_A_BUS_ARLOCK</port>
                <port>m_axi_A_BUS_ARPROT</port>
                <port>m_axi_A_BUS_ARQOS</port>
                <port>m_axi_A_BUS_ARREADY</port>
                <port>m_axi_A_BUS_ARREGION</port>
                <port>m_axi_A_BUS_ARSIZE</port>
                <port>m_axi_A_BUS_ARUSER</port>
                <port>m_axi_A_BUS_ARVALID</port>
                <port>m_axi_A_BUS_AWADDR</port>
                <port>m_axi_A_BUS_AWBURST</port>
                <port>m_axi_A_BUS_AWCACHE</port>
                <port>m_axi_A_BUS_AWID</port>
                <port>m_axi_A_BUS_AWLEN</port>
                <port>m_axi_A_BUS_AWLOCK</port>
                <port>m_axi_A_BUS_AWPROT</port>
                <port>m_axi_A_BUS_AWQOS</port>
                <port>m_axi_A_BUS_AWREADY</port>
                <port>m_axi_A_BUS_AWREGION</port>
                <port>m_axi_A_BUS_AWSIZE</port>
                <port>m_axi_A_BUS_AWUSER</port>
                <port>m_axi_A_BUS_AWVALID</port>
                <port>m_axi_A_BUS_BID</port>
                <port>m_axi_A_BUS_BREADY</port>
                <port>m_axi_A_BUS_BRESP</port>
                <port>m_axi_A_BUS_BUSER</port>
                <port>m_axi_A_BUS_BVALID</port>
                <port>m_axi_A_BUS_RDATA</port>
                <port>m_axi_A_BUS_RID</port>
                <port>m_axi_A_BUS_RLAST</port>
                <port>m_axi_A_BUS_RREADY</port>
                <port>m_axi_A_BUS_RRESP</port>
                <port>m_axi_A_BUS_RUSER</port>
                <port>m_axi_A_BUS_RVALID</port>
                <port>m_axi_A_BUS_WDATA</port>
                <port>m_axi_A_BUS_WID</port>
                <port>m_axi_A_BUS_WLAST</port>
                <port>m_axi_A_BUS_WREADY</port>
                <port>m_axi_A_BUS_WSTRB</port>
                <port>m_axi_A_BUS_WUSER</port>
                <port>m_axi_A_BUS_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Conv_MM_A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="Conv_MM_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_CONV_BUS" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_CONV_BUS_" paramPrefix="C_M_AXI_CONV_BUS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_CONV_BUS_ARADDR</port>
                <port>m_axi_CONV_BUS_ARBURST</port>
                <port>m_axi_CONV_BUS_ARCACHE</port>
                <port>m_axi_CONV_BUS_ARID</port>
                <port>m_axi_CONV_BUS_ARLEN</port>
                <port>m_axi_CONV_BUS_ARLOCK</port>
                <port>m_axi_CONV_BUS_ARPROT</port>
                <port>m_axi_CONV_BUS_ARQOS</port>
                <port>m_axi_CONV_BUS_ARREADY</port>
                <port>m_axi_CONV_BUS_ARREGION</port>
                <port>m_axi_CONV_BUS_ARSIZE</port>
                <port>m_axi_CONV_BUS_ARUSER</port>
                <port>m_axi_CONV_BUS_ARVALID</port>
                <port>m_axi_CONV_BUS_AWADDR</port>
                <port>m_axi_CONV_BUS_AWBURST</port>
                <port>m_axi_CONV_BUS_AWCACHE</port>
                <port>m_axi_CONV_BUS_AWID</port>
                <port>m_axi_CONV_BUS_AWLEN</port>
                <port>m_axi_CONV_BUS_AWLOCK</port>
                <port>m_axi_CONV_BUS_AWPROT</port>
                <port>m_axi_CONV_BUS_AWQOS</port>
                <port>m_axi_CONV_BUS_AWREADY</port>
                <port>m_axi_CONV_BUS_AWREGION</port>
                <port>m_axi_CONV_BUS_AWSIZE</port>
                <port>m_axi_CONV_BUS_AWUSER</port>
                <port>m_axi_CONV_BUS_AWVALID</port>
                <port>m_axi_CONV_BUS_BID</port>
                <port>m_axi_CONV_BUS_BREADY</port>
                <port>m_axi_CONV_BUS_BRESP</port>
                <port>m_axi_CONV_BUS_BUSER</port>
                <port>m_axi_CONV_BUS_BVALID</port>
                <port>m_axi_CONV_BUS_RDATA</port>
                <port>m_axi_CONV_BUS_RID</port>
                <port>m_axi_CONV_BUS_RLAST</port>
                <port>m_axi_CONV_BUS_RREADY</port>
                <port>m_axi_CONV_BUS_RRESP</port>
                <port>m_axi_CONV_BUS_RUSER</port>
                <port>m_axi_CONV_BUS_RVALID</port>
                <port>m_axi_CONV_BUS_WDATA</port>
                <port>m_axi_CONV_BUS_WID</port>
                <port>m_axi_CONV_BUS_WLAST</port>
                <port>m_axi_CONV_BUS_WREADY</port>
                <port>m_axi_CONV_BUS_WSTRB</port>
                <port>m_axi_CONV_BUS_WUSER</port>
                <port>m_axi_CONV_BUS_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Conv_Weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="Conv_Weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_MM_BUS" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_MM_BUS_" paramPrefix="C_M_AXI_MM_BUS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_MM_BUS_ARADDR</port>
                <port>m_axi_MM_BUS_ARBURST</port>
                <port>m_axi_MM_BUS_ARCACHE</port>
                <port>m_axi_MM_BUS_ARID</port>
                <port>m_axi_MM_BUS_ARLEN</port>
                <port>m_axi_MM_BUS_ARLOCK</port>
                <port>m_axi_MM_BUS_ARPROT</port>
                <port>m_axi_MM_BUS_ARQOS</port>
                <port>m_axi_MM_BUS_ARREADY</port>
                <port>m_axi_MM_BUS_ARREGION</port>
                <port>m_axi_MM_BUS_ARSIZE</port>
                <port>m_axi_MM_BUS_ARUSER</port>
                <port>m_axi_MM_BUS_ARVALID</port>
                <port>m_axi_MM_BUS_AWADDR</port>
                <port>m_axi_MM_BUS_AWBURST</port>
                <port>m_axi_MM_BUS_AWCACHE</port>
                <port>m_axi_MM_BUS_AWID</port>
                <port>m_axi_MM_BUS_AWLEN</port>
                <port>m_axi_MM_BUS_AWLOCK</port>
                <port>m_axi_MM_BUS_AWPROT</port>
                <port>m_axi_MM_BUS_AWQOS</port>
                <port>m_axi_MM_BUS_AWREADY</port>
                <port>m_axi_MM_BUS_AWREGION</port>
                <port>m_axi_MM_BUS_AWSIZE</port>
                <port>m_axi_MM_BUS_AWUSER</port>
                <port>m_axi_MM_BUS_AWVALID</port>
                <port>m_axi_MM_BUS_BID</port>
                <port>m_axi_MM_BUS_BREADY</port>
                <port>m_axi_MM_BUS_BRESP</port>
                <port>m_axi_MM_BUS_BUSER</port>
                <port>m_axi_MM_BUS_BVALID</port>
                <port>m_axi_MM_BUS_RDATA</port>
                <port>m_axi_MM_BUS_RID</port>
                <port>m_axi_MM_BUS_RLAST</port>
                <port>m_axi_MM_BUS_RREADY</port>
                <port>m_axi_MM_BUS_RRESP</port>
                <port>m_axi_MM_BUS_RUSER</port>
                <port>m_axi_MM_BUS_RVALID</port>
                <port>m_axi_MM_BUS_WDATA</port>
                <port>m_axi_MM_BUS_WID</port>
                <port>m_axi_MM_BUS_WLAST</port>
                <port>m_axi_MM_BUS_WREADY</port>
                <port>m_axi_MM_BUS_WSTRB</port>
                <port>m_axi_MM_BUS_WUSER</port>
                <port>m_axi_MM_BUS_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="MM_Weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="MM_Weight"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_A_BUS">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_CONV_BUS">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_MM_BUS">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                    <column name="s_axi_control_r">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">R, 0x10, 32, W, Data signal of R, </column>
                    <column name="s_axi_control">C, 0x18, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">N, 0x20, 32, W, Data signal of N, </column>
                    <column name="s_axi_control">M, 0x28, 32, W, Data signal of M, </column>
                    <column name="s_axi_control">K, 0x30, 32, W, Data signal of K, </column>
                    <column name="s_axi_control">mode, 0x38, 32, W, Data signal of mode, </column>
                    <column name="s_axi_control_r">Conv_MM_A_1, 0x10, 32, W, Data signal of Conv_MM_A, </column>
                    <column name="s_axi_control_r">Conv_MM_A_2, 0x14, 32, W, Data signal of Conv_MM_A, </column>
                    <column name="s_axi_control_r">Conv_Weight_1, 0x1c, 32, W, Data signal of Conv_Weight, </column>
                    <column name="s_axi_control_r">Conv_Weight_2, 0x20, 32, W, Data signal of Conv_Weight, </column>
                    <column name="s_axi_control_r">MM_Weight_1, 0x28, 32, W, Data signal of MM_Weight, </column>
                    <column name="s_axi_control_r">MM_Weight_2, 0x2c, 32, W, Data signal of MM_Weight, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Conv_MM_A">in, ap_uint&lt;128&gt;*</column>
                    <column name="Conv_Weight">in, ap_uint&lt;128&gt;*</column>
                    <column name="MM_Weight">in, ap_uint&lt;128&gt;*</column>
                    <column name="R">in, unsigned int</column>
                    <column name="C">in, unsigned int</column>
                    <column name="N">in, unsigned int</column>
                    <column name="M">in, unsigned int</column>
                    <column name="K">in, unsigned int</column>
                    <column name="mode">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="Conv_MM_A">m_axi_A_BUS, interface, , </column>
                    <column name="Conv_MM_A">s_axi_control_r, register, offset, name=Conv_MM_A_1 offset=0x10 range=32</column>
                    <column name="Conv_MM_A">s_axi_control_r, register, offset, name=Conv_MM_A_2 offset=0x14 range=32</column>
                    <column name="Conv_Weight">m_axi_CONV_BUS, interface, , </column>
                    <column name="Conv_Weight">s_axi_control_r, register, offset, name=Conv_Weight_1 offset=0x1c range=32</column>
                    <column name="Conv_Weight">s_axi_control_r, register, offset, name=Conv_Weight_2 offset=0x20 range=32</column>
                    <column name="MM_Weight">m_axi_MM_BUS, interface, , </column>
                    <column name="MM_Weight">s_axi_control_r, register, offset, name=MM_Weight_1 offset=0x28 range=32</column>
                    <column name="MM_Weight">s_axi_control_r, register, offset, name=MM_Weight_2 offset=0x2c range=32</column>
                    <column name="R">s_axi_control, register, , name=R offset=0x10 range=32</column>
                    <column name="C">s_axi_control, register, , name=C offset=0x18 range=32</column>
                    <column name="N">s_axi_control, register, , name=N offset=0x20 range=32</column>
                    <column name="M">s_axi_control, register, , name=M offset=0x28 range=32</column>
                    <column name="K">s_axi_control, register, , name=K offset=0x30 range=32</column>
                    <column name="mode">s_axi_control, register, , name=mode offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_A_BUS">read, variable, 128, VITIS_LOOP_17_4, tools.cpp:17:19</column>
                    <column name="m_axi_A_BUS">read, variable, 128, VITIS_LOOP_36_7, tools.cpp:36:19</column>
                    <column name="m_axi_CONV_BUS">read, variable, 128, VITIS_LOOP_229_4, tools.cpp:229:20</column>
                    <column name="m_axi_MM_BUS">read, variable, 128, VITIS_LOOP_249_7, tools.cpp:249:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_A_BUS">Conv_MM_A, tools.cpp:21:7, read, Widen Fail, , VITIS_LOOP_17_4, tools.cpp:17:19, 214-353, Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_A_BUS">Conv_MM_A, tools.cpp:21:7, read, Fail, , VITIS_LOOP_14_3, tools.cpp:14:19, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_A_BUS">Conv_MM_A, tools.cpp:21:7, read, Inferred, variable, VITIS_LOOP_17_4, tools.cpp:17:19, , </column>
                    <column name="m_axi_A_BUS">Conv_MM_A, tools.cpp:40:7, read, Widen Fail, , VITIS_LOOP_36_7, tools.cpp:36:19, 214-353, Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_A_BUS">Conv_MM_A, tools.cpp:40:7, read, Fail, , VITIS_LOOP_33_6, tools.cpp:33:19, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_A_BUS">Conv_MM_A, tools.cpp:40:7, read, Inferred, variable, VITIS_LOOP_36_7, tools.cpp:36:19, , </column>
                    <column name="m_axi_CONV_BUS">Conv_Weight, tools.cpp:21:7, read, Widen Fail, , VITIS_LOOP_229_4, tools.cpp:229:20, 214-353, Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_CONV_BUS">Conv_Weight, tools.cpp:21:7, read, Fail, , VITIS_LOOP_226_3, tools.cpp:226:35, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_CONV_BUS">Conv_Weight, tools.cpp:233:7, read, Inferred, variable, VITIS_LOOP_229_4, tools.cpp:229:20, , </column>
                    <column name="m_axi_MM_BUS">MM_Weight, tools.cpp:253:7, read, Widen Fail, , VITIS_LOOP_249_7, tools.cpp:249:20, 214-353, Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_MM_BUS">MM_Weight, tools.cpp:253:7, read, Fail, , VITIS_LOOP_246_6, tools.cpp:246:20, 214-230, Stride is incompatible</column>
                    <column name="m_axi_MM_BUS">MM_Weight, tools.cpp:253:7, read, Inferred, variable, VITIS_LOOP_249_7, tools.cpp:249:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="tools.cpp:10" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="max = 32 / 16 min = 32 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:13" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="max = 16 min = 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:16" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="max = 16 min = 16"/>
        <Pragma type="pipeline" location="tools.cpp:19" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="tools.cpp:20" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="max = 32 / 16 min = 32 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:32" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="max = 64 / 16 min = 64 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:35" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="max = 64 / 16 min = 64 / 16"/>
        <Pragma type="pipeline" location="tools.cpp:38" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="tools.cpp:39" status="valid" parentFunction="convertinputtostream" variable="" isDirective="0" options="max = 64 min = 64"/>
        <Pragma type="loop_tripcount" location="tools.cpp:55" status="valid" parentFunction="samepadding" variable="" isDirective="0" options="max = 32 / 16 min = 32 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:58" status="valid" parentFunction="samepadding" variable="" isDirective="0" options="max = (16 + 2) min = (16 + 2)"/>
        <Pragma type="loop_tripcount" location="tools.cpp:61" status="valid" parentFunction="samepadding" variable="" isDirective="0" options="max = (16 + 2) min = (16 + 2)"/>
        <Pragma type="loop_tripcount" location="tools.cpp:64" status="valid" parentFunction="samepadding" variable="" isDirective="0" options="max = 32 / 16 min = 32 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:109" status="valid" parentFunction="sliding" variable="" isDirective="0" options="max = 32 / 16 min = 32 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:112" status="valid" parentFunction="sliding" variable="" isDirective="0" options="max = (16 * 3 * 3 * 32 / 16 * 16 + (16 + 2) * 3 * 32 / 16) min = (16 * 3 * 3 * 32 / 16 * 16 + (16 + 2) * 3 * 32 / 16)"/>
        <Pragma type="pipeline" location="tools.cpp:113" status="valid" parentFunction="sliding" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="tools.cpp:194" status="valid" parentFunction="convertinputtoarray" variable="" isDirective="0" options="max = (32 / 16) * (32 / 16) *16 *16 *3 *3 min = (32 / 16) * (32 / 16) * 16 * 16 * 3 * 3"/>
        <Pragma type="inline" location="tools.cpp:217" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="tools.cpp:223" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="max = 32 / 16 min = 32 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:228" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="max = 16 min = 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:231" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="max = 3 *3 *32 *16 / (16 / 4) / 16 min = 3 * 3 * 32 * 16 / (16 / 4) / 16"/>
        <Pragma type="pipeline" location="tools.cpp:232" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="tools.cpp:245" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="max = 64 / 16 min = 64 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:248" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="max = 64 / 16 min = 64 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:251" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="max = 64 min = 64"/>
        <Pragma type="pipeline" location="tools.cpp:252" status="valid" parentFunction="convertweighttostream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="tools.cpp:263" status="valid" parentFunction="convweighttoarray" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="tools.cpp:270" status="valid" parentFunction="convweighttoarray" variable="" isDirective="0" options="max = 16 *3 *3 *32 / 16 *32 / (16 / 4) min = 16 * 3 * 3 * 32 / 16 * 32 / (16 / 4)"/>
        <Pragma type="loop_tripcount" location="tools.cpp:290" status="valid" parentFunction="mmweighttoarray" variable="" isDirective="0" options="max = 64 * 64 * 64 / (16 * 16) min = 64 * 64 * 64 / (16 * 16)"/>
        <Pragma type="pipeline" location="tools.cpp:291" status="valid" parentFunction="mmweighttoarray" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="tools.cpp:309" status="valid" parentFunction="muxweightstream" variable="" isDirective="0" options="max = 16 *3 *3 *32 / 16 *32 / (16 / 4) min = 16 * 3 * 3 * 32 / 16 * 32 / (16 / 4)"/>
        <Pragma type="pipeline" location="tools.cpp:310" status="valid" parentFunction="muxweightstream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="tools.cpp:329" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 1 type = complete variable = A_reg"/>
        <Pragma type="array_partition" location="tools.cpp:332" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 1 type = complete variable = W_reg"/>
        <Pragma type="array_partition" location="tools.cpp:335" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 1 type = complete variable = data_A_reg"/>
        <Pragma type="array_partition" location="tools.cpp:336" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 2 type = complete variable = data_A_reg"/>
        <Pragma type="array_partition" location="tools.cpp:339" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 1 type = complete variable = data_W_reg"/>
        <Pragma type="array_partition" location="tools.cpp:340" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 2 type = complete variable = data_W_reg"/>
        <Pragma type="array_partition" location="tools.cpp:343" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 1 type = complete variable = data_C_reg"/>
        <Pragma type="array_partition" location="tools.cpp:344" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 2 type = complete variable = data_C_reg"/>
        <Pragma type="array_partition" location="tools.cpp:347" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 1 type = complete variable = acc_tmp"/>
        <Pragma type="array_partition" location="tools.cpp:348" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 2 type = complete variable = acc_tmp"/>
        <Pragma type="array_partition" location="tools.cpp:351" status="valid" parentFunction="pe" variable="" isDirective="0" options="dim = 1 type = complete variable = res_C_reg"/>
        <Pragma type="unroll" location="tools.cpp:358" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:363" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:368" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:371" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="tools.cpp:380" status="valid" parentFunction="pe" variable="" isDirective="0" options="max = (32 / 16) * (32 / 16) *16 *16 *3 *3 + 4 + 4 - 2 min = (32 / 16) * (32 / 16) * 16 * 16 * 3 * 3 + 4 + 4 - 2"/>
        <Pragma type="pipeline" location="tools.cpp:381" status="valid" parentFunction="pe" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="tools.cpp:405" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:425" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:436" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:450" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:455" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:462" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:465" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:528" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:543" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:563" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="tools.cpp:566" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="tools.cpp:581" status="valid" parentFunction="converttooutstream" variable="" isDirective="0" options="max = (32 / 16) * (32 / 16) *16 *16 *3 *3 min = (32 / 16) * (32 / 16) * 16 * 16 * 3 * 3"/>
        <Pragma type="pipeline" location="tools.cpp:582" status="valid" parentFunction="converttooutstream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="tools.cpp:603" status="valid" parentFunction="converttooutstream" variable="" isDirective="0" options="max = 64 / 16 min = 64 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:606" status="valid" parentFunction="converttooutstream" variable="" isDirective="0" options="max = 64 / 16 min = 64 / 16"/>
        <Pragma type="array_partition" location="tools.cpp:631" status="valid" parentFunction="convtooutstream" variable="" isDirective="0" options="dim = 2 type = complete variable = psum"/>
        <Pragma type="loop_tripcount" location="tools.cpp:635" status="valid" parentFunction="convtooutstream" variable="" isDirective="0" options="max = 32 / 16 min = 32 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:638" status="valid" parentFunction="convtooutstream" variable="" isDirective="0" options="max = 16 min = 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:641" status="valid" parentFunction="convtooutstream" variable="" isDirective="0" options="max = 32 / 16 *3 *3 min = 32 / 16 * 3 * 3"/>
        <Pragma type="loop_tripcount" location="tools.cpp:644" status="valid" parentFunction="convtooutstream" variable="" isDirective="0" options="max = 16 min = 16"/>
        <Pragma type="unroll" location="tools.cpp:647" status="valid" parentFunction="convtooutstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="tools.cpp:674" status="valid" parentFunction="mmtooutstream" variable="" isDirective="0" options="max = 64 / 16 min = 64 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:677" status="valid" parentFunction="mmtooutstream" variable="" isDirective="0" options="max = 64 / 16 min = 64 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:702" status="valid" parentFunction="resoutput" variable="" isDirective="0" options="max = 32 / 16 min = 32 / 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:707" status="valid" parentFunction="resoutput" variable="" isDirective="0" options="max = 32 min = 32"/>
        <Pragma type="loop_tripcount" location="tools.cpp:710" status="valid" parentFunction="resoutput" variable="" isDirective="0" options="max = 16 min = 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:713" status="valid" parentFunction="resoutput" variable="" isDirective="0" options="max = 16 min = 16"/>
        <Pragma type="loop_tripcount" location="tools.cpp:725" status="valid" parentFunction="resoutput" variable="" isDirective="0" options="max = 64 min = 64"/>
        <Pragma type="loop_tripcount" location="tools.cpp:728" status="valid" parentFunction="resoutput" variable="" isDirective="0" options="max = 64 min = 64"/>
        <Pragma type="interface" location="top.cpp:6" status="valid" parentFunction="top" variable="" isDirective="0" options="m_axi depth = 5000 bundle = A_BUS port = Conv_MM_A offset = slave"/>
        <Pragma type="interface" location="top.cpp:7" status="valid" parentFunction="top" variable="" isDirective="0" options="m_axi depth = 5000 bundle = CONV_BUS port = Conv_Weight offset = slave"/>
        <Pragma type="interface" location="top.cpp:8" status="valid" parentFunction="top" variable="" isDirective="0" options="m_axi depth = 5000 bundle = MM_BUS port = MM_Weight offset = slave"/>
        <Pragma type="interface" location="top.cpp:10" status="valid" parentFunction="top" variable="" isDirective="0" options="s_axilite port = R bundle = control"/>
        <Pragma type="interface" location="top.cpp:11" status="valid" parentFunction="top" variable="" isDirective="0" options="s_axilite port = C bundle = control"/>
        <Pragma type="interface" location="top.cpp:12" status="valid" parentFunction="top" variable="" isDirective="0" options="s_axilite port = N bundle = control"/>
        <Pragma type="interface" location="top.cpp:13" status="valid" parentFunction="top" variable="" isDirective="0" options="s_axilite port = M bundle = control"/>
        <Pragma type="interface" location="top.cpp:14" status="valid" parentFunction="top" variable="" isDirective="0" options="s_axilite port = K bundle = control"/>
        <Pragma type="interface" location="top.cpp:15" status="valid" parentFunction="top" variable="" isDirective="0" options="s_axilite port = mode bundle = control"/>
        <Pragma type="interface" location="top.cpp:16" status="valid" parentFunction="top" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="stream" location="top.cpp:39" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = conv_a depth = 128"/>
        <Pragma type="stream" location="top.cpp:41" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = mm_a depth = 128"/>
        <Pragma type="stream" location="top.cpp:45" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = conv3_samepad depth = 32"/>
        <Pragma type="stream" location="top.cpp:49" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = conv3_sild depth = 32"/>
        <Pragma type="stream" location="top.cpp:53" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = fifo_SA_A depth = 32"/>
        <Pragma type="array_partition" location="top.cpp:54" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 2 type = complete variable = fifo_SA_A"/>
        <Pragma type="array_partition" location="top.cpp:55" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = fifo_SA_A"/>
        <Pragma type="stream" location="top.cpp:59" status="valid" parentFunction="top" variable="" isDirective="0" options="depth = 128 variable = fifo_conv_w"/>
        <Pragma type="array_partition" location="top.cpp:60" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = fifo_conv_w"/>
        <Pragma type="stream" location="top.cpp:62" status="valid" parentFunction="top" variable="" isDirective="0" options="depth = 128 variable = fifo_mm_w"/>
        <Pragma type="stream" location="top.cpp:66" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = Conv_SA_W depth = 32"/>
        <Pragma type="array_partition" location="top.cpp:67" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 2 type = complete variable = Conv_SA_W"/>
        <Pragma type="array_partition" location="top.cpp:68" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = Conv_SA_W"/>
        <Pragma type="stream" location="top.cpp:72" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = MM_SA_W depth = 32"/>
        <Pragma type="array_partition" location="top.cpp:73" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 2 type = complete variable = MM_SA_W"/>
        <Pragma type="array_partition" location="top.cpp:74" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = MM_SA_W"/>
        <Pragma type="stream" location="top.cpp:78" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = fifo_SA_W depth = 32"/>
        <Pragma type="array_partition" location="top.cpp:79" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 2 type = complete variable = fifo_SA_W"/>
        <Pragma type="array_partition" location="top.cpp:80" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = fifo_SA_W"/>
        <Pragma type="stream" location="top.cpp:84" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = fifo_SA_O depth = 32"/>
        <Pragma type="bind_storage" location="top.cpp:85" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = fifo_SA_O type = fifo"/>
        <Pragma type="array_partition" location="top.cpp:86" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 3 type = complete variable = fifo_SA_O"/>
        <Pragma type="array_partition" location="top.cpp:87" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 2 type = complete variable = fifo_SA_O"/>
        <Pragma type="array_partition" location="top.cpp:88" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = fifo_SA_O"/>
        <Pragma type="stream" location="top.cpp:92" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = fifo_CONV3_ACC depth = 32"/>
        <Pragma type="array_partition" location="top.cpp:93" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = fifo_CONV3_ACC"/>
        <Pragma type="stream" location="top.cpp:96" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = MM_OUT depth = 32"/>
        <Pragma type="array_partition" location="top.cpp:97" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = MM_OUT"/>
        <Pragma type="stream" location="top.cpp:102" status="valid" parentFunction="top" variable="" isDirective="0" options="variable = CONV3_OUT depth = 32"/>
        <Pragma type="array_partition" location="top.cpp:103" status="valid" parentFunction="top" variable="" isDirective="0" options="dim = 1 type = complete variable = CONV3_OUT"/>
    </PragmaReport>
</profile>

