Analysis & Synthesis report for Laboratoire2
Thu Dec 12 17:40:36 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for DATA_MEMORY:inst29|altsyncram:altsyncram_component|altsyncram_beu3:auto_generated
 14. Source assignments for INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component|altsyncram_gdu3:auto_generated
 15. Parameter Settings for User Entity Instance: DATA_MEMORY:inst29|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp"
 19. Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp"
 20. Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:third_comp"
 21. Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:second_comp"
 22. Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:first_comp"
 23. Port Connectivity Checks: "ALU_8BITS:inst15|mux_8_a_1_8bits:Multiplexeur"
 24. Port Connectivity Checks: "ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B"
 25. Port Connectivity Checks: "ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction"
 26. Port Connectivity Checks: "ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition"
 27. Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit0"
 28. Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit1"
 29. Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit2"
 30. Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit3"
 31. Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit4"
 32. Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit5"
 33. Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit6"
 34. Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit7"
 35. Port Connectivity Checks: "HAZARD_UNIT:inst12|five_bit_comparator:third_comp"
 36. Port Connectivity Checks: "HAZARD_UNIT:inst12|five_bit_comparator:second_comp"
 37. Port Connectivity Checks: "HAZARD_UNIT:inst12|five_bit_comparator:first_comp"
 38. Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0"
 39. Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16"
 40. Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd"
 41. Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory"
 42. Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT"
 43. Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|enARdFF_2:PIPE_REG_WRITE"
 44. Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|enARdFF_2:PIPE_MEM_TO_REG"
 45. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit0"
 46. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit1"
 47. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit2"
 48. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit3"
 49. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit4"
 50. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit5"
 51. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit6"
 52. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit7"
 53. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit8"
 54. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit9"
 55. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit10"
 56. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit11"
 57. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit12"
 58. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit13"
 59. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit14"
 60. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit15"
 61. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit0"
 62. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit1"
 63. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit2"
 64. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit3"
 65. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit4"
 66. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit5"
 67. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit6"
 68. Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit7"
 69. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_jump"
 70. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_alu_op0"
 71. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_alu_op1"
 72. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_branch"
 73. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_mem_write"
 74. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_mem_read"
 75. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_reg_write"
 76. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_mem_to_reg"
 77. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_alu_src"
 78. Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_reg_dst"
 79. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0"
 80. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16"
 81. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd"
 82. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt"
 83. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs"
 84. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended"
 85. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2"
 86. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1"
 87. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_JUMP"
 88. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_0"
 89. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_1"
 90. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_BRANCH"
 91. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_WRITE"
 92. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_READ"
 93. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_REG_WRITE"
 94. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_TO_REG"
 95. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_REG_DST"
 96. Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_SRC"
 97. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0"
 98. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0"
 99. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1"
100. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2"
101. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3"
102. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4"
103. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5"
104. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6"
105. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7"
106. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8"
107. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9"
108. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit10"
109. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit11"
110. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit12"
111. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit13"
112. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit14"
113. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit15"
114. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16"
115. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit0"
116. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit1"
117. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit2"
118. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit3"
119. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit4"
120. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd"
121. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2"
122. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit0"
123. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit1"
124. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit2"
125. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit3"
126. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit4"
127. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit5"
128. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit6"
129. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit7"
130. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT"
131. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_WRITE"
132. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_READ"
133. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_REG_WRITE"
134. Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_TO_REG"
135. Elapsed Time Per Partition
136. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 12 17:40:36 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Laboratoire2                               ;
; Top-level Entity Name              ; Processor_MIPS_with_Pipelines_diagram      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 502                                        ;
;     Total combinational functions  ; 317                                        ;
;     Dedicated logic registers      ; 276                                        ;
; Total registers                    ; 276                                        ;
; Total pins                         ; 198                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 10,240                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                           ;
+----------------------------------------------------------------------------+---------------------------------------+--------------------+
; Option                                                                     ; Setting                               ; Default Value      ;
+----------------------------------------------------------------------------+---------------------------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                    ;
; Top-level entity name                                                      ; Processor_MIPS_with_Pipelines_diagram ; Laboratoire2       ;
; Family name                                                                ; Cyclone IV E                          ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                                   ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                 ;
; Enable compact report table                                                ; Off                                   ; Off                ;
; Restructure Multiplexers                                                   ; Auto                                  ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                                   ; Off                ;
; Preserve fewer node names                                                  ; On                                    ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                                   ; Off                ;
; Verilog Version                                                            ; Verilog_2001                          ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993                             ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                                  ; Auto               ;
; Safe State Machine                                                         ; Off                                   ; Off                ;
; Extract Verilog State Machines                                             ; On                                    ; On                 ;
; Extract VHDL State Machines                                                ; On                                    ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                                   ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                                    ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                                    ; On                 ;
; Parallel Synthesis                                                         ; On                                    ; On                 ;
; DSP Block Balancing                                                        ; Auto                                  ; Auto               ;
; NOT Gate Push-Back                                                         ; On                                    ; On                 ;
; Power-Up Don't Care                                                        ; On                                    ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                                   ; Off                ;
; Remove Duplicate Registers                                                 ; On                                    ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                                   ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                                   ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                                   ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                                   ; Off                ;
; Ignore SOFT Buffers                                                        ; On                                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                                   ; Off                ;
; Optimization Technique                                                     ; Balanced                              ; Balanced           ;
; Carry Chain Length                                                         ; 70                                    ; 70                 ;
; Auto Carry Chains                                                          ; On                                    ; On                 ;
; Auto Open-Drain Pins                                                       ; On                                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                                   ; Off                ;
; Auto ROM Replacement                                                       ; On                                    ; On                 ;
; Auto RAM Replacement                                                       ; On                                    ; On                 ;
; Auto DSP Block Replacement                                                 ; On                                    ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                                  ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                                    ; On                 ;
; Strict RAM Replacement                                                     ; Off                                   ; Off                ;
; Allow Synchronous Control Signals                                          ; On                                    ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                                   ; Off                ;
; Auto RAM Block Balancing                                                   ; On                                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                                   ; Off                ;
; Auto Resource Sharing                                                      ; Off                                   ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                                   ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                                   ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                                    ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                                   ; Off                ;
; Timing-Driven Synthesis                                                    ; On                                    ; On                 ;
; Report Parameter Settings                                                  ; On                                    ; On                 ;
; Report Source Assignments                                                  ; On                                    ; On                 ;
; Report Connectivity Checks                                                 ; On                                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                                   ; Off                ;
; Synchronization Register Chain Length                                      ; 2                                     ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation ;
; HDL message level                                                          ; Level2                                ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                                   ; 100                ;
; Clock MUX Protection                                                       ; On                                    ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                                   ; Off                ;
; Block Design Naming                                                        ; Auto                                  ; Auto               ;
; SDC constraint protection                                                  ; Off                                   ; Off                ;
; Synthesis Effort                                                           ; Auto                                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                                   ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                                ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                                  ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                                    ; On                 ;
; Synthesis Seed                                                             ; 1                                     ; 1                  ;
+----------------------------------------------------------------------------+---------------------------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+-------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+-------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; register16bits_affichage.vhd              ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/register16bits_affichage.vhd              ;         ;
; register8bits_affichage.vhd               ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/register8bits_affichage.vhd               ;         ;
; onebitadder.vhd                           ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/onebitadder.vhd                           ;         ;
; one_bit_comparator_sup.vhd                ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/one_bit_comparator_sup.vhd                ;         ;
; one_bit_comparator_eq.vhd                 ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/one_bit_comparator_eq.vhd                 ;         ;
; mux_4.vhd                                 ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/mux_4.vhd                                 ;         ;
; mux_2_1bit.vhd                            ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/mux_2_1bit.vhd                            ;         ;
; mux_2.vhd                                 ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/mux_2.vhd                                 ;         ;
; enARdFF_2_with_clear.vhd                  ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/enARdFF_2_with_clear.vhd                  ;         ;
; enardFF_2.vhd                             ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/enardFF_2.vhd                             ;         ;
; eight_bit_comparator.vhd                  ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/eight_bit_comparator.vhd                  ;         ;
; additionneur_soustracteur_8bits.vhd       ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/additionneur_soustracteur_8bits.vhd       ;         ;
; mux_8_a_1_8bits.vhd                       ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/mux_8_a_1_8bits.vhd                       ;         ;
; ALU_8BITS.vhd                             ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/ALU_8BITS.vhd                             ;         ;
; DECODEUR_3_x_8.vhd                        ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/DECODEUR_3_x_8.vhd                        ;         ;
; REGISTER_FILE.vhd                         ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/REGISTER_FILE.vhd                         ;         ;
; INSTRUCTION_MEMORY.vhd                    ; yes             ; User Wizard-Generated File             ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/INSTRUCTION_MEMORY.vhd                    ;         ;
; DATA_MEMORY.vhd                           ; yes             ; User Wizard-Generated File             ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/DATA_MEMORY.vhd                           ;         ;
; CONTROL_UNIT.vhd                          ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/CONTROL_UNIT.vhd                          ;         ;
; ALU_CONTROL.vhd                           ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/ALU_CONTROL.vhd                           ;         ;
; mux_2_a_1_5bits.vhd                       ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/mux_2_a_1_5bits.vhd                       ;         ;
; Concatenation_2bits.vhd                   ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/Concatenation_2bits.vhd                   ;         ;
; register8bits_affichage_with_clear.vhd    ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/register8bits_affichage_with_clear.vhd    ;         ;
; register16bits_affichage_with_clear.vhd   ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/register16bits_affichage_with_clear.vhd   ;         ;
; PIPELINE_IF_ID.vhd                        ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/PIPELINE_IF_ID.vhd                        ;         ;
; register5bits_affichage.vhd               ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/register5bits_affichage.vhd               ;         ;
; PIPELINE_ID_EX.vhd                        ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/PIPELINE_ID_EX.vhd                        ;         ;
; PIPELINE_EX_MEM.vhd                       ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/PIPELINE_EX_MEM.vhd                       ;         ;
; PIPELINE_MEM_WB.vhd                       ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/PIPELINE_MEM_WB.vhd                       ;         ;
; five_bit_comparator.vhd                   ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/five_bit_comparator.vhd                   ;         ;
; FORWARDING_UNIT.vhd                       ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/FORWARDING_UNIT.vhd                       ;         ;
; HAZARD_UNIT.vhd                           ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/HAZARD_UNIT.vhd                           ;         ;
; BIG_MUX.vhd                               ; yes             ; User VHDL File                         ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/BIG_MUX.vhd                               ;         ;
; Processor_MIPS_with_Pipelines_diagram.bdf ; yes             ; User Block Diagram/Schematic File      ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/Processor_MIPS_with_Pipelines_diagram.bdf ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal131.inc                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                    ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_beu3.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/db/altsyncram_beu3.tdf                    ;         ;
; fichier_pour_la_memoire_donees.txt        ; yes             ; Auto-Found Memory Initialization File  ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/fichier_pour_la_memoire_donees.txt        ;         ;
; db/altsyncram_gdu3.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/db/altsyncram_gdu3.tdf                    ;         ;
; fichier_pour_la_memoire_instructions.txt  ; yes             ; Auto-Found Memory Initialization File  ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/fichier_pour_la_memoire_instructions.txt  ;         ;
+-------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 502         ;
;                                             ;             ;
; Total combinational functions               ; 317         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 182         ;
;     -- 3 input functions                    ; 126         ;
;     -- <=2 input functions                  ; 9           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 317         ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 276         ;
;     -- Dedicated logic registers            ; 276         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 198         ;
; Total memory bits                           ; 10240       ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 316         ;
; Total fan-out                               ; 2847        ;
; Average fan-out                             ; 2.77        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Processor_MIPS_with_Pipelines_diagram                              ; 317 (7)           ; 276 (0)      ; 10240       ; 0            ; 0       ; 0         ; 198  ; 0            ; |Processor_MIPS_with_Pipelines_diagram                                                                                                             ; work         ;
;    |ALU_8BITS:inst15|                                               ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15                                                                                            ; work         ;
;       |additionneur_soustracteur_8bits:ALU_addition|                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition                                               ; work         ;
;          |oneBitAdder:bit1|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit1                              ; work         ;
;          |oneBitAdder:bit2|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit2                              ; work         ;
;          |oneBitAdder:bit3|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit3                              ; work         ;
;          |oneBitAdder:bit4|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit4                              ; work         ;
;          |oneBitAdder:bit5|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit5                              ; work         ;
;          |oneBitAdder:bit7|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit7                              ; work         ;
;       |additionneur_soustracteur_8bits:ALU_soustraction|            ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction                                           ; work         ;
;          |oneBitAdder:bit1|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit1                          ; work         ;
;          |oneBitAdder:bit2|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit2                          ; work         ;
;          |oneBitAdder:bit3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit3                          ; work         ;
;          |oneBitAdder:bit4|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit4                          ; work         ;
;          |oneBitAdder:bit5|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit5                          ; work         ;
;          |oneBitAdder:bit6|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit6                          ; work         ;
;          |oneBitAdder:bit7|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit7                          ; work         ;
;       |eight_bit_comparator:Comparateur_A_inf_B|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B                                                   ; work         ;
;       |mux_8_a_1_8bits:Multiplexeur|                                ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|mux_8_a_1_8bits:Multiplexeur                                                               ; work         ;
;    |ALU_CONTROL:inst16|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|ALU_CONTROL:inst16                                                                                          ; work         ;
;    |BIG_MUX:inst11|                                                 ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11                                                                                              ; work         ;
;       |mux_2_1bit:mux_alu_op0|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_alu_op0                                                                       ; work         ;
;       |mux_2_1bit:mux_alu_op1|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_alu_op1                                                                       ; work         ;
;       |mux_2_1bit:mux_mem_read|                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_mem_read                                                                      ; work         ;
;       |mux_2_1bit:mux_mem_write|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_mem_write                                                                     ; work         ;
;       |mux_2_1bit:mux_reg_write|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_reg_write                                                                     ; work         ;
;    |CONTROL_UNIT:inst6|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|CONTROL_UNIT:inst6                                                                                          ; work         ;
;    |DATA_MEMORY:inst29|                                             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|DATA_MEMORY:inst29                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|DATA_MEMORY:inst29|altsyncram:altsyncram_component                                                          ; work         ;
;          |altsyncram_beu3:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|DATA_MEMORY:inst29|altsyncram:altsyncram_component|altsyncram_beu3:auto_generated                           ; work         ;
;    |FORWARDING_UNIT:inst21|                                         ; 23 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21                                                                                      ; work         ;
;       |five_bit_comparator:fifth_comp|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp                                                       ; work         ;
;       |five_bit_comparator:first_comp|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp                                                       ; work         ;
;       |five_bit_comparator:fourth_comp|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp                                                      ; work         ;
;       |five_bit_comparator:second_comp|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp                                                      ; work         ;
;       |five_bit_comparator:third_comp|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp                                                       ; work         ;
;    |HAZARD_UNIT:inst12|                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12                                                                                          ; work         ;
;    |INSTRUCTION_MEMORY:inst1|                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|INSTRUCTION_MEMORY:inst1                                                                                    ; work         ;
;       |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component                                                    ; work         ;
;          |altsyncram_gdu3:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component|altsyncram_gdu3:auto_generated                     ; work         ;
;    |PIPELINE_EX_MEM:inst35|                                         ; 0 (0)             ; 55 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35                                                                                      ; work         ;
;       |enARdFF_2:PIPE_MEM_TO_REG|                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_TO_REG                                                            ; work         ;
;       |enARdFF_2:PIPE_REG_WRITE|                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_REG_WRITE                                                             ; work         ;
;       |register16bits_affichage:PIPE_INSTRUCTION_15_0|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0                                       ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit0                        ; work         ;
;          |enARdFF_2:bit10|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit10                       ; work         ;
;          |enARdFF_2:bit11|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit11                       ; work         ;
;          |enARdFF_2:bit12|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit12                       ; work         ;
;          |enARdFF_2:bit13|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit13                       ; work         ;
;          |enARdFF_2:bit14|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit14                       ; work         ;
;          |enARdFF_2:bit15|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit15                       ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit1                        ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit2                        ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit3                        ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit4                        ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit5                        ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit6                        ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit7                        ; work         ;
;          |enARdFF_2:bit8|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit8                        ; work         ;
;          |enARdFF_2:bit9|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit9                        ; work         ;
;       |register16bits_affichage:PIPE_INSTRUCTION_31_16|             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16                                      ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0                       ; work         ;
;          |enARdFF_2:bit10|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit10                      ; work         ;
;          |enARdFF_2:bit11|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit11                      ; work         ;
;          |enARdFF_2:bit12|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit12                      ; work         ;
;          |enARdFF_2:bit13|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit13                      ; work         ;
;          |enARdFF_2:bit14|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit14                      ; work         ;
;          |enARdFF_2:bit15|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit15                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1                       ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2                       ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3                       ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4                       ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5                       ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6                       ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7                       ; work         ;
;          |enARdFF_2:bit8|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8                       ; work         ;
;          |enARdFF_2:bit9|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9                       ; work         ;
;       |register5bits_affichage:PIPE_Rd|                             ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd                                                      ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit0                                       ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit1                                       ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit2                                       ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit3                                       ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit4                                       ; work         ;
;       |register8bits_affichage:PIPE_ALU_RESULT|                     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT                                              ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit0                               ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit1                               ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit2                               ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit3                               ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit4                               ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit5                               ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit6                               ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit7                               ; work         ;
;       |register8bits_affichage:PIPE_read_data_2|                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2                                             ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit0                              ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit1                              ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit2                              ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit3                              ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit4                              ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit5                              ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit6                              ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit7                              ; work         ;
;    |PIPELINE_ID_EX:inst33|                                          ; 0 (0)             ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33                                                                                       ; work         ;
;       |enARdFF_2:PIPE_ALU_OP_0|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_0                                                               ; work         ;
;       |enARdFF_2:PIPE_ALU_OP_1|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_1                                                               ; work         ;
;       |enARdFF_2:PIPE_ALU_SRC|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_SRC                                                                ; work         ;
;       |enARdFF_2:PIPE_MEM_READ|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_READ                                                               ; work         ;
;       |enARdFF_2:PIPE_MEM_WRITE|                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_WRITE                                                              ; work         ;
;       |enARdFF_2:PIPE_REG_WRITE|                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_REG_WRITE                                                              ; work         ;
;       |register16bits_affichage:PIPE_INSTRUCTION_15_0|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0                                        ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit0                         ; work         ;
;          |enARdFF_2:bit10|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit10                        ; work         ;
;          |enARdFF_2:bit11|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit11                        ; work         ;
;          |enARdFF_2:bit12|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit12                        ; work         ;
;          |enARdFF_2:bit13|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit13                        ; work         ;
;          |enARdFF_2:bit14|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit14                        ; work         ;
;          |enARdFF_2:bit15|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit15                        ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit1                         ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit2                         ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit3                         ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit4                         ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit5                         ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit6                         ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit7                         ; work         ;
;          |enARdFF_2:bit8|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit8                         ; work         ;
;          |enARdFF_2:bit9|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit9                         ; work         ;
;       |register16bits_affichage:PIPE_INSTRUCTION_31_16|             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16                                       ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0                        ; work         ;
;          |enARdFF_2:bit10|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit10                       ; work         ;
;          |enARdFF_2:bit11|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit11                       ; work         ;
;          |enARdFF_2:bit12|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit12                       ; work         ;
;          |enARdFF_2:bit13|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit13                       ; work         ;
;          |enARdFF_2:bit14|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit14                       ; work         ;
;          |enARdFF_2:bit15|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit15                       ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1                        ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2                        ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3                        ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4                        ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5                        ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6                        ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7                        ; work         ;
;          |enARdFF_2:bit8|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8                        ; work         ;
;          |enARdFF_2:bit9|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9                        ; work         ;
;       |register8bits_affichage:PIPE_read_data_1|                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1                                              ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit0                               ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit1                               ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit2                               ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit3                               ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit4                               ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit5                               ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit6                               ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit7                               ; work         ;
;       |register8bits_affichage:PIPE_read_data_2|                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2                                              ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit0                               ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit1                               ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit2                               ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit3                               ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit4                               ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit5                               ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit6                               ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit7                               ; work         ;
;    |PIPELINE_IF_ID:inst2|                                           ; 41 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2                                                                                        ; work         ;
;       |register16bits_affichage_with_clear:IF_ID_Instruction_15_0|  ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0                             ; work         ;
;          |enARdFF_2_with_clear:bit0|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit0   ; work         ;
;          |enARdFF_2_with_clear:bit10|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit10  ; work         ;
;          |enARdFF_2_with_clear:bit11|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit11  ; work         ;
;          |enARdFF_2_with_clear:bit12|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit12  ; work         ;
;          |enARdFF_2_with_clear:bit13|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit13  ; work         ;
;          |enARdFF_2_with_clear:bit14|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit14  ; work         ;
;          |enARdFF_2_with_clear:bit15|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit15  ; work         ;
;          |enARdFF_2_with_clear:bit1|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit1   ; work         ;
;          |enARdFF_2_with_clear:bit2|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit2   ; work         ;
;          |enARdFF_2_with_clear:bit3|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit3   ; work         ;
;          |enARdFF_2_with_clear:bit4|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit4   ; work         ;
;          |enARdFF_2_with_clear:bit5|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit5   ; work         ;
;          |enARdFF_2_with_clear:bit6|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit6   ; work         ;
;          |enARdFF_2_with_clear:bit7|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit7   ; work         ;
;          |enARdFF_2_with_clear:bit8|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit8   ; work         ;
;          |enARdFF_2_with_clear:bit9|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit9   ; work         ;
;       |register16bits_affichage_with_clear:IF_ID_Instruction_31_16| ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16                            ; work         ;
;          |enARdFF_2_with_clear:bit0|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit0  ; work         ;
;          |enARdFF_2_with_clear:bit10|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit10 ; work         ;
;          |enARdFF_2_with_clear:bit11|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit11 ; work         ;
;          |enARdFF_2_with_clear:bit12|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit12 ; work         ;
;          |enARdFF_2_with_clear:bit13|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit13 ; work         ;
;          |enARdFF_2_with_clear:bit14|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit14 ; work         ;
;          |enARdFF_2_with_clear:bit15|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit15 ; work         ;
;          |enARdFF_2_with_clear:bit1|                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit1  ; work         ;
;          |enARdFF_2_with_clear:bit2|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit2  ; work         ;
;          |enARdFF_2_with_clear:bit3|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit3  ; work         ;
;          |enARdFF_2_with_clear:bit4|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit4  ; work         ;
;          |enARdFF_2_with_clear:bit5|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit5  ; work         ;
;          |enARdFF_2_with_clear:bit6|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit6  ; work         ;
;          |enARdFF_2_with_clear:bit7|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit7  ; work         ;
;          |enARdFF_2_with_clear:bit8|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit8  ; work         ;
;          |enARdFF_2_with_clear:bit9|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit9  ; work         ;
;       |register8bits_affichage_with_clear:IF_ID_PC|                 ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC                                            ; work         ;
;          |enARdFF_2_with_clear:bit0|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit0                  ; work         ;
;          |enARdFF_2_with_clear:bit1|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit1                  ; work         ;
;          |enARdFF_2_with_clear:bit2|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit2                  ; work         ;
;          |enARdFF_2_with_clear:bit3|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit3                  ; work         ;
;          |enARdFF_2_with_clear:bit4|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit4                  ; work         ;
;          |enARdFF_2_with_clear:bit5|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit5                  ; work         ;
;          |enARdFF_2_with_clear:bit6|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit6                  ; work         ;
;          |enARdFF_2_with_clear:bit7|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit7                  ; work         ;
;    |PIPELINE_MEM_WB:inst36|                                         ; 0 (0)             ; 55 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36                                                                                      ; work         ;
;       |enARdFF_2:PIPE_MEM_TO_REG|                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|enARdFF_2:PIPE_MEM_TO_REG                                                            ; work         ;
;       |enARdFF_2:PIPE_REG_WRITE|                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|enARdFF_2:PIPE_REG_WRITE                                                             ; work         ;
;       |register16bits_affichage:PIPE_INSTRUCTION_15_0|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0                                       ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit0                        ; work         ;
;          |enARdFF_2:bit10|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit10                       ; work         ;
;          |enARdFF_2:bit11|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit11                       ; work         ;
;          |enARdFF_2:bit12|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit12                       ; work         ;
;          |enARdFF_2:bit13|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit13                       ; work         ;
;          |enARdFF_2:bit14|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit14                       ; work         ;
;          |enARdFF_2:bit15|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit15                       ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit1                        ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit2                        ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit3                        ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit4                        ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit5                        ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit6                        ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit7                        ; work         ;
;          |enARdFF_2:bit8|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit8                        ; work         ;
;          |enARdFF_2:bit9|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit9                        ; work         ;
;       |register16bits_affichage:PIPE_INSTRUCTION_31_16|             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16                                      ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0                       ; work         ;
;          |enARdFF_2:bit10|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit10                      ; work         ;
;          |enARdFF_2:bit11|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit11                      ; work         ;
;          |enARdFF_2:bit12|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit12                      ; work         ;
;          |enARdFF_2:bit13|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit13                      ; work         ;
;          |enARdFF_2:bit14|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit14                      ; work         ;
;          |enARdFF_2:bit15|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit15                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1                       ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2                       ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3                       ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4                       ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5                       ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6                       ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7                       ; work         ;
;          |enARdFF_2:bit8|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8                       ; work         ;
;          |enARdFF_2:bit9|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9                       ; work         ;
;       |register5bits_affichage:PIPE_Rd|                             ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd                                                      ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit0                                       ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit1                                       ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit2                                       ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit3                                       ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit4                                       ; work         ;
;       |register8bits_affichage:PIPE_ALU_RESULT|                     ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT                                              ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit0                               ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit1                               ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit2                               ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit3                               ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit4                               ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit5                               ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit6                               ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit7                               ; work         ;
;       |register8bits_affichage:PIPE_read_data_from_memory|          ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory                                   ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit0                    ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit1                    ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit2                    ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit3                    ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit4                    ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit5                    ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit6                    ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit7                    ; work         ;
;    |REGISTER_FILE:inst5|                                            ; 88 (8)            ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5                                                                                         ; work         ;
;       |mux_8_a_1_8bits:Mux_data_1|                                  ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|mux_8_a_1_8bits:Mux_data_1                                                              ; work         ;
;       |mux_8_a_1_8bits:Mux_data_2|                                  ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|mux_8_a_1_8bits:Mux_data_2                                                              ; work         ;
;       |register8bits_affichage:Registre_t0|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0                                                     ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit0                                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit1                                      ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit2                                      ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit3                                      ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit4                                      ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit5                                      ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit6                                      ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit7                                      ; work         ;
;       |register8bits_affichage:Registre_t1|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1                                                     ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit0                                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit1                                      ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit2                                      ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit3                                      ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit4                                      ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit5                                      ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit6                                      ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit7                                      ; work         ;
;       |register8bits_affichage:Registre_t2|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2                                                     ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit0                                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit1                                      ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit2                                      ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit3                                      ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit4                                      ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit5                                      ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit6                                      ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit7                                      ; work         ;
;       |register8bits_affichage:Registre_t3|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3                                                     ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit0                                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit1                                      ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit2                                      ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit3                                      ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit4                                      ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit5                                      ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit6                                      ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit7                                      ; work         ;
;       |register8bits_affichage:Registre_t4|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4                                                     ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit0                                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit1                                      ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit2                                      ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit3                                      ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit4                                      ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit5                                      ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit6                                      ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit7                                      ; work         ;
;       |register8bits_affichage:Registre_t5|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5                                                     ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit0                                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit1                                      ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit2                                      ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit3                                      ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit4                                      ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit5                                      ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit6                                      ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit7                                      ; work         ;
;       |register8bits_affichage:Registre_t6|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6                                                     ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit0                                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit1                                      ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit2                                      ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit3                                      ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit4                                      ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit5                                      ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit6                                      ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit7                                      ; work         ;
;       |register8bits_affichage:Registre_t7|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7                                                     ; work         ;
;          |enARdFF_2:bit0|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit0                                      ; work         ;
;          |enARdFF_2:bit1|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit1                                      ; work         ;
;          |enARdFF_2:bit2|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit2                                      ; work         ;
;          |enARdFF_2:bit3|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit3                                      ; work         ;
;          |enARdFF_2:bit4|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit4                                      ; work         ;
;          |enARdFF_2:bit5|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit5                                      ; work         ;
;          |enARdFF_2:bit6|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit6                                      ; work         ;
;          |enARdFF_2:bit7|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit7                                      ; work         ;
;    |additionneur_soustracteur_8bits:inst3|                          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3                                                                       ; work         ;
;       |oneBitAdder:bit0|                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit0                                                      ; work         ;
;       |oneBitAdder:bit1|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit1                                                      ; work         ;
;       |oneBitAdder:bit2|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit2                                                      ; work         ;
;       |oneBitAdder:bit3|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit3                                                      ; work         ;
;       |oneBitAdder:bit4|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit4                                                      ; work         ;
;       |oneBitAdder:bit5|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit5                                                      ; work         ;
;       |oneBitAdder:bit6|                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit6                                                      ; work         ;
;       |oneBitAdder:bit7|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit7                                                      ; work         ;
;    |additionneur_soustracteur_8bits:inst7|                          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7                                                                       ; work         ;
;       |oneBitAdder:bit0|                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit0                                                      ; work         ;
;       |oneBitAdder:bit1|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit1                                                      ; work         ;
;       |oneBitAdder:bit2|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit2                                                      ; work         ;
;       |oneBitAdder:bit3|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit3                                                      ; work         ;
;       |oneBitAdder:bit4|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit4                                                      ; work         ;
;       |oneBitAdder:bit5|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit5                                                      ; work         ;
;       |oneBitAdder:bit6|                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit6                                                      ; work         ;
;       |oneBitAdder:bit7|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit7                                                      ; work         ;
;    |mux_2:inst31|                                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|mux_2:inst31                                                                                                ; work         ;
;    |mux_2_a_1_5bits:inst20|                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|mux_2_a_1_5bits:inst20                                                                                      ; work         ;
;    |mux_4:inst22|                                                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|mux_4:inst22                                                                                                ; work         ;
;    |mux_4:inst23|                                                   ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|mux_4:inst23                                                                                                ; work         ;
;    |register8bits_affichage:inst|                                   ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst                                                                                ; work         ;
;       |enARdFF_2:bit0|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit0                                                                 ; work         ;
;       |enARdFF_2:bit1|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit1                                                                 ; work         ;
;       |enARdFF_2:bit2|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit2                                                                 ; work         ;
;       |enARdFF_2:bit3|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit3                                                                 ; work         ;
;       |enARdFF_2:bit4|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit4                                                                 ; work         ;
;       |enARdFF_2:bit5|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit5                                                                 ; work         ;
;       |enARdFF_2:bit6|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit6                                                                 ; work         ;
;       |enARdFF_2:bit7|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit7                                                                 ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                      ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------------+
; DATA_MEMORY:inst29|altsyncram:altsyncram_component|altsyncram_beu3:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; Fichier_pour_la_memoire_donees.txt       ;
; INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component|altsyncram_gdu3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; Fichier_pour_la_memoire_instructions.txt ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+---------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |Processor_MIPS_with_Pipelines_diagram|INSTRUCTION_MEMORY:inst1 ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/INSTRUCTION_MEMORY.vhd ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |Processor_MIPS_with_Pipelines_diagram|DATA_MEMORY:inst29       ; D:/C_hakim/Cours_uottawa/CEG_3556/Lab2/DATA_MEMORY.vhd        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal                                                                                     ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit0|int_q ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit0|int_q  ;
; PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit1|int_q ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit1|int_q  ;
; PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit2|int_q ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit2|int_q  ;
; PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit3|int_q ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit3|int_q  ;
; PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit4|int_q ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit4|int_q  ;
; PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit5|int_q ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit5|int_q  ;
; PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit6|int_q ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit6|int_q  ;
; PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit7|int_q ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit7|int_q  ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit0|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit11|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit1|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit12|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit2|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit13|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit3|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit14|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit4|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit15|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit0|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit1|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit2|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit3|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit4|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit0|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit1|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit2|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit3|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8|int_q ;
; PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit4|int_q            ; Merged with PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9|int_q ;
; PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_TO_REG|int_q                                 ; Merged with PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_READ|int_q                                        ;
; PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_REG_DST|int_q                                    ; Merged with PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_1|int_q                                        ;
; Total Number of Removed Registers = 25                                                ;                                                                                                        ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 276   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 276   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 109   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit1|int_q ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit7|int_q                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Processor_MIPS_with_Pipelines_diagram|mux_4:inst22|Mux0                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|mux_8_a_1_8bits:Mux_data_1|Mux4                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|mux_8_a_1_8bits:Mux_data_2|Mux5                                                              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|mux_8_a_1_8bits:Multiplexeur|Mux4                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Processor_MIPS_with_Pipelines_diagram|mux_4:inst23|Mux0                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DATA_MEMORY:inst29|altsyncram:altsyncram_component|altsyncram_beu3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component|altsyncram_gdu3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_MEMORY:inst29|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-----------------------+
; Parameter Name                     ; Value                              ; Type                  ;
+------------------------------------+------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped               ;
; WIDTH_A                            ; 8                                  ; Signed Integer        ;
; WIDTHAD_A                          ; 8                                  ; Signed Integer        ;
; NUMWORDS_A                         ; 256                                ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped               ;
; WIDTH_B                            ; 1                                  ; Signed Integer        ;
; WIDTHAD_B                          ; 1                                  ; Signed Integer        ;
; NUMWORDS_B                         ; 0                                  ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Signed Integer        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped               ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped               ;
; INIT_FILE                          ; Fichier_pour_la_memoire_donees.txt ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                  ; Signed Integer        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped               ;
; ENABLE_ECC                         ; FALSE                              ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Signed Integer        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_beu3                    ; Untyped               ;
+------------------------------------+------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                    ; Type                  ;
+------------------------------------+------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped               ;
; OPERATION_MODE                     ; ROM                                      ; Untyped               ;
; WIDTH_A                            ; 32                                       ; Signed Integer        ;
; WIDTHAD_A                          ; 8                                        ; Signed Integer        ;
; NUMWORDS_A                         ; 256                                      ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                                   ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped               ;
; WIDTH_B                            ; 1                                        ; Signed Integer        ;
; WIDTHAD_B                          ; 1                                        ; Signed Integer        ;
; NUMWORDS_B                         ; 0                                        ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped               ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped               ;
; INIT_FILE                          ; Fichier_pour_la_memoire_instructions.txt ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Signed Integer        ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_gdu3                          ; Untyped               ;
+------------------------------------+------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; DATA_MEMORY:inst29|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_inf_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_inf_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:third_comp"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_inf_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:second_comp"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_inf_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FORWARDING_UNIT:inst21|five_bit_comparator:first_comp"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; int_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_inf_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_8BITS:inst15|mux_8_a_1_8bits:Multiplexeur" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; a4       ; Input ; Info     ; Stuck at GND                                ;
; a5       ; Input ; Info     ; Stuck at GND                                ;
; a6       ; Input ; Info     ; Stuck at GND                                ;
; a8[7..1] ; Input ; Info     ; Stuck at GND                                ;
+----------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B"                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_eq_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction"                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; control_addbar_sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; debordement        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_out              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition"                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; control_addbar_sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; debordement        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_out              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit0"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit1"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit2"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit3"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit4"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit5"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit6"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8bits_affichage:inst|enARdFF_2:bit7"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HAZARD_UNIT:inst12|five_bit_comparator:third_comp"                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; int_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_inf_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HAZARD_UNIT:inst12|five_bit_comparator:second_comp"                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_inf_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HAZARD_UNIT:inst12|five_bit_comparator:first_comp"                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_a_sup_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_a_inf_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                           ;
+--------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|enARdFF_2:PIPE_REG_WRITE"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_MEM_WB:inst36|enARdFF_2:PIPE_MEM_TO_REG"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit0" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit1" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit2" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit3" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit4" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit5" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit6" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit7" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit8" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit9" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                   ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit10" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit11" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit12" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit13" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit14" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit15" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit0" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit1" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit2" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit3" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit4" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit5" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit6" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit7" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_jump" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_alu_op0" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_alu_op1" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_branch" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_mem_write" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_mem_read" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_reg_write" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_mem_to_reg" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_alu_src" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_MUX:inst11|mux_2_1bit:mux_reg_dst" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0" ;
+--------+-------+----------+----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                              ;
+--------+-------+----------+----------------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                         ;
+--------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                          ;
+--------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                          ;
+--------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                          ;
+--------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_JUMP"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_0"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_1"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_BRANCH"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_WRITE"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_READ"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_REG_WRITE"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_TO_REG"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_REG_DST"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_SRC"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit10" ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                               ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit11" ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                               ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit12" ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                               ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit13" ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                               ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit14" ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                               ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit15" ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                               ;
+--------+--------+----------+---------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit0"                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit1"                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit2"                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit3"                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit4"                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                           ;
+--------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2" ;
+--------+-------+----------+-----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                         ;
+--------+-------+----------+-----------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                    ;
+--------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit0"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit1"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit2"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit3"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit4"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit5"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit6"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit7"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; i_load ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_WRITE"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_READ"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_REG_WRITE"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_TO_REG"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 12 17:40:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratoire2 -c Laboratoire2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sixteen_bit_shift_left_register.vhd
    Info (12022): Found design unit 1: sixteen_bit_shift_left_register-rtl
    Info (12023): Found entity 1: sixteen_bit_shift_left_register
Info (12021): Found 2 design units, including 1 entities, in source file seven_bit_comparator.vhd
    Info (12022): Found design unit 1: seven_bit_comparator-STRUCT
    Info (12023): Found entity 1: seven_bit_comparator
Info (12021): Found 2 design units, including 1 entities, in source file register16bits_affichage.vhd
    Info (12022): Found design unit 1: register16bits_affichage-rtl
    Info (12023): Found entity 1: register16bits_affichage
Info (12021): Found 2 design units, including 1 entities, in source file register8bits_affichage.vhd
    Info (12022): Found design unit 1: register8bits_affichage-rtl
    Info (12023): Found entity 1: register8bits_affichage
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_comparator_sup.vhd
    Info (12022): Found design unit 1: one_bit_comparator_sup-rtl
    Info (12023): Found entity 1: one_bit_comparator_sup
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_comparator_eq.vhd
    Info (12022): Found design unit 1: one_bit_comparator_eq-rtl
    Info (12023): Found entity 1: one_bit_comparator_eq
Info (12021): Found 2 design units, including 1 entities, in source file mux_8_a_1_16bits.vhd
    Info (12022): Found design unit 1: mux_8_a_1_16bits-rtl
    Info (12023): Found entity 1: mux_8_a_1_16bits
Info (12021): Found 2 design units, including 1 entities, in source file mux_4_a_1_7bits.vhd
    Info (12022): Found design unit 1: mux_4_a_1_7bits-rtl
    Info (12023): Found entity 1: mux_4_a_1_7bits
Info (12021): Found 2 design units, including 1 entities, in source file mux_4.vhd
    Info (12022): Found design unit 1: mux_4-rtl
    Info (12023): Found entity 1: mux_4
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_a_1_16bits.vhd
    Info (12022): Found design unit 1: mux_2_a_1_16bits-rtl
    Info (12023): Found entity 1: mux_2_a_1_16bits
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_a_1_7bits.vhd
    Info (12022): Found design unit 1: mux_2_a_1_7bits-rtl
    Info (12023): Found entity 1: mux_2_a_1_7bits
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_16bits.vhd
    Info (12022): Found design unit 1: mux_2_16bits-rtl
    Info (12023): Found entity 1: mux_2_16bits
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_4bits.vhd
    Info (12022): Found design unit 1: mux_2_4bits-rtl
    Info (12023): Found entity 1: mux_2_4bits
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_1bit.vhd
    Info (12022): Found design unit 1: mux_2_1bit-rtl
    Info (12023): Found entity 1: mux_2_1bit
Info (12021): Found 2 design units, including 1 entities, in source file mux_2.vhd
    Info (12022): Found design unit 1: mux_2-rtl
    Info (12023): Found entity 1: mux_2
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-Behavioral
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_comparator_eq.vhd
    Info (12022): Found design unit 1: four_bit_comparator_eq-rtl
    Info (12023): Found entity 1: four_bit_comparator_eq
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2_with_clear.vhd
    Info (12022): Found design unit 1: enARdFF_2_with_clear-rtl
    Info (12023): Found entity 1: enARdFF_2_with_clear
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_shift_right_register.vhd
    Info (12022): Found design unit 1: eight_bit_shift_right_register-rtl
    Info (12023): Found entity 1: eight_bit_shift_right_register
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_shift_left_register.vhd
    Info (12022): Found design unit 1: eight_bit_shift_left_register-rtl
    Info (12023): Found entity 1: eight_bit_shift_left_register
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_comparator.vhd
    Info (12022): Found design unit 1: eight_bit_comparator-STRUCT
    Info (12023): Found entity 1: eight_bit_comparator
Info (12021): Found 2 design units, including 1 entities, in source file dff_2.vhd
    Info (12022): Found design unit 1: dFF_2-rtl
    Info (12023): Found entity 1: dFF_2
Info (12021): Found 2 design units, including 1 entities, in source file counter4bits_with_clear.vhd
    Info (12022): Found design unit 1: counter4Bits_with_clear-rtl
    Info (12023): Found entity 1: counter4Bits_with_clear
Info (12021): Found 2 design units, including 1 entities, in source file counter4bits.vhd
    Info (12022): Found design unit 1: counter4Bits-rtl
    Info (12023): Found entity 1: counter4Bits
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-rtl
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file additionneur_soustracteur_16bits.vhd
    Info (12022): Found design unit 1: additionneur_soustracteur_16bits-STRUCT
    Info (12023): Found entity 1: additionneur_soustracteur_16bits
Info (12021): Found 2 design units, including 1 entities, in source file additionneur_soustracteur_8bits.vhd
    Info (12022): Found design unit 1: additionneur_soustracteur_8bits-STRUCT
    Info (12023): Found entity 1: additionneur_soustracteur_8bits
Info (12021): Found 2 design units, including 1 entities, in source file additionneur_soustracteur_4bits.vhd
    Info (12022): Found design unit 1: additionneur_soustracteur_4bits-STRUCT
    Info (12023): Found entity 1: additionneur_soustracteur_4bits
Info (12021): Found 2 design units, including 1 entities, in source file mux_8_a_1_8bits.vhd
    Info (12022): Found design unit 1: mux_8_a_1_8bits-rtl
    Info (12023): Found entity 1: mux_8_a_1_8bits
Info (12021): Found 2 design units, including 1 entities, in source file alu_8bits.vhd
    Info (12022): Found design unit 1: ALU_8BITS-STRUCT
    Info (12023): Found entity 1: ALU_8BITS
Info (12021): Found 2 design units, including 1 entities, in source file decodeur_3_x_8.vhd
    Info (12022): Found design unit 1: DECODEUR_3_x_8-STRUCT
    Info (12023): Found entity 1: DECODEUR_3_x_8
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: REGISTER_FILE-STRUCT
    Info (12023): Found entity 1: REGISTER_FILE
Info (12021): Found 2 design units, including 1 entities, in source file instruction_memory.vhd
    Info (12022): Found design unit 1: instruction_memory-SYN
    Info (12023): Found entity 1: INSTRUCTION_MEMORY
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory_diagram.bdf
    Info (12023): Found entity 1: Instruction_memory_diagram
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: data_memory-SYN
    Info (12023): Found entity 1: DATA_MEMORY
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_diagram.bdf
    Info (12023): Found entity 1: Data_memory_diagram
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: CONTROL_UNIT-STRUCT
    Info (12023): Found entity 1: CONTROL_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: ALU_CONTROL-STRUCT
    Info (12023): Found entity 1: ALU_CONTROL
Info (12021): Found 2 design units, including 1 entities, in source file test_control_alu.vhd
    Info (12022): Found design unit 1: TEST_CONTROL_ALU-STRUCT
    Info (12023): Found entity 1: TEST_CONTROL_ALU
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_a_1_5bits.vhd
    Info (12022): Found design unit 1: mux_2_a_1_5bits-rtl
    Info (12023): Found entity 1: mux_2_a_1_5bits
Info (12021): Found 2 design units, including 1 entities, in source file concatenation_2bits.vhd
    Info (12022): Found design unit 1: Concatenation_2bits-STRUCT
    Info (12023): Found entity 1: Concatenation_2bits
Info (12021): Found 1 design units, including 1 entities, in source file processor_mips_diagram.bdf
    Info (12023): Found entity 1: Processor_MIPS_diagram
Info (12021): Found 1 design units, including 1 entities, in source file diagram_test_sans_pc.bdf
    Info (12023): Found entity 1: Diagram_test_sans_PC
Info (12021): Found 2 design units, including 1 entities, in source file control_pc.vhd
    Info (12022): Found design unit 1: CONTROL_PC-STRUCT
    Info (12023): Found entity 1: CONTROL_PC
Info (12021): Found 2 design units, including 1 entities, in source file register8bits_affichage_with_clear.vhd
    Info (12022): Found design unit 1: register8bits_affichage_with_clear-rtl
    Info (12023): Found entity 1: register8bits_affichage_with_clear
Info (12021): Found 2 design units, including 1 entities, in source file register16bits_affichage_with_clear.vhd
    Info (12022): Found design unit 1: register16bits_affichage_with_clear-rtl
    Info (12023): Found entity 1: register16bits_affichage_with_clear
Info (12021): Found 2 design units, including 1 entities, in source file pipeline_if_id.vhd
    Info (12022): Found design unit 1: PIPELINE_IF_ID-STRUCT
    Info (12023): Found entity 1: PIPELINE_IF_ID
Info (12021): Found 2 design units, including 1 entities, in source file register5bits_affichage.vhd
    Info (12022): Found design unit 1: register5bits_affichage-rtl
    Info (12023): Found entity 1: register5bits_affichage
Info (12021): Found 2 design units, including 1 entities, in source file pipeline_id_ex.vhd
    Info (12022): Found design unit 1: PIPELINE_ID_EX-STRUCT
    Info (12023): Found entity 1: PIPELINE_ID_EX
Info (12021): Found 2 design units, including 1 entities, in source file pipeline_ex_mem.vhd
    Info (12022): Found design unit 1: PIPELINE_EX_MEM-STRUCT
    Info (12023): Found entity 1: PIPELINE_EX_MEM
Info (12021): Found 2 design units, including 1 entities, in source file pipeline_mem_wb.vhd
    Info (12022): Found design unit 1: PIPELINE_MEM_WB-STRUCT
    Info (12023): Found entity 1: PIPELINE_MEM_WB
Info (12021): Found 2 design units, including 1 entities, in source file five_bit_comparator.vhd
    Info (12022): Found design unit 1: five_bit_comparator-STRUCT
    Info (12023): Found entity 1: five_bit_comparator
Info (12021): Found 2 design units, including 1 entities, in source file forwarding_unit.vhd
    Info (12022): Found design unit 1: FORWARDING_UNIT-STRUCT
    Info (12023): Found entity 1: FORWARDING_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file hazard_unit.vhd
    Info (12022): Found design unit 1: HAZARD_UNIT-STRUCT
    Info (12023): Found entity 1: HAZARD_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file big_mux.vhd
    Info (12022): Found design unit 1: BIG_MUX-STRUCT
    Info (12023): Found entity 1: BIG_MUX
Info (12021): Found 1 design units, including 1 entities, in source file processor_mips_with_pipelines_diagram.bdf
    Info (12023): Found entity 1: Processor_MIPS_with_Pipelines_diagram
Info (12127): Elaborating entity "Processor_MIPS_with_Pipelines_diagram" for the top level hierarchy
Info (12128): Elaborating entity "PIPELINE_EX_MEM" for hierarchy "PIPELINE_EX_MEM:inst35"
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_TO_REG"
Info (12128): Elaborating entity "register8bits_affichage" for hierarchy "PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT"
Warning (10036): Verilog HDL or VHDL warning at register8bits_affichage.vhd(13): object "int_notValue" assigned a value but never read
Info (12128): Elaborating entity "register5bits_affichage" for hierarchy "PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd"
Warning (10036): Verilog HDL or VHDL warning at register5bits_affichage.vhd(13): object "int_notValue" assigned a value but never read
Info (12128): Elaborating entity "register16bits_affichage" for hierarchy "PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16"
Warning (10036): Verilog HDL or VHDL warning at register16bits_affichage.vhd(13): object "int_notValue" assigned a value but never read
Info (12128): Elaborating entity "PIPELINE_ID_EX" for hierarchy "PIPELINE_ID_EX:inst33"
Info (12128): Elaborating entity "BIG_MUX" for hierarchy "BIG_MUX:inst11"
Info (12128): Elaborating entity "mux_2_1bit" for hierarchy "BIG_MUX:inst11|mux_2_1bit:mux_reg_dst"
Info (12128): Elaborating entity "CONTROL_UNIT" for hierarchy "CONTROL_UNIT:inst6"
Info (12128): Elaborating entity "PIPELINE_IF_ID" for hierarchy "PIPELINE_IF_ID:inst2"
Info (12128): Elaborating entity "register8bits_affichage_with_clear" for hierarchy "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC"
Warning (10036): Verilog HDL or VHDL warning at register8bits_affichage_with_clear.vhd(13): object "int_notValue" assigned a value but never read
Info (12128): Elaborating entity "enARdFF_2_with_clear" for hierarchy "PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit7"
Info (12128): Elaborating entity "register16bits_affichage_with_clear" for hierarchy "PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16"
Warning (10036): Verilog HDL or VHDL warning at register16bits_affichage_with_clear.vhd(13): object "int_notValue" assigned a value but never read
Info (12128): Elaborating entity "eight_bit_comparator" for hierarchy "eight_bit_comparator:inst13"
Info (12128): Elaborating entity "one_bit_comparator_eq" for hierarchy "eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a7_eq_b7"
Info (12128): Elaborating entity "one_bit_comparator_sup" for hierarchy "eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b7_sup_a7"
Info (12128): Elaborating entity "REGISTER_FILE" for hierarchy "REGISTER_FILE:inst5"
Info (12128): Elaborating entity "DECODEUR_3_x_8" for hierarchy "REGISTER_FILE:inst5|DECODEUR_3_x_8:Decodeur"
Info (12128): Elaborating entity "mux_8_a_1_8bits" for hierarchy "REGISTER_FILE:inst5|mux_8_a_1_8bits:Mux_data_1"
Info (12128): Elaborating entity "PIPELINE_MEM_WB" for hierarchy "PIPELINE_MEM_WB:inst36"
Info (12128): Elaborating entity "DATA_MEMORY" for hierarchy "DATA_MEMORY:inst29"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATA_MEMORY:inst29|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DATA_MEMORY:inst29|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DATA_MEMORY:inst29|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Fichier_pour_la_memoire_donees.txt"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_beu3.tdf
    Info (12023): Found entity 1: altsyncram_beu3
Info (12128): Elaborating entity "altsyncram_beu3" for hierarchy "DATA_MEMORY:inst29|altsyncram:altsyncram_component|altsyncram_beu3:auto_generated"
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:inst31"
Info (12128): Elaborating entity "HAZARD_UNIT" for hierarchy "HAZARD_UNIT:inst12"
Info (12128): Elaborating entity "five_bit_comparator" for hierarchy "HAZARD_UNIT:inst12|five_bit_comparator:first_comp"
Info (12128): Elaborating entity "INSTRUCTION_MEMORY" for hierarchy "INSTRUCTION_MEMORY:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Fichier_pour_la_memoire_instructions.txt"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gdu3.tdf
    Info (12023): Found entity 1: altsyncram_gdu3
Info (12128): Elaborating entity "altsyncram_gdu3" for hierarchy "INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component|altsyncram_gdu3:auto_generated"
Info (12128): Elaborating entity "register8bits_affichage" for hierarchy "register8bits_affichage:inst"
Warning (10036): Verilog HDL or VHDL warning at register8bits_affichage.vhd(13): object "int_notValue" assigned a value but never read
Info (12128): Elaborating entity "additionneur_soustracteur_8bits" for hierarchy "additionneur_soustracteur_8bits:inst3"
Info (12128): Elaborating entity "oneBitAdder" for hierarchy "additionneur_soustracteur_8bits:inst3|oneBitAdder:bit0"
Info (12128): Elaborating entity "ALU_8BITS" for hierarchy "ALU_8BITS:inst15"
Info (12128): Elaborating entity "mux_4" for hierarchy "mux_4:inst22"
Info (12128): Elaborating entity "FORWARDING_UNIT" for hierarchy "FORWARDING_UNIT:inst21"
Info (12128): Elaborating entity "ALU_CONTROL" for hierarchy "ALU_CONTROL:inst16"
Info (12128): Elaborating entity "Concatenation_2bits" for hierarchy "Concatenation_2bits:inst19"
Info (12128): Elaborating entity "mux_2_a_1_5bits" for hierarchy "mux_2_a_1_5bits:inst20"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 773 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 188 output pins
    Info (21061): Implemented 535 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Thu Dec 12 17:40:36 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:02


