--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38191 paths analyzed, 748 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.316ns.
--------------------------------------------------------------------------------
Slack:                  8.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.623 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     11.181ns (5.157ns logic, 6.024ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  8.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_7 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.120ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.318 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_7 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   L_reg/M_r10_q[10]
                                                       L_reg/M_r10_q_7
    SLICE_X8Y11.D1       net (fanout=4)        2.392   L_reg/M_r10_q[7]
    SLICE_X8Y11.D        Tilo                  0.254   M_state_q_FSM_FFd2_0_0
                                                       L_reg/mux2911
    DSP48_X0Y3.B7        net (fanout=11)       0.608   M_reg_a2[7]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     11.120ns (5.222ns logic, 5.898ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  9.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.712ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.623 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y12.A3       net (fanout=1)        0.755   alu2/M_mul_s[0]
    SLICE_X7Y12.A        Tilo                  0.259   L_reg/M_r2_q[1]
                                                       alu2/Mmux_s28
    SLICE_X8Y21.B2       net (fanout=2)        1.674   M_alu2_s[0]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.712ns (5.157ns logic, 5.555ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  9.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_0 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.803ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_0 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.525   L_reg/M_r10_q[2]
                                                       L_reg/M_r10_q_0
    SLICE_X4Y12.B4       net (fanout=5)        1.807   L_reg/M_r10_q[0]
    SLICE_X4Y12.B        Tilo                  0.254   M_reg_a2[0]
                                                       L_reg/mux1611
    DSP48_X0Y3.B0        net (fanout=6)        0.827   M_reg_a2[0]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.803ns (5.271ns logic, 5.532ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  9.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_1 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.789ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_1 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   L_reg/M_r10_q[2]
                                                       L_reg/M_r10_q_1
    SLICE_X6Y12.A4       net (fanout=4)        1.517   L_reg/M_r10_q[1]
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.789ns (5.252ns logic, 5.537ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  9.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_7 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.318 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_7 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   L_reg/M_r10_q[10]
                                                       L_reg/M_r10_q_7
    SLICE_X8Y11.D1       net (fanout=4)        2.392   L_reg/M_r10_q[7]
    SLICE_X8Y11.D        Tilo                  0.254   M_state_q_FSM_FFd2_0_0
                                                       L_reg/mux2911
    DSP48_X0Y3.B7        net (fanout=11)       0.608   M_reg_a2[7]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y12.A3       net (fanout=1)        0.755   alu2/M_mul_s[0]
    SLICE_X7Y12.A        Tilo                  0.259   L_reg/M_r2_q[1]
                                                       alu2/Mmux_s28
    SLICE_X8Y21.B2       net (fanout=2)        1.674   M_alu2_s[0]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.651ns (5.222ns logic, 5.429ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  9.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.335 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y10.A3       net (fanout=1)        1.010   alu2/M_mul_s[4]
    SLICE_X8Y10.A        Tilo                  0.254   L_reg/M_r2_q[5]
                                                       alu2/Mmux_s125
    SLICE_X7Y15.B6       net (fanout=1)        1.325   M_alu2_s[4]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d111
                                                       L_reg/M_r10_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.647ns (5.186ns logic, 5.461ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  9.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.335 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y10.D2       net (fanout=1)        1.235   alu2/M_mul_s[5]
    SLICE_X8Y10.D        Tilo                  0.254   L_reg/M_r2_q[5]
                                                       alu2/Mmux_s136
    SLICE_X7Y15.C3       net (fanout=1)        1.080   M_alu2_s[5]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d121
                                                       L_reg/M_r10_q_5
    -------------------------------------------------  ---------------------------
    Total                                     10.627ns (5.186ns logic, 5.441ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  9.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_1 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.515ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.623 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_1 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_state_q_FSM_FFd5_0_0
                                                       ctl2/M_state_q_FSM_FFd5_1
    SLICE_X6Y14.D1       net (fanout=13)       1.496   M_state_q_FSM_FFd5_0_0
    SLICE_X6Y14.D        Tilo                  0.235   M_state_q_FSM_FFd4_2
                                                       L_reg/mux2711
    DSP48_X0Y3.B5        net (fanout=11)       0.869   M_reg_a2[5]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.515ns (5.252ns logic, 5.263ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  9.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_7 (FF)
  Destination:          L_reg/M_r10_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.586ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.702 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_7 to L_reg/M_r10_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   L_reg/M_r10_q[10]
                                                       L_reg/M_r10_q_7
    SLICE_X8Y11.D1       net (fanout=4)        2.392   L_reg/M_r10_q[7]
    SLICE_X8Y11.D        Tilo                  0.254   M_state_q_FSM_FFd2_0_0
                                                       L_reg/mux2911
    DSP48_X0Y3.B7        net (fanout=11)       0.608   M_reg_a2[7]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y10.A3       net (fanout=1)        1.010   alu2/M_mul_s[4]
    SLICE_X8Y10.A        Tilo                  0.254   L_reg/M_r2_q[5]
                                                       alu2/Mmux_s125
    SLICE_X7Y15.B6       net (fanout=1)        1.325   M_alu2_s[4]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d111
                                                       L_reg/M_r10_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.586ns (5.251ns logic, 5.335ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  9.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.526ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.335 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M6        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y11.B4       net (fanout=1)        1.180   alu2/M_mul_s[6]
    SLICE_X9Y11.B        Tilo                  0.259   L_reg/M_r2_q[7]
                                                       alu2/Mmux_s146
    SLICE_X7Y15.D2       net (fanout=1)        1.029   M_alu2_s[6]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d131
                                                       L_reg/M_r10_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.526ns (5.191ns logic, 5.335ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  9.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.438ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.636 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y12.D1       net (fanout=1)        1.182   alu2/M_mul_s[9]
    SLICE_X9Y12.D        Tilo                  0.259   L_reg/M_r2_q[9]
                                                       alu2/Mmux_s175
    SLICE_X6Y18.C5       net (fanout=1)        0.963   M_alu2_s[9]
    SLICE_X6Y18.CLK      Tas                   0.349   L_reg/M_r10_q[10]
                                                       L_reg/Mmux_M_r10_d161
                                                       L_reg/M_r10_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.438ns (5.167ns logic, 5.271ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  9.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_7 (FF)
  Destination:          L_reg/M_r10_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.566ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.702 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_7 to L_reg/M_r10_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   L_reg/M_r10_q[10]
                                                       L_reg/M_r10_q_7
    SLICE_X8Y11.D1       net (fanout=4)        2.392   L_reg/M_r10_q[7]
    SLICE_X8Y11.D        Tilo                  0.254   M_state_q_FSM_FFd2_0_0
                                                       L_reg/mux2911
    DSP48_X0Y3.B7        net (fanout=11)       0.608   M_reg_a2[7]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y10.D2       net (fanout=1)        1.235   alu2/M_mul_s[5]
    SLICE_X8Y10.D        Tilo                  0.254   L_reg/M_r2_q[5]
                                                       alu2/Mmux_s136
    SLICE_X7Y15.C3       net (fanout=1)        1.080   M_alu2_s[5]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d121
                                                       L_reg/M_r10_q_5
    -------------------------------------------------  ---------------------------
    Total                                     10.566ns (5.251ns logic, 5.315ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  9.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.419ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.623 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X5Y13.A2       net (fanout=4)        1.398   M_state_q_FSM_FFd5_1
    SLICE_X5Y13.A        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       L_reg/mux21111
    DSP48_X0Y3.B14       net (fanout=8)        0.942   M_reg_a2[14]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.419ns (5.181ns logic, 5.238ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  9.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_1 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.389ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.623 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_1 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_0_1
                                                       ctl2/M_state_q_FSM_FFd3_1
    SLICE_X6Y12.A1       net (fanout=16)       1.117   M_state_q_FSM_FFd3_0_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.389ns (5.252ns logic, 5.137ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  9.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_7 (FF)
  Destination:          L_reg/M_r10_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.465ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.702 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_7 to L_reg/M_r10_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   L_reg/M_r10_q[10]
                                                       L_reg/M_r10_q_7
    SLICE_X8Y11.D1       net (fanout=4)        2.392   L_reg/M_r10_q[7]
    SLICE_X8Y11.D        Tilo                  0.254   M_state_q_FSM_FFd2_0_0
                                                       L_reg/mux2911
    DSP48_X0Y3.B7        net (fanout=11)       0.608   M_reg_a2[7]
    DSP48_X0Y3.M6        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y11.B4       net (fanout=1)        1.180   alu2/M_mul_s[6]
    SLICE_X9Y11.B        Tilo                  0.259   L_reg/M_r2_q[7]
                                                       alu2/Mmux_s146
    SLICE_X7Y15.D2       net (fanout=1)        1.029   M_alu2_s[6]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d131
                                                       L_reg/M_r10_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.465ns (5.256ns logic, 5.209ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  9.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_7 (FF)
  Destination:          L_reg/M_r10_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.377ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_7 to L_reg/M_r10_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   L_reg/M_r10_q[10]
                                                       L_reg/M_r10_q_7
    SLICE_X8Y11.D1       net (fanout=4)        2.392   L_reg/M_r10_q[7]
    SLICE_X8Y11.D        Tilo                  0.254   M_state_q_FSM_FFd2_0_0
                                                       L_reg/mux2911
    DSP48_X0Y3.B7        net (fanout=11)       0.608   M_reg_a2[7]
    DSP48_X0Y3.M9        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y12.D1       net (fanout=1)        1.182   alu2/M_mul_s[9]
    SLICE_X9Y12.D        Tilo                  0.259   L_reg/M_r2_q[9]
                                                       alu2/Mmux_s175
    SLICE_X6Y18.C5       net (fanout=1)        0.963   M_alu2_s[9]
    SLICE_X6Y18.CLK      Tas                   0.349   L_reg/M_r10_q[10]
                                                       L_reg/Mmux_M_r10_d161
                                                       L_reg/M_r10_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.377ns (5.232ns logic, 5.145ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  9.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.287ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.636 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M13       Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y13.D5       net (fanout=1)        1.381   alu2/M_mul_s[13]
    SLICE_X6Y13.D        Tilo                  0.235   L_reg/M_r2_q[13]
                                                       alu2/Mmux_s64
    SLICE_X5Y18.C6       net (fanout=1)        0.613   M_alu2_s[13]
    SLICE_X5Y18.CLK      Tas                   0.373   L_reg/M_r10_q[14]
                                                       L_reg/Mmux_M_r10_d51
                                                       L_reg/M_r10_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.287ns (5.167ns logic, 5.120ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  9.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.267ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.636 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y13.B3       net (fanout=1)        0.796   alu2/M_mul_s[10]
    SLICE_X7Y13.B        Tilo                  0.259   L_reg/M_r2_q[11]
                                                       alu2/Mmux_s35
    SLICE_X6Y18.D4       net (fanout=1)        1.178   M_alu2_s[10]
    SLICE_X6Y18.CLK      Tas                   0.349   L_reg/M_r10_q[10]
                                                       L_reg/Mmux_M_r10_d21
                                                       L_reg/M_r10_q_10
    -------------------------------------------------  ---------------------------
    Total                                     10.267ns (5.167ns logic, 5.100ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  9.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_11 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.318 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_11 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y18.AQ       Tcko                  0.430   L_reg/M_r10_q[14]
                                                       L_reg/M_r10_q_11
    SLICE_X6Y14.B3       net (fanout=4)        1.698   L_reg/M_r10_q[11]
    SLICE_X6Y14.B        Tilo                  0.235   M_state_q_FSM_FFd4_2
                                                       L_reg/mux1811
    DSP48_X0Y3.B11       net (fanout=11)       0.567   M_reg_a2[11]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.320ns (5.157ns logic, 5.163ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  9.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_0 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_0 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.525   L_reg/M_r10_q[2]
                                                       L_reg/M_r10_q_0
    SLICE_X4Y12.B4       net (fanout=5)        1.807   L_reg/M_r10_q[0]
    SLICE_X4Y12.B        Tilo                  0.254   M_reg_a2[0]
                                                       L_reg/mux1611
    DSP48_X0Y3.B0        net (fanout=6)        0.827   M_reg_a2[0]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y12.A3       net (fanout=1)        0.755   alu2/M_mul_s[0]
    SLICE_X7Y12.A        Tilo                  0.259   L_reg/M_r2_q[1]
                                                       alu2/Mmux_s28
    SLICE_X8Y21.B2       net (fanout=2)        1.674   M_alu2_s[0]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.334ns (5.271ns logic, 5.063ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  9.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.247ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.636 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M8        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X9Y12.B5       net (fanout=1)        0.674   alu2/M_mul_s[8]
    SLICE_X9Y12.B        Tilo                  0.259   L_reg/M_r2_q[9]
                                                       alu2/Mmux_s165
    SLICE_X6Y18.B2       net (fanout=1)        1.280   M_alu2_s[8]
    SLICE_X6Y18.CLK      Tas                   0.349   L_reg/M_r10_q[10]
                                                       L_reg/Mmux_M_r10_d151
                                                       L_reg/M_r10_q_8
    -------------------------------------------------  ---------------------------
    Total                                     10.247ns (5.167ns logic, 5.080ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  9.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_1 (FF)
  Destination:          L_reg/M_r10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.320ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_1 to L_reg/M_r10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   L_reg/M_r10_q[2]
                                                       L_reg/M_r10_q_1
    SLICE_X6Y12.A4       net (fanout=4)        1.517   L_reg/M_r10_q[1]
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M0        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y12.A3       net (fanout=1)        0.755   alu2/M_mul_s[0]
    SLICE_X7Y12.A        Tilo                  0.259   L_reg/M_r2_q[1]
                                                       alu2/Mmux_s28
    SLICE_X8Y21.B2       net (fanout=2)        1.674   M_alu2_s[0]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d18
                                                       L_reg/M_r10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.320ns (5.252ns logic, 5.068ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  9.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_7 (FF)
  Destination:          L_reg/M_r10_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.331 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_7 to L_reg/M_r10_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   L_reg/M_r10_q[10]
                                                       L_reg/M_r10_q_7
    SLICE_X8Y11.D1       net (fanout=4)        2.392   L_reg/M_r10_q[7]
    SLICE_X8Y11.D        Tilo                  0.254   M_state_q_FSM_FFd2_0_0
                                                       L_reg/mux2911
    DSP48_X0Y3.B7        net (fanout=11)       0.608   M_reg_a2[7]
    DSP48_X0Y3.M13       Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X6Y13.D5       net (fanout=1)        1.381   alu2/M_mul_s[13]
    SLICE_X6Y13.D        Tilo                  0.235   L_reg/M_r2_q[13]
                                                       alu2/Mmux_s64
    SLICE_X5Y18.C6       net (fanout=1)        0.613   M_alu2_s[13]
    SLICE_X5Y18.CLK      Tas                   0.373   L_reg/M_r10_q[14]
                                                       L_reg/Mmux_M_r10_d51
                                                       L_reg/M_r10_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.226ns (5.232ns logic, 4.994ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  9.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5_2 (FF)
  Destination:          L_reg/M_r10_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.219ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.335 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5_2 to L_reg/M_r10_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       ctl2/M_state_q_FSM_FFd5_2
    SLICE_X6Y12.A2       net (fanout=4)        2.004   M_state_q_FSM_FFd5_1
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M3        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.A5       net (fanout=1)        0.839   alu2/M_mul_s[3]
    SLICE_X7Y10.A        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s115
    SLICE_X7Y15.A4       net (fanout=1)        1.063   M_alu2_s[3]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d101
                                                       L_reg/M_r10_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.219ns (5.191ns logic, 5.028ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  9.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_0 (FF)
  Destination:          L_reg/M_r10_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.269ns (Levels of Logic = 4)
  Clock Path Skew:      0.055ns (0.702 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_0 to L_reg/M_r10_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.525   L_reg/M_r10_q[2]
                                                       L_reg/M_r10_q_0
    SLICE_X4Y12.B4       net (fanout=5)        1.807   L_reg/M_r10_q[0]
    SLICE_X4Y12.B        Tilo                  0.254   M_reg_a2[0]
                                                       L_reg/mux1611
    DSP48_X0Y3.B0        net (fanout=6)        0.827   M_reg_a2[0]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y10.A3       net (fanout=1)        1.010   alu2/M_mul_s[4]
    SLICE_X8Y10.A        Tilo                  0.254   L_reg/M_r2_q[5]
                                                       alu2/Mmux_s125
    SLICE_X7Y15.B6       net (fanout=1)        1.325   M_alu2_s[4]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d111
                                                       L_reg/M_r10_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.269ns (5.300ns logic, 4.969ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  9.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_7 (FF)
  Destination:          L_reg/M_r10_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.206ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_7 to L_reg/M_r10_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   L_reg/M_r10_q[10]
                                                       L_reg/M_r10_q_7
    SLICE_X8Y11.D1       net (fanout=4)        2.392   L_reg/M_r10_q[7]
    SLICE_X8Y11.D        Tilo                  0.254   M_state_q_FSM_FFd2_0_0
                                                       L_reg/mux2911
    DSP48_X0Y3.B7        net (fanout=11)       0.608   M_reg_a2[7]
    DSP48_X0Y3.M10       Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y13.B3       net (fanout=1)        0.796   alu2/M_mul_s[10]
    SLICE_X7Y13.B        Tilo                  0.259   L_reg/M_r2_q[11]
                                                       alu2/Mmux_s35
    SLICE_X6Y18.D4       net (fanout=1)        1.178   M_alu2_s[10]
    SLICE_X6Y18.CLK      Tas                   0.349   L_reg/M_r10_q[10]
                                                       L_reg/Mmux_M_r10_d21
                                                       L_reg/M_r10_q_10
    -------------------------------------------------  ---------------------------
    Total                                     10.206ns (5.232ns logic, 4.974ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  9.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_1 (FF)
  Destination:          L_reg/M_r10_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.255ns (Levels of Logic = 4)
  Clock Path Skew:      0.055ns (0.702 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_1 to L_reg/M_r10_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   L_reg/M_r10_q[2]
                                                       L_reg/M_r10_q_1
    SLICE_X6Y12.A4       net (fanout=4)        1.517   L_reg/M_r10_q[1]
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y10.A3       net (fanout=1)        1.010   alu2/M_mul_s[4]
    SLICE_X8Y10.A        Tilo                  0.254   L_reg/M_r2_q[5]
                                                       alu2/Mmux_s125
    SLICE_X7Y15.B6       net (fanout=1)        1.325   M_alu2_s[4]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d111
                                                       L_reg/M_r10_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.255ns (5.281ns logic, 4.974ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  9.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd4_2 (FF)
  Destination:          L_reg/M_r10_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.095ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.623 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd4_2 to L_reg/M_r10_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.AQ       Tcko                  0.476   M_state_q_FSM_FFd4_2
                                                       ctl2/M_state_q_FSM_FFd4_2
    SLICE_X6Y12.A5       net (fanout=16)       0.872   M_state_q_FSM_FFd4_2
    SLICE_X6Y12.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       L_reg/mux2311
    DSP48_X0Y3.B1        net (fanout=9)        1.122   M_reg_a2[1]
    DSP48_X0Y3.M2        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X7Y10.B5       net (fanout=1)        1.125   alu2/M_mul_s[2]
    SLICE_X7Y10.B        Tilo                  0.259   L_reg/M_r2_q[2]
                                                       alu2/Mmux_s104
    SLICE_X8Y21.D1       net (fanout=1)        1.773   M_alu2_s[2]
    SLICE_X8Y21.CLK      Tas                   0.339   L_reg/M_r10_q[2]
                                                       L_reg/Mmux_M_r10_d91
                                                       L_reg/M_r10_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.095ns (5.203ns logic, 4.892ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  9.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_0 (FF)
  Destination:          L_reg/M_r10_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.249ns (Levels of Logic = 4)
  Clock Path Skew:      0.055ns (0.702 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_0 to L_reg/M_r10_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.525   L_reg/M_r10_q[2]
                                                       L_reg/M_r10_q_0
    SLICE_X4Y12.B4       net (fanout=5)        1.807   L_reg/M_r10_q[0]
    SLICE_X4Y12.B        Tilo                  0.254   M_reg_a2[0]
                                                       L_reg/mux1611
    DSP48_X0Y3.B0        net (fanout=6)        0.827   M_reg_a2[0]
    DSP48_X0Y3.M5        Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X8Y10.D2       net (fanout=1)        1.235   alu2/M_mul_s[5]
    SLICE_X8Y10.D        Tilo                  0.254   L_reg/M_r2_q[5]
                                                       alu2/Mmux_s136
    SLICE_X7Y15.C3       net (fanout=1)        1.080   M_alu2_s[5]
    SLICE_X7Y15.CLK      Tas                   0.373   L_reg/M_r10_q[6]
                                                       L_reg/Mmux_M_r10_d121
                                                       L_reg/M_r10_q_5
    -------------------------------------------------  ---------------------------
    Total                                     10.249ns (5.300ns logic, 4.949ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condAdd1/M_sync_out/CLK
  Logical resource: condSub1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condAdd1/M_sync_out/CLK
  Logical resource: condAdd1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[3]/CLK
  Logical resource: condAdd1/M_ctr_q_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[3]/CLK
  Logical resource: condAdd1/M_ctr_q_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[3]/CLK
  Logical resource: condAdd1/M_ctr_q_2/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[3]/CLK
  Logical resource: condAdd1/M_ctr_q_3/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[7]/CLK
  Logical resource: condAdd1/M_ctr_q_4/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[7]/CLK
  Logical resource: condAdd1/M_ctr_q_5/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[7]/CLK
  Logical resource: condAdd1/M_ctr_q_6/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[7]/CLK
  Logical resource: condAdd1/M_ctr_q_7/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[11]/CLK
  Logical resource: condAdd1/M_ctr_q_8/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[11]/CLK
  Logical resource: condAdd1/M_ctr_q_9/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[11]/CLK
  Logical resource: condAdd1/M_ctr_q_10/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[11]/CLK
  Logical resource: condAdd1/M_ctr_q_11/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[15]/CLK
  Logical resource: condAdd1/M_ctr_q_12/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[15]/CLK
  Logical resource: condAdd1/M_ctr_q_13/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[15]/CLK
  Logical resource: condAdd1/M_ctr_q_14/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[15]/CLK
  Logical resource: condAdd1/M_ctr_q_15/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[19]/CLK
  Logical resource: condAdd1/M_ctr_q_16/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[19]/CLK
  Logical resource: condAdd1/M_ctr_q_17/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[19]/CLK
  Logical resource: condAdd1/M_ctr_q_18/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condAdd1/M_ctr_q[19]/CLK
  Logical resource: condAdd1/M_ctr_q_19/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_r2_q[15]/CLK
  Logical resource: L_reg/M_r2_q_14/CK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_r2_q[15]/CLK
  Logical resource: L_reg/M_r2_q_15/CK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_r10_q[15]/CLK
  Logical resource: L_reg/M_r10_q_15/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.316|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38191 paths, 0 nets, and 2112 connections

Design statistics:
   Minimum period:  11.316ns{1}   (Maximum frequency:  88.370MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 30 22:27:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



