$date
	Tue Oct 28 13:07:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bidirectional_tb $end
$var wire 4 ! q [3:0] $end
$var wire 1 " out $end
$var reg 1 # clk $end
$var reg 1 $ l_serialin $end
$var reg 4 % parallel_in [3:0] $end
$var reg 1 & r_serialin $end
$var reg 1 ' rst $end
$var reg 2 ( sel [1:0] $end
$scope module inst $end
$var wire 1 # clk $end
$var wire 1 $ l_serialin $end
$var wire 4 ) parallel_in [3:0] $end
$var wire 1 & r_serialin $end
$var wire 1 ' rst $end
$var wire 2 * sel [1:0] $end
$var reg 1 " out $end
$var reg 4 + q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b10 *
bx )
b10 (
1'
x&
bx %
x$
0#
0"
b0 !
$end
#5
1#
#10
0#
1$
0&
0'
#15
b1 !
b1 +
1#
#20
0#
1&
#25
b11 !
b11 +
1#
#30
0#
#35
b111 !
b111 +
1#
#40
0#
0$
#45
b1110 !
b1110 +
1#
#50
0#
1$
#55
1"
b1101 !
b1101 +
1#
#60
0#
0&
#65
b1011 !
b1011 +
1#
#70
0#
b1101 %
b1101 )
b11 (
b11 *
#75
b1101 !
b1101 +
1#
#80
0#
b1100 %
b1100 )
#85
b1100 !
b1100 +
1#
#86
0"
#90
0#
b1001 %
b1001 )
#95
b1001 !
b1001 +
1#
#96
1"
#100
0#
b110 %
b110 )
#105
b110 !
b110 +
1#
#106
0"
#110
0#
b101 %
b101 )
#115
b101 !
b101 +
1#
#116
1"
#120
0#
b1010 %
b1010 )
#125
b1010 !
b1010 +
1#
#126
0"
#130
0#
#132
