#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000268c7a6ed40 .scope module, "tb_alu_32" "tb_alu_32" 2 1;
 .timescale 0 0;
v00000268c7ba7f30_0 .var "a", 31 0;
v00000268c7ba9290_0 .var "alu_control", 3 0;
v00000268c7ba7fd0_0 .var "b", 31 0;
o00000268c7b4c228 .functor BUFZ 1, C4<z>; HiZ drive
v00000268c7ba70d0_0 .net "carry_out", 0 0, o00000268c7b4c228;  0 drivers
v00000268c7ba9010_0 .net "out_resultado", 31 0, v00000268c7ba9790_0;  1 drivers
o00000268c7b4c288 .functor BUFZ 1, C4<z>; HiZ drive
v00000268c7ba8070_0 .net "overflow", 0 0, o00000268c7b4c288;  0 drivers
v00000268c7ba8110_0 .net "zero", 0 0, L_00000268c7c12020;  1 drivers
S_00000268c79d1fa0 .scope module, "uut" "alu_32" 2 8, 3 1 0, S_00000268c7a6ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "out_resultado";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "carry_out";
    .port_info 6 /OUTPUT 1 "overflow";
L_00000268c7bb3138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000268c7ba7e90_0 .net/2u *"_ivl_0", 31 0, L_00000268c7bb3138;  1 drivers
v00000268c7ba8f70_0 .net "a", 31 0, v00000268c7ba7f30_0;  1 drivers
v00000268c7ba9470_0 .net "alu_control", 3 0, v00000268c7ba9290_0;  1 drivers
v00000268c7ba8250_0 .net "b", 31 0, v00000268c7ba7fd0_0;  1 drivers
v00000268c7ba86b0_0 .net "carry_out", 0 0, o00000268c7b4c228;  alias, 0 drivers
v00000268c7ba9790_0 .var "out_resultado", 31 0;
v00000268c7ba95b0_0 .net "overflow", 0 0, o00000268c7b4c288;  alias, 0 drivers
v00000268c7ba8a70_0 .net "soma_total", 32 0, L_00000268c7bad110;  1 drivers
v00000268c7ba7df0_0 .net "subtrator_total", 32 0, L_00000268c7c10a40;  1 drivers
v00000268c7ba90b0_0 .net "zero", 0 0, L_00000268c7c12020;  alias, 1 drivers
E_00000268c7b2d350/0 .event anyedge, v00000268c7ba9470_0, v00000268c7b9ac90_0, v00000268c7b9af10_0, v00000268c7b98fd0_0;
E_00000268c7b2d350/1 .event anyedge, v00000268c7ba9150_0;
E_00000268c7b2d350 .event/or E_00000268c7b2d350/0, E_00000268c7b2d350/1;
L_00000268c7c12020 .cmp/eq 32, v00000268c7ba9790_0, L_00000268c7bb3138;
S_00000268c79d2130 .scope module, "somador" "fulladder_32bits_sum" 3 15, 4 1 0, S_00000268c79d1fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "s";
v00000268c7b9ac90_0 .net "a", 31 0, v00000268c7ba7f30_0;  alias, 1 drivers
v00000268c7b9af10_0 .net "b", 31 0, v00000268c7ba7fd0_0;  alias, 1 drivers
v00000268c7b99b10_0 .net "cout", 30 0, L_00000268c7bad070;  1 drivers
v00000268c7b98fd0_0 .net "s", 32 0, L_00000268c7bad110;  alias, 1 drivers
L_00000268c7ba7850 .part v00000268c7ba7f30_0, 0, 1;
L_00000268c7ba81b0 .part v00000268c7ba7fd0_0, 0, 1;
L_00000268c7ba82f0 .part v00000268c7ba7f30_0, 1, 1;
L_00000268c7ba91f0 .part v00000268c7ba7fd0_0, 1, 1;
L_00000268c7ba7670 .part L_00000268c7bad070, 0, 1;
L_00000268c7ba7710 .part v00000268c7ba7f30_0, 2, 1;
L_00000268c7ba8390 .part v00000268c7ba7fd0_0, 2, 1;
L_00000268c7ba8430 .part L_00000268c7bad070, 1, 1;
L_00000268c7ba84d0 .part v00000268c7ba7f30_0, 3, 1;
L_00000268c7ba8890 .part v00000268c7ba7fd0_0, 3, 1;
L_00000268c7ba9650 .part L_00000268c7bad070, 2, 1;
L_00000268c7ba8b10 .part v00000268c7ba7f30_0, 4, 1;
L_00000268c7ba77b0 .part v00000268c7ba7fd0_0, 4, 1;
L_00000268c7ba7990 .part L_00000268c7bad070, 3, 1;
L_00000268c7ba8bb0 .part v00000268c7ba7f30_0, 5, 1;
L_00000268c7ba8c50 .part v00000268c7ba7fd0_0, 5, 1;
L_00000268c7ba8cf0 .part L_00000268c7bad070, 4, 1;
L_00000268c7ba8d90 .part v00000268c7ba7f30_0, 6, 1;
L_00000268c7ba8e30 .part v00000268c7ba7fd0_0, 6, 1;
L_00000268c7ba96f0 .part L_00000268c7bad070, 5, 1;
L_00000268c7ba7170 .part v00000268c7ba7f30_0, 7, 1;
L_00000268c7ba7210 .part v00000268c7ba7fd0_0, 7, 1;
L_00000268c7baa910 .part L_00000268c7bad070, 6, 1;
L_00000268c7baa190 .part v00000268c7ba7f30_0, 8, 1;
L_00000268c7baa230 .part v00000268c7ba7fd0_0, 8, 1;
L_00000268c7baa0f0 .part L_00000268c7bad070, 7, 1;
L_00000268c7baaf50 .part v00000268c7ba7f30_0, 9, 1;
L_00000268c7ba9f10 .part v00000268c7ba7fd0_0, 9, 1;
L_00000268c7ba9dd0 .part L_00000268c7bad070, 8, 1;
L_00000268c7ba9e70 .part v00000268c7ba7f30_0, 10, 1;
L_00000268c7babc70 .part v00000268c7ba7fd0_0, 10, 1;
L_00000268c7bab950 .part L_00000268c7bad070, 9, 1;
L_00000268c7baad70 .part v00000268c7ba7f30_0, 11, 1;
L_00000268c7ba9fb0 .part v00000268c7ba7fd0_0, 11, 1;
L_00000268c7ba9b50 .part L_00000268c7bad070, 10, 1;
L_00000268c7ba9ab0 .part v00000268c7ba7f30_0, 12, 1;
L_00000268c7bab130 .part v00000268c7ba7fd0_0, 12, 1;
L_00000268c7baa9b0 .part L_00000268c7bad070, 11, 1;
L_00000268c7baa370 .part v00000268c7ba7f30_0, 13, 1;
L_00000268c7baa410 .part v00000268c7ba7fd0_0, 13, 1;
L_00000268c7baa4b0 .part L_00000268c7bad070, 12, 1;
L_00000268c7baa550 .part v00000268c7ba7f30_0, 14, 1;
L_00000268c7baa5f0 .part v00000268c7ba7fd0_0, 14, 1;
L_00000268c7baa690 .part L_00000268c7bad070, 13, 1;
L_00000268c7baa730 .part v00000268c7ba7f30_0, 15, 1;
L_00000268c7babe50 .part v00000268c7ba7fd0_0, 15, 1;
L_00000268c7babbd0 .part L_00000268c7bad070, 14, 1;
L_00000268c7baaa50 .part v00000268c7ba7f30_0, 16, 1;
L_00000268c7bab450 .part v00000268c7ba7fd0_0, 16, 1;
L_00000268c7baa7d0 .part L_00000268c7bad070, 15, 1;
L_00000268c7baa2d0 .part v00000268c7ba7f30_0, 17, 1;
L_00000268c7baacd0 .part v00000268c7ba7fd0_0, 17, 1;
L_00000268c7baba90 .part L_00000268c7bad070, 16, 1;
L_00000268c7baa050 .part v00000268c7ba7f30_0, 18, 1;
L_00000268c7baa870 .part v00000268c7ba7fd0_0, 18, 1;
L_00000268c7baaff0 .part L_00000268c7bad070, 17, 1;
L_00000268c7bab9f0 .part v00000268c7ba7f30_0, 19, 1;
L_00000268c7babef0 .part v00000268c7ba7fd0_0, 19, 1;
L_00000268c7baaaf0 .part L_00000268c7bad070, 18, 1;
L_00000268c7ba9bf0 .part v00000268c7ba7f30_0, 20, 1;
L_00000268c7baab90 .part v00000268c7ba7fd0_0, 20, 1;
L_00000268c7ba9c90 .part L_00000268c7bad070, 19, 1;
L_00000268c7baac30 .part v00000268c7ba7f30_0, 21, 1;
L_00000268c7baae10 .part v00000268c7ba7fd0_0, 21, 1;
L_00000268c7baaeb0 .part L_00000268c7bad070, 20, 1;
L_00000268c7bab090 .part v00000268c7ba7f30_0, 22, 1;
L_00000268c7bab1d0 .part v00000268c7ba7fd0_0, 22, 1;
L_00000268c7bab270 .part L_00000268c7bad070, 21, 1;
L_00000268c7babb30 .part v00000268c7ba7f30_0, 23, 1;
L_00000268c7bab310 .part v00000268c7ba7fd0_0, 23, 1;
L_00000268c7bab3b0 .part L_00000268c7bad070, 22, 1;
L_00000268c7bab4f0 .part v00000268c7ba7f30_0, 24, 1;
L_00000268c7bab590 .part v00000268c7ba7fd0_0, 24, 1;
L_00000268c7babf90 .part L_00000268c7bad070, 23, 1;
L_00000268c7bac030 .part v00000268c7ba7f30_0, 25, 1;
L_00000268c7bab630 .part v00000268c7ba7fd0_0, 25, 1;
L_00000268c7bab6d0 .part L_00000268c7bad070, 24, 1;
L_00000268c7bab770 .part v00000268c7ba7f30_0, 26, 1;
L_00000268c7bab810 .part v00000268c7ba7fd0_0, 26, 1;
L_00000268c7ba9d30 .part L_00000268c7bad070, 25, 1;
L_00000268c7bab8b0 .part v00000268c7ba7f30_0, 27, 1;
L_00000268c7babd10 .part v00000268c7ba7fd0_0, 27, 1;
L_00000268c7babdb0 .part L_00000268c7bad070, 26, 1;
L_00000268c7ba98d0 .part v00000268c7ba7f30_0, 28, 1;
L_00000268c7ba9970 .part v00000268c7ba7fd0_0, 28, 1;
L_00000268c7ba9a10 .part L_00000268c7bad070, 27, 1;
L_00000268c7bad390 .part v00000268c7ba7f30_0, 29, 1;
L_00000268c7bacc10 .part v00000268c7ba7fd0_0, 29, 1;
L_00000268c7baded0 .part L_00000268c7bad070, 28, 1;
L_00000268c7badd90 .part v00000268c7ba7f30_0, 30, 1;
L_00000268c7bacad0 .part v00000268c7ba7fd0_0, 30, 1;
L_00000268c7bacfd0 .part L_00000268c7bad070, 29, 1;
LS_00000268c7bad070_0_0 .concat8 [ 1 1 1 1], L_00000268c7b338b0, L_00000268c7b33d80, L_00000268c7b33f40, L_00000268c7b34800;
LS_00000268c7bad070_0_4 .concat8 [ 1 1 1 1], L_00000268c7b34720, L_00000268c7bb1b60, L_00000268c7bb2810, L_00000268c7bb13f0;
LS_00000268c7bad070_0_8 .concat8 [ 1 1 1 1], L_00000268c7bb1930, L_00000268c7bb12a0, L_00000268c7bb1d90, L_00000268c7bb1310;
LS_00000268c7bad070_0_12 .concat8 [ 1 1 1 1], L_00000268c7bb17e0, L_00000268c7bb23b0, L_00000268c7bb2570, L_00000268c7bb10e0;
LS_00000268c7bad070_0_16 .concat8 [ 1 1 1 1], L_00000268c7bb1af0, L_00000268c7bb21f0, L_00000268c7bb2f10, L_00000268c7bfd3c0;
LS_00000268c7bad070_0_20 .concat8 [ 1 1 1 1], L_00000268c7bfdc80, L_00000268c7bfdd60, L_00000268c7bfe540, L_00000268c7bfe4d0;
LS_00000268c7bad070_0_24 .concat8 [ 1 1 1 1], L_00000268c7bfe5b0, L_00000268c7bfd2e0, L_00000268c7bfdeb0, L_00000268c7bfd510;
LS_00000268c7bad070_0_28 .concat8 [ 1 1 1 0], L_00000268c7bfdc10, L_00000268c7bfe000, L_00000268c7bfd350;
LS_00000268c7bad070_1_0 .concat8 [ 4 4 4 4], LS_00000268c7bad070_0_0, LS_00000268c7bad070_0_4, LS_00000268c7bad070_0_8, LS_00000268c7bad070_0_12;
LS_00000268c7bad070_1_4 .concat8 [ 4 4 4 3], LS_00000268c7bad070_0_16, LS_00000268c7bad070_0_20, LS_00000268c7bad070_0_24, LS_00000268c7bad070_0_28;
L_00000268c7bad070 .concat8 [ 16 15 0 0], LS_00000268c7bad070_1_0, LS_00000268c7bad070_1_4;
L_00000268c7bae150 .part v00000268c7ba7f30_0, 31, 1;
L_00000268c7bae830 .part v00000268c7ba7fd0_0, 31, 1;
L_00000268c7bae790 .part L_00000268c7bad070, 30, 1;
LS_00000268c7bad110_0_0 .concat8 [ 1 1 1 1], L_00000268c7b33840, L_00000268c7b33d10, L_00000268c7b33ed0, L_00000268c7b32dc0;
LS_00000268c7bad110_0_4 .concat8 [ 1 1 1 1], L_00000268c7b349c0, L_00000268c7bb1230, L_00000268c7bb2b90, L_00000268c7bb1a80;
LS_00000268c7bad110_0_8 .concat8 [ 1 1 1 1], L_00000268c7bb2880, L_00000268c7bb14d0, L_00000268c7bb2260, L_00000268c7bb2730;
LS_00000268c7bad110_0_12 .concat8 [ 1 1 1 1], L_00000268c7bb2030, L_00000268c7bb2a40, L_00000268c7bb26c0, L_00000268c7bb1540;
LS_00000268c7bad110_0_16 .concat8 [ 1 1 1 1], L_00000268c7bb1150, L_00000268c7bb1ee0, L_00000268c7bb2e30, L_00000268c7bb2dc0;
LS_00000268c7bad110_0_20 .concat8 [ 1 1 1 1], L_00000268c7bfea80, L_00000268c7bfd430, L_00000268c7bfe380, L_00000268c7bfe930;
LS_00000268c7bad110_0_24 .concat8 [ 1 1 1 1], L_00000268c7bfd900, L_00000268c7bfe9a0, L_00000268c7bfe770, L_00000268c7bfd4a0;
LS_00000268c7bad110_0_28 .concat8 [ 1 1 1 1], L_00000268c7bfd6d0, L_00000268c7bfed20, L_00000268c7bfee70, L_00000268c7bfd740;
LS_00000268c7bad110_0_32 .concat8 [ 1 0 0 0], L_00000268c7bfdac0;
LS_00000268c7bad110_1_0 .concat8 [ 4 4 4 4], LS_00000268c7bad110_0_0, LS_00000268c7bad110_0_4, LS_00000268c7bad110_0_8, LS_00000268c7bad110_0_12;
LS_00000268c7bad110_1_4 .concat8 [ 4 4 4 4], LS_00000268c7bad110_0_16, LS_00000268c7bad110_0_20, LS_00000268c7bad110_0_24, LS_00000268c7bad110_0_28;
LS_00000268c7bad110_1_8 .concat8 [ 1 0 0 0], LS_00000268c7bad110_0_32;
L_00000268c7bad110 .concat8 [ 16 16 1 0], LS_00000268c7bad110_1_0, LS_00000268c7bad110_1_4, LS_00000268c7bad110_1_8;
S_00000268c7afe6b0 .scope module, "f0" "full_adder_1bit_sum" 4 9, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7b34330 .functor AND 1, L_00000268c7ba7850, L_00000268c7ba81b0, C4<1>, C4<1>;
L_00000268c7bb30a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000268c7b33760 .functor AND 1, L_00000268c7b346b0, L_00000268c7bb30a8, C4<1>, C4<1>;
L_00000268c7b346b0 .functor XOR 1, L_00000268c7ba7850, L_00000268c7ba81b0, C4<0>, C4<0>;
L_00000268c7b33840 .functor XOR 1, L_00000268c7b346b0, L_00000268c7bb30a8, C4<0>, C4<0>;
L_00000268c7b338b0 .functor OR 1, L_00000268c7b34330, L_00000268c7b33760, C4<0>, C4<0>;
v00000268c7b37c30_0 .net "a", 0 0, L_00000268c7ba7850;  1 drivers
v00000268c7b374b0_0 .net "and_ab", 0 0, L_00000268c7b34330;  1 drivers
v00000268c7b384f0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7b33760;  1 drivers
v00000268c7b37230_0 .net "b", 0 0, L_00000268c7ba81b0;  1 drivers
v00000268c7b36c90_0 .net "cin", 0 0, L_00000268c7bb30a8;  1 drivers
v00000268c7b37190_0 .net "cout", 0 0, L_00000268c7b338b0;  1 drivers
v00000268c7b386d0_0 .net "sum", 0 0, L_00000268c7b33840;  1 drivers
v00000268c7b36b50_0 .net "xor_ab", 0 0, L_00000268c7b346b0;  1 drivers
S_00000268c7afe840 .scope module, "f1" "full_adder_1bit_sum" 4 11, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7b33c30 .functor AND 1, L_00000268c7ba82f0, L_00000268c7ba91f0, C4<1>, C4<1>;
L_00000268c7b33060 .functor AND 1, L_00000268c7b32d50, L_00000268c7ba7670, C4<1>, C4<1>;
L_00000268c7b32d50 .functor XOR 1, L_00000268c7ba82f0, L_00000268c7ba91f0, C4<0>, C4<0>;
L_00000268c7b33d10 .functor XOR 1, L_00000268c7b32d50, L_00000268c7ba7670, C4<0>, C4<0>;
L_00000268c7b33d80 .functor OR 1, L_00000268c7b33c30, L_00000268c7b33060, C4<0>, C4<0>;
v00000268c7b36dd0_0 .net "a", 0 0, L_00000268c7ba82f0;  1 drivers
v00000268c7b37cd0_0 .net "and_ab", 0 0, L_00000268c7b33c30;  1 drivers
v00000268c7b37ff0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7b33060;  1 drivers
v00000268c7b37af0_0 .net "b", 0 0, L_00000268c7ba91f0;  1 drivers
v00000268c7b372d0_0 .net "cin", 0 0, L_00000268c7ba7670;  1 drivers
v00000268c7b37050_0 .net "cout", 0 0, L_00000268c7b33d80;  1 drivers
v00000268c7b381d0_0 .net "sum", 0 0, L_00000268c7b33d10;  1 drivers
v00000268c7b370f0_0 .net "xor_ab", 0 0, L_00000268c7b32d50;  1 drivers
S_00000268c79ce320 .scope module, "f10" "full_adder_1bit_sum" 4 29, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb2180 .functor AND 1, L_00000268c7ba9e70, L_00000268c7babc70, C4<1>, C4<1>;
L_00000268c7bb2c00 .functor AND 1, L_00000268c7bb25e0, L_00000268c7bab950, C4<1>, C4<1>;
L_00000268c7bb25e0 .functor XOR 1, L_00000268c7ba9e70, L_00000268c7babc70, C4<0>, C4<0>;
L_00000268c7bb2260 .functor XOR 1, L_00000268c7bb25e0, L_00000268c7bab950, C4<0>, C4<0>;
L_00000268c7bb1d90 .functor OR 1, L_00000268c7bb2180, L_00000268c7bb2c00, C4<0>, C4<0>;
v00000268c7b377d0_0 .net "a", 0 0, L_00000268c7ba9e70;  1 drivers
v00000268c7b38ef0_0 .net "and_ab", 0 0, L_00000268c7bb2180;  1 drivers
v00000268c7b36fb0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb2c00;  1 drivers
v00000268c7b36d30_0 .net "b", 0 0, L_00000268c7babc70;  1 drivers
v00000268c7b38950_0 .net "cin", 0 0, L_00000268c7bab950;  1 drivers
v00000268c7b38770_0 .net "cout", 0 0, L_00000268c7bb1d90;  1 drivers
v00000268c7b36bf0_0 .net "sum", 0 0, L_00000268c7bb2260;  1 drivers
v00000268c7b37370_0 .net "xor_ab", 0 0, L_00000268c7bb25e0;  1 drivers
S_00000268c79ce4b0 .scope module, "f11" "full_adder_1bit_sum" 4 31, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb2c70 .functor AND 1, L_00000268c7baad70, L_00000268c7ba9fb0, C4<1>, C4<1>;
L_00000268c7bb29d0 .functor AND 1, L_00000268c7bb11c0, L_00000268c7ba9b50, C4<1>, C4<1>;
L_00000268c7bb11c0 .functor XOR 1, L_00000268c7baad70, L_00000268c7ba9fb0, C4<0>, C4<0>;
L_00000268c7bb2730 .functor XOR 1, L_00000268c7bb11c0, L_00000268c7ba9b50, C4<0>, C4<0>;
L_00000268c7bb1310 .functor OR 1, L_00000268c7bb2c70, L_00000268c7bb29d0, C4<0>, C4<0>;
v00000268c7b37550_0 .net "a", 0 0, L_00000268c7baad70;  1 drivers
v00000268c7b37730_0 .net "and_ab", 0 0, L_00000268c7bb2c70;  1 drivers
v00000268c7b38db0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb29d0;  1 drivers
v00000268c7b36f10_0 .net "b", 0 0, L_00000268c7ba9fb0;  1 drivers
v00000268c7b38810_0 .net "cin", 0 0, L_00000268c7ba9b50;  1 drivers
v00000268c7b36e70_0 .net "cout", 0 0, L_00000268c7bb1310;  1 drivers
v00000268c7b37b90_0 .net "sum", 0 0, L_00000268c7bb2730;  1 drivers
v00000268c7b37410_0 .net "xor_ab", 0 0, L_00000268c7bb11c0;  1 drivers
S_00000268c79eedd0 .scope module, "f12" "full_adder_1bit_sum" 4 33, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb1770 .functor AND 1, L_00000268c7ba9ab0, L_00000268c7bab130, C4<1>, C4<1>;
L_00000268c7bb2960 .functor AND 1, L_00000268c7bb1380, L_00000268c7baa9b0, C4<1>, C4<1>;
L_00000268c7bb1380 .functor XOR 1, L_00000268c7ba9ab0, L_00000268c7bab130, C4<0>, C4<0>;
L_00000268c7bb2030 .functor XOR 1, L_00000268c7bb1380, L_00000268c7baa9b0, C4<0>, C4<0>;
L_00000268c7bb17e0 .functor OR 1, L_00000268c7bb1770, L_00000268c7bb2960, C4<0>, C4<0>;
v00000268c7b383b0_0 .net "a", 0 0, L_00000268c7ba9ab0;  1 drivers
v00000268c7b37870_0 .net "and_ab", 0 0, L_00000268c7bb1770;  1 drivers
v00000268c7b38090_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb2960;  1 drivers
v00000268c7b38130_0 .net "b", 0 0, L_00000268c7bab130;  1 drivers
v00000268c7b39170_0 .net "cin", 0 0, L_00000268c7baa9b0;  1 drivers
v00000268c7b375f0_0 .net "cout", 0 0, L_00000268c7bb17e0;  1 drivers
v00000268c7b38270_0 .net "sum", 0 0, L_00000268c7bb2030;  1 drivers
v00000268c7b38b30_0 .net "xor_ab", 0 0, L_00000268c7bb1380;  1 drivers
S_00000268c79eef60 .scope module, "f13" "full_adder_1bit_sum" 4 35, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb1690 .functor AND 1, L_00000268c7baa370, L_00000268c7baa410, C4<1>, C4<1>;
L_00000268c7bb1700 .functor AND 1, L_00000268c7bb2340, L_00000268c7baa4b0, C4<1>, C4<1>;
L_00000268c7bb2340 .functor XOR 1, L_00000268c7baa370, L_00000268c7baa410, C4<0>, C4<0>;
L_00000268c7bb2a40 .functor XOR 1, L_00000268c7bb2340, L_00000268c7baa4b0, C4<0>, C4<0>;
L_00000268c7bb23b0 .functor OR 1, L_00000268c7bb1690, L_00000268c7bb1700, C4<0>, C4<0>;
v00000268c7b38d10_0 .net "a", 0 0, L_00000268c7baa370;  1 drivers
v00000268c7b37690_0 .net "and_ab", 0 0, L_00000268c7bb1690;  1 drivers
v00000268c7b37d70_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb1700;  1 drivers
v00000268c7b389f0_0 .net "b", 0 0, L_00000268c7baa410;  1 drivers
v00000268c7b37910_0 .net "cin", 0 0, L_00000268c7baa4b0;  1 drivers
v00000268c7b38a90_0 .net "cout", 0 0, L_00000268c7bb23b0;  1 drivers
v00000268c7b38e50_0 .net "sum", 0 0, L_00000268c7bb2a40;  1 drivers
v00000268c7b379b0_0 .net "xor_ab", 0 0, L_00000268c7bb2340;  1 drivers
S_00000268c7982ce0 .scope module, "f14" "full_adder_1bit_sum" 4 37, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb1c40 .functor AND 1, L_00000268c7baa550, L_00000268c7baa5f0, C4<1>, C4<1>;
L_00000268c7bb1e00 .functor AND 1, L_00000268c7bb1850, L_00000268c7baa690, C4<1>, C4<1>;
L_00000268c7bb1850 .functor XOR 1, L_00000268c7baa550, L_00000268c7baa5f0, C4<0>, C4<0>;
L_00000268c7bb26c0 .functor XOR 1, L_00000268c7bb1850, L_00000268c7baa690, C4<0>, C4<0>;
L_00000268c7bb2570 .functor OR 1, L_00000268c7bb1c40, L_00000268c7bb1e00, C4<0>, C4<0>;
v00000268c7b390d0_0 .net "a", 0 0, L_00000268c7baa550;  1 drivers
v00000268c7b37a50_0 .net "and_ab", 0 0, L_00000268c7bb1c40;  1 drivers
v00000268c7b37eb0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb1e00;  1 drivers
v00000268c7b38450_0 .net "b", 0 0, L_00000268c7baa5f0;  1 drivers
v00000268c7b388b0_0 .net "cin", 0 0, L_00000268c7baa690;  1 drivers
v00000268c7b39030_0 .net "cout", 0 0, L_00000268c7bb2570;  1 drivers
v00000268c7b37e10_0 .net "sum", 0 0, L_00000268c7bb26c0;  1 drivers
v00000268c7b38310_0 .net "xor_ab", 0 0, L_00000268c7bb1850;  1 drivers
S_00000268c7982e70 .scope module, "f15" "full_adder_1bit_sum" 4 39, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb1cb0 .functor AND 1, L_00000268c7baa730, L_00000268c7babe50, C4<1>, C4<1>;
L_00000268c7bb1e70 .functor AND 1, L_00000268c7bb18c0, L_00000268c7babbd0, C4<1>, C4<1>;
L_00000268c7bb18c0 .functor XOR 1, L_00000268c7baa730, L_00000268c7babe50, C4<0>, C4<0>;
L_00000268c7bb1540 .functor XOR 1, L_00000268c7bb18c0, L_00000268c7babbd0, C4<0>, C4<0>;
L_00000268c7bb10e0 .functor OR 1, L_00000268c7bb1cb0, L_00000268c7bb1e70, C4<0>, C4<0>;
v00000268c7b38590_0 .net "a", 0 0, L_00000268c7baa730;  1 drivers
v00000268c7b38630_0 .net "and_ab", 0 0, L_00000268c7bb1cb0;  1 drivers
v00000268c7b38bd0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb1e70;  1 drivers
v00000268c7b38c70_0 .net "b", 0 0, L_00000268c7babe50;  1 drivers
v00000268c7b39210_0 .net "cin", 0 0, L_00000268c7babbd0;  1 drivers
v00000268c7b392b0_0 .net "cout", 0 0, L_00000268c7bb10e0;  1 drivers
v00000268c7b398f0_0 .net "sum", 0 0, L_00000268c7bb1540;  1 drivers
v00000268c7b39cb0_0 .net "xor_ab", 0 0, L_00000268c7bb18c0;  1 drivers
S_00000268c7b3cb10 .scope module, "f16" "full_adder_1bit_sum" 4 41, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb2650 .functor AND 1, L_00000268c7baaa50, L_00000268c7bab450, C4<1>, C4<1>;
L_00000268c7bb15b0 .functor AND 1, L_00000268c7bb20a0, L_00000268c7baa7d0, C4<1>, C4<1>;
L_00000268c7bb20a0 .functor XOR 1, L_00000268c7baaa50, L_00000268c7bab450, C4<0>, C4<0>;
L_00000268c7bb1150 .functor XOR 1, L_00000268c7bb20a0, L_00000268c7baa7d0, C4<0>, C4<0>;
L_00000268c7bb1af0 .functor OR 1, L_00000268c7bb2650, L_00000268c7bb15b0, C4<0>, C4<0>;
v00000268c7b39e90_0 .net "a", 0 0, L_00000268c7baaa50;  1 drivers
v00000268c7b29f90_0 .net "and_ab", 0 0, L_00000268c7bb2650;  1 drivers
v00000268c7b2a850_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb15b0;  1 drivers
v00000268c7b2a8f0_0 .net "b", 0 0, L_00000268c7bab450;  1 drivers
v00000268c7b2a990_0 .net "cin", 0 0, L_00000268c7baa7d0;  1 drivers
v00000268c7b29590_0 .net "cout", 0 0, L_00000268c7bb1af0;  1 drivers
v00000268c7b29630_0 .net "sum", 0 0, L_00000268c7bb1150;  1 drivers
v00000268c7b29810_0 .net "xor_ab", 0 0, L_00000268c7bb20a0;  1 drivers
S_00000268c7b3cca0 .scope module, "f17" "full_adder_1bit_sum" 4 43, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb22d0 .functor AND 1, L_00000268c7baa2d0, L_00000268c7baacd0, C4<1>, C4<1>;
L_00000268c7bb2ab0 .functor AND 1, L_00000268c7bb1620, L_00000268c7baba90, C4<1>, C4<1>;
L_00000268c7bb1620 .functor XOR 1, L_00000268c7baa2d0, L_00000268c7baacd0, C4<0>, C4<0>;
L_00000268c7bb1ee0 .functor XOR 1, L_00000268c7bb1620, L_00000268c7baba90, C4<0>, C4<0>;
L_00000268c7bb21f0 .functor OR 1, L_00000268c7bb22d0, L_00000268c7bb2ab0, C4<0>, C4<0>;
v00000268c7b29950_0 .net "a", 0 0, L_00000268c7baa2d0;  1 drivers
v00000268c7b27510_0 .net "and_ab", 0 0, L_00000268c7bb22d0;  1 drivers
v00000268c7b28910_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb2ab0;  1 drivers
v00000268c7b27650_0 .net "b", 0 0, L_00000268c7baacd0;  1 drivers
v00000268c7b27d30_0 .net "cin", 0 0, L_00000268c7baba90;  1 drivers
v00000268c7b29090_0 .net "cout", 0 0, L_00000268c7bb21f0;  1 drivers
v00000268c7b28c30_0 .net "sum", 0 0, L_00000268c7bb1ee0;  1 drivers
v00000268c7b26e30_0 .net "xor_ab", 0 0, L_00000268c7bb1620;  1 drivers
S_00000268c7b3ce30 .scope module, "f18" "full_adder_1bit_sum" 4 45, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb27a0 .functor AND 1, L_00000268c7baa050, L_00000268c7baa870, C4<1>, C4<1>;
L_00000268c7bb2ea0 .functor AND 1, L_00000268c7bb2ff0, L_00000268c7baaff0, C4<1>, C4<1>;
L_00000268c7bb2ff0 .functor XOR 1, L_00000268c7baa050, L_00000268c7baa870, C4<0>, C4<0>;
L_00000268c7bb2e30 .functor XOR 1, L_00000268c7bb2ff0, L_00000268c7baaff0, C4<0>, C4<0>;
L_00000268c7bb2f10 .functor OR 1, L_00000268c7bb27a0, L_00000268c7bb2ea0, C4<0>, C4<0>;
v00000268c7b26ed0_0 .net "a", 0 0, L_00000268c7baa050;  1 drivers
v00000268c7b27150_0 .net "and_ab", 0 0, L_00000268c7bb27a0;  1 drivers
v00000268c7b27dd0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb2ea0;  1 drivers
v00000268c7b12e00_0 .net "b", 0 0, L_00000268c7baa870;  1 drivers
v00000268c7b124a0_0 .net "cin", 0 0, L_00000268c7baaff0;  1 drivers
v00000268c7b11fa0_0 .net "cout", 0 0, L_00000268c7bb2f10;  1 drivers
v00000268c7b12ae0_0 .net "sum", 0 0, L_00000268c7bb2e30;  1 drivers
v00000268c7b12cc0_0 .net "xor_ab", 0 0, L_00000268c7bb2ff0;  1 drivers
S_00000268c7b3cfc0 .scope module, "f19" "full_adder_1bit_sum" 4 47, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb2ce0 .functor AND 1, L_00000268c7bab9f0, L_00000268c7babef0, C4<1>, C4<1>;
L_00000268c7bb2d50 .functor AND 1, L_00000268c7bb2f80, L_00000268c7baaaf0, C4<1>, C4<1>;
L_00000268c7bb2f80 .functor XOR 1, L_00000268c7bab9f0, L_00000268c7babef0, C4<0>, C4<0>;
L_00000268c7bb2dc0 .functor XOR 1, L_00000268c7bb2f80, L_00000268c7baaaf0, C4<0>, C4<0>;
L_00000268c7bfd3c0 .functor OR 1, L_00000268c7bb2ce0, L_00000268c7bb2d50, C4<0>, C4<0>;
v00000268c7b12fe0_0 .net "a", 0 0, L_00000268c7bab9f0;  1 drivers
v00000268c7b12040_0 .net "and_ab", 0 0, L_00000268c7bb2ce0;  1 drivers
v00000268c7b120e0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb2d50;  1 drivers
v00000268c7b12180_0 .net "b", 0 0, L_00000268c7babef0;  1 drivers
v00000268c7b122c0_0 .net "cin", 0 0, L_00000268c7baaaf0;  1 drivers
v00000268c7b09d70_0 .net "cout", 0 0, L_00000268c7bfd3c0;  1 drivers
v00000268c7b0a770_0 .net "sum", 0 0, L_00000268c7bb2dc0;  1 drivers
v00000268c7b0a8b0_0 .net "xor_ab", 0 0, L_00000268c7bb2f80;  1 drivers
S_00000268c7a493c0 .scope module, "f2" "full_adder_1bit_sum" 4 13, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7b33df0 .functor AND 1, L_00000268c7ba7710, L_00000268c7ba8390, C4<1>, C4<1>;
L_00000268c7b34640 .functor AND 1, L_00000268c7b33e60, L_00000268c7ba8430, C4<1>, C4<1>;
L_00000268c7b33e60 .functor XOR 1, L_00000268c7ba7710, L_00000268c7ba8390, C4<0>, C4<0>;
L_00000268c7b33ed0 .functor XOR 1, L_00000268c7b33e60, L_00000268c7ba8430, C4<0>, C4<0>;
L_00000268c7b33f40 .functor OR 1, L_00000268c7b33df0, L_00000268c7b34640, C4<0>, C4<0>;
v00000268c7b0ad10_0 .net "a", 0 0, L_00000268c7ba7710;  1 drivers
v00000268c7b0af90_0 .net "and_ab", 0 0, L_00000268c7b33df0;  1 drivers
v00000268c7b0b210_0 .net "and_xor_ab_cin", 0 0, L_00000268c7b34640;  1 drivers
v00000268c7b0b8f0_0 .net "b", 0 0, L_00000268c7ba8390;  1 drivers
v00000268c7b09b90_0 .net "cin", 0 0, L_00000268c7ba8430;  1 drivers
v00000268c7b09cd0_0 .net "cout", 0 0, L_00000268c7b33f40;  1 drivers
v00000268c7b0e5c0_0 .net "sum", 0 0, L_00000268c7b33ed0;  1 drivers
v00000268c7b0ec00_0 .net "xor_ab", 0 0, L_00000268c7b33e60;  1 drivers
S_00000268c7a49550 .scope module, "f20" "full_adder_1bit_sum" 4 49, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfe460 .functor AND 1, L_00000268c7ba9bf0, L_00000268c7baab90, C4<1>, C4<1>;
L_00000268c7bfe3f0 .functor AND 1, L_00000268c7bfe7e0, L_00000268c7ba9c90, C4<1>, C4<1>;
L_00000268c7bfe7e0 .functor XOR 1, L_00000268c7ba9bf0, L_00000268c7baab90, C4<0>, C4<0>;
L_00000268c7bfea80 .functor XOR 1, L_00000268c7bfe7e0, L_00000268c7ba9c90, C4<0>, C4<0>;
L_00000268c7bfdc80 .functor OR 1, L_00000268c7bfe460, L_00000268c7bfe3f0, C4<0>, C4<0>;
v00000268c7b0eca0_0 .net "a", 0 0, L_00000268c7ba9bf0;  1 drivers
v00000268c7b0f380_0 .net "and_ab", 0 0, L_00000268c7bfe460;  1 drivers
v00000268c7b0f240_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfe3f0;  1 drivers
v00000268c7b0f880_0 .net "b", 0 0, L_00000268c7baab90;  1 drivers
v00000268c7b0db20_0 .net "cin", 0 0, L_00000268c7ba9c90;  1 drivers
v00000268c7b0dd00_0 .net "cout", 0 0, L_00000268c7bfdc80;  1 drivers
v00000268c7b0de40_0 .net "sum", 0 0, L_00000268c7bfea80;  1 drivers
v00000268c7a41f10_0 .net "xor_ab", 0 0, L_00000268c7bfe7e0;  1 drivers
S_00000268c7a4a090 .scope module, "f21" "full_adder_1bit_sum" 4 51, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfdf20 .functor AND 1, L_00000268c7baac30, L_00000268c7baae10, C4<1>, C4<1>;
L_00000268c7bfddd0 .functor AND 1, L_00000268c7bfe150, L_00000268c7baaeb0, C4<1>, C4<1>;
L_00000268c7bfe150 .functor XOR 1, L_00000268c7baac30, L_00000268c7baae10, C4<0>, C4<0>;
L_00000268c7bfd430 .functor XOR 1, L_00000268c7bfe150, L_00000268c7baaeb0, C4<0>, C4<0>;
L_00000268c7bfdd60 .functor OR 1, L_00000268c7bfdf20, L_00000268c7bfddd0, C4<0>, C4<0>;
v00000268c7a41fb0_0 .net "a", 0 0, L_00000268c7baac30;  1 drivers
v00000268c7a50630_0 .net "and_ab", 0 0, L_00000268c7bfdf20;  1 drivers
v00000268c7a517b0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfddd0;  1 drivers
v00000268c7a54a50_0 .net "b", 0 0, L_00000268c7baae10;  1 drivers
v00000268c7a54af0_0 .net "cin", 0 0, L_00000268c7baaeb0;  1 drivers
v00000268c7a5b870_0 .net "cout", 0 0, L_00000268c7bfdd60;  1 drivers
v00000268c7a5baf0_0 .net "sum", 0 0, L_00000268c7bfd430;  1 drivers
v00000268c7a40780_0 .net "xor_ab", 0 0, L_00000268c7bfe150;  1 drivers
S_00000268c7a49be0 .scope module, "f22" "full_adder_1bit_sum" 4 53, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfdba0 .functor AND 1, L_00000268c7bab090, L_00000268c7bab1d0, C4<1>, C4<1>;
L_00000268c7bfe620 .functor AND 1, L_00000268c7bfea10, L_00000268c7bab270, C4<1>, C4<1>;
L_00000268c7bfea10 .functor XOR 1, L_00000268c7bab090, L_00000268c7bab1d0, C4<0>, C4<0>;
L_00000268c7bfe380 .functor XOR 1, L_00000268c7bfea10, L_00000268c7bab270, C4<0>, C4<0>;
L_00000268c7bfe540 .functor OR 1, L_00000268c7bfdba0, L_00000268c7bfe620, C4<0>, C4<0>;
v00000268c7a40dc0_0 .net "a", 0 0, L_00000268c7bab090;  1 drivers
v00000268c7b93410_0 .net "and_ab", 0 0, L_00000268c7bfdba0;  1 drivers
v00000268c7b92010_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfe620;  1 drivers
v00000268c7b91750_0 .net "b", 0 0, L_00000268c7bab1d0;  1 drivers
v00000268c7b93550_0 .net "cin", 0 0, L_00000268c7bab270;  1 drivers
v00000268c7b93730_0 .net "cout", 0 0, L_00000268c7bfe540;  1 drivers
v00000268c7b92a10_0 .net "sum", 0 0, L_00000268c7bfe380;  1 drivers
v00000268c7b91ed0_0 .net "xor_ab", 0 0, L_00000268c7bfea10;  1 drivers
S_00000268c7a4a220 .scope module, "f23" "full_adder_1bit_sum" 4 55, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfdf90 .functor AND 1, L_00000268c7babb30, L_00000268c7bab310, C4<1>, C4<1>;
L_00000268c7bfd890 .functor AND 1, L_00000268c7bfd5f0, L_00000268c7bab3b0, C4<1>, C4<1>;
L_00000268c7bfd5f0 .functor XOR 1, L_00000268c7babb30, L_00000268c7bab310, C4<0>, C4<0>;
L_00000268c7bfe930 .functor XOR 1, L_00000268c7bfd5f0, L_00000268c7bab3b0, C4<0>, C4<0>;
L_00000268c7bfe4d0 .functor OR 1, L_00000268c7bfdf90, L_00000268c7bfd890, C4<0>, C4<0>;
v00000268c7b91890_0 .net "a", 0 0, L_00000268c7babb30;  1 drivers
v00000268c7b928d0_0 .net "and_ab", 0 0, L_00000268c7bfdf90;  1 drivers
v00000268c7b923d0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfd890;  1 drivers
v00000268c7b92330_0 .net "b", 0 0, L_00000268c7bab310;  1 drivers
v00000268c7b919d0_0 .net "cin", 0 0, L_00000268c7bab3b0;  1 drivers
v00000268c7b930f0_0 .net "cout", 0 0, L_00000268c7bfe4d0;  1 drivers
v00000268c7b92c90_0 .net "sum", 0 0, L_00000268c7bfe930;  1 drivers
v00000268c7b92d30_0 .net "xor_ab", 0 0, L_00000268c7bfd5f0;  1 drivers
S_00000268c7a4a3b0 .scope module, "f24" "full_adder_1bit_sum" 4 57, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfecb0 .functor AND 1, L_00000268c7bab4f0, L_00000268c7bab590, C4<1>, C4<1>;
L_00000268c7bfe8c0 .functor AND 1, L_00000268c7bfdb30, L_00000268c7babf90, C4<1>, C4<1>;
L_00000268c7bfdb30 .functor XOR 1, L_00000268c7bab4f0, L_00000268c7bab590, C4<0>, C4<0>;
L_00000268c7bfd900 .functor XOR 1, L_00000268c7bfdb30, L_00000268c7babf90, C4<0>, C4<0>;
L_00000268c7bfe5b0 .functor OR 1, L_00000268c7bfecb0, L_00000268c7bfe8c0, C4<0>, C4<0>;
v00000268c7b91e30_0 .net "a", 0 0, L_00000268c7bab4f0;  1 drivers
v00000268c7b934b0_0 .net "and_ab", 0 0, L_00000268c7bfecb0;  1 drivers
v00000268c7b932d0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfe8c0;  1 drivers
v00000268c7b92f10_0 .net "b", 0 0, L_00000268c7bab590;  1 drivers
v00000268c7b92470_0 .net "cin", 0 0, L_00000268c7babf90;  1 drivers
v00000268c7b92ab0_0 .net "cout", 0 0, L_00000268c7bfe5b0;  1 drivers
v00000268c7b91d90_0 .net "sum", 0 0, L_00000268c7bfd900;  1 drivers
v00000268c7b92510_0 .net "xor_ab", 0 0, L_00000268c7bfdb30;  1 drivers
S_00000268c7a49a50 .scope module, "f25" "full_adder_1bit_sum" 4 59, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfe1c0 .functor AND 1, L_00000268c7bac030, L_00000268c7bab630, C4<1>, C4<1>;
L_00000268c7bfe690 .functor AND 1, L_00000268c7bfde40, L_00000268c7bab6d0, C4<1>, C4<1>;
L_00000268c7bfde40 .functor XOR 1, L_00000268c7bac030, L_00000268c7bab630, C4<0>, C4<0>;
L_00000268c7bfe9a0 .functor XOR 1, L_00000268c7bfde40, L_00000268c7bab6d0, C4<0>, C4<0>;
L_00000268c7bfd2e0 .functor OR 1, L_00000268c7bfe1c0, L_00000268c7bfe690, C4<0>, C4<0>;
v00000268c7b935f0_0 .net "a", 0 0, L_00000268c7bac030;  1 drivers
v00000268c7b91610_0 .net "and_ab", 0 0, L_00000268c7bfe1c0;  1 drivers
v00000268c7b93690_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfe690;  1 drivers
v00000268c7b91cf0_0 .net "b", 0 0, L_00000268c7bab630;  1 drivers
v00000268c7b91a70_0 .net "cin", 0 0, L_00000268c7bab6d0;  1 drivers
v00000268c7b92970_0 .net "cout", 0 0, L_00000268c7bfd2e0;  1 drivers
v00000268c7b917f0_0 .net "sum", 0 0, L_00000268c7bfe9a0;  1 drivers
v00000268c7b911b0_0 .net "xor_ab", 0 0, L_00000268c7bfde40;  1 drivers
S_00000268c7a49d70 .scope module, "f26" "full_adder_1bit_sum" 4 61, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfeaf0 .functor AND 1, L_00000268c7bab770, L_00000268c7bab810, C4<1>, C4<1>;
L_00000268c7bfd9e0 .functor AND 1, L_00000268c7bfe700, L_00000268c7ba9d30, C4<1>, C4<1>;
L_00000268c7bfe700 .functor XOR 1, L_00000268c7bab770, L_00000268c7bab810, C4<0>, C4<0>;
L_00000268c7bfe770 .functor XOR 1, L_00000268c7bfe700, L_00000268c7ba9d30, C4<0>, C4<0>;
L_00000268c7bfdeb0 .functor OR 1, L_00000268c7bfeaf0, L_00000268c7bfd9e0, C4<0>, C4<0>;
v00000268c7b92830_0 .net "a", 0 0, L_00000268c7bab770;  1 drivers
v00000268c7b937d0_0 .net "and_ab", 0 0, L_00000268c7bfeaf0;  1 drivers
v00000268c7b91b10_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfd9e0;  1 drivers
v00000268c7b920b0_0 .net "b", 0 0, L_00000268c7bab810;  1 drivers
v00000268c7b91bb0_0 .net "cin", 0 0, L_00000268c7ba9d30;  1 drivers
v00000268c7b91c50_0 .net "cout", 0 0, L_00000268c7bfdeb0;  1 drivers
v00000268c7b91930_0 .net "sum", 0 0, L_00000268c7bfe770;  1 drivers
v00000268c7b91f70_0 .net "xor_ab", 0 0, L_00000268c7bfe700;  1 drivers
S_00000268c7a49f00 .scope module, "f27" "full_adder_1bit_sum" 4 63, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfd7b0 .functor AND 1, L_00000268c7bab8b0, L_00000268c7babd10, C4<1>, C4<1>;
L_00000268c7bfe850 .functor AND 1, L_00000268c7bfd660, L_00000268c7babdb0, C4<1>, C4<1>;
L_00000268c7bfd660 .functor XOR 1, L_00000268c7bab8b0, L_00000268c7babd10, C4<0>, C4<0>;
L_00000268c7bfd4a0 .functor XOR 1, L_00000268c7bfd660, L_00000268c7babdb0, C4<0>, C4<0>;
L_00000268c7bfd510 .functor OR 1, L_00000268c7bfd7b0, L_00000268c7bfe850, C4<0>, C4<0>;
v00000268c7b92fb0_0 .net "a", 0 0, L_00000268c7bab8b0;  1 drivers
v00000268c7b925b0_0 .net "and_ab", 0 0, L_00000268c7bfd7b0;  1 drivers
v00000268c7b92150_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfe850;  1 drivers
v00000268c7b921f0_0 .net "b", 0 0, L_00000268c7babd10;  1 drivers
v00000268c7b92b50_0 .net "cin", 0 0, L_00000268c7babdb0;  1 drivers
v00000268c7b92290_0 .net "cout", 0 0, L_00000268c7bfd510;  1 drivers
v00000268c7b92bf0_0 .net "sum", 0 0, L_00000268c7bfd4a0;  1 drivers
v00000268c7b93190_0 .net "xor_ab", 0 0, L_00000268c7bfd660;  1 drivers
S_00000268c7a4a540 .scope module, "f28" "full_adder_1bit_sum" 4 65, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfd820 .functor AND 1, L_00000268c7ba98d0, L_00000268c7ba9970, C4<1>, C4<1>;
L_00000268c7bfec40 .functor AND 1, L_00000268c7bfeb60, L_00000268c7ba9a10, C4<1>, C4<1>;
L_00000268c7bfeb60 .functor XOR 1, L_00000268c7ba98d0, L_00000268c7ba9970, C4<0>, C4<0>;
L_00000268c7bfd6d0 .functor XOR 1, L_00000268c7bfeb60, L_00000268c7ba9a10, C4<0>, C4<0>;
L_00000268c7bfdc10 .functor OR 1, L_00000268c7bfd820, L_00000268c7bfec40, C4<0>, C4<0>;
v00000268c7b92650_0 .net "a", 0 0, L_00000268c7ba98d0;  1 drivers
v00000268c7b93230_0 .net "and_ab", 0 0, L_00000268c7bfd820;  1 drivers
v00000268c7b916b0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfec40;  1 drivers
v00000268c7b926f0_0 .net "b", 0 0, L_00000268c7ba9970;  1 drivers
v00000268c7b92790_0 .net "cin", 0 0, L_00000268c7ba9a10;  1 drivers
v00000268c7b91070_0 .net "cout", 0 0, L_00000268c7bfdc10;  1 drivers
v00000268c7b91110_0 .net "sum", 0 0, L_00000268c7bfd6d0;  1 drivers
v00000268c7b91430_0 .net "xor_ab", 0 0, L_00000268c7bfeb60;  1 drivers
S_00000268c7a49730 .scope module, "f29" "full_adder_1bit_sum" 4 67, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfe2a0 .functor AND 1, L_00000268c7bad390, L_00000268c7bacc10, C4<1>, C4<1>;
L_00000268c7bfebd0 .functor AND 1, L_00000268c7bfdcf0, L_00000268c7baded0, C4<1>, C4<1>;
L_00000268c7bfdcf0 .functor XOR 1, L_00000268c7bad390, L_00000268c7bacc10, C4<0>, C4<0>;
L_00000268c7bfed20 .functor XOR 1, L_00000268c7bfdcf0, L_00000268c7baded0, C4<0>, C4<0>;
L_00000268c7bfe000 .functor OR 1, L_00000268c7bfe2a0, L_00000268c7bfebd0, C4<0>, C4<0>;
v00000268c7b92dd0_0 .net "a", 0 0, L_00000268c7bad390;  1 drivers
v00000268c7b92e70_0 .net "and_ab", 0 0, L_00000268c7bfe2a0;  1 drivers
v00000268c7b91250_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfebd0;  1 drivers
v00000268c7b93050_0 .net "b", 0 0, L_00000268c7bacc10;  1 drivers
v00000268c7b93370_0 .net "cin", 0 0, L_00000268c7baded0;  1 drivers
v00000268c7b912f0_0 .net "cout", 0 0, L_00000268c7bfe000;  1 drivers
v00000268c7b91390_0 .net "sum", 0 0, L_00000268c7bfed20;  1 drivers
v00000268c7b914d0_0 .net "xor_ab", 0 0, L_00000268c7bfdcf0;  1 drivers
S_00000268c7a498c0 .scope module, "f3" "full_adder_1bit_sum" 4 15, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7b32b20 .functor AND 1, L_00000268c7ba84d0, L_00000268c7ba8890, C4<1>, C4<1>;
L_00000268c7b32b90 .functor AND 1, L_00000268c7b32c00, L_00000268c7ba9650, C4<1>, C4<1>;
L_00000268c7b32c00 .functor XOR 1, L_00000268c7ba84d0, L_00000268c7ba8890, C4<0>, C4<0>;
L_00000268c7b32dc0 .functor XOR 1, L_00000268c7b32c00, L_00000268c7ba9650, C4<0>, C4<0>;
L_00000268c7b34800 .functor OR 1, L_00000268c7b32b20, L_00000268c7b32b90, C4<0>, C4<0>;
v00000268c7b91570_0 .net "a", 0 0, L_00000268c7ba84d0;  1 drivers
v00000268c7b94630_0 .net "and_ab", 0 0, L_00000268c7b32b20;  1 drivers
v00000268c7b94310_0 .net "and_xor_ab_cin", 0 0, L_00000268c7b32b90;  1 drivers
v00000268c7b943b0_0 .net "b", 0 0, L_00000268c7ba8890;  1 drivers
v00000268c7b93d70_0 .net "cin", 0 0, L_00000268c7ba9650;  1 drivers
v00000268c7b94b30_0 .net "cout", 0 0, L_00000268c7b34800;  1 drivers
v00000268c7b948b0_0 .net "sum", 0 0, L_00000268c7b32dc0;  1 drivers
v00000268c7b94950_0 .net "xor_ab", 0 0, L_00000268c7b32c00;  1 drivers
S_00000268c7b964c0 .scope module, "f30" "full_adder_1bit_sum" 4 69, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfda50 .functor AND 1, L_00000268c7badd90, L_00000268c7bacad0, C4<1>, C4<1>;
L_00000268c7bfed90 .functor AND 1, L_00000268c7bfee00, L_00000268c7bacfd0, C4<1>, C4<1>;
L_00000268c7bfee00 .functor XOR 1, L_00000268c7badd90, L_00000268c7bacad0, C4<0>, C4<0>;
L_00000268c7bfee70 .functor XOR 1, L_00000268c7bfee00, L_00000268c7bacfd0, C4<0>, C4<0>;
L_00000268c7bfd350 .functor OR 1, L_00000268c7bfda50, L_00000268c7bfed90, C4<0>, C4<0>;
v00000268c7b944f0_0 .net "a", 0 0, L_00000268c7badd90;  1 drivers
v00000268c7b93a50_0 .net "and_ab", 0 0, L_00000268c7bfda50;  1 drivers
v00000268c7b949f0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfed90;  1 drivers
v00000268c7b93ff0_0 .net "b", 0 0, L_00000268c7bacad0;  1 drivers
v00000268c7b94a90_0 .net "cin", 0 0, L_00000268c7bacfd0;  1 drivers
v00000268c7b94450_0 .net "cout", 0 0, L_00000268c7bfd350;  1 drivers
v00000268c7b94270_0 .net "sum", 0 0, L_00000268c7bfee70;  1 drivers
v00000268c7b94590_0 .net "xor_ab", 0 0, L_00000268c7bfee00;  1 drivers
S_00000268c7b95e80 .scope module, "f31" "full_adder_1bit_sum" 4 71, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfd580 .functor AND 1, L_00000268c7bae150, L_00000268c7bae830, C4<1>, C4<1>;
L_00000268c7bfe070 .functor AND 1, L_00000268c7bfd970, L_00000268c7bae790, C4<1>, C4<1>;
L_00000268c7bfd970 .functor XOR 1, L_00000268c7bae150, L_00000268c7bae830, C4<0>, C4<0>;
L_00000268c7bfd740 .functor XOR 1, L_00000268c7bfd970, L_00000268c7bae790, C4<0>, C4<0>;
L_00000268c7bfdac0 .functor OR 1, L_00000268c7bfd580, L_00000268c7bfe070, C4<0>, C4<0>;
v00000268c7b94bd0_0 .net "a", 0 0, L_00000268c7bae150;  1 drivers
v00000268c7b94d10_0 .net "and_ab", 0 0, L_00000268c7bfd580;  1 drivers
v00000268c7b94130_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfe070;  1 drivers
v00000268c7b93e10_0 .net "b", 0 0, L_00000268c7bae830;  1 drivers
v00000268c7b94c70_0 .net "cin", 0 0, L_00000268c7bae790;  1 drivers
v00000268c7b93af0_0 .net "cout", 0 0, L_00000268c7bfdac0;  1 drivers
v00000268c7b94ef0_0 .net "sum", 0 0, L_00000268c7bfd740;  1 drivers
v00000268c7b94810_0 .net "xor_ab", 0 0, L_00000268c7bfd970;  1 drivers
S_00000268c7b95390 .scope module, "f4" "full_adder_1bit_sum" 4 17, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7b34790 .functor AND 1, L_00000268c7ba8b10, L_00000268c7ba77b0, C4<1>, C4<1>;
L_00000268c7b34950 .functor AND 1, L_00000268c7b348e0, L_00000268c7ba7990, C4<1>, C4<1>;
L_00000268c7b348e0 .functor XOR 1, L_00000268c7ba8b10, L_00000268c7ba77b0, C4<0>, C4<0>;
L_00000268c7b349c0 .functor XOR 1, L_00000268c7b348e0, L_00000268c7ba7990, C4<0>, C4<0>;
L_00000268c7b34720 .functor OR 1, L_00000268c7b34790, L_00000268c7b34950, C4<0>, C4<0>;
v00000268c7b946d0_0 .net "a", 0 0, L_00000268c7ba8b10;  1 drivers
v00000268c7b93eb0_0 .net "and_ab", 0 0, L_00000268c7b34790;  1 drivers
v00000268c7b939b0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7b34950;  1 drivers
v00000268c7b94770_0 .net "b", 0 0, L_00000268c7ba77b0;  1 drivers
v00000268c7b94db0_0 .net "cin", 0 0, L_00000268c7ba7990;  1 drivers
v00000268c7b94090_0 .net "cout", 0 0, L_00000268c7b34720;  1 drivers
v00000268c7b93b90_0 .net "sum", 0 0, L_00000268c7b349c0;  1 drivers
v00000268c7b94e50_0 .net "xor_ab", 0 0, L_00000268c7b348e0;  1 drivers
S_00000268c7b95070 .scope module, "f5" "full_adder_1bit_sum" 4 19, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7b34870 .functor AND 1, L_00000268c7ba8bb0, L_00000268c7ba8c50, C4<1>, C4<1>;
L_00000268c7b34a30 .functor AND 1, L_00000268c7bb1f50, L_00000268c7ba8cf0, C4<1>, C4<1>;
L_00000268c7bb1f50 .functor XOR 1, L_00000268c7ba8bb0, L_00000268c7ba8c50, C4<0>, C4<0>;
L_00000268c7bb1230 .functor XOR 1, L_00000268c7bb1f50, L_00000268c7ba8cf0, C4<0>, C4<0>;
L_00000268c7bb1b60 .functor OR 1, L_00000268c7b34870, L_00000268c7b34a30, C4<0>, C4<0>;
v00000268c7b93f50_0 .net "a", 0 0, L_00000268c7ba8bb0;  1 drivers
v00000268c7b93870_0 .net "and_ab", 0 0, L_00000268c7b34870;  1 drivers
v00000268c7b93c30_0 .net "and_xor_ab_cin", 0 0, L_00000268c7b34a30;  1 drivers
v00000268c7b941d0_0 .net "b", 0 0, L_00000268c7ba8c50;  1 drivers
v00000268c7b93910_0 .net "cin", 0 0, L_00000268c7ba8cf0;  1 drivers
v00000268c7b93cd0_0 .net "cout", 0 0, L_00000268c7bb1b60;  1 drivers
v00000268c7b99c50_0 .net "sum", 0 0, L_00000268c7bb1230;  1 drivers
v00000268c7b9a5b0_0 .net "xor_ab", 0 0, L_00000268c7bb1f50;  1 drivers
S_00000268c7b967e0 .scope module, "f6" "full_adder_1bit_sum" 4 21, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb19a0 .functor AND 1, L_00000268c7ba8d90, L_00000268c7ba8e30, C4<1>, C4<1>;
L_00000268c7bb2420 .functor AND 1, L_00000268c7bb2110, L_00000268c7ba96f0, C4<1>, C4<1>;
L_00000268c7bb2110 .functor XOR 1, L_00000268c7ba8d90, L_00000268c7ba8e30, C4<0>, C4<0>;
L_00000268c7bb2b90 .functor XOR 1, L_00000268c7bb2110, L_00000268c7ba96f0, C4<0>, C4<0>;
L_00000268c7bb2810 .functor OR 1, L_00000268c7bb19a0, L_00000268c7bb2420, C4<0>, C4<0>;
v00000268c7b9a010_0 .net "a", 0 0, L_00000268c7ba8d90;  1 drivers
v00000268c7b9a650_0 .net "and_ab", 0 0, L_00000268c7bb19a0;  1 drivers
v00000268c7b9a6f0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb2420;  1 drivers
v00000268c7b99d90_0 .net "b", 0 0, L_00000268c7ba8e30;  1 drivers
v00000268c7b9a330_0 .net "cin", 0 0, L_00000268c7ba96f0;  1 drivers
v00000268c7b9ad30_0 .net "cout", 0 0, L_00000268c7bb2810;  1 drivers
v00000268c7b99e30_0 .net "sum", 0 0, L_00000268c7bb2b90;  1 drivers
v00000268c7b9add0_0 .net "xor_ab", 0 0, L_00000268c7bb2110;  1 drivers
S_00000268c7b96c90 .scope module, "f7" "full_adder_1bit_sum" 4 23, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb2b20 .functor AND 1, L_00000268c7ba7170, L_00000268c7ba7210, C4<1>, C4<1>;
L_00000268c7bb1d20 .functor AND 1, L_00000268c7bb1a10, L_00000268c7baa910, C4<1>, C4<1>;
L_00000268c7bb1a10 .functor XOR 1, L_00000268c7ba7170, L_00000268c7ba7210, C4<0>, C4<0>;
L_00000268c7bb1a80 .functor XOR 1, L_00000268c7bb1a10, L_00000268c7baa910, C4<0>, C4<0>;
L_00000268c7bb13f0 .functor OR 1, L_00000268c7bb2b20, L_00000268c7bb1d20, C4<0>, C4<0>;
v00000268c7b99cf0_0 .net "a", 0 0, L_00000268c7ba7170;  1 drivers
v00000268c7b9a830_0 .net "and_ab", 0 0, L_00000268c7bb2b20;  1 drivers
v00000268c7b9a790_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb1d20;  1 drivers
v00000268c7b99890_0 .net "b", 0 0, L_00000268c7ba7210;  1 drivers
v00000268c7b99bb0_0 .net "cin", 0 0, L_00000268c7baa910;  1 drivers
v00000268c7b9ae70_0 .net "cout", 0 0, L_00000268c7bb13f0;  1 drivers
v00000268c7b9a0b0_0 .net "sum", 0 0, L_00000268c7bb1a80;  1 drivers
v00000268c7b99f70_0 .net "xor_ab", 0 0, L_00000268c7bb1a10;  1 drivers
S_00000268c7b96970 .scope module, "f8" "full_adder_1bit_sum" 4 25, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb2490 .functor AND 1, L_00000268c7baa190, L_00000268c7baa230, C4<1>, C4<1>;
L_00000268c7bb1bd0 .functor AND 1, L_00000268c7bb2500, L_00000268c7baa0f0, C4<1>, C4<1>;
L_00000268c7bb2500 .functor XOR 1, L_00000268c7baa190, L_00000268c7baa230, C4<0>, C4<0>;
L_00000268c7bb2880 .functor XOR 1, L_00000268c7bb2500, L_00000268c7baa0f0, C4<0>, C4<0>;
L_00000268c7bb1930 .functor OR 1, L_00000268c7bb2490, L_00000268c7bb1bd0, C4<0>, C4<0>;
v00000268c7b9a1f0_0 .net "a", 0 0, L_00000268c7baa190;  1 drivers
v00000268c7b9a8d0_0 .net "and_ab", 0 0, L_00000268c7bb2490;  1 drivers
v00000268c7b99930_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb1bd0;  1 drivers
v00000268c7b99ed0_0 .net "b", 0 0, L_00000268c7baa230;  1 drivers
v00000268c7b999d0_0 .net "cin", 0 0, L_00000268c7baa0f0;  1 drivers
v00000268c7b9aab0_0 .net "cout", 0 0, L_00000268c7bb1930;  1 drivers
v00000268c7b9a290_0 .net "sum", 0 0, L_00000268c7bb2880;  1 drivers
v00000268c7b9a970_0 .net "xor_ab", 0 0, L_00000268c7bb2500;  1 drivers
S_00000268c7b95b60 .scope module, "f9" "full_adder_1bit_sum" 4 27, 5 1 0, S_00000268c79d2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bb28f0 .functor AND 1, L_00000268c7baaf50, L_00000268c7ba9f10, C4<1>, C4<1>;
L_00000268c7bb1fc0 .functor AND 1, L_00000268c7bb1460, L_00000268c7ba9dd0, C4<1>, C4<1>;
L_00000268c7bb1460 .functor XOR 1, L_00000268c7baaf50, L_00000268c7ba9f10, C4<0>, C4<0>;
L_00000268c7bb14d0 .functor XOR 1, L_00000268c7bb1460, L_00000268c7ba9dd0, C4<0>, C4<0>;
L_00000268c7bb12a0 .functor OR 1, L_00000268c7bb28f0, L_00000268c7bb1fc0, C4<0>, C4<0>;
v00000268c7b9aa10_0 .net "a", 0 0, L_00000268c7baaf50;  1 drivers
v00000268c7b99a70_0 .net "and_ab", 0 0, L_00000268c7bb28f0;  1 drivers
v00000268c7b9a150_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bb1fc0;  1 drivers
v00000268c7b9a470_0 .net "b", 0 0, L_00000268c7ba9f10;  1 drivers
v00000268c7b9a3d0_0 .net "cin", 0 0, L_00000268c7ba9dd0;  1 drivers
v00000268c7b9a510_0 .net "cout", 0 0, L_00000268c7bb12a0;  1 drivers
v00000268c7b9ab50_0 .net "sum", 0 0, L_00000268c7bb14d0;  1 drivers
v00000268c7b9abf0_0 .net "xor_ab", 0 0, L_00000268c7bb1460;  1 drivers
S_00000268c7b95520 .scope module, "subtrator" "full_adder_32bit_sub" 3 21, 6 1 0, S_00000268c79d1fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "s";
v00000268c7ba9330_0 .net "a", 31 0, v00000268c7ba7f30_0;  alias, 1 drivers
v00000268c7ba89d0_0 .net "b", 31 0, v00000268c7ba7fd0_0;  alias, 1 drivers
v00000268c7ba7490_0 .net "cout", 30 0, L_00000268c7c11bc0;  1 drivers
v00000268c7ba9150_0 .net "s", 32 0, L_00000268c7c10a40;  alias, 1 drivers
L_00000268c7bad4d0 .part v00000268c7ba7f30_0, 0, 1;
L_00000268c7bad930 .part v00000268c7ba7fd0_0, 0, 1;
L_00000268c7bac0d0 .part v00000268c7ba7f30_0, 1, 1;
L_00000268c7bad1b0 .part v00000268c7ba7fd0_0, 1, 1;
L_00000268c7badf70 .part L_00000268c7c11bc0, 0, 1;
L_00000268c7bad9d0 .part v00000268c7ba7f30_0, 2, 1;
L_00000268c7bae0b0 .part v00000268c7ba7fd0_0, 2, 1;
L_00000268c7bac5d0 .part L_00000268c7c11bc0, 1, 1;
L_00000268c7bada70 .part v00000268c7ba7f30_0, 3, 1;
L_00000268c7bae6f0 .part v00000268c7ba7fd0_0, 3, 1;
L_00000268c7badb10 .part L_00000268c7c11bc0, 2, 1;
L_00000268c7bac7b0 .part v00000268c7ba7f30_0, 4, 1;
L_00000268c7bac530 .part v00000268c7ba7fd0_0, 4, 1;
L_00000268c7bae1f0 .part L_00000268c7c11bc0, 3, 1;
L_00000268c7bad570 .part v00000268c7ba7f30_0, 5, 1;
L_00000268c7bae290 .part v00000268c7ba7fd0_0, 5, 1;
L_00000268c7bad890 .part L_00000268c7c11bc0, 4, 1;
L_00000268c7bad250 .part v00000268c7ba7f30_0, 6, 1;
L_00000268c7bac670 .part v00000268c7ba7fd0_0, 6, 1;
L_00000268c7bac170 .part L_00000268c7c11bc0, 5, 1;
L_00000268c7bac710 .part v00000268c7ba7f30_0, 7, 1;
L_00000268c7bac850 .part v00000268c7ba7fd0_0, 7, 1;
L_00000268c7bac210 .part L_00000268c7c11bc0, 6, 1;
L_00000268c7bad610 .part v00000268c7ba7f30_0, 8, 1;
L_00000268c7bac2b0 .part v00000268c7ba7fd0_0, 8, 1;
L_00000268c7bae470 .part L_00000268c7c11bc0, 7, 1;
L_00000268c7baca30 .part v00000268c7ba7f30_0, 9, 1;
L_00000268c7bad7f0 .part v00000268c7ba7fd0_0, 9, 1;
L_00000268c7bade30 .part L_00000268c7c11bc0, 8, 1;
L_00000268c7bae3d0 .part v00000268c7ba7f30_0, 10, 1;
L_00000268c7baccb0 .part v00000268c7ba7fd0_0, 10, 1;
L_00000268c7bad2f0 .part L_00000268c7c11bc0, 9, 1;
L_00000268c7bacb70 .part v00000268c7ba7f30_0, 11, 1;
L_00000268c7bae510 .part v00000268c7ba7fd0_0, 11, 1;
L_00000268c7badbb0 .part L_00000268c7c11bc0, 10, 1;
L_00000268c7bac350 .part v00000268c7ba7f30_0, 12, 1;
L_00000268c7bae330 .part v00000268c7ba7fd0_0, 12, 1;
L_00000268c7bad430 .part L_00000268c7c11bc0, 11, 1;
L_00000268c7bae5b0 .part v00000268c7ba7f30_0, 13, 1;
L_00000268c7bacd50 .part v00000268c7ba7fd0_0, 13, 1;
L_00000268c7bae010 .part L_00000268c7c11bc0, 12, 1;
L_00000268c7bad6b0 .part v00000268c7ba7f30_0, 14, 1;
L_00000268c7bae650 .part v00000268c7ba7fd0_0, 14, 1;
L_00000268c7bac3f0 .part L_00000268c7c11bc0, 13, 1;
L_00000268c7bad750 .part v00000268c7ba7f30_0, 15, 1;
L_00000268c7bac490 .part v00000268c7ba7fd0_0, 15, 1;
L_00000268c7bac8f0 .part L_00000268c7c11bc0, 14, 1;
L_00000268c7badc50 .part v00000268c7ba7f30_0, 16, 1;
L_00000268c7bac990 .part v00000268c7ba7fd0_0, 16, 1;
L_00000268c7bacdf0 .part L_00000268c7c11bc0, 15, 1;
L_00000268c7bace90 .part v00000268c7ba7f30_0, 17, 1;
L_00000268c7bacf30 .part v00000268c7ba7fd0_0, 17, 1;
L_00000268c7badcf0 .part L_00000268c7c11bc0, 16, 1;
L_00000268c7bae8d0 .part v00000268c7ba7f30_0, 18, 1;
L_00000268c7baedd0 .part v00000268c7ba7fd0_0, 18, 1;
L_00000268c7bae970 .part L_00000268c7c11bc0, 17, 1;
L_00000268c7baef10 .part v00000268c7ba7f30_0, 19, 1;
L_00000268c7baea10 .part v00000268c7ba7fd0_0, 19, 1;
L_00000268c7baeab0 .part L_00000268c7c11bc0, 18, 1;
L_00000268c7baeb50 .part v00000268c7ba7f30_0, 20, 1;
L_00000268c7baebf0 .part v00000268c7ba7fd0_0, 20, 1;
L_00000268c7baefb0 .part L_00000268c7c11bc0, 19, 1;
L_00000268c7baee70 .part v00000268c7ba7f30_0, 21, 1;
L_00000268c7baec90 .part v00000268c7ba7fd0_0, 21, 1;
L_00000268c7baed30 .part L_00000268c7c11bc0, 20, 1;
L_00000268c7c11300 .part v00000268c7ba7f30_0, 22, 1;
L_00000268c7c11760 .part v00000268c7ba7fd0_0, 22, 1;
L_00000268c7c11260 .part L_00000268c7c11bc0, 21, 1;
L_00000268c7c122a0 .part v00000268c7ba7f30_0, 23, 1;
L_00000268c7c10b80 .part v00000268c7ba7fd0_0, 23, 1;
L_00000268c7c10680 .part L_00000268c7c11bc0, 22, 1;
L_00000268c7c10040 .part v00000268c7ba7f30_0, 24, 1;
L_00000268c7c100e0 .part v00000268c7ba7fd0_0, 24, 1;
L_00000268c7c10cc0 .part L_00000268c7c11bc0, 23, 1;
L_00000268c7c10d60 .part v00000268c7ba7f30_0, 25, 1;
L_00000268c7c116c0 .part v00000268c7ba7fd0_0, 25, 1;
L_00000268c7c113a0 .part L_00000268c7c11bc0, 24, 1;
L_00000268c7c0fe60 .part v00000268c7ba7f30_0, 26, 1;
L_00000268c7c10180 .part v00000268c7ba7fd0_0, 26, 1;
L_00000268c7c104a0 .part L_00000268c7c11bc0, 25, 1;
L_00000268c7c11800 .part v00000268c7ba7f30_0, 27, 1;
L_00000268c7c10e00 .part v00000268c7ba7fd0_0, 27, 1;
L_00000268c7c0fc80 .part L_00000268c7c11bc0, 26, 1;
L_00000268c7c11940 .part v00000268c7ba7f30_0, 28, 1;
L_00000268c7c0fdc0 .part v00000268c7ba7fd0_0, 28, 1;
L_00000268c7c10220 .part L_00000268c7c11bc0, 27, 1;
L_00000268c7c10360 .part v00000268c7ba7f30_0, 29, 1;
L_00000268c7c10860 .part v00000268c7ba7fd0_0, 29, 1;
L_00000268c7c119e0 .part L_00000268c7c11bc0, 28, 1;
L_00000268c7c109a0 .part v00000268c7ba7f30_0, 30, 1;
L_00000268c7c10900 .part v00000268c7ba7fd0_0, 30, 1;
L_00000268c7c118a0 .part L_00000268c7c11bc0, 29, 1;
LS_00000268c7c11bc0_0_0 .concat8 [ 1 1 1 1], L_00000268c7bff1f0, L_00000268c7c03b50, L_00000268c7c037d0, L_00000268c7c04800;
LS_00000268c7c11bc0_0_4 .concat8 [ 1 1 1 1], L_00000268c7c03c30, L_00000268c7c048e0, L_00000268c7c03df0, L_00000268c7c03d10;
LS_00000268c7c11bc0_0_8 .concat8 [ 1 1 1 1], L_00000268c7c03fb0, L_00000268c7c044f0, L_00000268c7c04cd0, L_00000268c7c034c0;
LS_00000268c7c11bc0_0_12 .concat8 [ 1 1 1 1], L_00000268c7c05210, L_00000268c7c077e0, L_00000268c7c080a0, L_00000268c7c08960;
LS_00000268c7c11bc0_0_16 .concat8 [ 1 1 1 1], L_00000268c7c08420, L_00000268c7c07310, L_00000268c7c07af0, L_00000268c7c07cb0;
LS_00000268c7c11bc0_0_20 .concat8 [ 1 1 1 1], L_00000268c7c07fc0, L_00000268c7c07f50, L_00000268c7c085e0, L_00000268c7c06f90;
LS_00000268c7c11bc0_0_24 .concat8 [ 1 1 1 1], L_00000268c7c08ff0, L_00000268c7c08c00, L_00000268c7c08e30, L_00000268c7c05a20;
LS_00000268c7c11bc0_0_28 .concat8 [ 1 1 1 0], L_00000268c7c056a0, L_00000268c7c06200, L_00000268c7c05c50;
LS_00000268c7c11bc0_1_0 .concat8 [ 4 4 4 4], LS_00000268c7c11bc0_0_0, LS_00000268c7c11bc0_0_4, LS_00000268c7c11bc0_0_8, LS_00000268c7c11bc0_0_12;
LS_00000268c7c11bc0_1_4 .concat8 [ 4 4 4 3], LS_00000268c7c11bc0_0_16, LS_00000268c7c11bc0_0_20, LS_00000268c7c11bc0_0_24, LS_00000268c7c11bc0_0_28;
L_00000268c7c11bc0 .concat8 [ 16 15 0 0], LS_00000268c7c11bc0_1_0, LS_00000268c7c11bc0_1_4;
L_00000268c7c11080 .part v00000268c7ba7f30_0, 31, 1;
L_00000268c7c0fb40 .part v00000268c7ba7fd0_0, 31, 1;
L_00000268c7c10400 .part L_00000268c7c11bc0, 30, 1;
LS_00000268c7c10a40_0_0 .concat8 [ 1 1 1 1], L_00000268c7bfeee0, L_00000268c7bff030, L_00000268c7c03990, L_00000268c7c04870;
LS_00000268c7c10a40_0_4 .concat8 [ 1 1 1 1], L_00000268c7c03ae0, L_00000268c7c033e0, L_00000268c7c045d0, L_00000268c7c04bf0;
LS_00000268c7c10a40_0_8 .concat8 [ 1 1 1 1], L_00000268c7c03d80, L_00000268c7c04aa0, L_00000268c7c03f40, L_00000268c7c03370;
LS_00000268c7c10a40_0_12 .concat8 [ 1 1 1 1], L_00000268c7c04f00, L_00000268c7c05050, L_00000268c7c07770, L_00000268c7c07850;
LS_00000268c7c10a40_0_16 .concat8 [ 1 1 1 1], L_00000268c7c07000, L_00000268c7c07540, L_00000268c7c08500, L_00000268c7c082d0;
LS_00000268c7c10a40_0_20 .concat8 [ 1 1 1 1], L_00000268c7c07d90, L_00000268c7c072a0, L_00000268c7c07070, L_00000268c7c08880;
LS_00000268c7c10a40_0_24 .concat8 [ 1 1 1 1], L_00000268c7c08f80, L_00000268c7c09060, L_00000268c7c08dc0, L_00000268c7c05e80;
LS_00000268c7c10a40_0_28 .concat8 [ 1 1 1 1], L_00000268c7c064a0, L_00000268c7c06510, L_00000268c7c06b30, L_00000268c7c06820;
LS_00000268c7c10a40_0_32 .concat8 [ 1 0 0 0], L_00000268c7c05710;
LS_00000268c7c10a40_1_0 .concat8 [ 4 4 4 4], LS_00000268c7c10a40_0_0, LS_00000268c7c10a40_0_4, LS_00000268c7c10a40_0_8, LS_00000268c7c10a40_0_12;
LS_00000268c7c10a40_1_4 .concat8 [ 4 4 4 4], LS_00000268c7c10a40_0_16, LS_00000268c7c10a40_0_20, LS_00000268c7c10a40_0_24, LS_00000268c7c10a40_0_28;
LS_00000268c7c10a40_1_8 .concat8 [ 1 0 0 0], LS_00000268c7c10a40_0_32;
L_00000268c7c10a40 .concat8 [ 16 16 1 0], LS_00000268c7c10a40_1_0, LS_00000268c7c10a40_1_4, LS_00000268c7c10a40_1_8;
S_00000268c7b95200 .scope module, "f0" "full_adder_1bit_sub" 6 9, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfe0e0 .functor NOT 1, L_00000268c7bad930, C4<0>, C4<0>, C4<0>;
L_00000268c7bfe230 .functor AND 1, L_00000268c7bad4d0, L_00000268c7bfe0e0, C4<1>, C4<1>;
L_00000268c7bb30f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000268c7bfe310 .functor AND 1, L_00000268c7bff0a0, L_00000268c7bb30f0, C4<1>, C4<1>;
L_00000268c7bff0a0 .functor XOR 1, L_00000268c7bad4d0, L_00000268c7bfe0e0, C4<0>, C4<0>;
L_00000268c7bfeee0 .functor XOR 1, L_00000268c7bff0a0, L_00000268c7bb30f0, C4<0>, C4<0>;
L_00000268c7bff1f0 .functor OR 1, L_00000268c7bfe230, L_00000268c7bfe310, C4<0>, C4<0>;
v00000268c7b97950_0 .net "a", 0 0, L_00000268c7bad4d0;  1 drivers
v00000268c7b994d0_0 .net "and_ab", 0 0, L_00000268c7bfe230;  1 drivers
v00000268c7b98d50_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bfe310;  1 drivers
v00000268c7b99430_0 .net "b", 0 0, L_00000268c7bad930;  1 drivers
v00000268c7b97630_0 .net "cin", 0 0, L_00000268c7bb30f0;  1 drivers
v00000268c7b97d10_0 .net "cout", 0 0, L_00000268c7bff1f0;  1 drivers
v00000268c7b985d0_0 .net "not_b", 0 0, L_00000268c7bfe0e0;  1 drivers
v00000268c7b971d0_0 .net "sum", 0 0, L_00000268c7bfeee0;  1 drivers
v00000268c7b97e50_0 .net "xor_ab", 0 0, L_00000268c7bff0a0;  1 drivers
S_00000268c7b961a0 .scope module, "f1" "full_adder_1bit_sub" 6 11, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7bfefc0 .functor NOT 1, L_00000268c7bad1b0, C4<0>, C4<0>, C4<0>;
L_00000268c7bff110 .functor AND 1, L_00000268c7bac0d0, L_00000268c7bfefc0, C4<1>, C4<1>;
L_00000268c7bff180 .functor AND 1, L_00000268c7bfef50, L_00000268c7badf70, C4<1>, C4<1>;
L_00000268c7bfef50 .functor XOR 1, L_00000268c7bac0d0, L_00000268c7bfefc0, C4<0>, C4<0>;
L_00000268c7bff030 .functor XOR 1, L_00000268c7bfef50, L_00000268c7badf70, C4<0>, C4<0>;
L_00000268c7c03b50 .functor OR 1, L_00000268c7bff110, L_00000268c7bff180, C4<0>, C4<0>;
v00000268c7b98c10_0 .net "a", 0 0, L_00000268c7bac0d0;  1 drivers
v00000268c7b99570_0 .net "and_ab", 0 0, L_00000268c7bff110;  1 drivers
v00000268c7b98030_0 .net "and_xor_ab_cin", 0 0, L_00000268c7bff180;  1 drivers
v00000268c7b97770_0 .net "b", 0 0, L_00000268c7bad1b0;  1 drivers
v00000268c7b99610_0 .net "cin", 0 0, L_00000268c7badf70;  1 drivers
v00000268c7b99750_0 .net "cout", 0 0, L_00000268c7c03b50;  1 drivers
v00000268c7b98a30_0 .net "not_b", 0 0, L_00000268c7bfefc0;  1 drivers
v00000268c7b97ef0_0 .net "sum", 0 0, L_00000268c7bff030;  1 drivers
v00000268c7b97db0_0 .net "xor_ab", 0 0, L_00000268c7bfef50;  1 drivers
S_00000268c7b95cf0 .scope module, "f10" "full_adder_1bit_sub" 6 29, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c04790 .functor NOT 1, L_00000268c7baccb0, C4<0>, C4<0>, C4<0>;
L_00000268c7c049c0 .functor AND 1, L_00000268c7bae3d0, L_00000268c7c04790, C4<1>, C4<1>;
L_00000268c7c04b10 .functor AND 1, L_00000268c7c04b80, L_00000268c7bad2f0, C4<1>, C4<1>;
L_00000268c7c04b80 .functor XOR 1, L_00000268c7bae3d0, L_00000268c7c04790, C4<0>, C4<0>;
L_00000268c7c03f40 .functor XOR 1, L_00000268c7c04b80, L_00000268c7bad2f0, C4<0>, C4<0>;
L_00000268c7c04cd0 .functor OR 1, L_00000268c7c049c0, L_00000268c7c04b10, C4<0>, C4<0>;
v00000268c7b988f0_0 .net "a", 0 0, L_00000268c7bae3d0;  1 drivers
v00000268c7b983f0_0 .net "and_ab", 0 0, L_00000268c7c049c0;  1 drivers
v00000268c7b98350_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c04b10;  1 drivers
v00000268c7b97310_0 .net "b", 0 0, L_00000268c7baccb0;  1 drivers
v00000268c7b99110_0 .net "cin", 0 0, L_00000268c7bad2f0;  1 drivers
v00000268c7b97f90_0 .net "cout", 0 0, L_00000268c7c04cd0;  1 drivers
v00000268c7b973b0_0 .net "not_b", 0 0, L_00000268c7c04790;  1 drivers
v00000268c7b98490_0 .net "sum", 0 0, L_00000268c7c03f40;  1 drivers
v00000268c7b979f0_0 .net "xor_ab", 0 0, L_00000268c7c04b80;  1 drivers
S_00000268c7b96010 .scope module, "f11" "full_adder_1bit_sub" 6 31, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c04020 .functor NOT 1, L_00000268c7bae510, C4<0>, C4<0>, C4<0>;
L_00000268c7c04d40 .functor AND 1, L_00000268c7bacb70, L_00000268c7c04020, C4<1>, C4<1>;
L_00000268c7c04e90 .functor AND 1, L_00000268c7c03300, L_00000268c7badbb0, C4<1>, C4<1>;
L_00000268c7c03300 .functor XOR 1, L_00000268c7bacb70, L_00000268c7c04020, C4<0>, C4<0>;
L_00000268c7c03370 .functor XOR 1, L_00000268c7c03300, L_00000268c7badbb0, C4<0>, C4<0>;
L_00000268c7c034c0 .functor OR 1, L_00000268c7c04d40, L_00000268c7c04e90, C4<0>, C4<0>;
v00000268c7b98f30_0 .net "a", 0 0, L_00000268c7bacb70;  1 drivers
v00000268c7b98530_0 .net "and_ab", 0 0, L_00000268c7c04d40;  1 drivers
v00000268c7b97a90_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c04e90;  1 drivers
v00000268c7b978b0_0 .net "b", 0 0, L_00000268c7bae510;  1 drivers
v00000268c7b98990_0 .net "cin", 0 0, L_00000268c7badbb0;  1 drivers
v00000268c7b980d0_0 .net "cout", 0 0, L_00000268c7c034c0;  1 drivers
v00000268c7b98ad0_0 .net "not_b", 0 0, L_00000268c7c04020;  1 drivers
v00000268c7b991b0_0 .net "sum", 0 0, L_00000268c7c03370;  1 drivers
v00000268c7b997f0_0 .net "xor_ab", 0 0, L_00000268c7c03300;  1 drivers
S_00000268c7b96b00 .scope module, "f12" "full_adder_1bit_sub" 6 33, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c03610 .functor NOT 1, L_00000268c7bae330, C4<0>, C4<0>, C4<0>;
L_00000268c7c03530 .functor AND 1, L_00000268c7bac350, L_00000268c7c03610, C4<1>, C4<1>;
L_00000268c7c035a0 .functor AND 1, L_00000268c7c04fe0, L_00000268c7bad430, C4<1>, C4<1>;
L_00000268c7c04fe0 .functor XOR 1, L_00000268c7bac350, L_00000268c7c03610, C4<0>, C4<0>;
L_00000268c7c04f00 .functor XOR 1, L_00000268c7c04fe0, L_00000268c7bad430, C4<0>, C4<0>;
L_00000268c7c05210 .functor OR 1, L_00000268c7c03530, L_00000268c7c035a0, C4<0>, C4<0>;
v00000268c7b996b0_0 .net "a", 0 0, L_00000268c7bac350;  1 drivers
v00000268c7b97810_0 .net "and_ab", 0 0, L_00000268c7c03530;  1 drivers
v00000268c7b97b30_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c035a0;  1 drivers
v00000268c7b97270_0 .net "b", 0 0, L_00000268c7bae330;  1 drivers
v00000268c7b98170_0 .net "cin", 0 0, L_00000268c7bad430;  1 drivers
v00000268c7b97450_0 .net "cout", 0 0, L_00000268c7c05210;  1 drivers
v00000268c7b974f0_0 .net "not_b", 0 0, L_00000268c7c03610;  1 drivers
v00000268c7b97bd0_0 .net "sum", 0 0, L_00000268c7c04f00;  1 drivers
v00000268c7b98210_0 .net "xor_ab", 0 0, L_00000268c7c04fe0;  1 drivers
S_00000268c7b96650 .scope module, "f13" "full_adder_1bit_sub" 6 35, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c05130 .functor NOT 1, L_00000268c7bacd50, C4<0>, C4<0>, C4<0>;
L_00000268c7c050c0 .functor AND 1, L_00000268c7bae5b0, L_00000268c7c05130, C4<1>, C4<1>;
L_00000268c7c051a0 .functor AND 1, L_00000268c7c04f70, L_00000268c7bae010, C4<1>, C4<1>;
L_00000268c7c04f70 .functor XOR 1, L_00000268c7bae5b0, L_00000268c7c05130, C4<0>, C4<0>;
L_00000268c7c05050 .functor XOR 1, L_00000268c7c04f70, L_00000268c7bae010, C4<0>, C4<0>;
L_00000268c7c077e0 .functor OR 1, L_00000268c7c050c0, L_00000268c7c051a0, C4<0>, C4<0>;
v00000268c7b99250_0 .net "a", 0 0, L_00000268c7bae5b0;  1 drivers
v00000268c7b97090_0 .net "and_ab", 0 0, L_00000268c7c050c0;  1 drivers
v00000268c7b97130_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c051a0;  1 drivers
v00000268c7b98cb0_0 .net "b", 0 0, L_00000268c7bacd50;  1 drivers
v00000268c7b98b70_0 .net "cin", 0 0, L_00000268c7bae010;  1 drivers
v00000268c7b982b0_0 .net "cout", 0 0, L_00000268c7c077e0;  1 drivers
v00000268c7b97590_0 .net "not_b", 0 0, L_00000268c7c05130;  1 drivers
v00000268c7b98e90_0 .net "sum", 0 0, L_00000268c7c05050;  1 drivers
v00000268c7b992f0_0 .net "xor_ab", 0 0, L_00000268c7c04f70;  1 drivers
S_00000268c7b96e20 .scope module, "f14" "full_adder_1bit_sub" 6 37, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c075b0 .functor NOT 1, L_00000268c7bae650, C4<0>, C4<0>, C4<0>;
L_00000268c7c07620 .functor AND 1, L_00000268c7bad6b0, L_00000268c7c075b0, C4<1>, C4<1>;
L_00000268c7c07690 .functor AND 1, L_00000268c7c07700, L_00000268c7bac3f0, C4<1>, C4<1>;
L_00000268c7c07700 .functor XOR 1, L_00000268c7bad6b0, L_00000268c7c075b0, C4<0>, C4<0>;
L_00000268c7c07770 .functor XOR 1, L_00000268c7c07700, L_00000268c7bac3f0, C4<0>, C4<0>;
L_00000268c7c080a0 .functor OR 1, L_00000268c7c07620, L_00000268c7c07690, C4<0>, C4<0>;
v00000268c7b976d0_0 .net "a", 0 0, L_00000268c7bad6b0;  1 drivers
v00000268c7b97c70_0 .net "and_ab", 0 0, L_00000268c7c07620;  1 drivers
v00000268c7b98df0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c07690;  1 drivers
v00000268c7b98670_0 .net "b", 0 0, L_00000268c7bae650;  1 drivers
v00000268c7b98710_0 .net "cin", 0 0, L_00000268c7bac3f0;  1 drivers
v00000268c7b987b0_0 .net "cout", 0 0, L_00000268c7c080a0;  1 drivers
v00000268c7b98850_0 .net "not_b", 0 0, L_00000268c7c075b0;  1 drivers
v00000268c7b99390_0 .net "sum", 0 0, L_00000268c7c07770;  1 drivers
v00000268c7b99070_0 .net "xor_ab", 0 0, L_00000268c7c07700;  1 drivers
S_00000268c7b956b0 .scope module, "f15" "full_adder_1bit_sub" 6 39, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c08a40 .functor NOT 1, L_00000268c7bac490, C4<0>, C4<0>, C4<0>;
L_00000268c7c078c0 .functor AND 1, L_00000268c7bad750, L_00000268c7c08a40, C4<1>, C4<1>;
L_00000268c7c08730 .functor AND 1, L_00000268c7c07b60, L_00000268c7bac8f0, C4<1>, C4<1>;
L_00000268c7c07b60 .functor XOR 1, L_00000268c7bad750, L_00000268c7c08a40, C4<0>, C4<0>;
L_00000268c7c07850 .functor XOR 1, L_00000268c7c07b60, L_00000268c7bac8f0, C4<0>, C4<0>;
L_00000268c7c08960 .functor OR 1, L_00000268c7c078c0, L_00000268c7c08730, C4<0>, C4<0>;
v00000268c7b9cfe0_0 .net "a", 0 0, L_00000268c7bad750;  1 drivers
v00000268c7b9c540_0 .net "and_ab", 0 0, L_00000268c7c078c0;  1 drivers
v00000268c7b9baa0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c08730;  1 drivers
v00000268c7b9c5e0_0 .net "b", 0 0, L_00000268c7bac490;  1 drivers
v00000268c7b9ba00_0 .net "cin", 0 0, L_00000268c7bac8f0;  1 drivers
v00000268c7b9c180_0 .net "cout", 0 0, L_00000268c7c08960;  1 drivers
v00000268c7b9d4e0_0 .net "not_b", 0 0, L_00000268c7c08a40;  1 drivers
v00000268c7b9bb40_0 .net "sum", 0 0, L_00000268c7c07850;  1 drivers
v00000268c7b9d440_0 .net "xor_ab", 0 0, L_00000268c7c07b60;  1 drivers
S_00000268c7b95840 .scope module, "f16" "full_adder_1bit_sub" 6 41, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c07a80 .functor NOT 1, L_00000268c7bac990, C4<0>, C4<0>, C4<0>;
L_00000268c7c07e00 .functor AND 1, L_00000268c7badc50, L_00000268c7c07a80, C4<1>, C4<1>;
L_00000268c7c07380 .functor AND 1, L_00000268c7c08030, L_00000268c7bacdf0, C4<1>, C4<1>;
L_00000268c7c08030 .functor XOR 1, L_00000268c7badc50, L_00000268c7c07a80, C4<0>, C4<0>;
L_00000268c7c07000 .functor XOR 1, L_00000268c7c08030, L_00000268c7bacdf0, C4<0>, C4<0>;
L_00000268c7c08420 .functor OR 1, L_00000268c7c07e00, L_00000268c7c07380, C4<0>, C4<0>;
v00000268c7b9b1e0_0 .net "a", 0 0, L_00000268c7badc50;  1 drivers
v00000268c7b9b6e0_0 .net "and_ab", 0 0, L_00000268c7c07e00;  1 drivers
v00000268c7b9d080_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c07380;  1 drivers
v00000268c7b9b5a0_0 .net "b", 0 0, L_00000268c7bac990;  1 drivers
v00000268c7b9b500_0 .net "cin", 0 0, L_00000268c7bacdf0;  1 drivers
v00000268c7b9bdc0_0 .net "cout", 0 0, L_00000268c7c08420;  1 drivers
v00000268c7b9bbe0_0 .net "not_b", 0 0, L_00000268c7c07a80;  1 drivers
v00000268c7b9b780_0 .net "sum", 0 0, L_00000268c7c07000;  1 drivers
v00000268c7b9bc80_0 .net "xor_ab", 0 0, L_00000268c7c08030;  1 drivers
S_00000268c7b96330 .scope module, "f17" "full_adder_1bit_sub" 6 43, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c074d0 .functor NOT 1, L_00000268c7bacf30, C4<0>, C4<0>, C4<0>;
L_00000268c7c07930 .functor AND 1, L_00000268c7bace90, L_00000268c7c074d0, C4<1>, C4<1>;
L_00000268c7c08ab0 .functor AND 1, L_00000268c7c079a0, L_00000268c7badcf0, C4<1>, C4<1>;
L_00000268c7c079a0 .functor XOR 1, L_00000268c7bace90, L_00000268c7c074d0, C4<0>, C4<0>;
L_00000268c7c07540 .functor XOR 1, L_00000268c7c079a0, L_00000268c7badcf0, C4<0>, C4<0>;
L_00000268c7c07310 .functor OR 1, L_00000268c7c07930, L_00000268c7c08ab0, C4<0>, C4<0>;
v00000268c7b9b640_0 .net "a", 0 0, L_00000268c7bace90;  1 drivers
v00000268c7b9c0e0_0 .net "and_ab", 0 0, L_00000268c7c07930;  1 drivers
v00000268c7b9b0a0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c08ab0;  1 drivers
v00000268c7b9cd60_0 .net "b", 0 0, L_00000268c7bacf30;  1 drivers
v00000268c7b9bfa0_0 .net "cin", 0 0, L_00000268c7badcf0;  1 drivers
v00000268c7b9c720_0 .net "cout", 0 0, L_00000268c7c07310;  1 drivers
v00000268c7b9b280_0 .net "not_b", 0 0, L_00000268c7c074d0;  1 drivers
v00000268c7b9c220_0 .net "sum", 0 0, L_00000268c7c07540;  1 drivers
v00000268c7b9be60_0 .net "xor_ab", 0 0, L_00000268c7c079a0;  1 drivers
S_00000268c7b959d0 .scope module, "f18" "full_adder_1bit_sub" 6 45, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c07a10 .functor NOT 1, L_00000268c7baedd0, C4<0>, C4<0>, C4<0>;
L_00000268c7c073f0 .functor AND 1, L_00000268c7bae8d0, L_00000268c7c07a10, C4<1>, C4<1>;
L_00000268c7c07150 .functor AND 1, L_00000268c7c07e70, L_00000268c7bae970, C4<1>, C4<1>;
L_00000268c7c07e70 .functor XOR 1, L_00000268c7bae8d0, L_00000268c7c07a10, C4<0>, C4<0>;
L_00000268c7c08500 .functor XOR 1, L_00000268c7c07e70, L_00000268c7bae970, C4<0>, C4<0>;
L_00000268c7c07af0 .functor OR 1, L_00000268c7c073f0, L_00000268c7c07150, C4<0>, C4<0>;
v00000268c7b9c7c0_0 .net "a", 0 0, L_00000268c7bae8d0;  1 drivers
v00000268c7b9bd20_0 .net "and_ab", 0 0, L_00000268c7c073f0;  1 drivers
v00000268c7b9bf00_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c07150;  1 drivers
v00000268c7b9d580_0 .net "b", 0 0, L_00000268c7baedd0;  1 drivers
v00000268c7b9c040_0 .net "cin", 0 0, L_00000268c7bae970;  1 drivers
v00000268c7b9c2c0_0 .net "cout", 0 0, L_00000268c7c07af0;  1 drivers
v00000268c7b9c900_0 .net "not_b", 0 0, L_00000268c7c07a10;  1 drivers
v00000268c7b9d1c0_0 .net "sum", 0 0, L_00000268c7c08500;  1 drivers
v00000268c7b9d800_0 .net "xor_ab", 0 0, L_00000268c7c07e70;  1 drivers
S_00000268c7ba4810 .scope module, "f19" "full_adder_1bit_sub" 6 47, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c088f0 .functor NOT 1, L_00000268c7baea10, C4<0>, C4<0>, C4<0>;
L_00000268c7c07bd0 .functor AND 1, L_00000268c7baef10, L_00000268c7c088f0, C4<1>, C4<1>;
L_00000268c7c08260 .functor AND 1, L_00000268c7c089d0, L_00000268c7baeab0, C4<1>, C4<1>;
L_00000268c7c089d0 .functor XOR 1, L_00000268c7baef10, L_00000268c7c088f0, C4<0>, C4<0>;
L_00000268c7c082d0 .functor XOR 1, L_00000268c7c089d0, L_00000268c7baeab0, C4<0>, C4<0>;
L_00000268c7c07cb0 .functor OR 1, L_00000268c7c07bd0, L_00000268c7c08260, C4<0>, C4<0>;
v00000268c7b9d620_0 .net "a", 0 0, L_00000268c7baef10;  1 drivers
v00000268c7b9b820_0 .net "and_ab", 0 0, L_00000268c7c07bd0;  1 drivers
v00000268c7b9c360_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c08260;  1 drivers
v00000268c7b9b320_0 .net "b", 0 0, L_00000268c7baea10;  1 drivers
v00000268c7b9c400_0 .net "cin", 0 0, L_00000268c7baeab0;  1 drivers
v00000268c7b9b460_0 .net "cout", 0 0, L_00000268c7c07cb0;  1 drivers
v00000268c7b9b8c0_0 .net "not_b", 0 0, L_00000268c7c088f0;  1 drivers
v00000268c7b9c4a0_0 .net "sum", 0 0, L_00000268c7c082d0;  1 drivers
v00000268c7b9c680_0 .net "xor_ab", 0 0, L_00000268c7c089d0;  1 drivers
S_00000268c7ba4040 .scope module, "f2" "full_adder_1bit_sub" 6 13, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c043a0 .functor NOT 1, L_00000268c7bae0b0, C4<0>, C4<0>, C4<0>;
L_00000268c7c04250 .functor AND 1, L_00000268c7bad9d0, L_00000268c7c043a0, C4<1>, C4<1>;
L_00000268c7c04db0 .functor AND 1, L_00000268c7c04e20, L_00000268c7bac5d0, C4<1>, C4<1>;
L_00000268c7c04e20 .functor XOR 1, L_00000268c7bad9d0, L_00000268c7c043a0, C4<0>, C4<0>;
L_00000268c7c03990 .functor XOR 1, L_00000268c7c04e20, L_00000268c7bac5d0, C4<0>, C4<0>;
L_00000268c7c037d0 .functor OR 1, L_00000268c7c04250, L_00000268c7c04db0, C4<0>, C4<0>;
v00000268c7b9d260_0 .net "a", 0 0, L_00000268c7bad9d0;  1 drivers
v00000268c7b9d6c0_0 .net "and_ab", 0 0, L_00000268c7c04250;  1 drivers
v00000268c7b9d760_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c04db0;  1 drivers
v00000268c7b9ccc0_0 .net "b", 0 0, L_00000268c7bae0b0;  1 drivers
v00000268c7b9cb80_0 .net "cin", 0 0, L_00000268c7bac5d0;  1 drivers
v00000268c7b9c860_0 .net "cout", 0 0, L_00000268c7c037d0;  1 drivers
v00000268c7b9b140_0 .net "not_b", 0 0, L_00000268c7c043a0;  1 drivers
v00000268c7b9b3c0_0 .net "sum", 0 0, L_00000268c7c03990;  1 drivers
v00000268c7b9b960_0 .net "xor_ab", 0 0, L_00000268c7c04e20;  1 drivers
S_00000268c7ba3550 .scope module, "f20" "full_adder_1bit_sub" 6 49, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c07ee0 .functor NOT 1, L_00000268c7baebf0, C4<0>, C4<0>, C4<0>;
L_00000268c7c08110 .functor AND 1, L_00000268c7baeb50, L_00000268c7c07ee0, C4<1>, C4<1>;
L_00000268c7c07460 .functor AND 1, L_00000268c7c07d20, L_00000268c7baefb0, C4<1>, C4<1>;
L_00000268c7c07d20 .functor XOR 1, L_00000268c7baeb50, L_00000268c7c07ee0, C4<0>, C4<0>;
L_00000268c7c07d90 .functor XOR 1, L_00000268c7c07d20, L_00000268c7baefb0, C4<0>, C4<0>;
L_00000268c7c07fc0 .functor OR 1, L_00000268c7c08110, L_00000268c7c07460, C4<0>, C4<0>;
v00000268c7b9c9a0_0 .net "a", 0 0, L_00000268c7baeb50;  1 drivers
v00000268c7b9ca40_0 .net "and_ab", 0 0, L_00000268c7c08110;  1 drivers
v00000268c7b9ce00_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c07460;  1 drivers
v00000268c7b9cae0_0 .net "b", 0 0, L_00000268c7baebf0;  1 drivers
v00000268c7b9cc20_0 .net "cin", 0 0, L_00000268c7baefb0;  1 drivers
v00000268c7b9cea0_0 .net "cout", 0 0, L_00000268c7c07fc0;  1 drivers
v00000268c7b9d300_0 .net "not_b", 0 0, L_00000268c7c07ee0;  1 drivers
v00000268c7b9d120_0 .net "sum", 0 0, L_00000268c7c07d90;  1 drivers
v00000268c7b9cf40_0 .net "xor_ab", 0 0, L_00000268c7c07d20;  1 drivers
S_00000268c7ba4e50 .scope module, "f21" "full_adder_1bit_sub" 6 51, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c08180 .functor NOT 1, L_00000268c7baec90, C4<0>, C4<0>, C4<0>;
L_00000268c7c081f0 .functor AND 1, L_00000268c7baee70, L_00000268c7c08180, C4<1>, C4<1>;
L_00000268c7c08340 .functor AND 1, L_00000268c7c06f20, L_00000268c7baed30, C4<1>, C4<1>;
L_00000268c7c06f20 .functor XOR 1, L_00000268c7baee70, L_00000268c7c08180, C4<0>, C4<0>;
L_00000268c7c072a0 .functor XOR 1, L_00000268c7c06f20, L_00000268c7baed30, C4<0>, C4<0>;
L_00000268c7c07f50 .functor OR 1, L_00000268c7c081f0, L_00000268c7c08340, C4<0>, C4<0>;
v00000268c7b9d3a0_0 .net "a", 0 0, L_00000268c7baee70;  1 drivers
v00000268c7b9eca0_0 .net "and_ab", 0 0, L_00000268c7c081f0;  1 drivers
v00000268c7b9f240_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c08340;  1 drivers
v00000268c7b9ee80_0 .net "b", 0 0, L_00000268c7baec90;  1 drivers
v00000268c7b9e3e0_0 .net "cin", 0 0, L_00000268c7baed30;  1 drivers
v00000268c7b9e200_0 .net "cout", 0 0, L_00000268c7c07f50;  1 drivers
v00000268c7b9f920_0 .net "not_b", 0 0, L_00000268c7c08180;  1 drivers
v00000268c7b9de40_0 .net "sum", 0 0, L_00000268c7c072a0;  1 drivers
v00000268c7b9f9c0_0 .net "xor_ab", 0 0, L_00000268c7c06f20;  1 drivers
S_00000268c7ba4360 .scope module, "f22" "full_adder_1bit_sub" 6 53, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c07c40 .functor NOT 1, L_00000268c7c11760, C4<0>, C4<0>, C4<0>;
L_00000268c7c083b0 .functor AND 1, L_00000268c7c11300, L_00000268c7c07c40, C4<1>, C4<1>;
L_00000268c7c08490 .functor AND 1, L_00000268c7c08570, L_00000268c7c11260, C4<1>, C4<1>;
L_00000268c7c08570 .functor XOR 1, L_00000268c7c11300, L_00000268c7c07c40, C4<0>, C4<0>;
L_00000268c7c07070 .functor XOR 1, L_00000268c7c08570, L_00000268c7c11260, C4<0>, C4<0>;
L_00000268c7c085e0 .functor OR 1, L_00000268c7c083b0, L_00000268c7c08490, C4<0>, C4<0>;
v00000268c7b9d9e0_0 .net "a", 0 0, L_00000268c7c11300;  1 drivers
v00000268c7b9dee0_0 .net "and_ab", 0 0, L_00000268c7c083b0;  1 drivers
v00000268c7b9f880_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c08490;  1 drivers
v00000268c7b9dda0_0 .net "b", 0 0, L_00000268c7c11760;  1 drivers
v00000268c7b9dd00_0 .net "cin", 0 0, L_00000268c7c11260;  1 drivers
v00000268c7b9e5c0_0 .net "cout", 0 0, L_00000268c7c085e0;  1 drivers
v00000268c7b9e480_0 .net "not_b", 0 0, L_00000268c7c07c40;  1 drivers
v00000268c7b9df80_0 .net "sum", 0 0, L_00000268c7c07070;  1 drivers
v00000268c7b9e2a0_0 .net "xor_ab", 0 0, L_00000268c7c08570;  1 drivers
S_00000268c7ba3230 .scope module, "f23" "full_adder_1bit_sub" 6 55, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c08650 .functor NOT 1, L_00000268c7c10b80, C4<0>, C4<0>, C4<0>;
L_00000268c7c086c0 .functor AND 1, L_00000268c7c122a0, L_00000268c7c08650, C4<1>, C4<1>;
L_00000268c7c087a0 .functor AND 1, L_00000268c7c08810, L_00000268c7c10680, C4<1>, C4<1>;
L_00000268c7c08810 .functor XOR 1, L_00000268c7c122a0, L_00000268c7c08650, C4<0>, C4<0>;
L_00000268c7c08880 .functor XOR 1, L_00000268c7c08810, L_00000268c7c10680, C4<0>, C4<0>;
L_00000268c7c06f90 .functor OR 1, L_00000268c7c086c0, L_00000268c7c087a0, C4<0>, C4<0>;
v00000268c7b9d940_0 .net "a", 0 0, L_00000268c7c122a0;  1 drivers
v00000268c7b9e020_0 .net "and_ab", 0 0, L_00000268c7c086c0;  1 drivers
v00000268c7b9e840_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c087a0;  1 drivers
v00000268c7b9e340_0 .net "b", 0 0, L_00000268c7c10b80;  1 drivers
v00000268c7b9e7a0_0 .net "cin", 0 0, L_00000268c7c10680;  1 drivers
v00000268c7b9e0c0_0 .net "cout", 0 0, L_00000268c7c06f90;  1 drivers
v00000268c7b9f100_0 .net "not_b", 0 0, L_00000268c7c08650;  1 drivers
v00000268c7b9e160_0 .net "sum", 0 0, L_00000268c7c08880;  1 drivers
v00000268c7b9e520_0 .net "xor_ab", 0 0, L_00000268c7c08810;  1 drivers
S_00000268c7ba4cc0 .scope module, "f24" "full_adder_1bit_sub" 6 57, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c070e0 .functor NOT 1, L_00000268c7c100e0, C4<0>, C4<0>, C4<0>;
L_00000268c7c071c0 .functor AND 1, L_00000268c7c10040, L_00000268c7c070e0, C4<1>, C4<1>;
L_00000268c7c07230 .functor AND 1, L_00000268c7c090d0, L_00000268c7c10cc0, C4<1>, C4<1>;
L_00000268c7c090d0 .functor XOR 1, L_00000268c7c10040, L_00000268c7c070e0, C4<0>, C4<0>;
L_00000268c7c08f80 .functor XOR 1, L_00000268c7c090d0, L_00000268c7c10cc0, C4<0>, C4<0>;
L_00000268c7c08ff0 .functor OR 1, L_00000268c7c071c0, L_00000268c7c07230, C4<0>, C4<0>;
v00000268c7b9e8e0_0 .net "a", 0 0, L_00000268c7c10040;  1 drivers
v00000268c7b9fa60_0 .net "and_ab", 0 0, L_00000268c7c071c0;  1 drivers
v00000268c7b9efc0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c07230;  1 drivers
v00000268c7b9e660_0 .net "b", 0 0, L_00000268c7c100e0;  1 drivers
v00000268c7b9e700_0 .net "cin", 0 0, L_00000268c7c10cc0;  1 drivers
v00000268c7b9ff60_0 .net "cout", 0 0, L_00000268c7c08ff0;  1 drivers
v00000268c7b9e980_0 .net "not_b", 0 0, L_00000268c7c070e0;  1 drivers
v00000268c7b9ea20_0 .net "sum", 0 0, L_00000268c7c08f80;  1 drivers
v00000268c7b9eac0_0 .net "xor_ab", 0 0, L_00000268c7c090d0;  1 drivers
S_00000268c7ba49a0 .scope module, "f25" "full_adder_1bit_sub" 6 59, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c08d50 .functor NOT 1, L_00000268c7c116c0, C4<0>, C4<0>, C4<0>;
L_00000268c7c08c70 .functor AND 1, L_00000268c7c10d60, L_00000268c7c08d50, C4<1>, C4<1>;
L_00000268c7c08b90 .functor AND 1, L_00000268c7c09140, L_00000268c7c113a0, C4<1>, C4<1>;
L_00000268c7c09140 .functor XOR 1, L_00000268c7c10d60, L_00000268c7c08d50, C4<0>, C4<0>;
L_00000268c7c09060 .functor XOR 1, L_00000268c7c09140, L_00000268c7c113a0, C4<0>, C4<0>;
L_00000268c7c08c00 .functor OR 1, L_00000268c7c08c70, L_00000268c7c08b90, C4<0>, C4<0>;
v00000268c7b9f7e0_0 .net "a", 0 0, L_00000268c7c10d60;  1 drivers
v00000268c7b9eb60_0 .net "and_ab", 0 0, L_00000268c7c08c70;  1 drivers
v00000268c7b9ec00_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c08b90;  1 drivers
v00000268c7b9f6a0_0 .net "b", 0 0, L_00000268c7c116c0;  1 drivers
v00000268c7b9fb00_0 .net "cin", 0 0, L_00000268c7c113a0;  1 drivers
v00000268c7b9ed40_0 .net "cout", 0 0, L_00000268c7c08c00;  1 drivers
v00000268c7b9fba0_0 .net "not_b", 0 0, L_00000268c7c08d50;  1 drivers
v00000268c7b9f060_0 .net "sum", 0 0, L_00000268c7c09060;  1 drivers
v00000268c7b9ede0_0 .net "xor_ab", 0 0, L_00000268c7c09140;  1 drivers
S_00000268c7ba30a0 .scope module, "f26" "full_adder_1bit_sub" 6 61, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c091b0 .functor NOT 1, L_00000268c7c10180, C4<0>, C4<0>, C4<0>;
L_00000268c7c09220 .functor AND 1, L_00000268c7c0fe60, L_00000268c7c091b0, C4<1>, C4<1>;
L_00000268c7c08b20 .functor AND 1, L_00000268c7c08ce0, L_00000268c7c104a0, C4<1>, C4<1>;
L_00000268c7c08ce0 .functor XOR 1, L_00000268c7c0fe60, L_00000268c7c091b0, C4<0>, C4<0>;
L_00000268c7c08dc0 .functor XOR 1, L_00000268c7c08ce0, L_00000268c7c104a0, C4<0>, C4<0>;
L_00000268c7c08e30 .functor OR 1, L_00000268c7c09220, L_00000268c7c08b20, C4<0>, C4<0>;
v00000268c7b9dbc0_0 .net "a", 0 0, L_00000268c7c0fe60;  1 drivers
v00000268c7b9ef20_0 .net "and_ab", 0 0, L_00000268c7c09220;  1 drivers
v00000268c7b9da80_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c08b20;  1 drivers
v00000268c7b9fc40_0 .net "b", 0 0, L_00000268c7c10180;  1 drivers
v00000268c7b9fce0_0 .net "cin", 0 0, L_00000268c7c104a0;  1 drivers
v00000268c7b9f1a0_0 .net "cout", 0 0, L_00000268c7c08e30;  1 drivers
v00000268c7b9d8a0_0 .net "not_b", 0 0, L_00000268c7c091b0;  1 drivers
v00000268c7b9f740_0 .net "sum", 0 0, L_00000268c7c08dc0;  1 drivers
v00000268c7b9f2e0_0 .net "xor_ab", 0 0, L_00000268c7c08ce0;  1 drivers
S_00000268c7ba44f0 .scope module, "f27" "full_adder_1bit_sub" 6 63, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c08ea0 .functor NOT 1, L_00000268c7c10e00, C4<0>, C4<0>, C4<0>;
L_00000268c7c08f10 .functor AND 1, L_00000268c7c11800, L_00000268c7c08ea0, C4<1>, C4<1>;
L_00000268c7c06ba0 .functor AND 1, L_00000268c7c06dd0, L_00000268c7c0fc80, C4<1>, C4<1>;
L_00000268c7c06dd0 .functor XOR 1, L_00000268c7c11800, L_00000268c7c08ea0, C4<0>, C4<0>;
L_00000268c7c05e80 .functor XOR 1, L_00000268c7c06dd0, L_00000268c7c0fc80, C4<0>, C4<0>;
L_00000268c7c05a20 .functor OR 1, L_00000268c7c08f10, L_00000268c7c06ba0, C4<0>, C4<0>;
v00000268c7b9f380_0 .net "a", 0 0, L_00000268c7c11800;  1 drivers
v00000268c7b9f420_0 .net "and_ab", 0 0, L_00000268c7c08f10;  1 drivers
v00000268c7b9f4c0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c06ba0;  1 drivers
v00000268c7b9fd80_0 .net "b", 0 0, L_00000268c7c10e00;  1 drivers
v00000268c7b9f560_0 .net "cin", 0 0, L_00000268c7c0fc80;  1 drivers
v00000268c7b9fec0_0 .net "cout", 0 0, L_00000268c7c05a20;  1 drivers
v00000268c7b9f600_0 .net "not_b", 0 0, L_00000268c7c08ea0;  1 drivers
v00000268c7b9fe20_0 .net "sum", 0 0, L_00000268c7c05e80;  1 drivers
v00000268c7ba0000_0 .net "xor_ab", 0 0, L_00000268c7c06dd0;  1 drivers
S_00000268c7ba3870 .scope module, "f28" "full_adder_1bit_sub" 6 65, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c06e40 .functor NOT 1, L_00000268c7c0fdc0, C4<0>, C4<0>, C4<0>;
L_00000268c7c069e0 .functor AND 1, L_00000268c7c11940, L_00000268c7c06e40, C4<1>, C4<1>;
L_00000268c7c059b0 .functor AND 1, L_00000268c7c06eb0, L_00000268c7c10220, C4<1>, C4<1>;
L_00000268c7c06eb0 .functor XOR 1, L_00000268c7c11940, L_00000268c7c06e40, C4<0>, C4<0>;
L_00000268c7c064a0 .functor XOR 1, L_00000268c7c06eb0, L_00000268c7c10220, C4<0>, C4<0>;
L_00000268c7c056a0 .functor OR 1, L_00000268c7c069e0, L_00000268c7c059b0, C4<0>, C4<0>;
v00000268c7b9db20_0 .net "a", 0 0, L_00000268c7c11940;  1 drivers
v00000268c7b9dc60_0 .net "and_ab", 0 0, L_00000268c7c069e0;  1 drivers
v00000268c7ba17c0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c059b0;  1 drivers
v00000268c7ba0be0_0 .net "b", 0 0, L_00000268c7c0fdc0;  1 drivers
v00000268c7ba0780_0 .net "cin", 0 0, L_00000268c7c10220;  1 drivers
v00000268c7ba0280_0 .net "cout", 0 0, L_00000268c7c056a0;  1 drivers
v00000268c7ba0c80_0 .net "not_b", 0 0, L_00000268c7c06e40;  1 drivers
v00000268c7ba14a0_0 .net "sum", 0 0, L_00000268c7c064a0;  1 drivers
v00000268c7ba0fa0_0 .net "xor_ab", 0 0, L_00000268c7c06eb0;  1 drivers
S_00000268c7ba41d0 .scope module, "f29" "full_adder_1bit_sub" 6 67, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c054e0 .functor NOT 1, L_00000268c7c10860, C4<0>, C4<0>, C4<0>;
L_00000268c7c06890 .functor AND 1, L_00000268c7c10360, L_00000268c7c054e0, C4<1>, C4<1>;
L_00000268c7c05320 .functor AND 1, L_00000268c7c06c80, L_00000268c7c119e0, C4<1>, C4<1>;
L_00000268c7c06c80 .functor XOR 1, L_00000268c7c10360, L_00000268c7c054e0, C4<0>, C4<0>;
L_00000268c7c06510 .functor XOR 1, L_00000268c7c06c80, L_00000268c7c119e0, C4<0>, C4<0>;
L_00000268c7c06200 .functor OR 1, L_00000268c7c06890, L_00000268c7c05320, C4<0>, C4<0>;
v00000268c7ba1040_0 .net "a", 0 0, L_00000268c7c10360;  1 drivers
v00000268c7ba0aa0_0 .net "and_ab", 0 0, L_00000268c7c06890;  1 drivers
v00000268c7ba15e0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c05320;  1 drivers
v00000268c7ba0320_0 .net "b", 0 0, L_00000268c7c10860;  1 drivers
v00000268c7ba10e0_0 .net "cin", 0 0, L_00000268c7c119e0;  1 drivers
v00000268c7ba0d20_0 .net "cout", 0 0, L_00000268c7c06200;  1 drivers
v00000268c7ba1540_0 .net "not_b", 0 0, L_00000268c7c054e0;  1 drivers
v00000268c7ba1860_0 .net "sum", 0 0, L_00000268c7c06510;  1 drivers
v00000268c7ba06e0_0 .net "xor_ab", 0 0, L_00000268c7c06c80;  1 drivers
S_00000268c7ba3b90 .scope module, "f3" "full_adder_1bit_sub" 6 15, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c03680 .functor NOT 1, L_00000268c7bae6f0, C4<0>, C4<0>, C4<0>;
L_00000268c7c04170 .functor AND 1, L_00000268c7bada70, L_00000268c7c03680, C4<1>, C4<1>;
L_00000268c7c03bc0 .functor AND 1, L_00000268c7c03a70, L_00000268c7badb10, C4<1>, C4<1>;
L_00000268c7c03a70 .functor XOR 1, L_00000268c7bada70, L_00000268c7c03680, C4<0>, C4<0>;
L_00000268c7c04870 .functor XOR 1, L_00000268c7c03a70, L_00000268c7badb10, C4<0>, C4<0>;
L_00000268c7c04800 .functor OR 1, L_00000268c7c04170, L_00000268c7c03bc0, C4<0>, C4<0>;
v00000268c7ba1900_0 .net "a", 0 0, L_00000268c7bada70;  1 drivers
v00000268c7ba0dc0_0 .net "and_ab", 0 0, L_00000268c7c04170;  1 drivers
v00000268c7ba2260_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c03bc0;  1 drivers
v00000268c7ba0b40_0 .net "b", 0 0, L_00000268c7bae6f0;  1 drivers
v00000268c7ba0e60_0 .net "cin", 0 0, L_00000268c7badb10;  1 drivers
v00000268c7ba1180_0 .net "cout", 0 0, L_00000268c7c04800;  1 drivers
v00000268c7ba0f00_0 .net "not_b", 0 0, L_00000268c7c03680;  1 drivers
v00000268c7ba1360_0 .net "sum", 0 0, L_00000268c7c04870;  1 drivers
v00000268c7ba1ea0_0 .net "xor_ab", 0 0, L_00000268c7c03a70;  1 drivers
S_00000268c7ba3d20 .scope module, "f30" "full_adder_1bit_sub" 6 69, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c06120 .functor NOT 1, L_00000268c7c10900, C4<0>, C4<0>, C4<0>;
L_00000268c7c063c0 .functor AND 1, L_00000268c7c109a0, L_00000268c7c06120, C4<1>, C4<1>;
L_00000268c7c05ef0 .functor AND 1, L_00000268c7c06350, L_00000268c7c118a0, C4<1>, C4<1>;
L_00000268c7c06350 .functor XOR 1, L_00000268c7c109a0, L_00000268c7c06120, C4<0>, C4<0>;
L_00000268c7c06b30 .functor XOR 1, L_00000268c7c06350, L_00000268c7c118a0, C4<0>, C4<0>;
L_00000268c7c05c50 .functor OR 1, L_00000268c7c063c0, L_00000268c7c05ef0, C4<0>, C4<0>;
v00000268c7ba21c0_0 .net "a", 0 0, L_00000268c7c109a0;  1 drivers
v00000268c7ba2760_0 .net "and_ab", 0 0, L_00000268c7c063c0;  1 drivers
v00000268c7ba19a0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c05ef0;  1 drivers
v00000268c7ba2620_0 .net "b", 0 0, L_00000268c7c10900;  1 drivers
v00000268c7ba1ae0_0 .net "cin", 0 0, L_00000268c7c118a0;  1 drivers
v00000268c7ba2300_0 .net "cout", 0 0, L_00000268c7c05c50;  1 drivers
v00000268c7ba2440_0 .net "not_b", 0 0, L_00000268c7c06120;  1 drivers
v00000268c7ba0640_0 .net "sum", 0 0, L_00000268c7c06b30;  1 drivers
v00000268c7ba1220_0 .net "xor_ab", 0 0, L_00000268c7c06350;  1 drivers
S_00000268c7ba33c0 .scope module, "f31" "full_adder_1bit_sub" 6 71, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c06900 .functor NOT 1, L_00000268c7c0fb40, C4<0>, C4<0>, C4<0>;
L_00000268c7c05390 .functor AND 1, L_00000268c7c11080, L_00000268c7c06900, C4<1>, C4<1>;
L_00000268c7c06a50 .functor AND 1, L_00000268c7c05940, L_00000268c7c10400, C4<1>, C4<1>;
L_00000268c7c05940 .functor XOR 1, L_00000268c7c11080, L_00000268c7c06900, C4<0>, C4<0>;
L_00000268c7c06820 .functor XOR 1, L_00000268c7c05940, L_00000268c7c10400, C4<0>, C4<0>;
L_00000268c7c05710 .functor OR 1, L_00000268c7c05390, L_00000268c7c06a50, C4<0>, C4<0>;
v00000268c7ba0820_0 .net "a", 0 0, L_00000268c7c11080;  1 drivers
v00000268c7ba12c0_0 .net "and_ab", 0 0, L_00000268c7c05390;  1 drivers
v00000268c7ba03c0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c06a50;  1 drivers
v00000268c7ba1400_0 .net "b", 0 0, L_00000268c7c0fb40;  1 drivers
v00000268c7ba24e0_0 .net "cin", 0 0, L_00000268c7c10400;  1 drivers
v00000268c7ba1680_0 .net "cout", 0 0, L_00000268c7c05710;  1 drivers
v00000268c7ba23a0_0 .net "not_b", 0 0, L_00000268c7c06900;  1 drivers
v00000268c7ba08c0_0 .net "sum", 0 0, L_00000268c7c06820;  1 drivers
v00000268c7ba1cc0_0 .net "xor_ab", 0 0, L_00000268c7c05940;  1 drivers
S_00000268c7ba4680 .scope module, "f4" "full_adder_1bit_sub" 6 17, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c04a30 .functor NOT 1, L_00000268c7bac530, C4<0>, C4<0>, C4<0>;
L_00000268c7c04c60 .functor AND 1, L_00000268c7bac7b0, L_00000268c7c04a30, C4<1>, C4<1>;
L_00000268c7c04560 .functor AND 1, L_00000268c7c036f0, L_00000268c7bae1f0, C4<1>, C4<1>;
L_00000268c7c036f0 .functor XOR 1, L_00000268c7bac7b0, L_00000268c7c04a30, C4<0>, C4<0>;
L_00000268c7c03ae0 .functor XOR 1, L_00000268c7c036f0, L_00000268c7bae1f0, C4<0>, C4<0>;
L_00000268c7c03c30 .functor OR 1, L_00000268c7c04c60, L_00000268c7c04560, C4<0>, C4<0>;
v00000268c7ba2580_0 .net "a", 0 0, L_00000268c7bac7b0;  1 drivers
v00000268c7ba26c0_0 .net "and_ab", 0 0, L_00000268c7c04c60;  1 drivers
v00000268c7ba2800_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c04560;  1 drivers
v00000268c7ba1fe0_0 .net "b", 0 0, L_00000268c7bac530;  1 drivers
v00000268c7ba0500_0 .net "cin", 0 0, L_00000268c7bae1f0;  1 drivers
v00000268c7ba1a40_0 .net "cout", 0 0, L_00000268c7c03c30;  1 drivers
v00000268c7ba0460_0 .net "not_b", 0 0, L_00000268c7c04a30;  1 drivers
v00000268c7ba1f40_0 .net "sum", 0 0, L_00000268c7c03ae0;  1 drivers
v00000268c7ba00a0_0 .net "xor_ab", 0 0, L_00000268c7c036f0;  1 drivers
S_00000268c7ba4b30 .scope module, "f5" "full_adder_1bit_sub" 6 19, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c03e60 .functor NOT 1, L_00000268c7bae290, C4<0>, C4<0>, C4<0>;
L_00000268c7c041e0 .functor AND 1, L_00000268c7bad570, L_00000268c7c03e60, C4<1>, C4<1>;
L_00000268c7c03760 .functor AND 1, L_00000268c7c04410, L_00000268c7bad890, C4<1>, C4<1>;
L_00000268c7c04410 .functor XOR 1, L_00000268c7bad570, L_00000268c7c03e60, C4<0>, C4<0>;
L_00000268c7c033e0 .functor XOR 1, L_00000268c7c04410, L_00000268c7bad890, C4<0>, C4<0>;
L_00000268c7c048e0 .functor OR 1, L_00000268c7c041e0, L_00000268c7c03760, C4<0>, C4<0>;
v00000268c7ba1720_0 .net "a", 0 0, L_00000268c7bad570;  1 drivers
v00000268c7ba1b80_0 .net "and_ab", 0 0, L_00000268c7c041e0;  1 drivers
v00000268c7ba1d60_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c03760;  1 drivers
v00000268c7ba05a0_0 .net "b", 0 0, L_00000268c7bae290;  1 drivers
v00000268c7ba1c20_0 .net "cin", 0 0, L_00000268c7bad890;  1 drivers
v00000268c7ba1e00_0 .net "cout", 0 0, L_00000268c7c048e0;  1 drivers
v00000268c7ba2080_0 .net "not_b", 0 0, L_00000268c7c03e60;  1 drivers
v00000268c7ba0140_0 .net "sum", 0 0, L_00000268c7c033e0;  1 drivers
v00000268c7ba2120_0 .net "xor_ab", 0 0, L_00000268c7c04410;  1 drivers
S_00000268c7ba36e0 .scope module, "f6" "full_adder_1bit_sub" 6 21, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c04640 .functor NOT 1, L_00000268c7bac670, C4<0>, C4<0>, C4<0>;
L_00000268c7c03ca0 .functor AND 1, L_00000268c7bad250, L_00000268c7c04640, C4<1>, C4<1>;
L_00000268c7c046b0 .functor AND 1, L_00000268c7c03a00, L_00000268c7bac170, C4<1>, C4<1>;
L_00000268c7c03a00 .functor XOR 1, L_00000268c7bad250, L_00000268c7c04640, C4<0>, C4<0>;
L_00000268c7c045d0 .functor XOR 1, L_00000268c7c03a00, L_00000268c7bac170, C4<0>, C4<0>;
L_00000268c7c03df0 .functor OR 1, L_00000268c7c03ca0, L_00000268c7c046b0, C4<0>, C4<0>;
v00000268c7ba01e0_0 .net "a", 0 0, L_00000268c7bad250;  1 drivers
v00000268c7ba0960_0 .net "and_ab", 0 0, L_00000268c7c03ca0;  1 drivers
v00000268c7ba0a00_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c046b0;  1 drivers
v00000268c7ba2d00_0 .net "b", 0 0, L_00000268c7bac670;  1 drivers
v00000268c7ba2c60_0 .net "cin", 0 0, L_00000268c7bac170;  1 drivers
v00000268c7ba2bc0_0 .net "cout", 0 0, L_00000268c7c03df0;  1 drivers
v00000268c7ba29e0_0 .net "not_b", 0 0, L_00000268c7c04640;  1 drivers
v00000268c7ba2e40_0 .net "sum", 0 0, L_00000268c7c045d0;  1 drivers
v00000268c7ba2940_0 .net "xor_ab", 0 0, L_00000268c7c03a00;  1 drivers
S_00000268c7ba3a00 .scope module, "f7" "full_adder_1bit_sub" 6 23, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c03840 .functor NOT 1, L_00000268c7bac850, C4<0>, C4<0>, C4<0>;
L_00000268c7c042c0 .functor AND 1, L_00000268c7bac710, L_00000268c7c03840, C4<1>, C4<1>;
L_00000268c7c04330 .functor AND 1, L_00000268c7c03450, L_00000268c7bac210, C4<1>, C4<1>;
L_00000268c7c03450 .functor XOR 1, L_00000268c7bac710, L_00000268c7c03840, C4<0>, C4<0>;
L_00000268c7c04bf0 .functor XOR 1, L_00000268c7c03450, L_00000268c7bac210, C4<0>, C4<0>;
L_00000268c7c03d10 .functor OR 1, L_00000268c7c042c0, L_00000268c7c04330, C4<0>, C4<0>;
v00000268c7ba2a80_0 .net "a", 0 0, L_00000268c7bac710;  1 drivers
v00000268c7ba2da0_0 .net "and_ab", 0 0, L_00000268c7c042c0;  1 drivers
v00000268c7ba2ee0_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c04330;  1 drivers
v00000268c7ba28a0_0 .net "b", 0 0, L_00000268c7bac850;  1 drivers
v00000268c7ba2f80_0 .net "cin", 0 0, L_00000268c7bac210;  1 drivers
v00000268c7ba2b20_0 .net "cout", 0 0, L_00000268c7c03d10;  1 drivers
v00000268c7ba8ed0_0 .net "not_b", 0 0, L_00000268c7c03840;  1 drivers
v00000268c7ba8570_0 .net "sum", 0 0, L_00000268c7c04bf0;  1 drivers
v00000268c7ba7350_0 .net "xor_ab", 0 0, L_00000268c7c03450;  1 drivers
S_00000268c7ba3eb0 .scope module, "f8" "full_adder_1bit_sub" 6 25, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c04720 .functor NOT 1, L_00000268c7bac2b0, C4<0>, C4<0>, C4<0>;
L_00000268c7c04950 .functor AND 1, L_00000268c7bad610, L_00000268c7c04720, C4<1>, C4<1>;
L_00000268c7c038b0 .functor AND 1, L_00000268c7c03920, L_00000268c7bae470, C4<1>, C4<1>;
L_00000268c7c03920 .functor XOR 1, L_00000268c7bad610, L_00000268c7c04720, C4<0>, C4<0>;
L_00000268c7c03d80 .functor XOR 1, L_00000268c7c03920, L_00000268c7bae470, C4<0>, C4<0>;
L_00000268c7c03fb0 .functor OR 1, L_00000268c7c04950, L_00000268c7c038b0, C4<0>, C4<0>;
v00000268c7ba72b0_0 .net "a", 0 0, L_00000268c7bad610;  1 drivers
v00000268c7ba8750_0 .net "and_ab", 0 0, L_00000268c7c04950;  1 drivers
v00000268c7ba7530_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c038b0;  1 drivers
v00000268c7ba73f0_0 .net "b", 0 0, L_00000268c7bac2b0;  1 drivers
v00000268c7ba7ad0_0 .net "cin", 0 0, L_00000268c7bae470;  1 drivers
v00000268c7ba8610_0 .net "cout", 0 0, L_00000268c7c03fb0;  1 drivers
v00000268c7ba75d0_0 .net "not_b", 0 0, L_00000268c7c04720;  1 drivers
v00000268c7ba8930_0 .net "sum", 0 0, L_00000268c7c03d80;  1 drivers
v00000268c7ba78f0_0 .net "xor_ab", 0 0, L_00000268c7c03920;  1 drivers
S_00000268c7bb0200 .scope module, "f9" "full_adder_1bit_sub" 6 27, 7 1 0, S_00000268c7b95520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000268c7c04090 .functor NOT 1, L_00000268c7bad7f0, C4<0>, C4<0>, C4<0>;
L_00000268c7c03ed0 .functor AND 1, L_00000268c7baca30, L_00000268c7c04090, C4<1>, C4<1>;
L_00000268c7c04480 .functor AND 1, L_00000268c7c04100, L_00000268c7bade30, C4<1>, C4<1>;
L_00000268c7c04100 .functor XOR 1, L_00000268c7baca30, L_00000268c7c04090, C4<0>, C4<0>;
L_00000268c7c04aa0 .functor XOR 1, L_00000268c7c04100, L_00000268c7bade30, C4<0>, C4<0>;
L_00000268c7c044f0 .functor OR 1, L_00000268c7c03ed0, L_00000268c7c04480, C4<0>, C4<0>;
v00000268c7ba87f0_0 .net "a", 0 0, L_00000268c7baca30;  1 drivers
v00000268c7ba7c10_0 .net "and_ab", 0 0, L_00000268c7c03ed0;  1 drivers
v00000268c7ba7a30_0 .net "and_xor_ab_cin", 0 0, L_00000268c7c04480;  1 drivers
v00000268c7ba9510_0 .net "b", 0 0, L_00000268c7bad7f0;  1 drivers
v00000268c7ba7d50_0 .net "cin", 0 0, L_00000268c7bade30;  1 drivers
v00000268c7ba93d0_0 .net "cout", 0 0, L_00000268c7c044f0;  1 drivers
v00000268c7ba7b70_0 .net "not_b", 0 0, L_00000268c7c04090;  1 drivers
v00000268c7ba7cb0_0 .net "sum", 0 0, L_00000268c7c04aa0;  1 drivers
v00000268c7ba9830_0 .net "xor_ab", 0 0, L_00000268c7c04100;  1 drivers
    .scope S_00000268c79d1fa0;
T_0 ;
    %wait E_00000268c7b2d350;
    %load/vec4 v00000268c7ba9470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v00000268c7ba8f70_0;
    %load/vec4 v00000268c7ba8250_0;
    %and;
    %store/vec4 v00000268c7ba9790_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v00000268c7ba8f70_0;
    %load/vec4 v00000268c7ba8250_0;
    %or;
    %store/vec4 v00000268c7ba9790_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000268c7ba8a70_0;
    %pad/u 32;
    %store/vec4 v00000268c7ba9790_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000268c7ba7df0_0;
    %pad/u 32;
    %store/vec4 v00000268c7ba9790_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000268c7ba8f70_0;
    %load/vec4 v00000268c7ba8250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v00000268c7ba9790_0, 0, 32;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v00000268c7ba8f70_0;
    %load/vec4 v00000268c7ba8250_0;
    %or;
    %inv;
    %store/vec4 v00000268c7ba9790_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000268c7a6ed40;
T_1 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v00000268c7ba7f30_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v00000268c7ba7fd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000268c7ba9290_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "AND: a=%h b=%h out=%h zero=%b carry=%b overflow=%b", v00000268c7ba7f30_0, v00000268c7ba7fd0_0, v00000268c7ba9010_0, v00000268c7ba8110_0, v00000268c7ba70d0_0, v00000268c7ba8070_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000268c7ba9290_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "OR: a=%h b=%h out=%h zero=%b carry=%b overflow=%b", v00000268c7ba7f30_0, v00000268c7ba7fd0_0, v00000268c7ba9010_0, v00000268c7ba8110_0, v00000268c7ba70d0_0, v00000268c7ba8070_0 {0 0 0};
    %pushi/vec4 200, 0, 32;
    %store/vec4 v00000268c7ba7f30_0, 0, 32;
    %pushi/vec4 150, 0, 32;
    %store/vec4 v00000268c7ba7fd0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000268c7ba9290_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v00000268c7ba7f30_0;
    %load/vec4 v00000268c7ba7fd0_0;
    %load/vec4 v00000268c7ba9010_0;
    %vpi_call 2 30 "$display", "SUB: a=%d b=%d out=%d zero=%b carry=%b overflow=%b", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, v00000268c7ba8110_0, v00000268c7ba70d0_0, v00000268c7ba8070_0 {3 0 0};
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000268c7ba7f30_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v00000268c7ba7fd0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000268c7ba9290_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v00000268c7ba7f30_0;
    %load/vec4 v00000268c7ba7fd0_0;
    %load/vec4 v00000268c7ba9010_0;
    %vpi_call 2 34 "$display", "SUB: a=%d b=%d out=%d zero=%b carry=%b overflow=%b", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, v00000268c7ba8110_0, v00000268c7ba70d0_0, v00000268c7ba8070_0 {3 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v00000268c7ba7f30_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000268c7ba7fd0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000268c7ba9290_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 39 "$display", "ADD: a=%d b=%d out=%d zero=%b carry=%b overflow=%b", v00000268c7ba7f30_0, v00000268c7ba7fd0_0, v00000268c7ba9010_0, v00000268c7ba8110_0, v00000268c7ba70d0_0, v00000268c7ba8070_0 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000268c7ba7f30_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000268c7ba7fd0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000268c7ba9290_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 43 "$display", "SLT: a=%d b=%d out=%d zero=%b carry=%b overflow=%b", v00000268c7ba7f30_0, v00000268c7ba7fd0_0, v00000268c7ba9010_0, v00000268c7ba8110_0, v00000268c7ba70d0_0, v00000268c7ba8070_0 {0 0 0};
    %pushi/vec4 2863289685, 0, 32;
    %store/vec4 v00000268c7ba7f30_0, 0, 32;
    %pushi/vec4 1431677610, 0, 32;
    %store/vec4 v00000268c7ba7fd0_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000268c7ba9290_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 47 "$display", "NOR: a=%h b=%h out=%h zero=%b carry=%b overflow=%b", v00000268c7ba7f30_0, v00000268c7ba7fd0_0, v00000268c7ba9010_0, v00000268c7ba8110_0, v00000268c7ba70d0_0, v00000268c7ba8070_0 {0 0 0};
    %vpi_call 2 49 "$stop" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_alu_32.v";
    "alu_32.v";
    "fulladder_32bits_sum.v";
    "full_adder_1bit_sum.v";
    "full_adder_32bit_sub.v";
    "full_adder_1bit_sub.v";
