#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  9 13:31:01 2022
# Process ID: 24160
# Current directory: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22872 C:\Users\busra\Documents\Documenten\Leerjaar 2\Blok 7\RETROGAME_GIT\RetroGame-FPGA\Snowshot.xpr
# Log file: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/vivado.log
# Journal file: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 753.027 ; gain = 120.242
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg/rom_bg.xci}}] -no_script -reset -force -quiet
remove_files  -fileset rom_bg {{C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg/rom_bg.xci}}
INFO: [Project 1-386] Moving file 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg/rom_bg.xci' from fileset 'rom_bg' to fileset 'sources_1'.
remove_files: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 834.086 ; gain = 22.625
file delete -force {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Xilinx/ceo/iceTile1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../../../../Xilinx/ceo/iceTile1.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_bg -dir {c:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {rom_bg} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {2500} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Xilinx/ceo/iceTile1.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_bg]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rom_bg' to 'rom_bg' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Xilinx/ceo/iceTile1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../../../../Xilinx/ceo/iceTile1.coe'
generate_target {instantiation_template} [get_files {{c:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg/rom_bg.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_bg'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg/rom_bg.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_bg'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_bg'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_bg'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_bg'...
catch { config_ip_cache -export [get_ips -all rom_bg] }
export_ip_user_files -of_objects [get_files {{c:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg/rom_bg.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg/rom_bg.xci}}]
launch_runs -jobs 8 rom_bg_synth_1
[Wed Mar  9 13:34:00 2022] Launched rom_bg_synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.runs/rom_bg_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/rom_bg/rom_bg.xci}}] -directory {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.ip_user_files} -ipstatic_source_dir {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.cache/compile_simlib/modelsim} {questa=C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.cache/compile_simlib/questa} {riviera=C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.cache/compile_simlib/riviera} {activehdl=C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT/RetroGame-FPGA/Snowshot.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run rom_bg_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 13:36:23 2022...
