Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jhuynh\Desktop\Capstone\SD_Motor_2.0\soc_system.qsys --block-symbol-file --output-directory=C:\Users\jhuynh\Desktop\Capstone\SD_Motor_2.0\soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SD_Motor_2.0/soc_system.qsys
Progress: Reading input file
Progress: Adding Easy_Driver_X [Easy_Driver 1.0]
Progress: Parameterizing module Easy_Driver_X
Progress: Adding Easy_Driver_Y [Easy_Driver 1.0]
Progress: Parameterizing module Easy_Driver_Y
Progress: Adding Key1_Y [altera_avalon_pio 17.0]
Progress: Parameterizing module Key1_Y
Progress: Adding Key2_X [altera_avalon_pio 17.0]
Progress: Parameterizing module Key2_X
Progress: Adding Key3_Reset [altera_avalon_pio 17.0]
Progress: Parameterizing module Key3_Reset
Progress: Adding Switch0 [altera_avalon_pio 17.0]
Progress: Parameterizing module Switch0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding lcd [altera_up_avalon_character_lcd 17.0]
Progress: Parameterizing module lcd
Progress: Adding red_leds [altera_avalon_pio 17.0]
Progress: Parameterizing module red_leds
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.Key1_Y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Key2_X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Key3_Reset: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Switch0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jhuynh\Desktop\Capstone\SD_Motor_2.0\soc_system.qsys --synthesis=VHDL --output-directory=C:\Users\jhuynh\Desktop\Capstone\SD_Motor_2.0\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SD_Motor_2.0/soc_system.qsys
Progress: Reading input file
Progress: Adding Easy_Driver_X [Easy_Driver 1.0]
Progress: Parameterizing module Easy_Driver_X
Progress: Adding Easy_Driver_Y [Easy_Driver 1.0]
Progress: Parameterizing module Easy_Driver_Y
Progress: Adding Key1_Y [altera_avalon_pio 17.0]
Progress: Parameterizing module Key1_Y
Progress: Adding Key2_X [altera_avalon_pio 17.0]
Progress: Parameterizing module Key2_X
Progress: Adding Key3_Reset [altera_avalon_pio 17.0]
Progress: Parameterizing module Key3_Reset
Progress: Adding Switch0 [altera_avalon_pio 17.0]
Progress: Parameterizing module Switch0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding lcd [altera_up_avalon_character_lcd 17.0]
Progress: Parameterizing module lcd
Progress: Adding red_leds [altera_avalon_pio 17.0]
Progress: Parameterizing module red_leds
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.Key1_Y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Key2_X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Key3_Reset: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.Switch0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: Easy_Driver_X: "soc_system" instantiated Easy_Driver "Easy_Driver_X"
Info: Key1_Y: Starting RTL generation for module 'soc_system_Key1_Y'
Info: Key1_Y:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Key1_Y --dir=C:/Users/jhuynh/AppData/Local/Temp/alt7621_8058794065970390714.dir/0032_Key1_Y_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/jhuynh/AppData/Local/Temp/alt7621_8058794065970390714.dir/0032_Key1_Y_gen//soc_system_Key1_Y_component_configuration.pl  --do_build_sim=0  ]
Info: Key1_Y: Done RTL generation for module 'soc_system_Key1_Y'
Info: Key1_Y: "soc_system" instantiated altera_avalon_pio "Key1_Y"
Info: Switch0: Starting RTL generation for module 'soc_system_Switch0'
Info: Switch0:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Switch0 --dir=C:/Users/jhuynh/AppData/Local/Temp/alt7621_8058794065970390714.dir/0033_Switch0_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/jhuynh/AppData/Local/Temp/alt7621_8058794065970390714.dir/0033_Switch0_gen//soc_system_Switch0_component_configuration.pl  --do_build_sim=0  ]
Info: Switch0: Done RTL generation for module 'soc_system_Switch0'
Info: Switch0: "soc_system" instantiated altera_avalon_pio "Switch0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: lcd: Starting Generation of Character LCD
Info: lcd: "soc_system" instantiated altera_up_avalon_character_lcd "lcd"
Info: red_leds: Starting RTL generation for module 'soc_system_red_leds'
Info: red_leds:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_red_leds --dir=C:/Users/jhuynh/AppData/Local/Temp/alt7621_8058794065970390714.dir/0035_red_leds_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/jhuynh/AppData/Local/Temp/alt7621_8058794065970390714.dir/0035_red_leds_gen//soc_system_red_leds_component_configuration.pl  --do_build_sim=0  ]
Info: red_leds: Done RTL generation for module 'soc_system_red_leds'
Info: red_leds: "soc_system" instantiated altera_avalon_pio "red_leds"
Info: sysid_qsys_0: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: lcd_avalon_lcd_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "lcd_avalon_lcd_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: lcd_avalon_lcd_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "lcd_avalon_lcd_slave_agent"
Info: lcd_avalon_lcd_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "lcd_avalon_lcd_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/SD_Motor_2.0/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: lcd_avalon_lcd_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "lcd_avalon_lcd_slave_burst_adapter"
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/SD_Motor_2.0/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/SD_Motor_2.0/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/SD_Motor_2.0/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: lcd_avalon_lcd_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "lcd_avalon_lcd_slave_rsp_width_adapter"
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/SD_Motor_2.0/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/jhuynh/Desktop/Capstone/SD_Motor_2.0/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 36 modules, 97 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
