--------------------------------------------------------------------------------
Release 12.2 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml afficheur.twx afficheur.ncd -o afficheur.twr afficheur.pcf

Design file:              afficheur.ncd
Physical constraint file: afficheur.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-06-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
frequence<0> |    5.272(R)|   -1.175(R)|clk_BUFGP         |   0.000|
frequence<1> |    5.410(R)|   -0.710(R)|clk_BUFGP         |   0.000|
frequence<2> |    4.901(R)|   -0.596(R)|clk_BUFGP         |   0.000|
frequence<3> |    4.858(R)|   -0.751(R)|clk_BUFGP         |   0.000|
frequence<4> |    5.284(R)|   -0.571(R)|clk_BUFGP         |   0.000|
frequence<5> |    5.630(R)|   -0.397(R)|clk_BUFGP         |   0.000|
frequence<6> |    5.964(R)|    0.095(R)|clk_BUFGP         |   0.000|
frequence<7> |    5.864(R)|   -0.892(R)|clk_BUFGP         |   0.000|
frequence<8> |    5.735(R)|   -0.861(R)|clk_BUFGP         |   0.000|
frequence<9> |    6.062(R)|   -0.315(R)|clk_BUFGP         |   0.000|
frequence<10>|    5.768(R)|   -0.719(R)|clk_BUFGP         |   0.000|
frequence<11>|    5.582(R)|   -0.383(R)|clk_BUFGP         |   0.000|
frequence<12>|    5.571(R)|   -0.369(R)|clk_BUFGP         |   0.000|
frequence<13>|    6.039(R)|   -0.480(R)|clk_BUFGP         |   0.000|
frequence<14>|    5.984(R)|   -0.348(R)|clk_BUFGP         |   0.000|
frequence<15>|    5.707(R)|   -0.446(R)|clk_BUFGP         |   0.000|
frequence<16>|    6.424(R)|   -0.727(R)|clk_BUFGP         |   0.000|
frequence<17>|    6.567(R)|   -0.642(R)|clk_BUFGP         |   0.000|
frequence<18>|    6.494(R)|   -0.636(R)|clk_BUFGP         |   0.000|
frequence<19>|    6.786(R)|   -0.796(R)|clk_BUFGP         |   0.000|
frequence<20>|    6.324(R)|   -0.973(R)|clk_BUFGP         |   0.000|
frequence<21>|    5.885(R)|   -0.681(R)|clk_BUFGP         |   0.000|
frequence<22>|    5.973(R)|   -0.541(R)|clk_BUFGP         |   0.000|
frequence<23>|    6.031(R)|   -0.724(R)|clk_BUFGP         |   0.000|
rst          |    2.934(R)|    0.155(R)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
calibre<0>  |    5.607(R)|clk_BUFGP         |   0.000|
calibre<1>  |    5.611(R)|clk_BUFGP         |   0.000|
calibre<2>  |    5.607(R)|clk_BUFGP         |   0.000|
point       |    8.481(R)|clk_BUFGP         |   0.000|
segments<0> |    8.971(R)|clk_BUFGP         |   0.000|
segments<1> |    8.736(R)|clk_BUFGP         |   0.000|
segments<2> |    7.783(R)|clk_BUFGP         |   0.000|
segments<3> |    8.488(R)|clk_BUFGP         |   0.000|
segments<4> |    8.694(R)|clk_BUFGP         |   0.000|
segments<5> |    7.796(R)|clk_BUFGP         |   0.000|
segments<6> |    8.097(R)|clk_BUFGP         |   0.000|
selecteur<0>|    7.685(R)|clk_BUFGP         |   0.000|
selecteur<1>|    8.620(R)|clk_BUFGP         |   0.000|
selecteur<2>|    9.688(R)|clk_BUFGP         |   0.000|
selecteur<3>|    8.302(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.406|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 02 17:21:15 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 94 MB



