#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 13 13:54:05 2024
# Process ID: 27159
# Current directory: /home/jpv/Msc/DisAltNiv/Repo/histogram_equalization/systemc/Proyecto5/CalcDistance_RTL/Distance/Calc_distance/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/top/xsim_script.tcl}
# Log file: /home/jpv/Msc/DisAltNiv/Repo/histogram_equalization/systemc/Proyecto5/CalcDistance_RTL/Distance/Calc_distance/solution1/sim/verilog/xsim.log
# Journal file: /home/jpv/Msc/DisAltNiv/Repo/histogram_equalization/systemc/Proyecto5/CalcDistance_RTL/Distance/Calc_distance/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {top.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set sens_range_group [add_wave_group sens_range(wire) -into $coutputgroup]
## add_wave /apatb_top_top/AESL_inst_top/sens_range_ap_vld -into $sens_range_group -color #ffff00 -radix hex
## add_wave /apatb_top_top/AESL_inst_top/sens_range -into $sens_range_group -radix hex
## set calc_voltage_group [add_wave_group calc_voltage(wire) -into $coutputgroup]
## add_wave /apatb_top_top/AESL_inst_top/calc_voltage_ap_vld -into $calc_voltage_group -color #ffff00 -radix hex
## add_wave /apatb_top_top/AESL_inst_top/calc_voltage -into $calc_voltage_group -radix hex
## set dist_cm_group [add_wave_group dist_cm(wire) -into $coutputgroup]
## add_wave /apatb_top_top/AESL_inst_top/dist_cm_ap_vld -into $dist_cm_group -color #ffff00 -radix hex
## add_wave /apatb_top_top/AESL_inst_top/dist_cm -into $dist_cm_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set simulated_time_group [add_wave_group simulated_time(wire) -into $cinputgroup]
## add_wave /apatb_top_top/AESL_inst_top/simulated_time -into $simulated_time_group -radix hex
## set trigger_group [add_wave_group trigger(wire) -into $cinputgroup]
## add_wave /apatb_top_top/AESL_inst_top/trigger -into $trigger_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_top_top/AESL_inst_top/ap_start -into $blocksiggroup
## add_wave /apatb_top_top/AESL_inst_top/ap_done -into $blocksiggroup
## add_wave /apatb_top_top/AESL_inst_top/ap_idle -into $blocksiggroup
## add_wave /apatb_top_top/AESL_inst_top/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_top_top/AESL_inst_top/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_top_top/AESL_inst_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_top/LENGTH_trigger -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_top/LENGTH_simulated_time -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_top/LENGTH_dist_cm -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_top/LENGTH_calc_voltage -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_top/LENGTH_sens_range -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_sens_range_group [add_wave_group sens_range(wire) -into $tbcoutputgroup]
## add_wave /apatb_top_top/sens_range_ap_vld -into $tb_sens_range_group -color #ffff00 -radix hex
## add_wave /apatb_top_top/sens_range -into $tb_sens_range_group -radix hex
## set tb_calc_voltage_group [add_wave_group calc_voltage(wire) -into $tbcoutputgroup]
## add_wave /apatb_top_top/calc_voltage_ap_vld -into $tb_calc_voltage_group -color #ffff00 -radix hex
## add_wave /apatb_top_top/calc_voltage -into $tb_calc_voltage_group -radix hex
## set tb_dist_cm_group [add_wave_group dist_cm(wire) -into $tbcoutputgroup]
## add_wave /apatb_top_top/dist_cm_ap_vld -into $tb_dist_cm_group -color #ffff00 -radix hex
## add_wave /apatb_top_top/dist_cm -into $tb_dist_cm_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_simulated_time_group [add_wave_group simulated_time(wire) -into $tbcinputgroup]
## add_wave /apatb_top_top/simulated_time -into $tb_simulated_time_group -radix hex
## set tb_trigger_group [add_wave_group trigger(wire) -into $tbcinputgroup]
## add_wave /apatb_top_top/trigger -into $tb_trigger_group -radix hex
## save_wave_config top.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 8 [100.00%] @ "295000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 8 [100.00%] @ "455000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 495100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 595100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 8 [100.00%] @ "615000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 755100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 8 [100.00%] @ "775000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 815100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 915100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 5 / 8 [100.00%] @ "935000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 975100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 6 / 8 [100.00%] @ "1095000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1135100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1235100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 7 / 8 [100.00%] @ "1255000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1295100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1395100 ps  Iteration: 10  Process: /apatb_top_top/AESL_inst_top/top_dmul_64ns_64ns_64_5_max_dsp_1_U1/top_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /home/jpv/Msc/DisAltNiv/xilinx/vivado/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 8 / 8 [100.00%] @ "1415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1455 ns : File "/home/jpv/Msc/DisAltNiv/Repo/histogram_equalization/systemc/Proyecto5/CalcDistance_RTL/Distance/Calc_distance/solution1/sim/verilog/top.autotb.v" Line 463
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 13 13:54:14 2024...
