# do lab04_3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:33 on Oct 04,2020
# vlog -work work lab04_3.vo 
# -- Compiling module lab04_3
# 
# Top level modules:
# 	lab04_3
# End time: 02:43:33 on Oct 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:33 on Oct 04,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module lab04_3_vlg_vec_tst
# 
# Top level modules:
# 	lab04_3_vlg_vec_tst
# End time: 02:43:33 on Oct 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab04_3_vlg_vec_tst 
# Start time: 02:43:33 on Oct 04,2020
# Loading work.lab04_3_vlg_vec_tst
# Loading work.lab04_3
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $stop    : Waveform.vwf.vt(48)
#    Time: 200 ns  Iteration: 0  Instance: /lab04_3_vlg_vec_tst
# Break in Module lab04_3_vlg_vec_tst at Waveform.vwf.vt line 48
# Stopped at Waveform.vwf.vt line 48
# End time: 02:43:34 on Oct 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
