

================================================================
== Vitis HLS Report for 'gesture_model'
================================================================
* Date:           Mon Sep  2 11:42:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    23128|    23128|  0.231 ms|  0.231 ms|  15111|  15111|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |            Instance            |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |Loop_VITIS_LOOP_148_1_proc8_U0  |Loop_VITIS_LOOP_148_1_proc8  |      123|      123|   1.230 us|   1.230 us|    123|    123|       no|
        |conv1d_0_U0                     |conv1d_0                     |     3782|     3782|  37.820 us|  37.820 us|   3782|   3782|       no|
        |batch_normalization_0_U0        |batch_normalization_0        |     1961|     1961|  19.610 us|  19.610 us|   1961|   1961|       no|
        |max_pooling1d_0_U0              |max_pooling1d_0              |      946|      946|   9.460 us|   9.460 us|    946|    946|       no|
        |Loop_VITIS_LOOP_77_1_proc_U0    |Loop_VITIS_LOOP_77_1_proc    |      946|      946|   9.460 us|   9.460 us|    946|    946|       no|
        |dense_0_U0                      |dense_0                      |    15110|    15110|   0.151 ms|   0.151 ms|  15110|  15110|       no|
        |batch_normalization_1_U0        |batch_normalization_1        |       89|       89|   0.890 us|   0.890 us|     89|     89|       no|
        |dense_1_U0                      |dense_1                      |      164|      164|   1.640 us|   1.640 us|    164|    164|       no|
        |Loop_VITIS_LOOP_171_3_proc9_U0  |Loop_VITIS_LOOP_171_3_proc9  |       24|       24|   0.240 us|   0.240 us|     24|     24|       no|
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|   50|   18026|  29341|    0|
|Memory           |       22|    -|     215|     40|    0|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       38|   50|   18241|  29383|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   13|      12|     41|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+------+-------+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------+-----------------------------+---------+----+------+-------+-----+
    |Loop_VITIS_LOOP_148_1_proc8_U0  |Loop_VITIS_LOOP_148_1_proc8  |        0|   0|   128|   1336|    0|
    |Loop_VITIS_LOOP_171_3_proc9_U0  |Loop_VITIS_LOOP_171_3_proc9  |        0|   0|   126|   1105|    0|
    |Loop_VITIS_LOOP_77_1_proc_U0    |Loop_VITIS_LOOP_77_1_proc    |        0|   0|    46|    261|    0|
    |batch_normalization_0_U0        |batch_normalization_0        |        0|   2|  4943|   5855|    0|
    |batch_normalization_1_U0        |batch_normalization_1        |        0|   2|  4539|   5598|    0|
    |control_s_axi_U                 |control_s_axi                |        0|   0|    36|     40|    0|
    |conv1d_0_U0                     |conv1d_0                     |        0|   3|   262|    946|    0|
    |dense_0_U0                      |dense_0                      |       16|   1|   313|    697|    0|
    |dense_1_U0                      |dense_1                      |        0|  42|  7599|  13269|    0|
    |max_pooling1d_0_U0              |max_pooling1d_0              |        0|   0|    34|    234|    0|
    +--------------------------------+-----------------------------+---------+----+------+-------+-----+
    |Total                           |                             |       16|  50| 18026|  29341|    0|
    +--------------------------------+-----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |batch_norm_out_0_V_U  |batch_norm_out_0_V_RAM_AUTO_1R1W  |        6|   0|   0|    0|  1888|   24|     1|        45312|
    |batch_norm_out_1_V_U  |batch_norm_out_1_V_RAM_AUTO_1R1W  |        0|  96|  12|    0|    16|   24|     1|          384|
    |conv1d_out_0_V_U      |conv1d_out_0_V_RAM_AUTO_1R1W      |        6|   0|   0|    0|  1888|   23|     1|        43424|
    |dense_out_0_V_U       |dense_out_0_V_RAM_AUTO_1R1W       |        0|  23|  12|    0|    16|   23|     1|          368|
    |input_V_0_U           |input_V_0_RAM_AUTO_1R1W           |        4|   0|   0|    0|   120|   24|     1|         2880|
    |max_pool_out_0_V_U    |max_pool_out_0_V_RAM_AUTO_1R1W    |        3|   0|   0|    0|   944|   24|     1|        22656|
    |flatten_out_0_V_U     |max_pool_out_0_V_RAM_AUTO_1R1W    |        3|   0|   0|    0|   944|   24|     1|        22656|
    |output_V_U            |output_V_RAM_AUTO_1R1W            |        0|  96|  16|    0|    20|   24|     1|          480|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                  |       22| 215|  40|    0|  5836|  190|     8|       138160|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           gesture_model|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           gesture_model|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           gesture_model|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_last_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_last_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

