{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536409888854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536409888855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 08 20:31:28 2018 " "Processing started: Sat Sep 08 20:31:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536409888855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536409888855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536409888855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536409889443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file led_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_capture " "Found entity 1: led_capture" {  } { { "led_capture.v" "" { Text "C:/repos/pycpld/output/top/led_capture.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file pos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_capture " "Found entity 1: pos_capture" {  } { { "pos_capture.v" "" { Text "C:/repos/pycpld/output/top/pos_capture.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889571 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "captuer_tx.v(32) " "Verilog HDL warning at captuer_tx.v(32): extended using \"x\" or \"z\"" {  } { { "captuer_tx.v" "" { Text "C:/repos/pycpld/output/top/captuer_tx.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536409889574 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "captuer_tx.v(39) " "Verilog HDL warning at captuer_tx.v(39): extended using \"x\" or \"z\"" {  } { { "captuer_tx.v" "" { Text "C:/repos/pycpld/output/top/captuer_tx.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536409889574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "captuer_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file captuer_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 captuer_tx " "Found entity 1: captuer_tx" {  } { { "captuer_tx.v" "" { Text "C:/repos/pycpld/output/top/captuer_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_hold.v 1 1 " "Found 1 design units, including 1 entities, in source file button_hold.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_hold " "Found entity 1: button_hold" {  } { { "button_hold.v" "" { Text "C:/repos/pycpld/output/top/button_hold.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889579 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "press_done_tx.v(25) " "Verilog HDL warning at press_done_tx.v(25): extended using \"x\" or \"z\"" {  } { { "press_done_tx.v" "" { Text "C:/repos/pycpld/output/top/press_done_tx.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536409889583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "press_done_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file press_done_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 press_done_tx " "Found entity 1: press_done_tx" {  } { { "press_done_tx.v" "" { Text "C:/repos/pycpld/output/top/press_done_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/repos/pycpld/output/top/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536409889596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536409889597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536409889597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536409889652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(106) " "Verilog HDL or VHDL warning at top.v(106): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1536409889654 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(234) " "Verilog HDL Case Statement information at top.v(234): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 234 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1536409889654 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(281) " "Verilog HDL assignment warning at top.v(281): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889654 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_hold button_hold:button_hold_instance " "Elaborating entity \"button_hold\" for hierarchy \"button_hold:button_hold_instance\"" {  } { { "top.v" "button_hold_instance" { Text "C:/repos/pycpld/output/top/top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536409889655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "press_done_tx press_done_tx:press_done_tx_instance " "Elaborating entity \"press_done_tx\" for hierarchy \"press_done_tx:press_done_tx_instance\"" {  } { { "top.v" "press_done_tx_instance" { Text "C:/repos/pycpld/output/top/top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536409889657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 press_done_tx.v(25) " "Verilog HDL assignment warning at press_done_tx.v(25): truncated value with size 32 to match size of target (8)" {  } { { "press_done_tx.v" "" { Text "C:/repos/pycpld/output/top/press_done_tx.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889658 "|top|press_done_tx:press_done_tx_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_capture led_capture:led_capture_instance " "Elaborating entity \"led_capture\" for hierarchy \"led_capture:led_capture_instance\"" {  } { { "top.v" "led_capture_instance" { Text "C:/repos/pycpld/output/top/top.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536409889658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_capture led_capture:led_capture_instance\|pos_capture:pos_capture_instance " "Elaborating entity \"pos_capture\" for hierarchy \"led_capture:led_capture_instance\|pos_capture:pos_capture_instance\"" {  } { { "led_capture.v" "pos_capture_instance" { Text "C:/repos/pycpld/output/top/led_capture.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536409889660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captuer_tx led_capture:led_capture_instance\|captuer_tx:captuer_tx_instance " "Elaborating entity \"captuer_tx\" for hierarchy \"led_capture:led_capture_instance\|captuer_tx:captuer_tx_instance\"" {  } { { "led_capture.v" "captuer_tx_instance" { Text "C:/repos/pycpld/output/top/led_capture.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536409889661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 captuer_tx.v(32) " "Verilog HDL assignment warning at captuer_tx.v(32): truncated value with size 32 to match size of target (8)" {  } { { "captuer_tx.v" "" { Text "C:/repos/pycpld/output/top/captuer_tx.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889662 "|top|led_capture:led_capture_instance|captuer_tx:captuer_tx_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 captuer_tx.v(36) " "Verilog HDL assignment warning at captuer_tx.v(36): truncated value with size 32 to match size of target (8)" {  } { { "captuer_tx.v" "" { Text "C:/repos/pycpld/output/top/captuer_tx.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889662 "|top|led_capture:led_capture_instance|captuer_tx:captuer_tx_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/repos/pycpld/output/top/top.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536409889662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/repos/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536409889664 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/repos/pycpld/output/top/top.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536409889665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/repos/pycpld/output/top/top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536409889666 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tx_data\[7\]\" " "Converted tri-state node \"tx_data\[7\]\" into a selector" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tx_data\[6\]\" " "Converted tri-state node \"tx_data\[6\]\" into a selector" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tx_data\[5\]\" " "Converted tri-state node \"tx_data\[5\]\" into a selector" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tx_data\[4\]\" " "Converted tri-state node \"tx_data\[4\]\" into a selector" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tx_data\[3\]\" " "Converted tri-state node \"tx_data\[3\]\" into a selector" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tx_data\[2\]\" " "Converted tri-state node \"tx_data\[2\]\" into a selector" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tx_data\[1\]\" " "Converted tri-state node \"tx_data\[1\]\" into a selector" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tx_data\[0\]\" " "Converted tri-state node \"tx_data\[0\]\" into a selector" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[0\]~0 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[0\]~0\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[1\]~1 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[1\]~1\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[2\]~2 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[2\]~2\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[3\]~3 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[3\]~3\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[4\]~4 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[4\]~4\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[5\]~5 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[5\]~5\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[6\]~6 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[6\]~6\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[7\]~7 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[7\]~7\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "button_hold:button_hold_instance\|pull_done~0 " "Converted tri-state buffer \"button_hold:button_hold_instance\|pull_done~0\" feeding internal logic into a wire" {  } { { "button_hold.v" "" { Text "C:/repos/pycpld/output/top/button_hold.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536409889823 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1536409889823 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[56\] " "Bidir \"BusB\[56\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[58\] " "Bidir \"BusB\[58\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[39\] " "Bidir \"BusA\[39\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[40\] " "Bidir \"BusA\[40\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[42\] " "Bidir \"BusA\[42\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[43\] " "Bidir \"BusA\[43\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[44\] " "Bidir \"BusA\[44\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[45\] " "Bidir \"BusA\[45\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[46\] " "Bidir \"BusA\[46\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[59\] " "Bidir \"BusB\[59\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[60\] " "Bidir \"BusB\[60\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[61\] " "Bidir \"BusB\[61\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[62\] " "Bidir \"BusB\[62\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[63\] " "Bidir \"BusB\[63\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[65\] " "Bidir \"BusB\[65\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[66\] " "Bidir \"BusB\[66\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[68\] " "Bidir \"BusB\[68\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[69\] " "Bidir \"BusB\[69\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[70\] " "Bidir \"BusB\[70\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[71\] " "Bidir \"BusB\[71\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[72\] " "Bidir \"BusB\[72\]\" has no driver" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536409890401 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1536409890401 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "led_input led_capture:led_capture_instance\|pos_capture:pos_capture_instance\|btn1 " "Converted the fan-out from the tri-state buffer \"led_input\" to the node \"led_capture:led_capture_instance\|pos_capture:pos_capture_instance\|btn1\" into an OR gate" {  } { { "top.v" "" { Text "C:/repos/pycpld/output/top/top.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536409890408 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1536409890408 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "button_hold.v" "" { Text "C:/repos/pycpld/output/top/button_hold.v" 33 -1 0 } } { "uart_rx.v" "" { Text "C:/repos/pycpld/output/top/uart_rx.v" 42 -1 0 } } { "uart_tx.v" "" { Text "C:/repos/pycpld/output/top/uart_tx.v" 41 -1 0 } } { "press_done_tx.v" "" { Text "C:/repos/pycpld/output/top/press_done_tx.v" 16 -1 0 } } { "captuer_tx.v" "" { Text "C:/repos/pycpld/output/top/captuer_tx.v" 20 -1 0 } } { "pos_capture.v" "" { Text "C:/repos/pycpld/output/top/pos_capture.v" 18 -1 0 } } { "pos_capture.v" "" { Text "C:/repos/pycpld/output/top/pos_capture.v" 17 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1536409890708 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1536409891058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "609 " "Implemented 609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536409891077 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536409891077 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1536409891077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "577 " "Implemented 577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536409891077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536409891077 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/repos/pycpld/output/top/top.map.smsg " "Generated suppressed messages file C:/repos/pycpld/output/top/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1536409891156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536409891190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 08 20:31:31 2018 " "Processing ended: Sat Sep 08 20:31:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536409891190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536409891190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536409891190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536409891190 ""}
