<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd"> <html><body> <p>Hi! Iâ€™m an incoming PhD student at the <a href="https://informatics.ed.ac.uk/" rel="external nofollow noopener" target="_blank">School of Informatics</a> in the University of Edinburgh as part of the <a href="https://mlsystems.uk/" rel="external nofollow noopener" target="_blank">MLSystems CDT studentship</a>. I will be joining the <a href="https://easelab.inf.ed.ac.uk/" rel="external nofollow noopener" target="_blank">EASE lab</a> under the guidance of <a href="https://homepages.inf.ed.ac.uk/bgrot/" rel="external nofollow noopener" target="_blank">Prof. Boris Grot</a> and <a href="https://luomai.github.io/" rel="external nofollow noopener" target="_blank">Prof. Luo Mai</a>. Previously, I did my Undergrad + Masters at the <a href="https://www.iiit.ac.in/" rel="external nofollow noopener" target="_blank">International Institute of Information Technology, Hyderabad</a>, where I worked on embedded systems for a variety of usecases with Prof. Aftab Hussain and Prof. Suresh Purini.</p> <p>My research interests majorly are in the domain of Computer Architecture, with a specific interest in memory systems and application-specific architectures like efficient systems for ML workloads. Memory systems are a massive bottleneck in modern computing, and I am interested in exploring ways to alleviate this, especially in the context of extremely large scale workloads like ML. With the rapidly increasing number of hyperscale workloads and increasing power requirements of the systems that are used to run them, I am also interested in exploring ways to make these systems more efficient, since even small efficiency gains can lead to significant power savings at scale.</p> <p>Some specific areas of interest include effective data prefetching, hardware-software codesign, novel cache architectures and memory management techniques.</p> </body></html>