<def f='llvm/llvm/include/llvm/TableGen/Record.h' l='1869' ll='1944'/>
<size>1</size>
<fun r='_ZNK4llvm18LessRecordRegisterclEPKNS_6RecordES3_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1127' c='_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1138' c='_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE'/>
<size>1</size>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='362' c='_ZL24finalizeDwarfRegNumsKeysRSt6vectorISt4pairIPN4llvm6RecordES_IlSaIlEEESaIS6_EE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='466' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='472' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb'/>
<size>1</size>
