
UP_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001073c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000940  080108d0  080108d0  000208d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011210  08011210  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  08011210  08011210  00021210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011218  08011218  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011218  08011218  00021218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801121c  0801121c  0002121c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08011220  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e4  2**0
                  CONTENTS
 10 .bss          00004da0  200001e4  200001e4  000301e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004f84  20004f84  000301e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b5a8  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044ff  00000000  00000000  0004b7bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001808  00000000  00000000  0004fcc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001620  00000000  00000000  000514c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000265f0  00000000  00000000  00052ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e9e2  00000000  00000000  000790d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1cab  00000000  00000000  00097aba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00169765  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007f08  00000000  00000000  001697b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080108b4 	.word	0x080108b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	080108b4 	.word	0x080108b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08e      	sub	sp, #56	; 0x38
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 0 */
  HAL_StatusTypeDef 		HAL_Status;
  CAN_FilterTypeDef 		CAN1_Filter; //CAN1????????
  uint32_t StdId = 0x01;
 8000ffe:	2301      	movs	r3, #1
 8001000:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t ExtId = 0x00;
 8001002:	2300      	movs	r3, #0
 8001004:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t DLC = 8;
 8001006:	2308      	movs	r3, #8
 8001008:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800100a:	4b39      	ldr	r3, [pc, #228]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800100c:	4a39      	ldr	r2, [pc, #228]	; (80010f4 <MX_CAN1_Init+0xfc>)
 800100e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8001010:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001012:	2202      	movs	r2, #2
 8001014:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001016:	4b36      	ldr	r3, [pc, #216]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800101c:	4b34      	ldr	r3, [pc, #208]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 8001022:	4b33      	ldr	r3, [pc, #204]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001024:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001028:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_8TQ;
 800102a:	4b31      	ldr	r3, [pc, #196]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800102c:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8001030:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001032:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001034:	2200      	movs	r2, #0
 8001036:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001038:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800103a:	2200      	movs	r2, #0
 800103c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800103e:	4b2c      	ldr	r3, [pc, #176]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001040:	2200      	movs	r2, #0
 8001042:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001044:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001046:	2200      	movs	r2, #0
 8001048:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800104a:	4b29      	ldr	r3, [pc, #164]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001050:	4b27      	ldr	r3, [pc, #156]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001052:	2200      	movs	r2, #0
 8001054:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001056:	4826      	ldr	r0, [pc, #152]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001058:	f003 f9ce 	bl	80043f8 <HAL_CAN_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_CAN1_Init+0x6e>
  {
    Error_Handler();
 8001062:	f000 fe2b 	bl	8001cbc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  //Tx_Init
  CAN1_TX.StdId  			 			 = 	StdId;   		 //11????????     ????????
 8001066:	4a24      	ldr	r2, [pc, #144]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800106a:	6013      	str	r3, [r2, #0]
  CAN1_TX.ExtId    					  	 = 	ExtId;   		 //29????????     ????????
 800106c:	4a22      	ldr	r2, [pc, #136]	; (80010f8 <MX_CAN1_Init+0x100>)
 800106e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001070:	6053      	str	r3, [r2, #4]
  CAN1_TX.IDE      						 = 	CAN_ID_STD;  	//1????????        0:???????? 1:????????
 8001072:	4b21      	ldr	r3, [pc, #132]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  CAN1_TX.RTR      			  			 = 	CAN_RTR_DATA; 	 //1????????   0:???????? 1:????????
 8001078:	4b1f      	ldr	r3, [pc, #124]	; (80010f8 <MX_CAN1_Init+0x100>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  CAN1_TX.DLC      				  		 = 	DLC;     	 	//4????????   ?????????
 800107e:	4a1e      	ldr	r2, [pc, #120]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001082:	6113      	str	r3, [r2, #16]
  CAN1_TX.TransmitGlobalTime    		 =  ENABLE;
 8001084:	4b1c      	ldr	r3, [pc, #112]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001086:	2201      	movs	r2, #1
 8001088:	751a      	strb	r2, [r3, #20]

  //Filter_Init
  CAN1_Filter.FilterIdHigh               = 	0;
 800108a:	2300      	movs	r3, #0
 800108c:	603b      	str	r3, [r7, #0]
  CAN1_Filter.FilterIdLow                = 	0;
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
  CAN1_Filter.FilterMaskIdHigh        	 =  0;
 8001092:	2300      	movs	r3, #0
 8001094:	60bb      	str	r3, [r7, #8]
  CAN1_Filter.FilterMaskIdLow            =  0;
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
  CAN1_Filter.FilterFIFOAssignment		 = 	CAN_FILTER_FIFO0;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  CAN1_Filter.FilterBank                 =	0;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
  CAN1_Filter.FilterMode                 =	CAN_FILTERMODE_IDMASK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  CAN1_Filter.FilterScale                = 	CAN_FILTERSCALE_32BIT;
 80010a6:	2301      	movs	r3, #1
 80010a8:	61fb      	str	r3, [r7, #28]
  CAN1_Filter.FilterActivation         	 =	ENABLE;
 80010aa:	2301      	movs	r3, #1
 80010ac:	623b      	str	r3, [r7, #32]
  CAN1_Filter.SlaveStartFilterBank 		 =	0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan1,&CAN1_Filter);
 80010b2:	463b      	mov	r3, r7
 80010b4:	4619      	mov	r1, r3
 80010b6:	480e      	ldr	r0, [pc, #56]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010b8:	f003 fa9a 	bl	80045f0 <HAL_CAN_ConfigFilter>
  HAL_Status = HAL_CAN_Start(&hcan1);
 80010bc:	480c      	ldr	r0, [pc, #48]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010be:	f003 fb77 	bl	80047b0 <HAL_CAN_Start>
 80010c2:	4603      	mov	r3, r0
 80010c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(HAL_Status != HAL_OK){
 80010c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d003      	beq.n	80010d8 <MX_CAN1_Init+0xe0>
	  DmaPrintf("\n\rCAN1 start Failed!\n\r");
 80010d0:	480a      	ldr	r0, [pc, #40]	; (80010fc <MX_CAN1_Init+0x104>)
 80010d2:	f000 fd29 	bl	8001b28 <DmaPrintf>
 80010d6:	e002      	b.n	80010de <MX_CAN1_Init+0xe6>
  }
  else	DmaPrintf("\nCAN1 Start Success!!\n");
 80010d8:	4809      	ldr	r0, [pc, #36]	; (8001100 <MX_CAN1_Init+0x108>)
 80010da:	f000 fd25 	bl	8001b28 <DmaPrintf>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80010de:	2102      	movs	r1, #2
 80010e0:	4803      	ldr	r0, [pc, #12]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010e2:	f003 fd96 	bl	8004c12 <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	3738      	adds	r7, #56	; 0x38
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000278 	.word	0x20000278
 80010f4:	40006400 	.word	0x40006400
 80010f8:	20000200 	.word	0x20000200
 80010fc:	080108d0 	.word	0x080108d0
 8001100:	080108e8 	.word	0x080108e8

08001104 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08e      	sub	sp, #56	; 0x38
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN2_Init 0 */
	HAL_StatusTypeDef 		HAL_Status;
	CAN_FilterTypeDef 		CAN2_Filter; //CAN2???????
	uint32_t StdId = 0x03;
 800110a:	2303      	movs	r3, #3
 800110c:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t ExtId = 0x00;
 800110e:	2300      	movs	r3, #0
 8001110:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DLC = 8;
 8001112:	2308      	movs	r3, #8
 8001114:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001116:	4b39      	ldr	r3, [pc, #228]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001118:	4a39      	ldr	r2, [pc, #228]	; (8001200 <MX_CAN2_Init+0xfc>)
 800111a:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 800111c:	4b37      	ldr	r3, [pc, #220]	; (80011fc <MX_CAN2_Init+0xf8>)
 800111e:	2202      	movs	r2, #2
 8001120:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001122:	4b36      	ldr	r3, [pc, #216]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001128:	4b34      	ldr	r3, [pc, #208]	; (80011fc <MX_CAN2_Init+0xf8>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 800112e:	4b33      	ldr	r3, [pc, #204]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001130:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001134:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001136:	4b31      	ldr	r3, [pc, #196]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001138:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800113c:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800113e:	4b2f      	ldr	r3, [pc, #188]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001140:	2200      	movs	r2, #0
 8001142:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001144:	4b2d      	ldr	r3, [pc, #180]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001146:	2200      	movs	r2, #0
 8001148:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800114a:	4b2c      	ldr	r3, [pc, #176]	; (80011fc <MX_CAN2_Init+0xf8>)
 800114c:	2200      	movs	r2, #0
 800114e:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001150:	4b2a      	ldr	r3, [pc, #168]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001152:	2200      	movs	r2, #0
 8001154:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001156:	4b29      	ldr	r3, [pc, #164]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001158:	2200      	movs	r2, #0
 800115a:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800115c:	4b27      	ldr	r3, [pc, #156]	; (80011fc <MX_CAN2_Init+0xf8>)
 800115e:	2200      	movs	r2, #0
 8001160:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001162:	4826      	ldr	r0, [pc, #152]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001164:	f003 f948 	bl	80043f8 <HAL_CAN_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_CAN2_Init+0x6e>
  {
    Error_Handler();
 800116e:	f000 fda5 	bl	8001cbc <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  //Tx_Init
  CAN2_TX.StdId  			 			 = 	StdId;   		 //11????????     ????????
 8001172:	4a24      	ldr	r2, [pc, #144]	; (8001204 <MX_CAN2_Init+0x100>)
 8001174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001176:	6013      	str	r3, [r2, #0]
  CAN2_TX.ExtId    					  	 = 	ExtId;   		 //29????????     ????????
 8001178:	4a22      	ldr	r2, [pc, #136]	; (8001204 <MX_CAN2_Init+0x100>)
 800117a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800117c:	6053      	str	r3, [r2, #4]
  CAN2_TX.IDE      						 = 	CAN_ID_STD;  	//1????????        0:???????? 1:????????
 800117e:	4b21      	ldr	r3, [pc, #132]	; (8001204 <MX_CAN2_Init+0x100>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  CAN2_TX.RTR      			  			 = 	CAN_RTR_DATA; 	 //1????????   0:???????? 1:????????
 8001184:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <MX_CAN2_Init+0x100>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  CAN2_TX.DLC      				  		 = 	DLC;     	 	//4????????   ?????????
 800118a:	4a1e      	ldr	r2, [pc, #120]	; (8001204 <MX_CAN2_Init+0x100>)
 800118c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800118e:	6113      	str	r3, [r2, #16]
  CAN2_TX.TransmitGlobalTime    		 =  ENABLE;
 8001190:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <MX_CAN2_Init+0x100>)
 8001192:	2201      	movs	r2, #1
 8001194:	751a      	strb	r2, [r3, #20]

  //Filter_Init
  CAN2_Filter.FilterIdHigh               = 	0;
 8001196:	2300      	movs	r3, #0
 8001198:	603b      	str	r3, [r7, #0]
  CAN2_Filter.FilterIdLow                = 	0;
 800119a:	2300      	movs	r3, #0
 800119c:	607b      	str	r3, [r7, #4]
  CAN2_Filter.FilterMaskIdHigh        	 =  0;
 800119e:	2300      	movs	r3, #0
 80011a0:	60bb      	str	r3, [r7, #8]
  CAN2_Filter.FilterMaskIdLow            =  0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
  CAN2_Filter.FilterFIFOAssignment		 = 	CAN_FILTER_FIFO0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
  CAN2_Filter.FilterBank                 =	0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
  CAN2_Filter.FilterMode                 =	CAN_FILTERMODE_IDMASK;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  CAN2_Filter.FilterScale                = 	CAN_FILTERSCALE_32BIT;
 80011b2:	2301      	movs	r3, #1
 80011b4:	61fb      	str	r3, [r7, #28]
  CAN2_Filter.FilterActivation         	 =	ENABLE;
 80011b6:	2301      	movs	r3, #1
 80011b8:	623b      	str	r3, [r7, #32]
  CAN2_Filter.SlaveStartFilterBank 		 =	0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan2,&CAN2_Filter);
 80011be:	463b      	mov	r3, r7
 80011c0:	4619      	mov	r1, r3
 80011c2:	480e      	ldr	r0, [pc, #56]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011c4:	f003 fa14 	bl	80045f0 <HAL_CAN_ConfigFilter>
  HAL_Status = HAL_CAN_Start(&hcan2);
 80011c8:	480c      	ldr	r0, [pc, #48]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011ca:	f003 faf1 	bl	80047b0 <HAL_CAN_Start>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(HAL_Status != HAL_OK){
 80011d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <MX_CAN2_Init+0xe0>
	  DmaPrintf("\n\rCAN2 start Failed!\n\r");
 80011dc:	480a      	ldr	r0, [pc, #40]	; (8001208 <MX_CAN2_Init+0x104>)
 80011de:	f000 fca3 	bl	8001b28 <DmaPrintf>
 80011e2:	e002      	b.n	80011ea <MX_CAN2_Init+0xe6>
  }
  else	DmaPrintf("\nCAN2 Start Success!!");
 80011e4:	4809      	ldr	r0, [pc, #36]	; (800120c <MX_CAN2_Init+0x108>)
 80011e6:	f000 fc9f 	bl	8001b28 <DmaPrintf>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80011ea:	2102      	movs	r1, #2
 80011ec:	4803      	ldr	r0, [pc, #12]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011ee:	f003 fd10 	bl	8004c12 <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN2_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	3738      	adds	r7, #56	; 0x38
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200002a0 	.word	0x200002a0
 8001200:	40006800 	.word	0x40006800
 8001204:	20000234 	.word	0x20000234
 8001208:	08010900 	.word	0x08010900
 800120c:	08010918 	.word	0x08010918

08001210 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08c      	sub	sp, #48	; 0x30
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 031c 	add.w	r3, r7, #28
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a52      	ldr	r2, [pc, #328]	; (8001378 <HAL_CAN_MspInit+0x168>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d146      	bne.n	80012c0 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001232:	4b52      	ldr	r3, [pc, #328]	; (800137c <HAL_CAN_MspInit+0x16c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	3301      	adds	r3, #1
 8001238:	4a50      	ldr	r2, [pc, #320]	; (800137c <HAL_CAN_MspInit+0x16c>)
 800123a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800123c:	4b4f      	ldr	r3, [pc, #316]	; (800137c <HAL_CAN_MspInit+0x16c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b01      	cmp	r3, #1
 8001242:	d10d      	bne.n	8001260 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001244:	2300      	movs	r3, #0
 8001246:	61bb      	str	r3, [r7, #24]
 8001248:	4b4d      	ldr	r3, [pc, #308]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	4a4c      	ldr	r2, [pc, #304]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800124e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001252:	6413      	str	r3, [r2, #64]	; 0x40
 8001254:	4b4a      	ldr	r3, [pc, #296]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125c:	61bb      	str	r3, [r7, #24]
 800125e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	4b46      	ldr	r3, [pc, #280]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001268:	4a45      	ldr	r2, [pc, #276]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800126a:	f043 0302 	orr.w	r3, r3, #2
 800126e:	6313      	str	r3, [r2, #48]	; 0x30
 8001270:	4b43      	ldr	r3, [pc, #268]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001274:	f003 0302 	and.w	r3, r3, #2
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800127c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128a:	2303      	movs	r3, #3
 800128c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800128e:	2309      	movs	r3, #9
 8001290:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001292:	f107 031c 	add.w	r3, r7, #28
 8001296:	4619      	mov	r1, r3
 8001298:	483a      	ldr	r0, [pc, #232]	; (8001384 <HAL_CAN_MspInit+0x174>)
 800129a:	f004 fbf3 	bl	8005a84 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2105      	movs	r1, #5
 80012a2:	2014      	movs	r0, #20
 80012a4:	f003 ffc2 	bl	800522c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80012a8:	2014      	movs	r0, #20
 80012aa:	f003 ffdb 	bl	8005264 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2105      	movs	r1, #5
 80012b2:	2015      	movs	r0, #21
 80012b4:	f003 ffba 	bl	800522c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80012b8:	2015      	movs	r0, #21
 80012ba:	f003 ffd3 	bl	8005264 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 80012be:	e057      	b.n	8001370 <HAL_CAN_MspInit+0x160>
  else if(canHandle->Instance==CAN2)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a30      	ldr	r2, [pc, #192]	; (8001388 <HAL_CAN_MspInit+0x178>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d152      	bne.n	8001370 <HAL_CAN_MspInit+0x160>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	4b2c      	ldr	r3, [pc, #176]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	4a2b      	ldr	r2, [pc, #172]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012d8:	6413      	str	r3, [r2, #64]	; 0x40
 80012da:	4b29      	ldr	r3, [pc, #164]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80012e6:	4b25      	ldr	r3, [pc, #148]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	3301      	adds	r3, #1
 80012ec:	4a23      	ldr	r2, [pc, #140]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012ee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80012f0:	4b22      	ldr	r3, [pc, #136]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d10d      	bne.n	8001314 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	4b20      	ldr	r3, [pc, #128]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001300:	4a1f      	ldr	r2, [pc, #124]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001302:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001306:	6413      	str	r3, [r2, #64]	; 0x40
 8001308:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800130a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001314:	2300      	movs	r3, #0
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	4b19      	ldr	r3, [pc, #100]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131c:	4a18      	ldr	r2, [pc, #96]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	6313      	str	r3, [r2, #48]	; 0x30
 8001324:	4b16      	ldr	r3, [pc, #88]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001330:	2360      	movs	r3, #96	; 0x60
 8001332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001334:	2302      	movs	r3, #2
 8001336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133c:	2303      	movs	r3, #3
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001340:	2309      	movs	r3, #9
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	4619      	mov	r1, r3
 800134a:	480e      	ldr	r0, [pc, #56]	; (8001384 <HAL_CAN_MspInit+0x174>)
 800134c:	f004 fb9a 	bl	8005a84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	2105      	movs	r1, #5
 8001354:	2040      	movs	r0, #64	; 0x40
 8001356:	f003 ff69 	bl	800522c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800135a:	2040      	movs	r0, #64	; 0x40
 800135c:	f003 ff82 	bl	8005264 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 8001360:	2200      	movs	r2, #0
 8001362:	2105      	movs	r1, #5
 8001364:	2041      	movs	r0, #65	; 0x41
 8001366:	f003 ff61 	bl	800522c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800136a:	2041      	movs	r0, #65	; 0x41
 800136c:	f003 ff7a 	bl	8005264 <HAL_NVIC_EnableIRQ>
}
 8001370:	bf00      	nop
 8001372:	3730      	adds	r7, #48	; 0x30
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40006400 	.word	0x40006400
 800137c:	200002c8 	.word	0x200002c8
 8001380:	40023800 	.word	0x40023800
 8001384:	40020400 	.word	0x40020400
 8001388:	40006800 	.word	0x40006800

0800138c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 1 */

//CAN
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	if(hcan == &hcan1)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a19      	ldr	r2, [pc, #100]	; (80013fc <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d111      	bne.n	80013c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	{
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN1_RX, CAN1_Rx_data);
 800139c:	4b18      	ldr	r3, [pc, #96]	; (8001400 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 800139e:	4a19      	ldr	r2, [pc, #100]	; (8001404 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80013a0:	2100      	movs	r1, #0
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f003 fb23 	bl	80049ee <HAL_CAN_GetRxMessage>
		CAN_FLAG = 1;
 80013a8:	4b17      	ldr	r3, [pc, #92]	; (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	701a      	strb	r2, [r3, #0]
//		printf("\nCAN_RX:");
//		for(int i=0; i<6; i++){
//			printf(" %x ", CAN1_Rx_data[i]);
//		}
		motor_setdata(CAN1_Rx_data);
 80013ae:	4814      	ldr	r0, [pc, #80]	; (8001400 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80013b0:	f002 f8da 	bl	8003568 <motor_setdata>
		{
//			case 1: motor1 = unpack_RX(CAN1_Rx_data); break;
//			case 2: motor2 = unpack_RX(CAN1_Rx_data); break;
			default:
			{
				break;
 80013b4:	bf00      	nop
			}
		}

		HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80013b6:	2102      	movs	r1, #2
 80013b8:	4810      	ldr	r0, [pc, #64]	; (80013fc <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80013ba:	f003 fc2a 	bl	8004c12 <HAL_CAN_ActivateNotification>
				break;
			}
		}
		__HAL_CAN_ENABLE_IT(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
	}
}
 80013be:	e018      	b.n	80013f2 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
	else if(hcan == &hcan2)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a12      	ldr	r2, [pc, #72]	; (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d114      	bne.n	80013f2 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN2_RX, CAN2_Rx_data);
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80013ca:	4a12      	ldr	r2, [pc, #72]	; (8001414 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80013cc:	2100      	movs	r1, #0
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f003 fb0d 	bl	80049ee <HAL_CAN_GetRxMessage>
		CAN_FLAG = 1;
 80013d4:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
		motor_setdata(CAN2_Rx_data);
 80013da:	480d      	ldr	r0, [pc, #52]	; (8001410 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80013dc:	f002 f8c4 	bl	8003568 <motor_setdata>
				break;
 80013e0:	bf00      	nop
		__HAL_CAN_ENABLE_IT(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80013e2:	4b0a      	ldr	r3, [pc, #40]	; (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	695a      	ldr	r2, [r3, #20]
 80013e8:	4b08      	ldr	r3, [pc, #32]	; (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f042 0202 	orr.w	r2, r2, #2
 80013f0:	615a      	str	r2, [r3, #20]
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000278 	.word	0x20000278
 8001400:	20000268 	.word	0x20000268
 8001404:	20000218 	.word	0x20000218
 8001408:	20000276 	.word	0x20000276
 800140c:	200002a0 	.word	0x200002a0
 8001410:	20000270 	.word	0x20000270
 8001414:	2000024c 	.word	0x2000024c

08001418 <CAN_TxMeg>:

//CAN
int CAN_TxMeg( uint8_t ID, uint8_t *pData, uint16_t Len)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	6039      	str	r1, [r7, #0]
 8001422:	71fb      	strb	r3, [r7, #7]
 8001424:	4613      	mov	r3, r2
 8001426:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef 	HAL_RetVal;
	uint32_t	Tx_MailBox;
	switch(ID)
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	2b02      	cmp	r3, #2
 800142c:	dc02      	bgt.n	8001434 <CAN_TxMeg+0x1c>
 800142e:	2b00      	cmp	r3, #0
 8001430:	dc04      	bgt.n	800143c <CAN_TxMeg+0x24>
 8001432:	e023      	b.n	800147c <CAN_TxMeg+0x64>
 8001434:	3b03      	subs	r3, #3
 8001436:	2b01      	cmp	r3, #1
 8001438:	d820      	bhi.n	800147c <CAN_TxMeg+0x64>
 800143a:	e00f      	b.n	800145c <CAN_TxMeg+0x44>
	{
		case 1 :
		case 2 :
			CAN1_TX.StdId = ID;
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	4a16      	ldr	r2, [pc, #88]	; (8001498 <CAN_TxMeg+0x80>)
 8001440:	6013      	str	r3, [r2, #0]
			CAN1_TX.DLC = Len;
 8001442:	88bb      	ldrh	r3, [r7, #4]
 8001444:	4a14      	ldr	r2, [pc, #80]	; (8001498 <CAN_TxMeg+0x80>)
 8001446:	6113      	str	r3, [r2, #16]
			HAL_RetVal = HAL_CAN_AddTxMessage(&hcan1, &CAN1_TX, pData, &Tx_MailBox);
 8001448:	f107 0308 	add.w	r3, r7, #8
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	4912      	ldr	r1, [pc, #72]	; (8001498 <CAN_TxMeg+0x80>)
 8001450:	4812      	ldr	r0, [pc, #72]	; (800149c <CAN_TxMeg+0x84>)
 8001452:	f003 f9f1 	bl	8004838 <HAL_CAN_AddTxMessage>
 8001456:	4603      	mov	r3, r0
 8001458:	73fb      	strb	r3, [r7, #15]
			break;
 800145a:	e00f      	b.n	800147c <CAN_TxMeg+0x64>

		case 3 :
		case 4 :
			CAN2_TX.StdId = ID;
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	4a10      	ldr	r2, [pc, #64]	; (80014a0 <CAN_TxMeg+0x88>)
 8001460:	6013      	str	r3, [r2, #0]
			CAN2_TX.DLC = Len;
 8001462:	88bb      	ldrh	r3, [r7, #4]
 8001464:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <CAN_TxMeg+0x88>)
 8001466:	6113      	str	r3, [r2, #16]
			HAL_RetVal = HAL_CAN_AddTxMessage(&hcan2, &CAN2_TX, pData, &Tx_MailBox);
 8001468:	f107 0308 	add.w	r3, r7, #8
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	490c      	ldr	r1, [pc, #48]	; (80014a0 <CAN_TxMeg+0x88>)
 8001470:	480c      	ldr	r0, [pc, #48]	; (80014a4 <CAN_TxMeg+0x8c>)
 8001472:	f003 f9e1 	bl	8004838 <HAL_CAN_AddTxMessage>
 8001476:	4603      	mov	r3, r0
 8001478:	73fb      	strb	r3, [r7, #15]
			break;
 800147a:	bf00      	nop

	}
	if(HAL_OK != HAL_RetVal){
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d004      	beq.n	800148c <CAN_TxMeg+0x74>
		printf("\n\rCAN TxMeg Failed!!\n\r");
 8001482:	4809      	ldr	r0, [pc, #36]	; (80014a8 <CAN_TxMeg+0x90>)
 8001484:	f009 fa14 	bl	800a8b0 <iprintf>
		return 0;
 8001488:	2300      	movs	r3, #0
 800148a:	e000      	b.n	800148e <CAN_TxMeg+0x76>
	}
	else{
//		printf("\nSend Tx Message Success!!");
		return 1;
 800148c:	2301      	movs	r3, #1
	}
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000200 	.word	0x20000200
 800149c:	20000278 	.word	0x20000278
 80014a0:	20000234 	.word	0x20000234
 80014a4:	200002a0 	.word	0x200002a0
 80014a8:	08010930 	.word	0x08010930

080014ac <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
void MX_DMA_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <MX_DMA_Init+0xac>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4a27      	ldr	r2, [pc, #156]	; (8001558 <MX_DMA_Init+0xac>)
 80014bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4b25      	ldr	r3, [pc, #148]	; (8001558 <MX_DMA_Init+0xac>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 80014ce:	4b23      	ldr	r3, [pc, #140]	; (800155c <MX_DMA_Init+0xb0>)
 80014d0:	4a23      	ldr	r2, [pc, #140]	; (8001560 <MX_DMA_Init+0xb4>)
 80014d2:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 80014d4:	4b21      	ldr	r3, [pc, #132]	; (800155c <MX_DMA_Init+0xb0>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80014da:	4b20      	ldr	r3, [pc, #128]	; (800155c <MX_DMA_Init+0xb0>)
 80014dc:	2280      	movs	r2, #128	; 0x80
 80014de:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <MX_DMA_Init+0xb0>)
 80014e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014e6:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 80014e8:	4b1c      	ldr	r3, [pc, #112]	; (800155c <MX_DMA_Init+0xb0>)
 80014ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014ee:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	; (800155c <MX_DMA_Init+0xb0>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014f6:	4b19      	ldr	r3, [pc, #100]	; (800155c <MX_DMA_Init+0xb0>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 80014fc:	4b17      	ldr	r3, [pc, #92]	; (800155c <MX_DMA_Init+0xb0>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_LOW;
 8001502:	4b16      	ldr	r3, [pc, #88]	; (800155c <MX_DMA_Init+0xb0>)
 8001504:	2200      	movs	r2, #0
 8001506:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001508:	4b14      	ldr	r3, [pc, #80]	; (800155c <MX_DMA_Init+0xb0>)
 800150a:	2204      	movs	r2, #4
 800150c:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800150e:	4b13      	ldr	r3, [pc, #76]	; (800155c <MX_DMA_Init+0xb0>)
 8001510:	2203      	movs	r2, #3
 8001512:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <MX_DMA_Init+0xb0>)
 8001516:	2200      	movs	r2, #0
 8001518:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_DMA_Init+0xb0>)
 800151c:	2200      	movs	r2, #0
 800151e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8001520:	480e      	ldr	r0, [pc, #56]	; (800155c <MX_DMA_Init+0xb0>)
 8001522:	f003 fead 	bl	8005280 <HAL_DMA_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_DMA_Init+0x84>
  {
    Error_Handler();
 800152c:	f000 fbc6 	bl	8001cbc <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001530:	2200      	movs	r2, #0
 8001532:	2105      	movs	r1, #5
 8001534:	203a      	movs	r0, #58	; 0x3a
 8001536:	f003 fe79 	bl	800522c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800153a:	203a      	movs	r0, #58	; 0x3a
 800153c:	f003 fe92 	bl	8005264 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001540:	2200      	movs	r2, #0
 8001542:	2105      	movs	r1, #5
 8001544:	2046      	movs	r0, #70	; 0x46
 8001546:	f003 fe71 	bl	800522c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800154a:	2046      	movs	r0, #70	; 0x46
 800154c:	f003 fe8a 	bl	8005264 <HAL_NVIC_EnableIRQ>

}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	200002cc 	.word	0x200002cc
 8001560:	40026410 	.word	0x40026410

08001564 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4a07      	ldr	r2, [pc, #28]	; (8001590 <vApplicationGetIdleTaskMemory+0x2c>)
 8001574:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	4a06      	ldr	r2, [pc, #24]	; (8001594 <vApplicationGetIdleTaskMemory+0x30>)
 800157a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2280      	movs	r2, #128	; 0x80
 8001580:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	20000340 	.word	0x20000340
 8001594:	20000394 	.word	0x20000394

08001598 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001598:	b5b0      	push	{r4, r5, r7, lr}
 800159a:	b0a4      	sub	sp, #144	; 0x90
 800159c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800159e:	4b30      	ldr	r3, [pc, #192]	; (8001660 <MX_FREERTOS_Init+0xc8>)
 80015a0:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80015a4:	461d      	mov	r5, r3
 80015a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015b2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015b6:	2100      	movs	r1, #0
 80015b8:	4618      	mov	r0, r3
 80015ba:	f007 f892 	bl	80086e2 <osThreadCreate>
 80015be:	4603      	mov	r3, r0
 80015c0:	4a28      	ldr	r2, [pc, #160]	; (8001664 <MX_FREERTOS_Init+0xcc>)
 80015c2:	6013      	str	r3, [r2, #0]

  /* definition and creation of LED */
  osThreadDef(LED, LED_Task, osPriorityIdle, 0, 128);
 80015c4:	4b28      	ldr	r3, [pc, #160]	; (8001668 <MX_FREERTOS_Init+0xd0>)
 80015c6:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80015ca:	461d      	mov	r5, r3
 80015cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LEDHandle = osThreadCreate(osThread(LED), NULL);
 80015d8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f007 f87f 	bl	80086e2 <osThreadCreate>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4a21      	ldr	r2, [pc, #132]	; (800166c <MX_FREERTOS_Init+0xd4>)
 80015e8:	6013      	str	r3, [r2, #0]

  /* definition and creation of CAN */
  osThreadDef(CAN, CAN_Task, osPriorityIdle, 0, 128);
 80015ea:	4b21      	ldr	r3, [pc, #132]	; (8001670 <MX_FREERTOS_Init+0xd8>)
 80015ec:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80015f0:	461d      	mov	r5, r3
 80015f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CANHandle = osThreadCreate(osThread(CAN), NULL);
 80015fe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f007 f86c 	bl	80086e2 <osThreadCreate>
 800160a:	4603      	mov	r3, r0
 800160c:	4a19      	ldr	r2, [pc, #100]	; (8001674 <MX_FREERTOS_Init+0xdc>)
 800160e:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART */
  osThreadDef(UART, UART_Task, osPriorityIdle, 0, 256);
 8001610:	4b19      	ldr	r3, [pc, #100]	; (8001678 <MX_FREERTOS_Init+0xe0>)
 8001612:	f107 0420 	add.w	r4, r7, #32
 8001616:	461d      	mov	r5, r3
 8001618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800161a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800161c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001620:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UARTHandle = osThreadCreate(osThread(UART), NULL);
 8001624:	f107 0320 	add.w	r3, r7, #32
 8001628:	2100      	movs	r1, #0
 800162a:	4618      	mov	r0, r3
 800162c:	f007 f859 	bl	80086e2 <osThreadCreate>
 8001630:	4603      	mov	r3, r0
 8001632:	4a12      	ldr	r2, [pc, #72]	; (800167c <MX_FREERTOS_Init+0xe4>)
 8001634:	6013      	str	r3, [r2, #0]

  /* definition and creation of GAIT */
  osThreadDef(GAIT, GAIT_Task, osPriorityIdle, 0, 256);
 8001636:	4b12      	ldr	r3, [pc, #72]	; (8001680 <MX_FREERTOS_Init+0xe8>)
 8001638:	1d3c      	adds	r4, r7, #4
 800163a:	461d      	mov	r5, r3
 800163c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800163e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001640:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001644:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GAITHandle = osThreadCreate(osThread(GAIT), NULL);
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f007 f848 	bl	80086e2 <osThreadCreate>
 8001652:	4603      	mov	r3, r0
 8001654:	4a0b      	ldr	r2, [pc, #44]	; (8001684 <MX_FREERTOS_Init+0xec>)
 8001656:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001658:	bf00      	nop
 800165a:	3790      	adds	r7, #144	; 0x90
 800165c:	46bd      	mov	sp, r7
 800165e:	bdb0      	pop	{r4, r5, r7, pc}
 8001660:	0801096c 	.word	0x0801096c
 8001664:	2000032c 	.word	0x2000032c
 8001668:	08010988 	.word	0x08010988
 800166c:	20000330 	.word	0x20000330
 8001670:	080109a4 	.word	0x080109a4
 8001674:	20000334 	.word	0x20000334
 8001678:	080109c0 	.word	0x080109c0
 800167c:	20000338 	.word	0x20000338
 8001680:	080109dc 	.word	0x080109dc
 8001684:	2000033c 	.word	0x2000033c

08001688 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001690:	2001      	movs	r0, #1
 8001692:	f007 f872 	bl	800877a <osDelay>
 8001696:	e7fb      	b.n	8001690 <StartDefaultTask+0x8>

08001698 <LED_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED_Task */
void LED_Task(void const * argument)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED_Task */

	int led = 1;
 80016a0:	2301      	movs	r3, #1
 80016a2:	60bb      	str	r3, [r7, #8]
	int flag = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if(led){
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d019      	beq.n	80016e2 <LED_Task+0x4a>
		flag=!flag;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	bf0c      	ite	eq
 80016b4:	2301      	moveq	r3, #1
 80016b6:	2300      	movne	r3, #0
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	60fb      	str	r3, [r7, #12]
		LEDRGB_RED(flag);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	4618      	mov	r0, r3
 80016c2:	f001 fa91 	bl	8002be8 <LEDRGB_RED>
		LEDRGB_BLUE(!flag);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	bf0c      	ite	eq
 80016cc:	2301      	moveq	r3, #1
 80016ce:	2300      	movne	r3, #0
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	4618      	mov	r0, r3
 80016d4:	f001 faa2 	bl	8002c1c <LEDRGB_BLUE>
		Cylinder(flag);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	4618      	mov	r0, r3
 80016de:	f001 fab7 	bl	8002c50 <Cylinder>
	  }
	  osDelay(5000);
 80016e2:	f241 3088 	movw	r0, #5000	; 0x1388
 80016e6:	f007 f848 	bl	800877a <osDelay>
	  if(led){
 80016ea:	e7dd      	b.n	80016a8 <LED_Task+0x10>

080016ec <CAN_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CAN_Task */
void CAN_Task(void const * argument)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CAN_Task */

  /* Infinite loop */
  for(;;)
  {
	  motor_control();
 80016f4:	f001 ff66 	bl	80035c4 <motor_control>
	  osDelay(1);
 80016f8:	2001      	movs	r0, #1
 80016fa:	f007 f83e 	bl	800877a <osDelay>
	  motor_control();
 80016fe:	e7f9      	b.n	80016f4 <CAN_Task+0x8>

08001700 <UART_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_Task */
void UART_Task(void const * argument)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_Task */
  /* Infinite loop */
  for(;;)
  {
	  if(CAN_FLAG){
 8001708:	4b63      	ldr	r3, [pc, #396]	; (8001898 <UART_Task+0x198>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <UART_Task+0x16>
//		  DmaPrintf("%d %.2f %.2f %.2f\n",motor[1].ID,motor[1].position,motor[1].velocity,motor[1].current);
//		  HAL_Delay(2);
//		  DmaPrintf("%d %.2f %.2f %.2f\n",motor[1].ID,motor[1].position,motor[1].velocity,motor[1].current);
//		  HAL_Delay(2);
//		  DmaPrintf("%d %.2f %.2f %.2f\n",motor[1].ID,motor[1].position,motor[1].velocity,motor[1].current);
		  CAN_FLAG = 0;
 8001710:	4b61      	ldr	r3, [pc, #388]	; (8001898 <UART_Task+0x198>)
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
	  }

		if( USART1_RX_FLAG){
 8001716:	4b61      	ldr	r3, [pc, #388]	; (800189c <UART_Task+0x19c>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b00      	cmp	r3, #0
 800171c:	f000 80b3 	beq.w	8001886 <UART_Task+0x186>
			HAL_Delay(100);
 8001720:	2064      	movs	r0, #100	; 0x64
 8001722:	f002 fe45 	bl	80043b0 <HAL_Delay>
			if(USART1_RX_BUF[0]=='E'){
 8001726:	4b5e      	ldr	r3, [pc, #376]	; (80018a0 <UART_Task+0x1a0>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b45      	cmp	r3, #69	; 0x45
 800172c:	d101      	bne.n	8001732 <UART_Task+0x32>
				motor_enable_all();
 800172e:	f001 fb01 	bl	8002d34 <motor_enable_all>
			}
			if(USART1_RX_BUF[0]=='D'){
 8001732:	4b5b      	ldr	r3, [pc, #364]	; (80018a0 <UART_Task+0x1a0>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b44      	cmp	r3, #68	; 0x44
 8001738:	d10b      	bne.n	8001752 <UART_Task+0x52>
				motor_disable(1);motor_disable(2);motor_disable(3);motor_disable(4);
 800173a:	2001      	movs	r0, #1
 800173c:	f001 fba8 	bl	8002e90 <motor_disable>
 8001740:	2002      	movs	r0, #2
 8001742:	f001 fba5 	bl	8002e90 <motor_disable>
 8001746:	2003      	movs	r0, #3
 8001748:	f001 fba2 	bl	8002e90 <motor_disable>
 800174c:	2004      	movs	r0, #4
 800174e:	f001 fb9f 	bl	8002e90 <motor_disable>
			}
			if(USART1_RX_BUF[0]=='Z'){
 8001752:	4b53      	ldr	r3, [pc, #332]	; (80018a0 <UART_Task+0x1a0>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b5a      	cmp	r3, #90	; 0x5a
 8001758:	d10b      	bne.n	8001772 <UART_Task+0x72>
				motor_setzero(1);motor_setzero(2);motor_setzero(3);motor_setzero(4);
 800175a:	2001      	movs	r0, #1
 800175c:	f001 fbd8 	bl	8002f10 <motor_setzero>
 8001760:	2002      	movs	r0, #2
 8001762:	f001 fbd5 	bl	8002f10 <motor_setzero>
 8001766:	2003      	movs	r0, #3
 8001768:	f001 fbd2 	bl	8002f10 <motor_setzero>
 800176c:	2004      	movs	r0, #4
 800176e:	f001 fbcf 	bl	8002f10 <motor_setzero>
			}
			if(USART1_RX_BUF[0]=='P'){
 8001772:	4b4b      	ldr	r3, [pc, #300]	; (80018a0 <UART_Task+0x1a0>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b50      	cmp	r3, #80	; 0x50
 8001778:	d137      	bne.n	80017ea <UART_Task+0xea>
				int position = (USART1_RX_BUF[1] - '0')*10 + (USART1_RX_BUF[2] - '0');
 800177a:	4b49      	ldr	r3, [pc, #292]	; (80018a0 <UART_Task+0x1a0>)
 800177c:	785b      	ldrb	r3, [r3, #1]
 800177e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001782:	4613      	mov	r3, r2
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	4413      	add	r3, r2
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	461a      	mov	r2, r3
 800178c:	4b44      	ldr	r3, [pc, #272]	; (80018a0 <UART_Task+0x1a0>)
 800178e:	789b      	ldrb	r3, [r3, #2]
 8001790:	3b30      	subs	r3, #48	; 0x30
 8001792:	4413      	add	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
				DmaPrintf("position:%d",position);
 8001796:	6939      	ldr	r1, [r7, #16]
 8001798:	4842      	ldr	r0, [pc, #264]	; (80018a4 <UART_Task+0x1a4>)
 800179a:	f000 f9c5 	bl	8001b28 <DmaPrintf>
				pack_TX(2, (float)position/180*3.14, 0, 5, 1, 0);
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	ee07 3a90 	vmov	s15, r3
 80017a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017a8:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80018a8 <UART_Task+0x1a8>
 80017ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80017b0:	ee16 0a90 	vmov	r0, s13
 80017b4:	f7fe fec8 	bl	8000548 <__aeabi_f2d>
 80017b8:	a335      	add	r3, pc, #212	; (adr r3, 8001890 <UART_Task+0x190>)
 80017ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017be:	f7fe ff1b 	bl	80005f8 <__aeabi_dmul>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	4610      	mov	r0, r2
 80017c8:	4619      	mov	r1, r3
 80017ca:	f7ff fa0d 	bl	8000be8 <__aeabi_d2f>
 80017ce:	4603      	mov	r3, r0
 80017d0:	ed9f 2a36 	vldr	s4, [pc, #216]	; 80018ac <UART_Task+0x1ac>
 80017d4:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80017d8:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 80017dc:	eddf 0a33 	vldr	s1, [pc, #204]	; 80018ac <UART_Task+0x1ac>
 80017e0:	ee00 3a10 	vmov	s0, r3
 80017e4:	2002      	movs	r0, #2
 80017e6:	f001 fd85 	bl	80032f4 <pack_TX>
			}
			if(USART1_RX_BUF[0]=='T'){
 80017ea:	4b2d      	ldr	r3, [pc, #180]	; (80018a0 <UART_Task+0x1a0>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b54      	cmp	r3, #84	; 0x54
 80017f0:	d133      	bne.n	800185a <UART_Task+0x15a>
				int count = (USART1_RX_BUF[1] - '0')*10 + (USART1_RX_BUF[2] - '0');
 80017f2:	4b2b      	ldr	r3, [pc, #172]	; (80018a0 <UART_Task+0x1a0>)
 80017f4:	785b      	ldrb	r3, [r3, #1]
 80017f6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80017fa:	4613      	mov	r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	4413      	add	r3, r2
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	461a      	mov	r2, r3
 8001804:	4b26      	ldr	r3, [pc, #152]	; (80018a0 <UART_Task+0x1a0>)
 8001806:	789b      	ldrb	r3, [r3, #2]
 8001808:	3b30      	subs	r3, #48	; 0x30
 800180a:	4413      	add	r3, r2
 800180c:	60fb      	str	r3, [r7, #12]
				pack_TX(1, stand_trajectory[count][0], 0, 5, 1, 0);
 800180e:	4a28      	ldr	r2, [pc, #160]	; (80018b0 <UART_Task+0x1b0>)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4413      	add	r3, r2
 8001816:	edd3 7a00 	vldr	s15, [r3]
 800181a:	ed9f 2a24 	vldr	s4, [pc, #144]	; 80018ac <UART_Task+0x1ac>
 800181e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001822:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 8001826:	eddf 0a21 	vldr	s1, [pc, #132]	; 80018ac <UART_Task+0x1ac>
 800182a:	eeb0 0a67 	vmov.f32	s0, s15
 800182e:	2001      	movs	r0, #1
 8001830:	f001 fd60 	bl	80032f4 <pack_TX>
				pack_TX(2, stand_trajectory[count][0], 0, 5, 1, 0);
 8001834:	4a1e      	ldr	r2, [pc, #120]	; (80018b0 <UART_Task+0x1b0>)
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	00db      	lsls	r3, r3, #3
 800183a:	4413      	add	r3, r2
 800183c:	edd3 7a00 	vldr	s15, [r3]
 8001840:	ed9f 2a1a 	vldr	s4, [pc, #104]	; 80018ac <UART_Task+0x1ac>
 8001844:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001848:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 800184c:	eddf 0a17 	vldr	s1, [pc, #92]	; 80018ac <UART_Task+0x1ac>
 8001850:	eeb0 0a67 	vmov.f32	s0, s15
 8001854:	2002      	movs	r0, #2
 8001856:	f001 fd4d 	bl	80032f4 <pack_TX>
			}

			for( int i = 0; i<USART1_RX_CNT; i ++){
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
 800185e:	e007      	b.n	8001870 <UART_Task+0x170>
				USART1_RX_BUF[i] = 0;
 8001860:	4a0f      	ldr	r2, [pc, #60]	; (80018a0 <UART_Task+0x1a0>)
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	4413      	add	r3, r2
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
			for( int i = 0; i<USART1_RX_CNT; i ++){
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	3301      	adds	r3, #1
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <UART_Task+0x1b4>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	429a      	cmp	r2, r3
 8001878:	d3f2      	bcc.n	8001860 <UART_Task+0x160>
			}
			USART1_RX_CNT = 0;
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <UART_Task+0x1b4>)
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
			USART1_RX_FLAG = 0;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <UART_Task+0x19c>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
		}

	  osDelay(2);
 8001886:	2002      	movs	r0, #2
 8001888:	f006 ff77 	bl	800877a <osDelay>
	  if(CAN_FLAG){
 800188c:	e73c      	b.n	8001708 <UART_Task+0x8>
 800188e:	bf00      	nop
 8001890:	51eb851f 	.word	0x51eb851f
 8001894:	40091eb8 	.word	0x40091eb8
 8001898:	20000276 	.word	0x20000276
 800189c:	20000758 	.word	0x20000758
 80018a0:	20000690 	.word	0x20000690
 80018a4:	080109f8 	.word	0x080109f8
 80018a8:	43340000 	.word	0x43340000
 80018ac:	00000000 	.word	0x00000000
 80018b0:	20000bd4 	.word	0x20000bd4
 80018b4:	2000075c 	.word	0x2000075c

080018b8 <GAIT_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GAIT_Task */
void GAIT_Task(void const * argument)
{
 80018b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ba:	b089      	sub	sp, #36	; 0x24
 80018bc:	af06      	add	r7, sp, #24
 80018be:	6078      	str	r0, [r7, #4]
//
//	  if(test_cnt == 10){
//	  		test_cnt = 0;
//	  }

	  if(Leg_left.stand_flag){
 80018c0:	4b59      	ldr	r3, [pc, #356]	; (8001a28 <GAIT_Task+0x170>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d048      	beq.n	800195a <GAIT_Task+0xa2>
		  motor[1].limit_flag = motor_setdes(motor[1], stand_trajectory[Leg_left.count][0]);
 80018c8:	4b57      	ldr	r3, [pc, #348]	; (8001a28 <GAIT_Task+0x170>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4a57      	ldr	r2, [pc, #348]	; (8001a2c <GAIT_Task+0x174>)
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	4413      	add	r3, r2
 80018d2:	edd3 7a00 	vldr	s15, [r3]
 80018d6:	4e56      	ldr	r6, [pc, #344]	; (8001a30 <GAIT_Task+0x178>)
 80018d8:	466d      	mov	r5, sp
 80018da:	f106 0438 	add.w	r4, r6, #56	; 0x38
 80018de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80018ea:	f106 0328 	add.w	r3, r6, #40	; 0x28
 80018ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f0:	eeb0 0a67 	vmov.f32	s0, s15
 80018f4:	f001 fee8 	bl	80036c8 <motor_setdes>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4a4d      	ldr	r2, [pc, #308]	; (8001a30 <GAIT_Task+0x178>)
 80018fc:	64d3      	str	r3, [r2, #76]	; 0x4c
		  motor[2].limit_flag = motor_setdes(motor[2], stand_trajectory[Leg_left.count][1]);
 80018fe:	4b4a      	ldr	r3, [pc, #296]	; (8001a28 <GAIT_Task+0x170>)
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	4a4a      	ldr	r2, [pc, #296]	; (8001a2c <GAIT_Task+0x174>)
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	4413      	add	r3, r2
 8001908:	3304      	adds	r3, #4
 800190a:	edd3 7a00 	vldr	s15, [r3]
 800190e:	4e48      	ldr	r6, [pc, #288]	; (8001a30 <GAIT_Task+0x178>)
 8001910:	466d      	mov	r5, sp
 8001912:	f106 0460 	add.w	r4, r6, #96	; 0x60
 8001916:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001918:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800191a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800191e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001922:	f106 0350 	add.w	r3, r6, #80	; 0x50
 8001926:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001928:	eeb0 0a67 	vmov.f32	s0, s15
 800192c:	f001 fecc 	bl	80036c8 <motor_setdes>
 8001930:	4603      	mov	r3, r0
 8001932:	4a3f      	ldr	r2, [pc, #252]	; (8001a30 <GAIT_Task+0x178>)
 8001934:	6753      	str	r3, [r2, #116]	; 0x74
		  Leg_left.count ++;
 8001936:	4b3c      	ldr	r3, [pc, #240]	; (8001a28 <GAIT_Task+0x170>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	3301      	adds	r3, #1
 800193c:	4a3a      	ldr	r2, [pc, #232]	; (8001a28 <GAIT_Task+0x170>)
 800193e:	60d3      	str	r3, [r2, #12]
		  if(Leg_left.count == 100){
 8001940:	4b39      	ldr	r3, [pc, #228]	; (8001a28 <GAIT_Task+0x170>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	2b64      	cmp	r3, #100	; 0x64
 8001946:	d108      	bne.n	800195a <GAIT_Task+0xa2>
			  Leg_left.count = 0;
 8001948:	4b37      	ldr	r3, [pc, #220]	; (8001a28 <GAIT_Task+0x170>)
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
			  Leg_left.stand_flag = 0;
 800194e:	4b36      	ldr	r3, [pc, #216]	; (8001a28 <GAIT_Task+0x170>)
 8001950:	2200      	movs	r2, #0
 8001952:	605a      	str	r2, [r3, #4]
			  Leg_left.swing_flag = 1;
 8001954:	4b34      	ldr	r3, [pc, #208]	; (8001a28 <GAIT_Task+0x170>)
 8001956:	2201      	movs	r2, #1
 8001958:	609a      	str	r2, [r3, #8]
		  }
	  }
	  if(Leg_left.swing_flag){
 800195a:	4b33      	ldr	r3, [pc, #204]	; (8001a28 <GAIT_Task+0x170>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d048      	beq.n	80019f4 <GAIT_Task+0x13c>
		  motor[1].limit_flag = motor_setdes(motor[1], swing_trajectory[Leg_left.count][0]);
 8001962:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <GAIT_Task+0x170>)
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	4a33      	ldr	r2, [pc, #204]	; (8001a34 <GAIT_Task+0x17c>)
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	4413      	add	r3, r2
 800196c:	edd3 7a00 	vldr	s15, [r3]
 8001970:	4e2f      	ldr	r6, [pc, #188]	; (8001a30 <GAIT_Task+0x178>)
 8001972:	466d      	mov	r5, sp
 8001974:	f106 0438 	add.w	r4, r6, #56	; 0x38
 8001978:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800197a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800197c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001980:	e885 0003 	stmia.w	r5, {r0, r1}
 8001984:	f106 0328 	add.w	r3, r6, #40	; 0x28
 8001988:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800198a:	eeb0 0a67 	vmov.f32	s0, s15
 800198e:	f001 fe9b 	bl	80036c8 <motor_setdes>
 8001992:	4603      	mov	r3, r0
 8001994:	4a26      	ldr	r2, [pc, #152]	; (8001a30 <GAIT_Task+0x178>)
 8001996:	64d3      	str	r3, [r2, #76]	; 0x4c
		  motor[2].limit_flag = motor_setdes(motor[2], swing_trajectory[Leg_left.count][1]);
 8001998:	4b23      	ldr	r3, [pc, #140]	; (8001a28 <GAIT_Task+0x170>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	4a25      	ldr	r2, [pc, #148]	; (8001a34 <GAIT_Task+0x17c>)
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	4413      	add	r3, r2
 80019a2:	3304      	adds	r3, #4
 80019a4:	edd3 7a00 	vldr	s15, [r3]
 80019a8:	4e21      	ldr	r6, [pc, #132]	; (8001a30 <GAIT_Task+0x178>)
 80019aa:	466d      	mov	r5, sp
 80019ac:	f106 0460 	add.w	r4, r6, #96	; 0x60
 80019b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80019bc:	f106 0350 	add.w	r3, r6, #80	; 0x50
 80019c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019c2:	eeb0 0a67 	vmov.f32	s0, s15
 80019c6:	f001 fe7f 	bl	80036c8 <motor_setdes>
 80019ca:	4603      	mov	r3, r0
 80019cc:	4a18      	ldr	r2, [pc, #96]	; (8001a30 <GAIT_Task+0x178>)
 80019ce:	6753      	str	r3, [r2, #116]	; 0x74
		  Leg_left.count ++;
 80019d0:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <GAIT_Task+0x170>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	3301      	adds	r3, #1
 80019d6:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <GAIT_Task+0x170>)
 80019d8:	60d3      	str	r3, [r2, #12]
		  if(Leg_left.count == 100){
 80019da:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <GAIT_Task+0x170>)
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	2b64      	cmp	r3, #100	; 0x64
 80019e0:	d108      	bne.n	80019f4 <GAIT_Task+0x13c>
			  Leg_left.count = 0;
 80019e2:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <GAIT_Task+0x170>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	60da      	str	r2, [r3, #12]
			  Leg_left.stand_flag = 1;
 80019e8:	4b0f      	ldr	r3, [pc, #60]	; (8001a28 <GAIT_Task+0x170>)
 80019ea:	2201      	movs	r2, #1
 80019ec:	605a      	str	r2, [r3, #4]
			  Leg_left.swing_flag = 0;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	; (8001a28 <GAIT_Task+0x170>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
		  }
	  }
	  if(motor[1].limit_flag == 1 || motor[2].limit_flag == 1 )		DmaPrintf("position limits\n");
 80019f4:	4b0e      	ldr	r3, [pc, #56]	; (8001a30 <GAIT_Task+0x178>)
 80019f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d003      	beq.n	8001a04 <GAIT_Task+0x14c>
 80019fc:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <GAIT_Task+0x178>)
 80019fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d102      	bne.n	8001a0a <GAIT_Task+0x152>
 8001a04:	480c      	ldr	r0, [pc, #48]	; (8001a38 <GAIT_Task+0x180>)
 8001a06:	f000 f88f 	bl	8001b28 <DmaPrintf>
	  if(motor[1].limit_flag == 2 || motor[2].limit_flag == 2 )		DmaPrintf("velocity limits\n");
 8001a0a:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <GAIT_Task+0x178>)
 8001a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d003      	beq.n	8001a1a <GAIT_Task+0x162>
 8001a12:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <GAIT_Task+0x178>)
 8001a14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d102      	bne.n	8001a20 <GAIT_Task+0x168>
 8001a1a:	4808      	ldr	r0, [pc, #32]	; (8001a3c <GAIT_Task+0x184>)
 8001a1c:	f000 f884 	bl	8001b28 <DmaPrintf>

	  //pack_TX(motor[2].ID, motor[2].p_des, motor[2].v_des, motor[2].kp, motor[2].kd, motor[2].t_ff);
      osDelay(10);
 8001a20:	200a      	movs	r0, #10
 8001a22:	f006 feaa 	bl	800877a <osDelay>
	  if(Leg_left.stand_flag){
 8001a26:	e74b      	b.n	80018c0 <GAIT_Task+0x8>
 8001a28:	20000954 	.word	0x20000954
 8001a2c:	20000bd4 	.word	0x20000bd4
 8001a30:	20000b0c 	.word	0x20000b0c
 8001a34:	20000ef4 	.word	0x20000ef4
 8001a38:	08010a04 	.word	0x08010a04
 8001a3c:	08010a18 	.word	0x08010a18

08001a40 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	; 0x28
 8001a44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a46:	f107 0314 	add.w	r3, r7, #20
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
 8001a54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	4b30      	ldr	r3, [pc, #192]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	4a2f      	ldr	r2, [pc, #188]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a64:	6313      	str	r3, [r2, #48]	; 0x30
 8001a66:	4b2d      	ldr	r3, [pc, #180]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a6e:	613b      	str	r3, [r7, #16]
 8001a70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	4b29      	ldr	r3, [pc, #164]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	4a28      	ldr	r2, [pc, #160]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001a7c:	f043 0304 	orr.w	r3, r3, #4
 8001a80:	6313      	str	r3, [r2, #48]	; 0x30
 8001a82:	4b26      	ldr	r3, [pc, #152]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	f003 0304 	and.w	r3, r3, #4
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	4b22      	ldr	r3, [pc, #136]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a21      	ldr	r2, [pc, #132]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001a98:	f043 0302 	orr.w	r3, r3, #2
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	4b1b      	ldr	r3, [pc, #108]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	4a1a      	ldr	r2, [pc, #104]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aba:	4b18      	ldr	r3, [pc, #96]	; (8001b1c <MX_GPIO_Init+0xdc>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Cylinder_GPIO_Port, Cylinder_Pin, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2101      	movs	r1, #1
 8001aca:	4815      	ldr	r0, [pc, #84]	; (8001b20 <MX_GPIO_Init+0xe0>)
 8001acc:	f004 f976 	bl	8005dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2118      	movs	r1, #24
 8001ad4:	4813      	ldr	r0, [pc, #76]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001ad6:	f004 f971 	bl	8005dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Cylinder_Pin;
 8001ada:	2301      	movs	r3, #1
 8001adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Cylinder_GPIO_Port, &GPIO_InitStruct);
 8001aea:	f107 0314 	add.w	r3, r7, #20
 8001aee:	4619      	mov	r1, r3
 8001af0:	480b      	ldr	r0, [pc, #44]	; (8001b20 <MX_GPIO_Init+0xe0>)
 8001af2:	f003 ffc7 	bl	8005a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001af6:	2318      	movs	r3, #24
 8001af8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afa:	2301      	movs	r3, #1
 8001afc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b02:	2300      	movs	r3, #0
 8001b04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4805      	ldr	r0, [pc, #20]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001b0e:	f003 ffb9 	bl	8005a84 <HAL_GPIO_Init>

}
 8001b12:	bf00      	nop
 8001b14:	3728      	adds	r7, #40	; 0x28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020800 	.word	0x40020800
 8001b24:	40020400 	.word	0x40020400

08001b28 <DmaPrintf>:
//	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
//	return ch;
//}

void DmaPrintf(const char *format,...)
{
 8001b28:	b40f      	push	{r0, r1, r2, r3}
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
	uint16_t len;
	va_list args;
	va_start(args,format);
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	603b      	str	r3, [r7, #0]
	len = vsnprintf((char*)USART1_TX_BUF,sizeof(USART1_TX_BUF)+1,(char*)format,args);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	21c9      	movs	r1, #201	; 0xc9
 8001b3c:	4808      	ldr	r0, [pc, #32]	; (8001b60 <DmaPrintf+0x38>)
 8001b3e:	f009 fe43 	bl	800b7c8 <vsniprintf>
 8001b42:	4603      	mov	r3, r0
 8001b44:	80fb      	strh	r3, [r7, #6]
	va_end(args);
	HAL_UART_Transmit_DMA(&huart1, USART1_TX_BUF, len);
 8001b46:	88fb      	ldrh	r3, [r7, #6]
 8001b48:	461a      	mov	r2, r3
 8001b4a:	4905      	ldr	r1, [pc, #20]	; (8001b60 <DmaPrintf+0x38>)
 8001b4c:	4805      	ldr	r0, [pc, #20]	; (8001b64 <DmaPrintf+0x3c>)
 8001b4e:	f005 fd59 	bl	8007604 <HAL_UART_Transmit_DMA>
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b5c:	b004      	add	sp, #16
 8001b5e:	4770      	bx	lr
 8001b60:	20000764 	.word	0x20000764
 8001b64:	2000082c 	.word	0x2000082c

08001b68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b6c:	f002 fbde 	bl	800432c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b70:	f000 f828 	bl	8001bc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b74:	f7ff ff64 	bl	8001a40 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b78:	f7ff fc98 	bl	80014ac <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001b7c:	f000 fc3c 	bl	80023f8 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8001b80:	f7ff fa3a 	bl	8000ff8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001b84:	f7ff fabe 	bl	8001104 <MX_CAN2_Init>
  MX_SPI3_Init();
 8001b88:	f000 f8d6 	bl	8001d38 <MX_SPI3_Init>
  MX_SPI2_Init();
 8001b8c:	f000 f89c 	bl	8001cc8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 8001b90:	2064      	movs	r0, #100	; 0x64
 8001b92:	f002 fc0d 	bl	80043b0 <HAL_Delay>
  DS33_Init();
 8001b96:	f000 fe2d 	bl	80027f4 <DS33_Init>
  HAL_Delay(100);
 8001b9a:	2064      	movs	r0, #100	; 0x64
 8001b9c:	f002 fc08 	bl	80043b0 <HAL_Delay>
  icm20602_init();
 8001ba0:	f000 fedc 	bl	800295c <icm20602_init>
  HAL_UART_Receive_IT(&huart1,USART1_RX_TEMP, sizeof(USART1_RX_TEMP)); //????
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4905      	ldr	r1, [pc, #20]	; (8001bbc <main+0x54>)
 8001ba8:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <main+0x58>)
 8001baa:	f005 fcfa 	bl	80075a2 <HAL_UART_Receive_IT>
  motor_init();
 8001bae:	f001 f9e5 	bl	8002f7c <motor_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001bb2:	f7ff fcf1 	bl	8001598 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001bb6:	f006 fd8d 	bl	80086d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001bba:	e7fe      	b.n	8001bba <main+0x52>
 8001bbc:	20000760 	.word	0x20000760
 8001bc0:	2000082c 	.word	0x2000082c

08001bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b094      	sub	sp, #80	; 0x50
 8001bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bca:	f107 0320 	add.w	r3, r7, #32
 8001bce:	2230      	movs	r2, #48	; 0x30
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f007 ffea 	bl	8009bac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bd8:	f107 030c 	add.w	r3, r7, #12
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be8:	2300      	movs	r3, #0
 8001bea:	60bb      	str	r3, [r7, #8]
 8001bec:	4b28      	ldr	r3, [pc, #160]	; (8001c90 <SystemClock_Config+0xcc>)
 8001bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf0:	4a27      	ldr	r2, [pc, #156]	; (8001c90 <SystemClock_Config+0xcc>)
 8001bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf8:	4b25      	ldr	r3, [pc, #148]	; (8001c90 <SystemClock_Config+0xcc>)
 8001bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c04:	2300      	movs	r3, #0
 8001c06:	607b      	str	r3, [r7, #4]
 8001c08:	4b22      	ldr	r3, [pc, #136]	; (8001c94 <SystemClock_Config+0xd0>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a21      	ldr	r2, [pc, #132]	; (8001c94 <SystemClock_Config+0xd0>)
 8001c0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c12:	6013      	str	r3, [r2, #0]
 8001c14:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <SystemClock_Config+0xd0>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1c:	607b      	str	r3, [r7, #4]
 8001c1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c20:	2301      	movs	r3, #1
 8001c22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c34:	2304      	movs	r3, #4
 8001c36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001c38:	2390      	movs	r3, #144	; 0x90
 8001c3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c3c:	2304      	movs	r3, #4
 8001c3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c40:	2304      	movs	r3, #4
 8001c42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c44:	f107 0320 	add.w	r3, r7, #32
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f004 f8d1 	bl	8005df0 <HAL_RCC_OscConfig>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c54:	f000 f832 	bl	8001cbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c58:	230f      	movs	r3, #15
 8001c5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	2102      	movs	r1, #2
 8001c76:	4618      	mov	r0, r3
 8001c78:	f004 fb32 	bl	80062e0 <HAL_RCC_ClockConfig>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c82:	f000 f81b 	bl	8001cbc <Error_Handler>
  }
}
 8001c86:	bf00      	nop
 8001c88:	3750      	adds	r7, #80	; 0x50
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40007000 	.word	0x40007000

08001c98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a04      	ldr	r2, [pc, #16]	; (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d101      	bne.n	8001cae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001caa:	f002 fb61 	bl	8004370 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40010000 	.word	0x40010000

08001cbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cc0:	b672      	cpsid	i
}
 8001cc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cc4:	e7fe      	b.n	8001cc4 <Error_Handler+0x8>
	...

08001cc8 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001ccc:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001cce:	4a18      	ldr	r2, [pc, #96]	; (8001d30 <MX_SPI2_Init+0x68>)
 8001cd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001cd2:	4b16      	ldr	r3, [pc, #88]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001cd8:	4b14      	ldr	r3, [pc, #80]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cde:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cea:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001cf0:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001cf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cf6:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d04:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d0a:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001d0c:	220a      	movs	r2, #10
 8001d0e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d10:	4806      	ldr	r0, [pc, #24]	; (8001d2c <MX_SPI2_Init+0x64>)
 8001d12:	f004 fd37 	bl	8006784 <HAL_SPI_Init>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d002      	beq.n	8001d22 <MX_SPI2_Init+0x5a>
  {
    Error_Handler();
 8001d1c:	f7ff ffce 	bl	8001cbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  else printf("\nSPI2 start success!!!\n");
  /* USER CODE END SPI2_Init 2 */

}
 8001d20:	e002      	b.n	8001d28 <MX_SPI2_Init+0x60>
  else printf("\nSPI2 start success!!!\n");
 8001d22:	4804      	ldr	r0, [pc, #16]	; (8001d34 <MX_SPI2_Init+0x6c>)
 8001d24:	f008 fe4a 	bl	800a9bc <puts>
}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20000594 	.word	0x20000594
 8001d30:	40003800 	.word	0x40003800
 8001d34:	08010a2c 	.word	0x08010a2c

08001d38 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001d3c:	4b19      	ldr	r3, [pc, #100]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d3e:	4a1a      	ldr	r2, [pc, #104]	; (8001da8 <MX_SPI3_Init+0x70>)
 8001d40:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001d42:	4b18      	ldr	r3, [pc, #96]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d48:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001d4a:	4b16      	ldr	r3, [pc, #88]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d50:	4b14      	ldr	r3, [pc, #80]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d56:	4b13      	ldr	r3, [pc, #76]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001d62:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d68:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d6a:	4b0e      	ldr	r3, [pc, #56]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d6c:	2218      	movs	r2, #24
 8001d6e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d70:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d76:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d7c:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001d82:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d84:	220a      	movs	r2, #10
 8001d86:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001d88:	4806      	ldr	r0, [pc, #24]	; (8001da4 <MX_SPI3_Init+0x6c>)
 8001d8a:	f004 fcfb 	bl	8006784 <HAL_SPI_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d002      	beq.n	8001d9a <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001d94:	f7ff ff92 	bl	8001cbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */
  else printf("\nSPI3 start success!!!\n");
  /* USER CODE END SPI3_Init 2 */

}
 8001d98:	e002      	b.n	8001da0 <MX_SPI3_Init+0x68>
  else printf("\nSPI3 start success!!!\n");
 8001d9a:	4804      	ldr	r0, [pc, #16]	; (8001dac <MX_SPI3_Init+0x74>)
 8001d9c:	f008 fe0e 	bl	800a9bc <puts>
}
 8001da0:	bf00      	nop
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	200005ec 	.word	0x200005ec
 8001da8:	40003c00 	.word	0x40003c00
 8001dac:	08010a44 	.word	0x08010a44

08001db0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08c      	sub	sp, #48	; 0x30
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db8:	f107 031c 	add.w	r3, r7, #28
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	605a      	str	r2, [r3, #4]
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	60da      	str	r2, [r3, #12]
 8001dc6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a37      	ldr	r2, [pc, #220]	; (8001eac <HAL_SPI_MspInit+0xfc>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d135      	bne.n	8001e3e <HAL_SPI_MspInit+0x8e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61bb      	str	r3, [r7, #24]
 8001dd6:	4b36      	ldr	r3, [pc, #216]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	4a35      	ldr	r2, [pc, #212]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001ddc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de0:	6413      	str	r3, [r2, #64]	; 0x40
 8001de2:	4b33      	ldr	r3, [pc, #204]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dea:	61bb      	str	r3, [r7, #24]
 8001dec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	4b2f      	ldr	r3, [pc, #188]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	4a2e      	ldr	r2, [pc, #184]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfe:	4b2c      	ldr	r3, [pc, #176]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001e0a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e10:	2302      	movs	r3, #2
 8001e12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e1c:	2305      	movs	r3, #5
 8001e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e20:	f107 031c 	add.w	r3, r7, #28
 8001e24:	4619      	mov	r1, r3
 8001e26:	4823      	ldr	r0, [pc, #140]	; (8001eb4 <HAL_SPI_MspInit+0x104>)
 8001e28:	f003 fe2c 	bl	8005a84 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2105      	movs	r1, #5
 8001e30:	2024      	movs	r0, #36	; 0x24
 8001e32:	f003 f9fb 	bl	800522c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001e36:	2024      	movs	r0, #36	; 0x24
 8001e38:	f003 fa14 	bl	8005264 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001e3c:	e031      	b.n	8001ea2 <HAL_SPI_MspInit+0xf2>
  else if(spiHandle->Instance==SPI3)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a1d      	ldr	r2, [pc, #116]	; (8001eb8 <HAL_SPI_MspInit+0x108>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d12c      	bne.n	8001ea2 <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e48:	2300      	movs	r3, #0
 8001e4a:	613b      	str	r3, [r7, #16]
 8001e4c:	4b18      	ldr	r3, [pc, #96]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e50:	4a17      	ldr	r2, [pc, #92]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001e52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e56:	6413      	str	r3, [r2, #64]	; 0x40
 8001e58:	4b15      	ldr	r3, [pc, #84]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e60:	613b      	str	r3, [r7, #16]
 8001e62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6c:	4a10      	ldr	r2, [pc, #64]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001e6e:	f043 0304 	orr.w	r3, r3, #4
 8001e72:	6313      	str	r3, [r2, #48]	; 0x30
 8001e74:	4b0e      	ldr	r3, [pc, #56]	; (8001eb0 <HAL_SPI_MspInit+0x100>)
 8001e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e78:	f003 0304 	and.w	r3, r3, #4
 8001e7c:	60fb      	str	r3, [r7, #12]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001e80:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e92:	2306      	movs	r3, #6
 8001e94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e96:	f107 031c 	add.w	r3, r7, #28
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4807      	ldr	r0, [pc, #28]	; (8001ebc <HAL_SPI_MspInit+0x10c>)
 8001e9e:	f003 fdf1 	bl	8005a84 <HAL_GPIO_Init>
}
 8001ea2:	bf00      	nop
 8001ea4:	3730      	adds	r7, #48	; 0x30
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40003800 	.word	0x40003800
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40020400 	.word	0x40020400
 8001eb8:	40003c00 	.word	0x40003c00
 8001ebc:	40020800 	.word	0x40020800

08001ec0 <Spi_RW>:
}

/* USER CODE BEGIN 1 */

uint8_t Spi_RW(uint8_t Txdata)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af02      	add	r7, sp, #8
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	71fb      	strb	r3, [r7, #7]
//	while (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) == RESET);
//	SPI_I2S_SendData(SPI3, dat);
//	while (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_RXNE) == RESET);
//	return SPI_I2S_ReceiveData(SPI3);
	uint8_t Rxdata;
	if(HAL_SPI_TransmitReceive(&hspi3,&Txdata,&Rxdata,1,1000) == HAL_OK)
 8001eca:	f107 020f 	add.w	r2, r7, #15
 8001ece:	1df9      	adds	r1, r7, #7
 8001ed0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ed4:	9300      	str	r3, [sp, #0]
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	4807      	ldr	r0, [pc, #28]	; (8001ef8 <Spi_RW+0x38>)
 8001eda:	f004 fcdc 	bl	8006896 <HAL_SPI_TransmitReceive>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d101      	bne.n	8001ee8 <Spi_RW+0x28>
	{
		return Rxdata;
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
 8001ee6:	e003      	b.n	8001ef0 <Spi_RW+0x30>
	}
	else
		printf("\nSPI receive failed!!!\n");
 8001ee8:	4804      	ldr	r0, [pc, #16]	; (8001efc <Spi_RW+0x3c>)
 8001eea:	f008 fd67 	bl	800a9bc <puts>
	return 9;
 8001eee:	2309      	movs	r3, #9
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	200005ec 	.word	0x200005ec
 8001efc:	08010a5c 	.word	0x08010a5c

08001f00 <SPI_CS>:
        pData[i] = Spi_RW(0);
    }
}

void SPI_CS(uint8_t sel,uint8_t set)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	460a      	mov	r2, r1
 8001f0a:	71fb      	strb	r3, [r7, #7]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_SET);
 8001f10:	2201      	movs	r2, #1
 8001f12:	2120      	movs	r1, #32
 8001f14:	4841      	ldr	r0, [pc, #260]	; (800201c <SPI_CS+0x11c>)
 8001f16:	f003 ff51 	bl	8005dbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f20:	483e      	ldr	r0, [pc, #248]	; (800201c <SPI_CS+0x11c>)
 8001f22:	f003 ff4b 	bl	8005dbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_SET);
 8001f26:	2201      	movs	r2, #1
 8001f28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f2c:	483b      	ldr	r0, [pc, #236]	; (800201c <SPI_CS+0x11c>)
 8001f2e:	f003 ff45 	bl	8005dbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_SET);
 8001f32:	2201      	movs	r2, #1
 8001f34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f38:	4839      	ldr	r0, [pc, #228]	; (8002020 <SPI_CS+0x120>)
 8001f3a:	f003 ff3f 	bl	8005dbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 8001f3e:	2201      	movs	r2, #1
 8001f40:	2110      	movs	r1, #16
 8001f42:	4838      	ldr	r0, [pc, #224]	; (8002024 <SPI_CS+0x124>)
 8001f44:	f003 ff3a 	bl	8005dbc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001f48:	2001      	movs	r0, #1
 8001f4a:	f002 fa31 	bl	80043b0 <HAL_Delay>
switch(sel)
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	2b04      	cmp	r3, #4
 8001f52:	d85e      	bhi.n	8002012 <SPI_CS+0x112>
 8001f54:	a201      	add	r2, pc, #4	; (adr r2, 8001f5c <SPI_CS+0x5c>)
 8001f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f5a:	bf00      	nop
 8001f5c:	08001f71 	.word	0x08001f71
 8001f60:	08001f8f 	.word	0x08001f8f
 8001f64:	08001fad 	.word	0x08001fad
 8001f68:	08001fcf 	.word	0x08001fcf
 8001f6c:	08001ff1 	.word	0x08001ff1
{
	case MPU9250:
		if(set)
 8001f70:	79bb      	ldrb	r3, [r7, #6]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d005      	beq.n	8001f82 <SPI_CS+0x82>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_SET);
 8001f76:	2201      	movs	r2, #1
 8001f78:	2120      	movs	r1, #32
 8001f7a:	4828      	ldr	r0, [pc, #160]	; (800201c <SPI_CS+0x11c>)
 8001f7c:	f003 ff1e 	bl	8005dbc <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
		break;
 8001f80:	e047      	b.n	8002012 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2120      	movs	r1, #32
 8001f86:	4825      	ldr	r0, [pc, #148]	; (800201c <SPI_CS+0x11c>)
 8001f88:	f003 ff18 	bl	8005dbc <HAL_GPIO_WritePin>
		break;
 8001f8c:	e041      	b.n	8002012 <SPI_CS+0x112>
	case NRF2401:
		if(set)
 8001f8e:	79bb      	ldrb	r3, [r7, #6]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <SPI_CS+0xa0>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 8001f94:	2201      	movs	r2, #1
 8001f96:	2110      	movs	r1, #16
 8001f98:	4822      	ldr	r0, [pc, #136]	; (8002024 <SPI_CS+0x124>)
 8001f9a:	f003 ff0f 	bl	8005dbc <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
		break;
 8001f9e:	e038      	b.n	8002012 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2110      	movs	r1, #16
 8001fa4:	481f      	ldr	r0, [pc, #124]	; (8002024 <SPI_CS+0x124>)
 8001fa6:	f003 ff09 	bl	8005dbc <HAL_GPIO_WritePin>
		break;
 8001faa:	e032      	b.n	8002012 <SPI_CS+0x112>
	case MS5611:
		if(set)
 8001fac:	79bb      	ldrb	r3, [r7, #6]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d006      	beq.n	8001fc0 <SPI_CS+0xc0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_SET);
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fb8:	4819      	ldr	r0, [pc, #100]	; (8002020 <SPI_CS+0x120>)
 8001fba:	f003 feff 	bl	8005dbc <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_RESET);
		break;
 8001fbe:	e028      	b.n	8002012 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_RESET);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fc6:	4816      	ldr	r0, [pc, #88]	; (8002020 <SPI_CS+0x120>)
 8001fc8:	f003 fef8 	bl	8005dbc <HAL_GPIO_WritePin>
		break;
 8001fcc:	e021      	b.n	8002012 <SPI_CS+0x112>
	case CS_FLASH:
		if(set)
 8001fce:	79bb      	ldrb	r3, [r7, #6]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d006      	beq.n	8001fe2 <SPI_CS+0xe2>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_SET);
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fda:	4810      	ldr	r0, [pc, #64]	; (800201c <SPI_CS+0x11c>)
 8001fdc:	f003 feee 	bl	8005dbc <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_RESET);
		break;
 8001fe0:	e017      	b.n	8002012 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_RESET);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fe8:	480c      	ldr	r0, [pc, #48]	; (800201c <SPI_CS+0x11c>)
 8001fea:	f003 fee7 	bl	8005dbc <HAL_GPIO_WritePin>
		break;
 8001fee:	e010      	b.n	8002012 <SPI_CS+0x112>
	case CS_LIS:
		if(set)
 8001ff0:	79bb      	ldrb	r3, [r7, #6]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d006      	beq.n	8002004 <SPI_CS+0x104>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_SET);
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ffc:	4807      	ldr	r0, [pc, #28]	; (800201c <SPI_CS+0x11c>)
 8001ffe:	f003 fedd 	bl	8005dbc <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_RESET);
		break;
 8002002:	e005      	b.n	8002010 <SPI_CS+0x110>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_RESET);
 8002004:	2200      	movs	r2, #0
 8002006:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800200a:	4804      	ldr	r0, [pc, #16]	; (800201c <SPI_CS+0x11c>)
 800200c:	f003 fed6 	bl	8005dbc <HAL_GPIO_WritePin>
		break;
 8002010:	bf00      	nop
}
}
 8002012:	bf00      	nop
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40020000 	.word	0x40020000
 8002020:	40020400 	.word	0x40020400
 8002024:	40020800 	.word	0x40020800

08002028 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	607b      	str	r3, [r7, #4]
 8002032:	4b12      	ldr	r3, [pc, #72]	; (800207c <HAL_MspInit+0x54>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002036:	4a11      	ldr	r2, [pc, #68]	; (800207c <HAL_MspInit+0x54>)
 8002038:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800203c:	6453      	str	r3, [r2, #68]	; 0x44
 800203e:	4b0f      	ldr	r3, [pc, #60]	; (800207c <HAL_MspInit+0x54>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002042:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002046:	607b      	str	r3, [r7, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	603b      	str	r3, [r7, #0]
 800204e:	4b0b      	ldr	r3, [pc, #44]	; (800207c <HAL_MspInit+0x54>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	4a0a      	ldr	r2, [pc, #40]	; (800207c <HAL_MspInit+0x54>)
 8002054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002058:	6413      	str	r3, [r2, #64]	; 0x40
 800205a:	4b08      	ldr	r3, [pc, #32]	; (800207c <HAL_MspInit+0x54>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002062:	603b      	str	r3, [r7, #0]
 8002064:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	210f      	movs	r1, #15
 800206a:	f06f 0001 	mvn.w	r0, #1
 800206e:	f003 f8dd 	bl	800522c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800

08002080 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08c      	sub	sp, #48	; 0x30
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002088:	2300      	movs	r3, #0
 800208a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002090:	2300      	movs	r3, #0
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	4b2f      	ldr	r3, [pc, #188]	; (8002154 <HAL_InitTick+0xd4>)
 8002096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002098:	4a2e      	ldr	r2, [pc, #184]	; (8002154 <HAL_InitTick+0xd4>)
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	6453      	str	r3, [r2, #68]	; 0x44
 80020a0:	4b2c      	ldr	r3, [pc, #176]	; (8002154 <HAL_InitTick+0xd4>)
 80020a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020ac:	f107 020c 	add.w	r2, r7, #12
 80020b0:	f107 0310 	add.w	r3, r7, #16
 80020b4:	4611      	mov	r1, r2
 80020b6:	4618      	mov	r0, r3
 80020b8:	f004 fb32 	bl	8006720 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80020bc:	f004 fb1c 	bl	80066f8 <HAL_RCC_GetPCLK2Freq>
 80020c0:	4603      	mov	r3, r0
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c8:	4a23      	ldr	r2, [pc, #140]	; (8002158 <HAL_InitTick+0xd8>)
 80020ca:	fba2 2303 	umull	r2, r3, r2, r3
 80020ce:	0c9b      	lsrs	r3, r3, #18
 80020d0:	3b01      	subs	r3, #1
 80020d2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80020d4:	4b21      	ldr	r3, [pc, #132]	; (800215c <HAL_InitTick+0xdc>)
 80020d6:	4a22      	ldr	r2, [pc, #136]	; (8002160 <HAL_InitTick+0xe0>)
 80020d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80020da:	4b20      	ldr	r3, [pc, #128]	; (800215c <HAL_InitTick+0xdc>)
 80020dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020e0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80020e2:	4a1e      	ldr	r2, [pc, #120]	; (800215c <HAL_InitTick+0xdc>)
 80020e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80020e8:	4b1c      	ldr	r3, [pc, #112]	; (800215c <HAL_InitTick+0xdc>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ee:	4b1b      	ldr	r3, [pc, #108]	; (800215c <HAL_InitTick+0xdc>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f4:	4b19      	ldr	r3, [pc, #100]	; (800215c <HAL_InitTick+0xdc>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80020fa:	4818      	ldr	r0, [pc, #96]	; (800215c <HAL_InitTick+0xdc>)
 80020fc:	f004 ff56 	bl	8006fac <HAL_TIM_Base_Init>
 8002100:	4603      	mov	r3, r0
 8002102:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002106:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800210a:	2b00      	cmp	r3, #0
 800210c:	d11b      	bne.n	8002146 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800210e:	4813      	ldr	r0, [pc, #76]	; (800215c <HAL_InitTick+0xdc>)
 8002110:	f004 ffa6 	bl	8007060 <HAL_TIM_Base_Start_IT>
 8002114:	4603      	mov	r3, r0
 8002116:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800211a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800211e:	2b00      	cmp	r3, #0
 8002120:	d111      	bne.n	8002146 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002122:	2019      	movs	r0, #25
 8002124:	f003 f89e 	bl	8005264 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b0f      	cmp	r3, #15
 800212c:	d808      	bhi.n	8002140 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800212e:	2200      	movs	r2, #0
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	2019      	movs	r0, #25
 8002134:	f003 f87a 	bl	800522c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002138:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <HAL_InitTick+0xe4>)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6013      	str	r3, [r2, #0]
 800213e:	e002      	b.n	8002146 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002146:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800214a:	4618      	mov	r0, r3
 800214c:	3730      	adds	r7, #48	; 0x30
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40023800 	.word	0x40023800
 8002158:	431bde83 	.word	0x431bde83
 800215c:	20000644 	.word	0x20000644
 8002160:	40010000 	.word	0x40010000
 8002164:	20000004 	.word	0x20000004

08002168 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800216c:	e7fe      	b.n	800216c <NMI_Handler+0x4>

0800216e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800216e:	b480      	push	{r7}
 8002170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002172:	e7fe      	b.n	8002172 <HardFault_Handler+0x4>

08002174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002178:	e7fe      	b.n	8002178 <MemManage_Handler+0x4>

0800217a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800217a:	b480      	push	{r7}
 800217c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800217e:	e7fe      	b.n	800217e <BusFault_Handler+0x4>

08002180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002184:	e7fe      	b.n	8002184 <UsageFault_Handler+0x4>

08002186 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002198:	4802      	ldr	r0, [pc, #8]	; (80021a4 <CAN1_RX0_IRQHandler+0x10>)
 800219a:	f002 fd60 	bl	8004c5e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000278 	.word	0x20000278

080021a8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80021ac:	4802      	ldr	r0, [pc, #8]	; (80021b8 <CAN1_RX1_IRQHandler+0x10>)
 80021ae:	f002 fd56 	bl	8004c5e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000278 	.word	0x20000278

080021bc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021c0:	4802      	ldr	r0, [pc, #8]	; (80021cc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80021c2:	f004 ffbd 	bl	8007140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000644 	.word	0x20000644

080021d0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80021d4:	4802      	ldr	r0, [pc, #8]	; (80021e0 <SPI2_IRQHandler+0x10>)
 80021d6:	f004 fd01 	bl	8006bdc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000594 	.word	0x20000594

080021e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021e8:	4802      	ldr	r0, [pc, #8]	; (80021f4 <USART1_IRQHandler+0x10>)
 80021ea:	f005 fa89 	bl	8007700 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	2000082c 	.word	0x2000082c

080021f8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80021fc:	4802      	ldr	r0, [pc, #8]	; (8002208 <DMA2_Stream2_IRQHandler+0x10>)
 80021fe:	f003 f9d7 	bl	80055b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	20000870 	.word	0x20000870

0800220c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002210:	4802      	ldr	r0, [pc, #8]	; (800221c <CAN2_RX0_IRQHandler+0x10>)
 8002212:	f002 fd24 	bl	8004c5e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	200002a0 	.word	0x200002a0

08002220 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002224:	4802      	ldr	r0, [pc, #8]	; (8002230 <CAN2_RX1_IRQHandler+0x10>)
 8002226:	f002 fd1a 	bl	8004c5e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	200002a0 	.word	0x200002a0

08002234 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002238:	4802      	ldr	r0, [pc, #8]	; (8002244 <DMA2_Stream7_IRQHandler+0x10>)
 800223a:	f003 f9b9 	bl	80055b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	200008d0 	.word	0x200008d0

08002248 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
	return 1;
 800224c:	2301      	movs	r3, #1
}
 800224e:	4618      	mov	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <_kill>:

int _kill(int pid, int sig)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002262:	f007 fc6b 	bl	8009b3c <__errno>
 8002266:	4603      	mov	r3, r0
 8002268:	2216      	movs	r2, #22
 800226a:	601a      	str	r2, [r3, #0]
	return -1;
 800226c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002270:	4618      	mov	r0, r3
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <_exit>:

void _exit (int status)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002280:	f04f 31ff 	mov.w	r1, #4294967295
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff ffe7 	bl	8002258 <_kill>
	while (1) {}		/* Make sure we hang here */
 800228a:	e7fe      	b.n	800228a <_exit+0x12>

0800228c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]
 800229c:	e00a      	b.n	80022b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800229e:	f3af 8000 	nop.w
 80022a2:	4601      	mov	r1, r0
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	60ba      	str	r2, [r7, #8]
 80022aa:	b2ca      	uxtb	r2, r1
 80022ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	3301      	adds	r3, #1
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	697a      	ldr	r2, [r7, #20]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	dbf0      	blt.n	800229e <_read+0x12>
	}

return len;
 80022bc:	687b      	ldr	r3, [r7, #4]
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3718      	adds	r7, #24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b086      	sub	sp, #24
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	60f8      	str	r0, [r7, #12]
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d2:	2300      	movs	r3, #0
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	e009      	b.n	80022ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	1c5a      	adds	r2, r3, #1
 80022dc:	60ba      	str	r2, [r7, #8]
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	3301      	adds	r3, #1
 80022ea:	617b      	str	r3, [r7, #20]
 80022ec:	697a      	ldr	r2, [r7, #20]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	dbf1      	blt.n	80022d8 <_write+0x12>
	}
	return len;
 80022f4:	687b      	ldr	r3, [r7, #4]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <_close>:

int _close(int file)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
	return -1;
 8002306:	f04f 33ff 	mov.w	r3, #4294967295
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002316:	b480      	push	{r7}
 8002318:	b083      	sub	sp, #12
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002326:	605a      	str	r2, [r3, #4]
	return 0;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <_isatty>:

int _isatty(int file)
{
 8002336:	b480      	push	{r7}
 8002338:	b083      	sub	sp, #12
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
	return 1;
 800233e:	2301      	movs	r3, #1
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
	return 0;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3714      	adds	r7, #20
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002370:	4a14      	ldr	r2, [pc, #80]	; (80023c4 <_sbrk+0x5c>)
 8002372:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <_sbrk+0x60>)
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800237c:	4b13      	ldr	r3, [pc, #76]	; (80023cc <_sbrk+0x64>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d102      	bne.n	800238a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002384:	4b11      	ldr	r3, [pc, #68]	; (80023cc <_sbrk+0x64>)
 8002386:	4a12      	ldr	r2, [pc, #72]	; (80023d0 <_sbrk+0x68>)
 8002388:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800238a:	4b10      	ldr	r3, [pc, #64]	; (80023cc <_sbrk+0x64>)
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4413      	add	r3, r2
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	429a      	cmp	r2, r3
 8002396:	d207      	bcs.n	80023a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002398:	f007 fbd0 	bl	8009b3c <__errno>
 800239c:	4603      	mov	r3, r0
 800239e:	220c      	movs	r2, #12
 80023a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023a2:	f04f 33ff 	mov.w	r3, #4294967295
 80023a6:	e009      	b.n	80023bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023a8:	4b08      	ldr	r3, [pc, #32]	; (80023cc <_sbrk+0x64>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ae:	4b07      	ldr	r3, [pc, #28]	; (80023cc <_sbrk+0x64>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4413      	add	r3, r2
 80023b6:	4a05      	ldr	r2, [pc, #20]	; (80023cc <_sbrk+0x64>)
 80023b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ba:	68fb      	ldr	r3, [r7, #12]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20020000 	.word	0x20020000
 80023c8:	00000400 	.word	0x00000400
 80023cc:	2000068c 	.word	0x2000068c
 80023d0:	20004f88 	.word	0x20004f88

080023d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <SystemInit+0x20>)
 80023da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023de:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <SystemInit+0x20>)
 80023e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023e8:	bf00      	nop
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 80023fe:	4a12      	ldr	r2, [pc, #72]	; (8002448 <MX_USART1_UART_Init+0x50>)
 8002400:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002402:	4b10      	ldr	r3, [pc, #64]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 8002404:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002408:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800240a:	4b0e      	ldr	r3, [pc, #56]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 800240c:	2200      	movs	r2, #0
 800240e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002410:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 8002412:	2200      	movs	r2, #0
 8002414:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002416:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 8002418:	2200      	movs	r2, #0
 800241a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800241c:	4b09      	ldr	r3, [pc, #36]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 800241e:	220c      	movs	r2, #12
 8002420:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002422:	4b08      	ldr	r3, [pc, #32]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 8002424:	2200      	movs	r2, #0
 8002426:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002428:	4b06      	ldr	r3, [pc, #24]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 800242a:	2200      	movs	r2, #0
 800242c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800242e:	4805      	ldr	r0, [pc, #20]	; (8002444 <MX_USART1_UART_Init+0x4c>)
 8002430:	f005 f86a 	bl	8007508 <HAL_UART_Init>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800243a:	f7ff fc3f 	bl	8001cbc <Error_Handler>
  /* USER CODE BEGIN USART1_Init 2 */
//  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
//  HAL_UART_Receive_DMA(&huart1,USART1_RX_BUF,BUFFER_SIZE);
  /* USER CODE END USART1_Init 2 */

}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	2000082c 	.word	0x2000082c
 8002448:	40011000 	.word	0x40011000

0800244c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08a      	sub	sp, #40	; 0x28
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	f107 0314 	add.w	r3, r7, #20
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a4d      	ldr	r2, [pc, #308]	; (80025a0 <HAL_UART_MspInit+0x154>)
 800246a:	4293      	cmp	r3, r2
 800246c:	f040 8093 	bne.w	8002596 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002470:	2300      	movs	r3, #0
 8002472:	613b      	str	r3, [r7, #16]
 8002474:	4b4b      	ldr	r3, [pc, #300]	; (80025a4 <HAL_UART_MspInit+0x158>)
 8002476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002478:	4a4a      	ldr	r2, [pc, #296]	; (80025a4 <HAL_UART_MspInit+0x158>)
 800247a:	f043 0310 	orr.w	r3, r3, #16
 800247e:	6453      	str	r3, [r2, #68]	; 0x44
 8002480:	4b48      	ldr	r3, [pc, #288]	; (80025a4 <HAL_UART_MspInit+0x158>)
 8002482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002484:	f003 0310 	and.w	r3, r3, #16
 8002488:	613b      	str	r3, [r7, #16]
 800248a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	4b44      	ldr	r3, [pc, #272]	; (80025a4 <HAL_UART_MspInit+0x158>)
 8002492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002494:	4a43      	ldr	r2, [pc, #268]	; (80025a4 <HAL_UART_MspInit+0x158>)
 8002496:	f043 0301 	orr.w	r3, r3, #1
 800249a:	6313      	str	r3, [r2, #48]	; 0x30
 800249c:	4b41      	ldr	r3, [pc, #260]	; (80025a4 <HAL_UART_MspInit+0x158>)
 800249e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80024a8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80024ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ae:	2302      	movs	r3, #2
 80024b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b6:	2303      	movs	r3, #3
 80024b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024ba:	2307      	movs	r3, #7
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024be:	f107 0314 	add.w	r3, r7, #20
 80024c2:	4619      	mov	r1, r3
 80024c4:	4838      	ldr	r0, [pc, #224]	; (80025a8 <HAL_UART_MspInit+0x15c>)
 80024c6:	f003 fadd 	bl	8005a84 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80024ca:	4b38      	ldr	r3, [pc, #224]	; (80025ac <HAL_UART_MspInit+0x160>)
 80024cc:	4a38      	ldr	r2, [pc, #224]	; (80025b0 <HAL_UART_MspInit+0x164>)
 80024ce:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80024d0:	4b36      	ldr	r3, [pc, #216]	; (80025ac <HAL_UART_MspInit+0x160>)
 80024d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024d6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024d8:	4b34      	ldr	r3, [pc, #208]	; (80025ac <HAL_UART_MspInit+0x160>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024de:	4b33      	ldr	r3, [pc, #204]	; (80025ac <HAL_UART_MspInit+0x160>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024e4:	4b31      	ldr	r3, [pc, #196]	; (80025ac <HAL_UART_MspInit+0x160>)
 80024e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024ea:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024ec:	4b2f      	ldr	r3, [pc, #188]	; (80025ac <HAL_UART_MspInit+0x160>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024f2:	4b2e      	ldr	r3, [pc, #184]	; (80025ac <HAL_UART_MspInit+0x160>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80024f8:	4b2c      	ldr	r3, [pc, #176]	; (80025ac <HAL_UART_MspInit+0x160>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80024fe:	4b2b      	ldr	r3, [pc, #172]	; (80025ac <HAL_UART_MspInit+0x160>)
 8002500:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002504:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002506:	4b29      	ldr	r3, [pc, #164]	; (80025ac <HAL_UART_MspInit+0x160>)
 8002508:	2200      	movs	r2, #0
 800250a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800250c:	4827      	ldr	r0, [pc, #156]	; (80025ac <HAL_UART_MspInit+0x160>)
 800250e:	f002 feb7 	bl	8005280 <HAL_DMA_Init>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002518:	f7ff fbd0 	bl	8001cbc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a23      	ldr	r2, [pc, #140]	; (80025ac <HAL_UART_MspInit+0x160>)
 8002520:	639a      	str	r2, [r3, #56]	; 0x38
 8002522:	4a22      	ldr	r2, [pc, #136]	; (80025ac <HAL_UART_MspInit+0x160>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002528:	4b22      	ldr	r3, [pc, #136]	; (80025b4 <HAL_UART_MspInit+0x168>)
 800252a:	4a23      	ldr	r2, [pc, #140]	; (80025b8 <HAL_UART_MspInit+0x16c>)
 800252c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800252e:	4b21      	ldr	r3, [pc, #132]	; (80025b4 <HAL_UART_MspInit+0x168>)
 8002530:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002534:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002536:	4b1f      	ldr	r3, [pc, #124]	; (80025b4 <HAL_UART_MspInit+0x168>)
 8002538:	2240      	movs	r2, #64	; 0x40
 800253a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800253c:	4b1d      	ldr	r3, [pc, #116]	; (80025b4 <HAL_UART_MspInit+0x168>)
 800253e:	2200      	movs	r2, #0
 8002540:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002542:	4b1c      	ldr	r3, [pc, #112]	; (80025b4 <HAL_UART_MspInit+0x168>)
 8002544:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002548:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800254a:	4b1a      	ldr	r3, [pc, #104]	; (80025b4 <HAL_UART_MspInit+0x168>)
 800254c:	2200      	movs	r2, #0
 800254e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002550:	4b18      	ldr	r3, [pc, #96]	; (80025b4 <HAL_UART_MspInit+0x168>)
 8002552:	2200      	movs	r2, #0
 8002554:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002556:	4b17      	ldr	r3, [pc, #92]	; (80025b4 <HAL_UART_MspInit+0x168>)
 8002558:	2200      	movs	r2, #0
 800255a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800255c:	4b15      	ldr	r3, [pc, #84]	; (80025b4 <HAL_UART_MspInit+0x168>)
 800255e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002562:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002564:	4b13      	ldr	r3, [pc, #76]	; (80025b4 <HAL_UART_MspInit+0x168>)
 8002566:	2200      	movs	r2, #0
 8002568:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800256a:	4812      	ldr	r0, [pc, #72]	; (80025b4 <HAL_UART_MspInit+0x168>)
 800256c:	f002 fe88 	bl	8005280 <HAL_DMA_Init>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002576:	f7ff fba1 	bl	8001cbc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a0d      	ldr	r2, [pc, #52]	; (80025b4 <HAL_UART_MspInit+0x168>)
 800257e:	635a      	str	r2, [r3, #52]	; 0x34
 8002580:	4a0c      	ldr	r2, [pc, #48]	; (80025b4 <HAL_UART_MspInit+0x168>)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002586:	2200      	movs	r2, #0
 8002588:	2105      	movs	r1, #5
 800258a:	2025      	movs	r0, #37	; 0x25
 800258c:	f002 fe4e 	bl	800522c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002590:	2025      	movs	r0, #37	; 0x25
 8002592:	f002 fe67 	bl	8005264 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002596:	bf00      	nop
 8002598:	3728      	adds	r7, #40	; 0x28
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40011000 	.word	0x40011000
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40020000 	.word	0x40020000
 80025ac:	20000870 	.word	0x20000870
 80025b0:	40026440 	.word	0x40026440
 80025b4:	200008d0 	.word	0x200008d0
 80025b8:	400264b8 	.word	0x400264b8

080025bc <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) //
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4a0f      	ldr	r2, [pc, #60]	; (8002604 <HAL_UART_RxCpltCallback+0x48>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d116      	bne.n	80025fa <HAL_UART_RxCpltCallback+0x3e>
	{
		USART1_RX_BUF[USART1_RX_CNT] = USART1_RX_TEMP[0];
 80025cc:	4b0e      	ldr	r3, [pc, #56]	; (8002608 <HAL_UART_RxCpltCallback+0x4c>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0e      	ldr	r2, [pc, #56]	; (800260c <HAL_UART_RxCpltCallback+0x50>)
 80025d2:	7811      	ldrb	r1, [r2, #0]
 80025d4:	4a0e      	ldr	r2, [pc, #56]	; (8002610 <HAL_UART_RxCpltCallback+0x54>)
 80025d6:	54d1      	strb	r1, [r2, r3]
		USART1_RX_CNT++;
 80025d8:	4b0b      	ldr	r3, [pc, #44]	; (8002608 <HAL_UART_RxCpltCallback+0x4c>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	3301      	adds	r3, #1
 80025de:	4a0a      	ldr	r2, [pc, #40]	; (8002608 <HAL_UART_RxCpltCallback+0x4c>)
 80025e0:	6013      	str	r3, [r2, #0]
		if( 0x0a == USART1_RX_TEMP[0]){
 80025e2:	4b0a      	ldr	r3, [pc, #40]	; (800260c <HAL_UART_RxCpltCallback+0x50>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b0a      	cmp	r3, #10
 80025e8:	d102      	bne.n	80025f0 <HAL_UART_RxCpltCallback+0x34>
			USART1_RX_FLAG = 1;
 80025ea:	4b0a      	ldr	r3, [pc, #40]	; (8002614 <HAL_UART_RxCpltCallback+0x58>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	701a      	strb	r2, [r3, #0]
		}
//		DmaPrintf("11111");
		HAL_UART_Receive_IT(&huart1, USART1_RX_TEMP, sizeof(USART1_RX_TEMP));
 80025f0:	2201      	movs	r2, #1
 80025f2:	4906      	ldr	r1, [pc, #24]	; (800260c <HAL_UART_RxCpltCallback+0x50>)
 80025f4:	4803      	ldr	r0, [pc, #12]	; (8002604 <HAL_UART_RxCpltCallback+0x48>)
 80025f6:	f004 ffd4 	bl	80075a2 <HAL_UART_Receive_IT>
	}


}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	2000082c 	.word	0x2000082c
 8002608:	2000075c 	.word	0x2000075c
 800260c:	20000760 	.word	0x20000760
 8002610:	20000690 	.word	0x20000690
 8002614:	20000758 	.word	0x20000758

08002618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002618:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002650 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800261c:	480d      	ldr	r0, [pc, #52]	; (8002654 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800261e:	490e      	ldr	r1, [pc, #56]	; (8002658 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002620:	4a0e      	ldr	r2, [pc, #56]	; (800265c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002622:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002624:	e002      	b.n	800262c <LoopCopyDataInit>

08002626 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002626:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002628:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800262a:	3304      	adds	r3, #4

0800262c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800262c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800262e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002630:	d3f9      	bcc.n	8002626 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002632:	4a0b      	ldr	r2, [pc, #44]	; (8002660 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002634:	4c0b      	ldr	r4, [pc, #44]	; (8002664 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002636:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002638:	e001      	b.n	800263e <LoopFillZerobss>

0800263a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800263a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800263c:	3204      	adds	r2, #4

0800263e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800263e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002640:	d3fb      	bcc.n	800263a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002642:	f7ff fec7 	bl	80023d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002646:	f007 fa7f 	bl	8009b48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800264a:	f7ff fa8d 	bl	8001b68 <main>
  bx  lr    
 800264e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002650:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002654:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002658:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800265c:	08011220 	.word	0x08011220
  ldr r2, =_sbss
 8002660:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002664:	20004f84 	.word	0x20004f84

08002668 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002668:	e7fe      	b.n	8002668 <ADC_IRQHandler>

0800266a <Lis3mdl_SPI_WR>:
xyz_s16_t data_acc;
xyz_s16_t data_g;
_MEMS mems;

void Lis3mdl_SPI_WR(uint8_t add,uint8_t wrdata,uint8_t sel)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	4603      	mov	r3, r0
 8002672:	71fb      	strb	r3, [r7, #7]
 8002674:	460b      	mov	r3, r1
 8002676:	71bb      	strb	r3, [r7, #6]
 8002678:	4613      	mov	r3, r2
 800267a:	717b      	strb	r3, [r7, #5]
  SPI_CS(sel,0);
 800267c:	797b      	ldrb	r3, [r7, #5]
 800267e:	2100      	movs	r1, #0
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff fc3d 	bl	8001f00 <SPI_CS>
  Spi_RW(add);
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fc19 	bl	8001ec0 <Spi_RW>
  Spi_RW(wrdata);
 800268e:	79bb      	ldrb	r3, [r7, #6]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff fc15 	bl	8001ec0 <Spi_RW>
  SPI_CS(sel,1);
 8002696:	797b      	ldrb	r3, [r7, #5]
 8002698:	2101      	movs	r1, #1
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff fc30 	bl	8001f00 <SPI_CS>
}
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <SPI_BufferRead>:


void SPI_BufferRead(uint8_t*buf, uint8_t add, uint8_t len,uint8_t sel)
{
 80026a8:	b590      	push	{r4, r7, lr}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	4608      	mov	r0, r1
 80026b2:	4611      	mov	r1, r2
 80026b4:	461a      	mov	r2, r3
 80026b6:	4603      	mov	r3, r0
 80026b8:	70fb      	strb	r3, [r7, #3]
 80026ba:	460b      	mov	r3, r1
 80026bc:	70bb      	strb	r3, [r7, #2]
 80026be:	4613      	mov	r3, r2
 80026c0:	707b      	strb	r3, [r7, #1]
	uint8_t i=0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	73fb      	strb	r3, [r7, #15]
	SPI_CS(sel,0);
 80026c6:	787b      	ldrb	r3, [r7, #1]
 80026c8:	2100      	movs	r1, #0
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff fc18 	bl	8001f00 <SPI_CS>
	if(sel!=CS_LIS)
 80026d0:	787b      	ldrb	r3, [r7, #1]
 80026d2:	2b04      	cmp	r3, #4
 80026d4:	d007      	beq.n	80026e6 <SPI_BufferRead+0x3e>
		Spi_RW(add|ST_SENSORS_SPI_READ);
 80026d6:	78fb      	ldrb	r3, [r7, #3]
 80026d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fbee 	bl	8001ec0 <Spi_RW>
 80026e4:	e006      	b.n	80026f4 <SPI_BufferRead+0x4c>
	else
		Spi_RW(add|0xC0);
 80026e6:	78fb      	ldrb	r3, [r7, #3]
 80026e8:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff fbe6 	bl	8001ec0 <Spi_RW>
	for(i=0;i<len;i++)
 80026f4:	2300      	movs	r3, #0
 80026f6:	73fb      	strb	r3, [r7, #15]
 80026f8:	e00a      	b.n	8002710 <SPI_BufferRead+0x68>
	{
		*buf++ = Spi_RW(0xff);
 80026fa:	687c      	ldr	r4, [r7, #4]
 80026fc:	1c63      	adds	r3, r4, #1
 80026fe:	607b      	str	r3, [r7, #4]
 8002700:	20ff      	movs	r0, #255	; 0xff
 8002702:	f7ff fbdd 	bl	8001ec0 <Spi_RW>
 8002706:	4603      	mov	r3, r0
 8002708:	7023      	strb	r3, [r4, #0]
	for(i=0;i<len;i++)
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	3301      	adds	r3, #1
 800270e:	73fb      	strb	r3, [r7, #15]
 8002710:	7bfa      	ldrb	r2, [r7, #15]
 8002712:	78bb      	ldrb	r3, [r7, #2]
 8002714:	429a      	cmp	r2, r3
 8002716:	d3f0      	bcc.n	80026fa <SPI_BufferRead+0x52>
	}
	SPI_CS(sel,1);
 8002718:	787b      	ldrb	r3, [r7, #1]
 800271a:	2101      	movs	r1, #1
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff fbef 	bl	8001f00 <SPI_CS>
}
 8002722:	bf00      	nop
 8002724:	3714      	adds	r7, #20
 8002726:	46bd      	mov	sp, r7
 8002728:	bd90      	pop	{r4, r7, pc}
	...

0800272c <LSM6_readGyro>:


// Reads the 3 gyro channels and stores them in vector g

void LSM6_readGyro(uint8_t fast)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[6];
	SPI_BufferRead(buffer, OUTX_L_G, 6, MPU9250);
 8002736:	f107 0008 	add.w	r0, r7, #8
 800273a:	2300      	movs	r3, #0
 800273c:	2206      	movs	r2, #6
 800273e:	2122      	movs	r1, #34	; 0x22
 8002740:	f7ff ffb2 	bl	80026a8 <SPI_BufferRead>

	data_g.x = (buffer[1] << 8) | buffer[0];
 8002744:	7a7b      	ldrb	r3, [r7, #9]
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	b21a      	sxth	r2, r3
 800274a:	7a3b      	ldrb	r3, [r7, #8]
 800274c:	b21b      	sxth	r3, r3
 800274e:	4313      	orrs	r3, r2
 8002750:	b21a      	sxth	r2, r3
 8002752:	4b26      	ldr	r3, [pc, #152]	; (80027ec <LSM6_readGyro+0xc0>)
 8002754:	801a      	strh	r2, [r3, #0]
	data_g.y = (buffer[3] << 8) | buffer[2];
 8002756:	7afb      	ldrb	r3, [r7, #11]
 8002758:	021b      	lsls	r3, r3, #8
 800275a:	b21a      	sxth	r2, r3
 800275c:	7abb      	ldrb	r3, [r7, #10]
 800275e:	b21b      	sxth	r3, r3
 8002760:	4313      	orrs	r3, r2
 8002762:	b21a      	sxth	r2, r3
 8002764:	4b21      	ldr	r3, [pc, #132]	; (80027ec <LSM6_readGyro+0xc0>)
 8002766:	805a      	strh	r2, [r3, #2]
	data_g.z = (buffer[5] << 8) | buffer[4];
 8002768:	7b7b      	ldrb	r3, [r7, #13]
 800276a:	021b      	lsls	r3, r3, #8
 800276c:	b21a      	sxth	r2, r3
 800276e:	7b3b      	ldrb	r3, [r7, #12]
 8002770:	b21b      	sxth	r3, r3
 8002772:	4313      	orrs	r3, r2
 8002774:	b21a      	sxth	r2, r3
 8002776:	4b1d      	ldr	r3, [pc, #116]	; (80027ec <LSM6_readGyro+0xc0>)
 8002778:	809a      	strh	r2, [r3, #4]
	if(abs(data_g.x)<6000&&abs(data_g.y)<6000&&abs(data_g.z)<6000)
 800277a:	4b1c      	ldr	r3, [pc, #112]	; (80027ec <LSM6_readGyro+0xc0>)
 800277c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002780:	2b00      	cmp	r3, #0
 8002782:	bfb8      	it	lt
 8002784:	425b      	neglt	r3, r3
 8002786:	b29b      	uxth	r3, r3
 8002788:	f241 726f 	movw	r2, #5999	; 0x176f
 800278c:	4293      	cmp	r3, r2
 800278e:	d828      	bhi.n	80027e2 <LSM6_readGyro+0xb6>
 8002790:	4b16      	ldr	r3, [pc, #88]	; (80027ec <LSM6_readGyro+0xc0>)
 8002792:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002796:	2b00      	cmp	r3, #0
 8002798:	bfb8      	it	lt
 800279a:	425b      	neglt	r3, r3
 800279c:	b29b      	uxth	r3, r3
 800279e:	f241 726f 	movw	r2, #5999	; 0x176f
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d81d      	bhi.n	80027e2 <LSM6_readGyro+0xb6>
 80027a6:	4b11      	ldr	r3, [pc, #68]	; (80027ec <LSM6_readGyro+0xc0>)
 80027a8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	bfb8      	it	lt
 80027b0:	425b      	neglt	r3, r3
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	f241 726f 	movw	r2, #5999	; 0x176f
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d812      	bhi.n	80027e2 <LSM6_readGyro+0xb6>
	{
		lis3mdl.Gyro_I16.x=data_g.y;
 80027bc:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <LSM6_readGyro+0xc0>)
 80027be:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80027c2:	4b0b      	ldr	r3, [pc, #44]	; (80027f0 <LSM6_readGyro+0xc4>)
 80027c4:	815a      	strh	r2, [r3, #10]
		lis3mdl.Gyro_I16.y=-data_g.x;
 80027c6:	4b09      	ldr	r3, [pc, #36]	; (80027ec <LSM6_readGyro+0xc0>)
 80027c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	425b      	negs	r3, r3
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	b21a      	sxth	r2, r3
 80027d4:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <LSM6_readGyro+0xc4>)
 80027d6:	819a      	strh	r2, [r3, #12]
		lis3mdl.Gyro_I16.z=data_g.z;
 80027d8:	4b04      	ldr	r3, [pc, #16]	; (80027ec <LSM6_readGyro+0xc0>)
 80027da:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80027de:	4b04      	ldr	r3, [pc, #16]	; (80027f0 <LSM6_readGyro+0xc4>)
 80027e0:	81da      	strh	r2, [r3, #14]
	}
}
 80027e2:	bf00      	nop
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20000af8 	.word	0x20000af8
 80027f0:	20000978 	.word	0x20000978

080027f4 <DS33_Init>:


void DS33_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
//---------------init acc & gro
		Lis3mdl_SPI_WR(0x21,0x04,MPU9250);HAL_Delay(10);
 80027fa:	2200      	movs	r2, #0
 80027fc:	2104      	movs	r1, #4
 80027fe:	2021      	movs	r0, #33	; 0x21
 8002800:	f7ff ff33 	bl	800266a <Lis3mdl_SPI_WR>
 8002804:	200a      	movs	r0, #10
 8002806:	f001 fdd3 	bl	80043b0 <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL1_XL, 0x4f,MPU9250);HAL_Delay(10);
 800280a:	2200      	movs	r2, #0
 800280c:	214f      	movs	r1, #79	; 0x4f
 800280e:	2010      	movs	r0, #16
 8002810:	f7ff ff2b 	bl	800266a <Lis3mdl_SPI_WR>
 8002814:	200a      	movs	r0, #10
 8002816:	f001 fdcb 	bl	80043b0 <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL2_G, 0x4c,MPU9250);HAL_Delay(10);
 800281a:	2200      	movs	r2, #0
 800281c:	214c      	movs	r1, #76	; 0x4c
 800281e:	2011      	movs	r0, #17
 8002820:	f7ff ff23 	bl	800266a <Lis3mdl_SPI_WR>
 8002824:	200a      	movs	r0, #10
 8002826:	f001 fdc3 	bl	80043b0 <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL3_C, 0x04,MPU9250);HAL_Delay(10);
 800282a:	2200      	movs	r2, #0
 800282c:	2104      	movs	r1, #4
 800282e:	2012      	movs	r0, #18
 8002830:	f7ff ff1b 	bl	800266a <Lis3mdl_SPI_WR>
 8002834:	200a      	movs	r0, #10
 8002836:	f001 fdbb 	bl	80043b0 <HAL_Delay>

		HAL_Delay(10);
 800283a:	200a      	movs	r0, #10
 800283c:	f001 fdb8 	bl	80043b0 <HAL_Delay>
		SPI_CS(MPU9250,0);
 8002840:	2100      	movs	r1, #0
 8002842:	2000      	movs	r0, #0
 8002844:	f7ff fb5c 	bl	8001f00 <SPI_CS>
		Spi_RW(0x80|0x0f);
 8002848:	208f      	movs	r0, #143	; 0x8f
 800284a:	f7ff fb39 	bl	8001ec0 <Spi_RW>
		uint8_t l_u8_ID1= Spi_RW(0xFF);
 800284e:	20ff      	movs	r0, #255	; 0xff
 8002850:	f7ff fb36 	bl	8001ec0 <Spi_RW>
 8002854:	4603      	mov	r3, r0
 8002856:	71fb      	strb	r3, [r7, #7]
		SPI_CS(MPU9250,1);
 8002858:	2101      	movs	r1, #1
 800285a:	2000      	movs	r0, #0
 800285c:	f7ff fb50 	bl	8001f00 <SPI_CS>
		id[1] = l_u8_ID1;
 8002860:	4a04      	ldr	r2, [pc, #16]	; (8002874 <DS33_Init+0x80>)
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	7053      	strb	r3, [r2, #1]

		LSM6_readGyro(0);
 8002866:	2000      	movs	r0, #0
 8002868:	f7ff ff60 	bl	800272c <LSM6_readGyro>
}
 800286c:	bf00      	nop
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	20000b00 	.word	0x20000b00

08002878 <spi2_read_write_byte>:

//-----------------------------------------
int8_t spi2_read_write_byte(uint8_t TxData)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	71fb      	strb	r3, [r7, #7]
	uint8_t Rxdata;
	Rxdata=Spi_RW(TxData);
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff fb1b 	bl	8001ec0 <Spi_RW>
 800288a:	4603      	mov	r3, r0
 800288c:	73fb      	strb	r3, [r7, #15]
  //HAL_SPI_TransmitReceive(&hspi2,&TxData,&Rxdata,1,0xffff);
 	return Rxdata;
 800288e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <spi2_write_reg>:

uint8_t spi2_write_reg(uint8_t reg_addr,uint8_t reg_val)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b082      	sub	sp, #8
 800289e:	af00      	add	r7, sp, #0
 80028a0:	4603      	mov	r3, r0
 80028a2:	460a      	mov	r2, r1
 80028a4:	71fb      	strb	r3, [r7, #7]
 80028a6:	4613      	mov	r3, r2
 80028a8:	71bb      	strb	r3, [r7, #6]
	spi2_read_write_byte(reg_addr&0x7f);
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7ff ffe0 	bl	8002878 <spi2_read_write_byte>
	spi2_read_write_byte(reg_val);
 80028b8:	79bb      	ldrb	r3, [r7, #6]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff ffdc 	bl	8002878 <spi2_read_write_byte>
	return 0;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <spi2_read_reg>:


uint8_t spi2_read_reg(uint8_t reg_addr)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b082      	sub	sp, #8
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	4603      	mov	r3, r0
 80028d2:	71fb      	strb	r3, [r7, #7]
	spi2_read_write_byte(reg_addr|0x80);
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff ffcb 	bl	8002878 <spi2_read_write_byte>
	return spi2_read_write_byte(0xff);
 80028e2:	20ff      	movs	r0, #255	; 0xff
 80028e4:	f7ff ffc8 	bl	8002878 <spi2_read_write_byte>
 80028e8:	4603      	mov	r3, r0
 80028ea:	b2db      	uxtb	r3, r3
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <icm20602_write_reg>:
  * @brief  
  * @param  /
  * @retval 
  */
uint8_t icm20602_write_reg(uint8_t reg,uint8_t val)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	460a      	mov	r2, r1
 80028fe:	71fb      	strb	r3, [r7, #7]
 8002900:	4613      	mov	r3, r2
 8002902:	71bb      	strb	r3, [r7, #6]
	//return myiic_write_reg(ICM20602_ADDRESS,reg,val);
	ICM_CS_Enable;
 8002904:	2100      	movs	r1, #0
 8002906:	2000      	movs	r0, #0
 8002908:	f7ff fafa 	bl	8001f00 <SPI_CS>
	spi2_write_reg(reg,val);
 800290c:	79ba      	ldrb	r2, [r7, #6]
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	4611      	mov	r1, r2
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff ffc1 	bl	800289a <spi2_write_reg>
	ICM_CS_Disable;
 8002918:	2101      	movs	r1, #1
 800291a:	2000      	movs	r0, #0
 800291c:	f7ff faf0 	bl	8001f00 <SPI_CS>
	return 0;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <icm20602_read_reg>:
  * @brief  
  * @param  
  * @retval 
  */
uint8_t icm20602_read_reg(uint8_t reg)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b084      	sub	sp, #16
 800292e:	af00      	add	r7, sp, #0
 8002930:	4603      	mov	r3, r0
 8002932:	71fb      	strb	r3, [r7, #7]
	uint8_t res;
	//return myiic_read_reg(ICM20602_ADDRESS,reg);
	ICM_CS_Enable;
 8002934:	2100      	movs	r1, #0
 8002936:	2000      	movs	r0, #0
 8002938:	f7ff fae2 	bl	8001f00 <SPI_CS>
	res = spi2_read_reg(reg);
 800293c:	79fb      	ldrb	r3, [r7, #7]
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff ffc3 	bl	80028ca <spi2_read_reg>
 8002944:	4603      	mov	r3, r0
 8002946:	73fb      	strb	r3, [r7, #15]
	ICM_CS_Disable;
 8002948:	2101      	movs	r1, #1
 800294a:	2000      	movs	r0, #0
 800294c:	f7ff fad8 	bl	8001f00 <SPI_CS>
	return res;
 8002950:	7bfb      	ldrb	r3, [r7, #15]
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
	...

0800295c <icm20602_init>:
  * @brief  ICM20602
  * @param  
  * @retval 
  */
uint8_t icm20602_init()
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
	uint8_t id;
	icm20602_write_reg(ICM20_PWR_MGMT_1,0x80);	//0x41,
 8002962:	2180      	movs	r1, #128	; 0x80
 8002964:	206b      	movs	r0, #107	; 0x6b
 8002966:	f7ff ffc5 	bl	80028f4 <icm20602_write_reg>
	HAL_Delay(10);
 800296a:	200a      	movs	r0, #10
 800296c:	f001 fd20 	bl	80043b0 <HAL_Delay>
	icm20602_write_reg(ICM20_PWR_MGMT_1,0x01);		//
 8002970:	2101      	movs	r1, #1
 8002972:	206b      	movs	r0, #107	; 0x6b
 8002974:	f7ff ffbe 	bl	80028f4 <icm20602_write_reg>
	HAL_Delay(10);
 8002978:	200a      	movs	r0, #10
 800297a:	f001 fd19 	bl	80043b0 <HAL_Delay>
	id = icm20602_read_reg(ICM20_WHO_AM_I);//ID
 800297e:	2075      	movs	r0, #117	; 0x75
 8002980:	f7ff ffd3 	bl	800292a <icm20602_read_reg>
 8002984:	4603      	mov	r3, r0
 8002986:	71fb      	strb	r3, [r7, #7]
	//printf("icm_20602 id=0x%x\r\n",id);
	if(id != 0x12)
 8002988:	79fb      	ldrb	r3, [r7, #7]
 800298a:	2b12      	cmp	r3, #18
 800298c:	d001      	beq.n	8002992 <icm20602_init+0x36>
	{
		//printf("icm_20602 id error !!!\r\n");
		return 1;
 800298e:	2301      	movs	r3, #1
 8002990:	e03d      	b.n	8002a0e <icm20602_init+0xb2>
	}
	module.acc_imu =module.gyro_imu= 1;
 8002992:	4b21      	ldr	r3, [pc, #132]	; (8002a18 <icm20602_init+0xbc>)
 8002994:	2201      	movs	r2, #1
 8002996:	725a      	strb	r2, [r3, #9]
 8002998:	4b1f      	ldr	r3, [pc, #124]	; (8002a18 <icm20602_init+0xbc>)
 800299a:	7a5a      	ldrb	r2, [r3, #9]
 800299c:	4b1e      	ldr	r3, [pc, #120]	; (8002a18 <icm20602_init+0xbc>)
 800299e:	721a      	strb	r2, [r3, #8]
	//printf("icm20602 init pass\r\n\r\n");
	icm20602_write_reg(ICM20_PWR_MGMT_2, 0x00);
 80029a0:	2100      	movs	r1, #0
 80029a2:	206c      	movs	r0, #108	; 0x6c
 80029a4:	f7ff ffa6 	bl	80028f4 <icm20602_write_reg>
	HAL_Delay(10);
 80029a8:	200a      	movs	r0, #10
 80029aa:	f001 fd01 	bl	80043b0 <HAL_Delay>
	icm20602_write_reg(ICM20_SMPLRT_DIV,0);
 80029ae:	2100      	movs	r1, #0
 80029b0:	2019      	movs	r0, #25
 80029b2:	f7ff ff9f 	bl	80028f4 <icm20602_write_reg>
	HAL_Delay(10);
 80029b6:	200a      	movs	r0, #10
 80029b8:	f001 fcfa 	bl	80043b0 <HAL_Delay>
	icm20602_write_reg(ICM20_CONFIG,DLPF_BW_92);//DLPF_BW_20);
 80029bc:	2102      	movs	r1, #2
 80029be:	201a      	movs	r0, #26
 80029c0:	f7ff ff98 	bl	80028f4 <icm20602_write_reg>
	HAL_Delay(10);
 80029c4:	200a      	movs	r0, #10
 80029c6:	f001 fcf3 	bl	80043b0 <HAL_Delay>
	icm20602_write_reg(ICM20_ACCEL_CONFIG2,ACCEL_AVER_4|ACCEL_DLPF_BW_21);//ACCEL_AVER_4|ACCEL_DLPF_BW_21);
 80029ca:	2104      	movs	r1, #4
 80029cc:	201d      	movs	r0, #29
 80029ce:	f7ff ff91 	bl	80028f4 <icm20602_write_reg>
	HAL_Delay(10);
 80029d2:	200a      	movs	r0, #10
 80029d4:	f001 fcec 	bl	80043b0 <HAL_Delay>

	//
	icm20602_set_accel_fullscale(ICM20_ACCEL_FS_8G);
 80029d8:	2010      	movs	r0, #16
 80029da:	f000 f81f 	bl	8002a1c <icm20602_set_accel_fullscale>
	HAL_Delay(10);
 80029de:	200a      	movs	r0, #10
 80029e0:	f001 fce6 	bl	80043b0 <HAL_Delay>
	icm20602_set_gyro_fullscale(ICM20_GYRO_FS_2000);
 80029e4:	2018      	movs	r0, #24
 80029e6:	f000 f88b 	bl	8002b00 <icm20602_set_gyro_fullscale>
	HAL_Delay(10);
 80029ea:	200a      	movs	r0, #10
 80029ec:	f001 fce0 	bl	80043b0 <HAL_Delay>

	icm20602_write_reg(ICM20_LP_MODE_CFG, 0x00);
 80029f0:	2100      	movs	r1, #0
 80029f2:	201e      	movs	r0, #30
 80029f4:	f7ff ff7e 	bl	80028f4 <icm20602_write_reg>
	HAL_Delay(10);
 80029f8:	200a      	movs	r0, #10
 80029fa:	f001 fcd9 	bl	80043b0 <HAL_Delay>
	icm20602_write_reg(ICM20_FIFO_EN, 0x00);
 80029fe:	2100      	movs	r1, #0
 8002a00:	2023      	movs	r0, #35	; 0x23
 8002a02:	f7ff ff77 	bl	80028f4 <icm20602_write_reg>
	HAL_Delay(10);
 8002a06:	200a      	movs	r0, #10
 8002a08:	f001 fcd2 	bl	80043b0 <HAL_Delay>
	return 0;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20000ae4 	.word	0x20000ae4

08002a1c <icm20602_set_accel_fullscale>:
//ICM20_ACCEL_FS_2G
//ICM20_ACCEL_FS_4G
//ICM20_ACCEL_FS_8G
//ICM20_ACCEL_FS_16G
uint8_t icm20602_set_accel_fullscale(uint8_t fs)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	71fb      	strb	r3, [r7, #7]
	switch(fs)
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	2b18      	cmp	r3, #24
 8002a2a:	d848      	bhi.n	8002abe <icm20602_set_accel_fullscale+0xa2>
 8002a2c:	a201      	add	r2, pc, #4	; (adr r2, 8002a34 <icm20602_set_accel_fullscale+0x18>)
 8002a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a32:	bf00      	nop
 8002a34:	08002a99 	.word	0x08002a99
 8002a38:	08002abf 	.word	0x08002abf
 8002a3c:	08002abf 	.word	0x08002abf
 8002a40:	08002abf 	.word	0x08002abf
 8002a44:	08002abf 	.word	0x08002abf
 8002a48:	08002abf 	.word	0x08002abf
 8002a4c:	08002abf 	.word	0x08002abf
 8002a50:	08002abf 	.word	0x08002abf
 8002a54:	08002aa1 	.word	0x08002aa1
 8002a58:	08002abf 	.word	0x08002abf
 8002a5c:	08002abf 	.word	0x08002abf
 8002a60:	08002abf 	.word	0x08002abf
 8002a64:	08002abf 	.word	0x08002abf
 8002a68:	08002abf 	.word	0x08002abf
 8002a6c:	08002abf 	.word	0x08002abf
 8002a70:	08002abf 	.word	0x08002abf
 8002a74:	08002aab 	.word	0x08002aab
 8002a78:	08002abf 	.word	0x08002abf
 8002a7c:	08002abf 	.word	0x08002abf
 8002a80:	08002abf 	.word	0x08002abf
 8002a84:	08002abf 	.word	0x08002abf
 8002a88:	08002abf 	.word	0x08002abf
 8002a8c:	08002abf 	.word	0x08002abf
 8002a90:	08002abf 	.word	0x08002abf
 8002a94:	08002ab5 	.word	0x08002ab5
	{
		case ICM20_ACCEL_FS_2G:
			_accel_scale = 1.0f/16348.0f;
 8002a98:	4b16      	ldr	r3, [pc, #88]	; (8002af4 <icm20602_set_accel_fullscale+0xd8>)
 8002a9a:	4a17      	ldr	r2, [pc, #92]	; (8002af8 <icm20602_set_accel_fullscale+0xdc>)
 8002a9c:	601a      	str	r2, [r3, #0]
		break;
 8002a9e:	e015      	b.n	8002acc <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_4G:
			_accel_scale = 1.0f/8192.0f;
 8002aa0:	4b14      	ldr	r3, [pc, #80]	; (8002af4 <icm20602_set_accel_fullscale+0xd8>)
 8002aa2:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8002aa6:	601a      	str	r2, [r3, #0]
		break;
 8002aa8:	e010      	b.n	8002acc <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_8G:
			_accel_scale = 1.0f/4096.0f;
 8002aaa:	4b12      	ldr	r3, [pc, #72]	; (8002af4 <icm20602_set_accel_fullscale+0xd8>)
 8002aac:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002ab0:	601a      	str	r2, [r3, #0]
		break;
 8002ab2:	e00b      	b.n	8002acc <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_16G:
			_accel_scale = 1.0f/2048.0f;
 8002ab4:	4b0f      	ldr	r3, [pc, #60]	; (8002af4 <icm20602_set_accel_fullscale+0xd8>)
 8002ab6:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8002aba:	601a      	str	r2, [r3, #0]
		break;
 8002abc:	e006      	b.n	8002acc <icm20602_set_accel_fullscale+0xb0>
		default:
			fs = ICM20_ACCEL_FS_8G;
 8002abe:	2310      	movs	r3, #16
 8002ac0:	71fb      	strb	r3, [r7, #7]
			_accel_scale = 1.0f/4096.0f;
 8002ac2:	4b0c      	ldr	r3, [pc, #48]	; (8002af4 <icm20602_set_accel_fullscale+0xd8>)
 8002ac4:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002ac8:	601a      	str	r2, [r3, #0]
		break;
 8002aca:	bf00      	nop

	}
	_accel_scale *= GRAVITY_MSS;
 8002acc:	4b09      	ldr	r3, [pc, #36]	; (8002af4 <icm20602_set_accel_fullscale+0xd8>)
 8002ace:	edd3 7a00 	vldr	s15, [r3]
 8002ad2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002afc <icm20602_set_accel_fullscale+0xe0>
 8002ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ada:	4b06      	ldr	r3, [pc, #24]	; (8002af4 <icm20602_set_accel_fullscale+0xd8>)
 8002adc:	edc3 7a00 	vstr	s15, [r3]
	return icm20602_write_reg(ICM20_ACCEL_CONFIG,fs);
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	201c      	movs	r0, #28
 8002ae6:	f7ff ff05 	bl	80028f4 <icm20602_write_reg>
 8002aea:	4603      	mov	r3, r0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	20000b04 	.word	0x20000b04
 8002af8:	38804829 	.word	0x38804829
 8002afc:	411c8866 	.word	0x411c8866

08002b00 <icm20602_set_gyro_fullscale>:
//ICM20_GYRO_FS_250
//ICM20_GYRO_FS_500
//ICM20_GYRO_FS_1000
//ICM20_GYRO_FS_2000
uint8_t icm20602_set_gyro_fullscale(uint8_t fs)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	71fb      	strb	r3, [r7, #7]
	switch(fs)
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	2b18      	cmp	r3, #24
 8002b0e:	d845      	bhi.n	8002b9c <icm20602_set_gyro_fullscale+0x9c>
 8002b10:	a201      	add	r2, pc, #4	; (adr r2, 8002b18 <icm20602_set_gyro_fullscale+0x18>)
 8002b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b16:	bf00      	nop
 8002b18:	08002b7d 	.word	0x08002b7d
 8002b1c:	08002b9d 	.word	0x08002b9d
 8002b20:	08002b9d 	.word	0x08002b9d
 8002b24:	08002b9d 	.word	0x08002b9d
 8002b28:	08002b9d 	.word	0x08002b9d
 8002b2c:	08002b9d 	.word	0x08002b9d
 8002b30:	08002b9d 	.word	0x08002b9d
 8002b34:	08002b9d 	.word	0x08002b9d
 8002b38:	08002b85 	.word	0x08002b85
 8002b3c:	08002b9d 	.word	0x08002b9d
 8002b40:	08002b9d 	.word	0x08002b9d
 8002b44:	08002b9d 	.word	0x08002b9d
 8002b48:	08002b9d 	.word	0x08002b9d
 8002b4c:	08002b9d 	.word	0x08002b9d
 8002b50:	08002b9d 	.word	0x08002b9d
 8002b54:	08002b9d 	.word	0x08002b9d
 8002b58:	08002b8d 	.word	0x08002b8d
 8002b5c:	08002b9d 	.word	0x08002b9d
 8002b60:	08002b9d 	.word	0x08002b9d
 8002b64:	08002b9d 	.word	0x08002b9d
 8002b68:	08002b9d 	.word	0x08002b9d
 8002b6c:	08002b9d 	.word	0x08002b9d
 8002b70:	08002b9d 	.word	0x08002b9d
 8002b74:	08002b9d 	.word	0x08002b9d
 8002b78:	08002b95 	.word	0x08002b95
	{
		case ICM20_GYRO_FS_250:
			_gyro_scale = 1.0f/131.068f;	//32767/250
 8002b7c:	4b14      	ldr	r3, [pc, #80]	; (8002bd0 <icm20602_set_gyro_fullscale+0xd0>)
 8002b7e:	4a15      	ldr	r2, [pc, #84]	; (8002bd4 <icm20602_set_gyro_fullscale+0xd4>)
 8002b80:	601a      	str	r2, [r3, #0]
		break;
 8002b82:	e011      	b.n	8002ba8 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_500:
			_gyro_scale = 1.0f/65.534f;
 8002b84:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <icm20602_set_gyro_fullscale+0xd0>)
 8002b86:	4a14      	ldr	r2, [pc, #80]	; (8002bd8 <icm20602_set_gyro_fullscale+0xd8>)
 8002b88:	601a      	str	r2, [r3, #0]
		break;
 8002b8a:	e00d      	b.n	8002ba8 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_1000:
			_gyro_scale = 1.0f/32.767f;
 8002b8c:	4b10      	ldr	r3, [pc, #64]	; (8002bd0 <icm20602_set_gyro_fullscale+0xd0>)
 8002b8e:	4a13      	ldr	r2, [pc, #76]	; (8002bdc <icm20602_set_gyro_fullscale+0xdc>)
 8002b90:	601a      	str	r2, [r3, #0]
		break;
 8002b92:	e009      	b.n	8002ba8 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_2000:
			_gyro_scale = 1.0f/16.3835f;
 8002b94:	4b0e      	ldr	r3, [pc, #56]	; (8002bd0 <icm20602_set_gyro_fullscale+0xd0>)
 8002b96:	4a12      	ldr	r2, [pc, #72]	; (8002be0 <icm20602_set_gyro_fullscale+0xe0>)
 8002b98:	601a      	str	r2, [r3, #0]
		break;
 8002b9a:	e005      	b.n	8002ba8 <icm20602_set_gyro_fullscale+0xa8>
		default:
			fs = ICM20_GYRO_FS_2000;
 8002b9c:	2318      	movs	r3, #24
 8002b9e:	71fb      	strb	r3, [r7, #7]
			_gyro_scale = 1.0f/16.3835f;
 8002ba0:	4b0b      	ldr	r3, [pc, #44]	; (8002bd0 <icm20602_set_gyro_fullscale+0xd0>)
 8002ba2:	4a0f      	ldr	r2, [pc, #60]	; (8002be0 <icm20602_set_gyro_fullscale+0xe0>)
 8002ba4:	601a      	str	r2, [r3, #0]
		break;
 8002ba6:	bf00      	nop

	}
	_gyro_scale *= _DEG_TO_RAD;
 8002ba8:	4b09      	ldr	r3, [pc, #36]	; (8002bd0 <icm20602_set_gyro_fullscale+0xd0>)
 8002baa:	edd3 7a00 	vldr	s15, [r3]
 8002bae:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8002be4 <icm20602_set_gyro_fullscale+0xe4>
 8002bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb6:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <icm20602_set_gyro_fullscale+0xd0>)
 8002bb8:	edc3 7a00 	vstr	s15, [r3]
	return icm20602_write_reg(ICM20_GYRO_CONFIG,fs);
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	201b      	movs	r0, #27
 8002bc2:	f7ff fe97 	bl	80028f4 <icm20602_write_reg>
 8002bc6:	4603      	mov	r3, r0

}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3708      	adds	r7, #8
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	20000b08 	.word	0x20000b08
 8002bd4:	3bfa01f5 	.word	0x3bfa01f5
 8002bd8:	3c7a01f5 	.word	0x3c7a01f5
 8002bdc:	3cfa01f5 	.word	0x3cfa01f5
 8002be0:	3d7a01f5 	.word	0x3d7a01f5
 8002be4:	3c8efa03 	.word	0x3c8efa03

08002be8 <LEDRGB_RED>:
 */

#include "led.h"

void LEDRGB_RED(uint8_t on)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d105      	bne.n	8002c04 <LEDRGB_RED+0x1c>
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_RESET);
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2108      	movs	r1, #8
 8002bfc:	4806      	ldr	r0, [pc, #24]	; (8002c18 <LEDRGB_RED+0x30>)
 8002bfe:	f003 f8dd 	bl	8005dbc <HAL_GPIO_WritePin>
	else
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_SET);
}
 8002c02:	e004      	b.n	8002c0e <LEDRGB_RED+0x26>
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_SET);
 8002c04:	2201      	movs	r2, #1
 8002c06:	2108      	movs	r1, #8
 8002c08:	4803      	ldr	r0, [pc, #12]	; (8002c18 <LEDRGB_RED+0x30>)
 8002c0a:	f003 f8d7 	bl	8005dbc <HAL_GPIO_WritePin>
}
 8002c0e:	bf00      	nop
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40020400 	.word	0x40020400

08002c1c <LEDRGB_BLUE>:

void LEDRGB_BLUE(uint8_t on)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d105      	bne.n	8002c38 <LEDRGB_BLUE+0x1c>
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_RESET);
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2110      	movs	r1, #16
 8002c30:	4806      	ldr	r0, [pc, #24]	; (8002c4c <LEDRGB_BLUE+0x30>)
 8002c32:	f003 f8c3 	bl	8005dbc <HAL_GPIO_WritePin>
	else
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_SET);
}
 8002c36:	e004      	b.n	8002c42 <LEDRGB_BLUE+0x26>
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_SET);
 8002c38:	2201      	movs	r2, #1
 8002c3a:	2110      	movs	r1, #16
 8002c3c:	4803      	ldr	r0, [pc, #12]	; (8002c4c <LEDRGB_BLUE+0x30>)
 8002c3e:	f003 f8bd 	bl	8005dbc <HAL_GPIO_WritePin>
}
 8002c42:	bf00      	nop
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40020400 	.word	0x40020400

08002c50 <Cylinder>:

void Cylinder(uint8_t on)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d105      	bne.n	8002c6c <Cylinder+0x1c>
	HAL_GPIO_WritePin(GPIOC,Cylinder_Pin,GPIO_PIN_RESET);
 8002c60:	2200      	movs	r2, #0
 8002c62:	2101      	movs	r1, #1
 8002c64:	4806      	ldr	r0, [pc, #24]	; (8002c80 <Cylinder+0x30>)
 8002c66:	f003 f8a9 	bl	8005dbc <HAL_GPIO_WritePin>
	else
	HAL_GPIO_WritePin(GPIOC,Cylinder_Pin,GPIO_PIN_SET);
}
 8002c6a:	e004      	b.n	8002c76 <Cylinder+0x26>
	HAL_GPIO_WritePin(GPIOC,Cylinder_Pin,GPIO_PIN_SET);
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	2101      	movs	r1, #1
 8002c70:	4803      	ldr	r0, [pc, #12]	; (8002c80 <Cylinder+0x30>)
 8002c72:	f003 f8a3 	bl	8005dbc <HAL_GPIO_WritePin>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40020800 	.word	0x40020800

08002c84 <can_send>:
 * @param    send_len                [/]
 * @return                        	 [10]
 */

int can_send(int motor_address,unsigned char* send_buf,int send_len)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
	int N = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]
//	printf("\nCAN_TX: ");
//	for( int i = 0; i<send_len; i ++){
//		printf("%x ",send_buf[i]);
//	}
	N = CAN_TxMeg(motor_address,send_buf,send_len);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	b292      	uxth	r2, r2
 8002c9c:	68b9      	ldr	r1, [r7, #8]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fe fbba 	bl	8001418 <CAN_TxMeg>
 8002ca4:	6178      	str	r0, [r7, #20]
	while( N != 1 ){										//, 1, 
 8002ca6:	e00b      	b.n	8002cc0 <can_send+0x3c>
		HAL_Delay(1);
 8002ca8:	2001      	movs	r0, #1
 8002caa:	f001 fb81 	bl	80043b0 <HAL_Delay>
		N = CAN_TxMeg(motor_address,send_buf,send_len);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	b292      	uxth	r2, r2
 8002cb6:	68b9      	ldr	r1, [r7, #8]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7fe fbad 	bl	8001418 <CAN_TxMeg>
 8002cbe:	6178      	str	r0, [r7, #20]
	while( N != 1 ){										//, 1, 
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d1f0      	bne.n	8002ca8 <can_send+0x24>
	}
	return 1;
 8002cc6:	2301      	movs	r3, #1
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3718      	adds	r7, #24
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <motor_enable>:
 * []
 * @param    motor_address      	  []
 * @return                         	  [,1 ,0 ]
 */
int motor_enable(int motor_address)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
	if( motor_address <0 || motor_address >255)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	db02      	blt.n	8002ce4 <motor_enable+0x14>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2bff      	cmp	r3, #255	; 0xff
 8002ce2:	dd01      	ble.n	8002ce8 <motor_enable+0x18>
	{
		return 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	e020      	b.n	8002d2a <motor_enable+0x5a>
	}
	unsigned char send_buf[8]={0};
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60bb      	str	r3, [r7, #8]
 8002cec:	2300      	movs	r3, #0
 8002cee:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 8002cf0:	23ff      	movs	r3, #255	; 0xff
 8002cf2:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 8002cf4:	23ff      	movs	r3, #255	; 0xff
 8002cf6:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 8002cf8:	23ff      	movs	r3, #255	; 0xff
 8002cfa:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 8002cfc:	23ff      	movs	r3, #255	; 0xff
 8002cfe:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 8002d00:	23ff      	movs	r3, #255	; 0xff
 8002d02:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 8002d04:	23ff      	movs	r3, #255	; 0xff
 8002d06:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 8002d08:	23ff      	movs	r3, #255	; 0xff
 8002d0a:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFC;
 8002d0c:	23fc      	movs	r3, #252	; 0xfc
 8002d0e:	73fb      	strb	r3, [r7, #15]
	//DmaPrintf("Motor enable\n");
	if(can_send(motor_address,send_buf,8))
 8002d10:	f107 0308 	add.w	r3, r7, #8
 8002d14:	2208      	movs	r2, #8
 8002d16:	4619      	mov	r1, r3
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f7ff ffb3 	bl	8002c84 <can_send>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <motor_enable+0x58>
	{
		return 1;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e000      	b.n	8002d2a <motor_enable+0x5a>
	}
	else
	{
		return 0;
 8002d28:	2300      	movs	r3, #0
	}
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
	...

08002d34 <motor_enable_all>:

void motor_enable_all()
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
	motor[1].ID = 1; motor[1].kp = 0; motor[1].kd = 0.5;
 8002d3a:	4b53      	ldr	r3, [pc, #332]	; (8002e88 <motor_enable_all+0x154>)
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	629a      	str	r2, [r3, #40]	; 0x28
 8002d40:	4b51      	ldr	r3, [pc, #324]	; (8002e88 <motor_enable_all+0x154>)
 8002d42:	f04f 0200 	mov.w	r2, #0
 8002d46:	641a      	str	r2, [r3, #64]	; 0x40
 8002d48:	4b4f      	ldr	r3, [pc, #316]	; (8002e88 <motor_enable_all+0x154>)
 8002d4a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002d4e:	645a      	str	r2, [r3, #68]	; 0x44
	motor[2].ID = 2; motor[2].kp = 0; motor[2].kd = 0.5;
 8002d50:	4b4d      	ldr	r3, [pc, #308]	; (8002e88 <motor_enable_all+0x154>)
 8002d52:	2202      	movs	r2, #2
 8002d54:	651a      	str	r2, [r3, #80]	; 0x50
 8002d56:	4b4c      	ldr	r3, [pc, #304]	; (8002e88 <motor_enable_all+0x154>)
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	669a      	str	r2, [r3, #104]	; 0x68
 8002d5e:	4b4a      	ldr	r3, [pc, #296]	; (8002e88 <motor_enable_all+0x154>)
 8002d60:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002d64:	66da      	str	r2, [r3, #108]	; 0x6c
	motor[3].ID = 3; motor[3].kp = 0; motor[3].kd = 0.5;
 8002d66:	4b48      	ldr	r3, [pc, #288]	; (8002e88 <motor_enable_all+0x154>)
 8002d68:	2203      	movs	r2, #3
 8002d6a:	679a      	str	r2, [r3, #120]	; 0x78
 8002d6c:	4b46      	ldr	r3, [pc, #280]	; (8002e88 <motor_enable_all+0x154>)
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002d76:	4b44      	ldr	r3, [pc, #272]	; (8002e88 <motor_enable_all+0x154>)
 8002d78:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002d7c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	motor[4].ID = 4; motor[4].kp = 0; motor[4].kd = 0.5;
 8002d80:	4b41      	ldr	r3, [pc, #260]	; (8002e88 <motor_enable_all+0x154>)
 8002d82:	2204      	movs	r2, #4
 8002d84:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8002d88:	4b3f      	ldr	r3, [pc, #252]	; (8002e88 <motor_enable_all+0x154>)
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8002d92:	4b3d      	ldr	r3, [pc, #244]	; (8002e88 <motor_enable_all+0x154>)
 8002d94:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002d98:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	motor_enable(1);motor_enable(2);motor_enable(3);motor_enable(4);
 8002d9c:	2001      	movs	r0, #1
 8002d9e:	f7ff ff97 	bl	8002cd0 <motor_enable>
 8002da2:	2002      	movs	r0, #2
 8002da4:	f7ff ff94 	bl	8002cd0 <motor_enable>
 8002da8:	2003      	movs	r0, #3
 8002daa:	f7ff ff91 	bl	8002cd0 <motor_enable>
 8002dae:	2004      	movs	r0, #4
 8002db0:	f7ff ff8e 	bl	8002cd0 <motor_enable>
	//	//PID
	for(int i = 0; i<20; i++)
 8002db4:	2300      	movs	r3, #0
 8002db6:	607b      	str	r3, [r7, #4]
 8002db8:	e05e      	b.n	8002e78 <motor_enable_all+0x144>
	{
		motor[1].kp = motor[1].kp+i;
 8002dba:	4b33      	ldr	r3, [pc, #204]	; (8002e88 <motor_enable_all+0x154>)
 8002dbc:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	ee07 3a90 	vmov	s15, r3
 8002dc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dce:	4b2e      	ldr	r3, [pc, #184]	; (8002e88 <motor_enable_all+0x154>)
 8002dd0:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		motor[2].kp = motor[2].kp+i;
 8002dd4:	4b2c      	ldr	r3, [pc, #176]	; (8002e88 <motor_enable_all+0x154>)
 8002dd6:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	ee07 3a90 	vmov	s15, r3
 8002de0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002de4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de8:	4b27      	ldr	r3, [pc, #156]	; (8002e88 <motor_enable_all+0x154>)
 8002dea:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		motor[3].kp = motor[3].kp+i;
 8002dee:	4b26      	ldr	r3, [pc, #152]	; (8002e88 <motor_enable_all+0x154>)
 8002df0:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	ee07 3a90 	vmov	s15, r3
 8002dfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e02:	4b21      	ldr	r3, [pc, #132]	; (8002e88 <motor_enable_all+0x154>)
 8002e04:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
		motor[4].kp = motor[4].kp+i;
 8002e08:	4b1f      	ldr	r3, [pc, #124]	; (8002e88 <motor_enable_all+0x154>)
 8002e0a:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	ee07 3a90 	vmov	s15, r3
 8002e14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e1c:	4b1a      	ldr	r3, [pc, #104]	; (8002e88 <motor_enable_all+0x154>)
 8002e1e:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
		DmaPrintf("%d\n",20-i);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f1c3 0314 	rsb	r3, r3, #20
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4818      	ldr	r0, [pc, #96]	; (8002e8c <motor_enable_all+0x158>)
 8002e2c:	f7fe fe7c 	bl	8001b28 <DmaPrintf>
		HAL_Delay(100);
 8002e30:	2064      	movs	r0, #100	; 0x64
 8002e32:	f001 fabd 	bl	80043b0 <HAL_Delay>
		pack_TX(motor[2].ID, motor[2].p_des, motor[2].v_des, motor[2].kp, motor[2].kd, motor[2].t_ff);
 8002e36:	4b14      	ldr	r3, [pc, #80]	; (8002e88 <motor_enable_all+0x154>)
 8002e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e3a:	4a13      	ldr	r2, [pc, #76]	; (8002e88 <motor_enable_all+0x154>)
 8002e3c:	edd2 7a18 	vldr	s15, [r2, #96]	; 0x60
 8002e40:	4a11      	ldr	r2, [pc, #68]	; (8002e88 <motor_enable_all+0x154>)
 8002e42:	ed92 7a19 	vldr	s14, [r2, #100]	; 0x64
 8002e46:	4a10      	ldr	r2, [pc, #64]	; (8002e88 <motor_enable_all+0x154>)
 8002e48:	edd2 6a1a 	vldr	s13, [r2, #104]	; 0x68
 8002e4c:	4a0e      	ldr	r2, [pc, #56]	; (8002e88 <motor_enable_all+0x154>)
 8002e4e:	ed92 6a1b 	vldr	s12, [r2, #108]	; 0x6c
 8002e52:	4a0d      	ldr	r2, [pc, #52]	; (8002e88 <motor_enable_all+0x154>)
 8002e54:	edd2 5a1c 	vldr	s11, [r2, #112]	; 0x70
 8002e58:	eeb0 2a65 	vmov.f32	s4, s11
 8002e5c:	eef0 1a46 	vmov.f32	s3, s12
 8002e60:	eeb0 1a66 	vmov.f32	s2, s13
 8002e64:	eef0 0a47 	vmov.f32	s1, s14
 8002e68:	eeb0 0a67 	vmov.f32	s0, s15
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 fa41 	bl	80032f4 <pack_TX>
	for(int i = 0; i<20; i++)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3301      	adds	r3, #1
 8002e76:	607b      	str	r3, [r7, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b13      	cmp	r3, #19
 8002e7c:	dd9d      	ble.n	8002dba <motor_enable_all+0x86>
		//motor_control();
	}
}
 8002e7e:	bf00      	nop
 8002e80:	bf00      	nop
 8002e82:	3708      	adds	r7, #8
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	20000b0c 	.word	0x20000b0c
 8002e8c:	08010a78 	.word	0x08010a78

08002e90 <motor_disable>:
 * []
 * @param    motor_address     					  []
 * @return                          			  [,1 ,0 ]
 */
int motor_disable(int motor_address)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
	if(motor_address <0 || motor_address >255)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	db02      	blt.n	8002ea4 <motor_disable+0x14>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2bff      	cmp	r3, #255	; 0xff
 8002ea2:	dd01      	ble.n	8002ea8 <motor_disable+0x18>
	{

		return 0;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	e02d      	b.n	8002f04 <motor_disable+0x74>
	}
	unsigned char send_buf[8]={0};
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60bb      	str	r3, [r7, #8]
 8002eac:	2300      	movs	r3, #0
 8002eae:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 8002eb0:	23ff      	movs	r3, #255	; 0xff
 8002eb2:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 8002eb4:	23ff      	movs	r3, #255	; 0xff
 8002eb6:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 8002eb8:	23ff      	movs	r3, #255	; 0xff
 8002eba:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 8002ebc:	23ff      	movs	r3, #255	; 0xff
 8002ebe:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 8002ec0:	23ff      	movs	r3, #255	; 0xff
 8002ec2:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 8002ec4:	23ff      	movs	r3, #255	; 0xff
 8002ec6:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 8002ec8:	23ff      	movs	r3, #255	; 0xff
 8002eca:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFD;
 8002ecc:	23fd      	movs	r3, #253	; 0xfd
 8002ece:	73fb      	strb	r3, [r7, #15]
	//DmaPrintf("Motor disable\n");
	pack_TX(motor_address, 0, 0, 1, 1, 0);
 8002ed0:	ed9f 2a0e 	vldr	s4, [pc, #56]	; 8002f0c <motor_disable+0x7c>
 8002ed4:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8002ed8:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8002edc:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002f0c <motor_disable+0x7c>
 8002ee0:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8002f0c <motor_disable+0x7c>
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 fa05 	bl	80032f4 <pack_TX>
	if(can_send(motor_address,send_buf,8))
 8002eea:	f107 0308 	add.w	r3, r7, #8
 8002eee:	2208      	movs	r2, #8
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7ff fec6 	bl	8002c84 <can_send>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <motor_disable+0x72>
	{
		return 1;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <motor_disable+0x74>
	}
	else
	{
		return 0;
 8002f02:	2300      	movs	r3, #0
	}
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	00000000 	.word	0x00000000

08002f10 <motor_setzero>:
 * []
 * @param    motor_address     					  []
 * @return                          			  [,1 ,0 ]
 */
int motor_setzero(int motor_address)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
	if(motor_address <0 || motor_address >255)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	db02      	blt.n	8002f24 <motor_setzero+0x14>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2bff      	cmp	r3, #255	; 0xff
 8002f22:	dd01      	ble.n	8002f28 <motor_setzero+0x18>
	{

		return 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	e023      	b.n	8002f70 <motor_setzero+0x60>
	}
	unsigned char send_buf[8]={0};
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60bb      	str	r3, [r7, #8]
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 8002f30:	23ff      	movs	r3, #255	; 0xff
 8002f32:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 8002f34:	23ff      	movs	r3, #255	; 0xff
 8002f36:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 8002f38:	23ff      	movs	r3, #255	; 0xff
 8002f3a:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 8002f3c:	23ff      	movs	r3, #255	; 0xff
 8002f3e:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 8002f40:	23ff      	movs	r3, #255	; 0xff
 8002f42:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 8002f44:	23ff      	movs	r3, #255	; 0xff
 8002f46:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 8002f48:	23ff      	movs	r3, #255	; 0xff
 8002f4a:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFE;
 8002f4c:	23fe      	movs	r3, #254	; 0xfe
 8002f4e:	73fb      	strb	r3, [r7, #15]
	DmaPrintf("Motor set zero\n");
 8002f50:	4809      	ldr	r0, [pc, #36]	; (8002f78 <motor_setzero+0x68>)
 8002f52:	f7fe fde9 	bl	8001b28 <DmaPrintf>
	if(can_send(motor_address,send_buf,8))
 8002f56:	f107 0308 	add.w	r3, r7, #8
 8002f5a:	2208      	movs	r2, #8
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7ff fe90 	bl	8002c84 <can_send>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <motor_setzero+0x5e>
	{
		return 1;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e000      	b.n	8002f70 <motor_setzero+0x60>
	}
	else
	{
		return 0;
 8002f6e:	2300      	movs	r3, #0
	}
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	08010a7c 	.word	0x08010a7c

08002f7c <motor_init>:



int motor_init()
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
	motor_disable(1);motor_disable(2);motor_disable(3);motor_disable(4);
 8002f82:	2001      	movs	r0, #1
 8002f84:	f7ff ff84 	bl	8002e90 <motor_disable>
 8002f88:	2002      	movs	r0, #2
 8002f8a:	f7ff ff81 	bl	8002e90 <motor_disable>
 8002f8e:	2003      	movs	r0, #3
 8002f90:	f7ff ff7e 	bl	8002e90 <motor_disable>
 8002f94:	2004      	movs	r0, #4
 8002f96:	f7ff ff7b 	bl	8002e90 <motor_disable>
	HAL_Delay(100);
 8002f9a:	2064      	movs	r0, #100	; 0x64
 8002f9c:	f001 fa08 	bl	80043b0 <HAL_Delay>
	//
	DmaPrintf("Waiting set zero...(Y/N)\n");
 8002fa0:	4885      	ldr	r0, [pc, #532]	; (80031b8 <motor_init+0x23c>)
 8002fa2:	f7fe fdc1 	bl	8001b28 <DmaPrintf>
	while(USART1_RX_FLAG == 0){}
 8002fa6:	bf00      	nop
 8002fa8:	4b84      	ldr	r3, [pc, #528]	; (80031bc <motor_init+0x240>)
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0fb      	beq.n	8002fa8 <motor_init+0x2c>
	if(USART1_RX_BUF[0]=='Y'){
 8002fb0:	4b83      	ldr	r3, [pc, #524]	; (80031c0 <motor_init+0x244>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b59      	cmp	r3, #89	; 0x59
 8002fb6:	d10e      	bne.n	8002fd6 <motor_init+0x5a>
		motor_setzero(1);motor_setzero(2);motor_setzero(3);motor_setzero(4);
 8002fb8:	2001      	movs	r0, #1
 8002fba:	f7ff ffa9 	bl	8002f10 <motor_setzero>
 8002fbe:	2002      	movs	r0, #2
 8002fc0:	f7ff ffa6 	bl	8002f10 <motor_setzero>
 8002fc4:	2003      	movs	r0, #3
 8002fc6:	f7ff ffa3 	bl	8002f10 <motor_setzero>
 8002fca:	2004      	movs	r0, #4
 8002fcc:	f7ff ffa0 	bl	8002f10 <motor_setzero>
		DmaPrintf("Set zero success!\n");
 8002fd0:	487c      	ldr	r0, [pc, #496]	; (80031c4 <motor_init+0x248>)
 8002fd2:	f7fe fda9 	bl	8001b28 <DmaPrintf>
	}
	USART1_RX_CNT = 0;
 8002fd6:	4b7c      	ldr	r3, [pc, #496]	; (80031c8 <motor_init+0x24c>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
	USART1_RX_FLAG = 0;
 8002fdc:	4b77      	ldr	r3, [pc, #476]	; (80031bc <motor_init+0x240>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	701a      	strb	r2, [r3, #0]
	USART1_RX_BUF[0] = 0;
 8002fe2:	4b77      	ldr	r3, [pc, #476]	; (80031c0 <motor_init+0x244>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	701a      	strb	r2, [r3, #0]


	//
	Leg_left.H=500; Leg_left.HF=100; Leg_left.LF=100; Leg_left.LB=100;
 8002fe8:	4b78      	ldr	r3, [pc, #480]	; (80031cc <motor_init+0x250>)
 8002fea:	4a79      	ldr	r2, [pc, #484]	; (80031d0 <motor_init+0x254>)
 8002fec:	611a      	str	r2, [r3, #16]
 8002fee:	4b77      	ldr	r3, [pc, #476]	; (80031cc <motor_init+0x250>)
 8002ff0:	4a78      	ldr	r2, [pc, #480]	; (80031d4 <motor_init+0x258>)
 8002ff2:	615a      	str	r2, [r3, #20]
 8002ff4:	4b75      	ldr	r3, [pc, #468]	; (80031cc <motor_init+0x250>)
 8002ff6:	4a77      	ldr	r2, [pc, #476]	; (80031d4 <motor_init+0x258>)
 8002ff8:	619a      	str	r2, [r3, #24]
 8002ffa:	4b74      	ldr	r3, [pc, #464]	; (80031cc <motor_init+0x250>)
 8002ffc:	4a75      	ldr	r2, [pc, #468]	; (80031d4 <motor_init+0x258>)
 8002ffe:	61da      	str	r2, [r3, #28]
	Leg_right.H=500; Leg_right.HF=100; Leg_right.LF=100; Leg_right.LB=100;
 8003000:	4b75      	ldr	r3, [pc, #468]	; (80031d8 <motor_init+0x25c>)
 8003002:	4a73      	ldr	r2, [pc, #460]	; (80031d0 <motor_init+0x254>)
 8003004:	611a      	str	r2, [r3, #16]
 8003006:	4b74      	ldr	r3, [pc, #464]	; (80031d8 <motor_init+0x25c>)
 8003008:	4a72      	ldr	r2, [pc, #456]	; (80031d4 <motor_init+0x258>)
 800300a:	615a      	str	r2, [r3, #20]
 800300c:	4b72      	ldr	r3, [pc, #456]	; (80031d8 <motor_init+0x25c>)
 800300e:	4a71      	ldr	r2, [pc, #452]	; (80031d4 <motor_init+0x258>)
 8003010:	619a      	str	r2, [r3, #24]
 8003012:	4b71      	ldr	r3, [pc, #452]	; (80031d8 <motor_init+0x25c>)
 8003014:	4a6f      	ldr	r2, [pc, #444]	; (80031d4 <motor_init+0x258>)
 8003016:	61da      	str	r2, [r3, #28]
	//trajectory(Leg_left.H,Leg_left.HF,Leg_left.LF,Leg_left.LB);
	//trajectory(Leg_right.H,Leg_right.HF,Leg_right.LF,Leg_right.LB);
	trajectory_circle(450, 50);
 8003018:	eddf 0a70 	vldr	s1, [pc, #448]	; 80031dc <motor_init+0x260>
 800301c:	ed9f 0a70 	vldr	s0, [pc, #448]	; 80031e0 <motor_init+0x264>
 8003020:	f000 fff2 	bl	8004008 <trajectory_circle>
	//trajectory_square(500, 100, 50);

	//PID
	motor[1].ID = 1; motor[1].kp = 0.2; motor[1].kd = 0.5;
 8003024:	4b6f      	ldr	r3, [pc, #444]	; (80031e4 <motor_init+0x268>)
 8003026:	2201      	movs	r2, #1
 8003028:	629a      	str	r2, [r3, #40]	; 0x28
 800302a:	4b6e      	ldr	r3, [pc, #440]	; (80031e4 <motor_init+0x268>)
 800302c:	4a6e      	ldr	r2, [pc, #440]	; (80031e8 <motor_init+0x26c>)
 800302e:	641a      	str	r2, [r3, #64]	; 0x40
 8003030:	4b6c      	ldr	r3, [pc, #432]	; (80031e4 <motor_init+0x268>)
 8003032:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003036:	645a      	str	r2, [r3, #68]	; 0x44
	motor[2].ID = 2; motor[2].kp = 0.2; motor[2].kd = 0.5;
 8003038:	4b6a      	ldr	r3, [pc, #424]	; (80031e4 <motor_init+0x268>)
 800303a:	2202      	movs	r2, #2
 800303c:	651a      	str	r2, [r3, #80]	; 0x50
 800303e:	4b69      	ldr	r3, [pc, #420]	; (80031e4 <motor_init+0x268>)
 8003040:	4a69      	ldr	r2, [pc, #420]	; (80031e8 <motor_init+0x26c>)
 8003042:	669a      	str	r2, [r3, #104]	; 0x68
 8003044:	4b67      	ldr	r3, [pc, #412]	; (80031e4 <motor_init+0x268>)
 8003046:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800304a:	66da      	str	r2, [r3, #108]	; 0x6c
	motor[3].ID = 3; motor[3].kp = 0.2; motor[3].kd = 0.5;
 800304c:	4b65      	ldr	r3, [pc, #404]	; (80031e4 <motor_init+0x268>)
 800304e:	2203      	movs	r2, #3
 8003050:	679a      	str	r2, [r3, #120]	; 0x78
 8003052:	4b64      	ldr	r3, [pc, #400]	; (80031e4 <motor_init+0x268>)
 8003054:	4a64      	ldr	r2, [pc, #400]	; (80031e8 <motor_init+0x26c>)
 8003056:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800305a:	4b62      	ldr	r3, [pc, #392]	; (80031e4 <motor_init+0x268>)
 800305c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003060:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	motor[4].ID = 4; motor[4].kp = 0.2; motor[4].kd = 0.5;
 8003064:	4b5f      	ldr	r3, [pc, #380]	; (80031e4 <motor_init+0x268>)
 8003066:	2204      	movs	r2, #4
 8003068:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800306c:	4b5d      	ldr	r3, [pc, #372]	; (80031e4 <motor_init+0x268>)
 800306e:	4a5e      	ldr	r2, [pc, #376]	; (80031e8 <motor_init+0x26c>)
 8003070:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8003074:	4b5b      	ldr	r3, [pc, #364]	; (80031e4 <motor_init+0x268>)
 8003076:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800307a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	HAL_Delay(100);
 800307e:	2064      	movs	r0, #100	; 0x64
 8003080:	f001 f996 	bl	80043b0 <HAL_Delay>

	//
	DmaPrintf("Ready to start...(Y/N)\n");
 8003084:	4859      	ldr	r0, [pc, #356]	; (80031ec <motor_init+0x270>)
 8003086:	f7fe fd4f 	bl	8001b28 <DmaPrintf>
	while(USART1_RX_BUF[0]!='Y'){}
 800308a:	bf00      	nop
 800308c:	4b4c      	ldr	r3, [pc, #304]	; (80031c0 <motor_init+0x244>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b59      	cmp	r3, #89	; 0x59
 8003092:	d1fb      	bne.n	800308c <motor_init+0x110>
	USART1_RX_CNT = 0;
 8003094:	4b4c      	ldr	r3, [pc, #304]	; (80031c8 <motor_init+0x24c>)
 8003096:	2200      	movs	r2, #0
 8003098:	601a      	str	r2, [r3, #0]
	USART1_RX_FLAG = 0;
 800309a:	4b48      	ldr	r3, [pc, #288]	; (80031bc <motor_init+0x240>)
 800309c:	2200      	movs	r2, #0
 800309e:	701a      	strb	r2, [r3, #0]
	USART1_RX_BUF[0] = 0;
 80030a0:	4b47      	ldr	r3, [pc, #284]	; (80031c0 <motor_init+0x244>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]
	HAL_Delay(100);
 80030a6:	2064      	movs	r0, #100	; 0x64
 80030a8:	f001 f982 	bl	80043b0 <HAL_Delay>

	motor_enable(1);motor_enable(2);motor_enable(3);motor_enable(4);
 80030ac:	2001      	movs	r0, #1
 80030ae:	f7ff fe0f 	bl	8002cd0 <motor_enable>
 80030b2:	2002      	movs	r0, #2
 80030b4:	f7ff fe0c 	bl	8002cd0 <motor_enable>
 80030b8:	2003      	movs	r0, #3
 80030ba:	f7ff fe09 	bl	8002cd0 <motor_enable>
 80030be:	2004      	movs	r0, #4
 80030c0:	f7ff fe06 	bl	8002cd0 <motor_enable>
	motor[1].p_des = stand_trajectory[Leg_left.count][0];
 80030c4:	4b41      	ldr	r3, [pc, #260]	; (80031cc <motor_init+0x250>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	4a49      	ldr	r2, [pc, #292]	; (80031f0 <motor_init+0x274>)
 80030ca:	00db      	lsls	r3, r3, #3
 80030cc:	4413      	add	r3, r2
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a44      	ldr	r2, [pc, #272]	; (80031e4 <motor_init+0x268>)
 80030d2:	6393      	str	r3, [r2, #56]	; 0x38
	motor[2].p_des = stand_trajectory[Leg_left.count][1];
 80030d4:	4b3d      	ldr	r3, [pc, #244]	; (80031cc <motor_init+0x250>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a45      	ldr	r2, [pc, #276]	; (80031f0 <motor_init+0x274>)
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	4413      	add	r3, r2
 80030de:	3304      	adds	r3, #4
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a40      	ldr	r2, [pc, #256]	; (80031e4 <motor_init+0x268>)
 80030e4:	6613      	str	r3, [r2, #96]	; 0x60
	motor[3].p_des = swing_trajectory[Leg_right.count][0];
 80030e6:	4b3c      	ldr	r3, [pc, #240]	; (80031d8 <motor_init+0x25c>)
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	4a42      	ldr	r2, [pc, #264]	; (80031f4 <motor_init+0x278>)
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	4413      	add	r3, r2
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a3c      	ldr	r2, [pc, #240]	; (80031e4 <motor_init+0x268>)
 80030f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	motor[4].p_des = swing_trajectory[Leg_right.count][1];
 80030f8:	4b37      	ldr	r3, [pc, #220]	; (80031d8 <motor_init+0x25c>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	4a3d      	ldr	r2, [pc, #244]	; (80031f4 <motor_init+0x278>)
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	4413      	add	r3, r2
 8003102:	3304      	adds	r3, #4
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a37      	ldr	r2, [pc, #220]	; (80031e4 <motor_init+0x268>)
 8003108:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

	motor_control();
 800310c:	f000 fa5a 	bl	80035c4 <motor_control>
	//	//PID
	for(int i = 0; i<20; i++)
 8003110:	2300      	movs	r3, #0
 8003112:	607b      	str	r3, [r7, #4]
 8003114:	e042      	b.n	800319c <motor_init+0x220>
	{
		motor[1].kp = motor[1].kp+i;
 8003116:	4b33      	ldr	r3, [pc, #204]	; (80031e4 <motor_init+0x268>)
 8003118:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	ee07 3a90 	vmov	s15, r3
 8003122:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003126:	ee77 7a27 	vadd.f32	s15, s14, s15
 800312a:	4b2e      	ldr	r3, [pc, #184]	; (80031e4 <motor_init+0x268>)
 800312c:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		motor[2].kp = motor[2].kp+i;
 8003130:	4b2c      	ldr	r3, [pc, #176]	; (80031e4 <motor_init+0x268>)
 8003132:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	ee07 3a90 	vmov	s15, r3
 800313c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003140:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003144:	4b27      	ldr	r3, [pc, #156]	; (80031e4 <motor_init+0x268>)
 8003146:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		motor[3].kp = motor[3].kp+i;
 800314a:	4b26      	ldr	r3, [pc, #152]	; (80031e4 <motor_init+0x268>)
 800314c:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	ee07 3a90 	vmov	s15, r3
 8003156:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800315a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315e:	4b21      	ldr	r3, [pc, #132]	; (80031e4 <motor_init+0x268>)
 8003160:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
		motor[4].kp = motor[4].kp+i;
 8003164:	4b1f      	ldr	r3, [pc, #124]	; (80031e4 <motor_init+0x268>)
 8003166:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	ee07 3a90 	vmov	s15, r3
 8003170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003174:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003178:	4b1a      	ldr	r3, [pc, #104]	; (80031e4 <motor_init+0x268>)
 800317a:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
		DmaPrintf("%d\n",20-i);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f1c3 0314 	rsb	r3, r3, #20
 8003184:	4619      	mov	r1, r3
 8003186:	481c      	ldr	r0, [pc, #112]	; (80031f8 <motor_init+0x27c>)
 8003188:	f7fe fcce 	bl	8001b28 <DmaPrintf>
		HAL_Delay(100);
 800318c:	2064      	movs	r0, #100	; 0x64
 800318e:	f001 f90f 	bl	80043b0 <HAL_Delay>
		motor_control();
 8003192:	f000 fa17 	bl	80035c4 <motor_control>
	for(int i = 0; i<20; i++)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3301      	adds	r3, #1
 800319a:	607b      	str	r3, [r7, #4]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b13      	cmp	r3, #19
 80031a0:	ddb9      	ble.n	8003116 <motor_init+0x19a>
	}

	DmaPrintf("INIT DOWN");
 80031a2:	4816      	ldr	r0, [pc, #88]	; (80031fc <motor_init+0x280>)
 80031a4:	f7fe fcc0 	bl	8001b28 <DmaPrintf>
	HAL_Delay(100);
 80031a8:	2064      	movs	r0, #100	; 0x64
 80031aa:	f001 f901 	bl	80043b0 <HAL_Delay>


	return 1;
 80031ae:	2301      	movs	r3, #1
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	08010a8c 	.word	0x08010a8c
 80031bc:	20000758 	.word	0x20000758
 80031c0:	20000690 	.word	0x20000690
 80031c4:	08010aa8 	.word	0x08010aa8
 80031c8:	2000075c 	.word	0x2000075c
 80031cc:	20000954 	.word	0x20000954
 80031d0:	43fa0000 	.word	0x43fa0000
 80031d4:	42c80000 	.word	0x42c80000
 80031d8:	20000930 	.word	0x20000930
 80031dc:	42480000 	.word	0x42480000
 80031e0:	43e10000 	.word	0x43e10000
 80031e4:	20000b0c 	.word	0x20000b0c
 80031e8:	3e4ccccd 	.word	0x3e4ccccd
 80031ec:	08010abc 	.word	0x08010abc
 80031f0:	20000bd4 	.word	0x20000bd4
 80031f4:	20000ef4 	.word	0x20000ef4
 80031f8:	08010a78 	.word	0x08010a78
 80031fc:	08010ad4 	.word	0x08010ad4

08003200 <float_to_uint>:



int float_to_uint(float x, float x_min, float x_max, unsigned int bits)
/// Converts a float to an unsigned int, given range and number of bits ///
{
 8003200:	b480      	push	{r7}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
 8003206:	ed87 0a03 	vstr	s0, [r7, #12]
 800320a:	edc7 0a02 	vstr	s1, [r7, #8]
 800320e:	ed87 1a01 	vstr	s2, [r7, #4]
 8003212:	6038      	str	r0, [r7, #0]
    float span = x_max - x_min;
 8003214:	ed97 7a01 	vldr	s14, [r7, #4]
 8003218:	edd7 7a02 	vldr	s15, [r7, #8]
 800321c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003220:	edc7 7a05 	vstr	s15, [r7, #20]
    if(x < x_min) x = x_min;
 8003224:	ed97 7a03 	vldr	s14, [r7, #12]
 8003228:	edd7 7a02 	vldr	s15, [r7, #8]
 800322c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003234:	d502      	bpl.n	800323c <float_to_uint+0x3c>
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	60fb      	str	r3, [r7, #12]
 800323a:	e00a      	b.n	8003252 <float_to_uint+0x52>
    else if(x > x_max) x = x_max;
 800323c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003240:	edd7 7a01 	vldr	s15, [r7, #4]
 8003244:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800324c:	dd01      	ble.n	8003252 <float_to_uint+0x52>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	60fb      	str	r3, [r7, #12]
    return (int) ((x- x_min)*((float)((1<<bits)/span)));
 8003252:	ed97 7a03 	vldr	s14, [r7, #12]
 8003256:	edd7 7a02 	vldr	s15, [r7, #8]
 800325a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800325e:	2201      	movs	r2, #1
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	ee07 3a90 	vmov	s15, r3
 800326a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800326e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003272:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003276:	ee67 7a27 	vmul.f32	s15, s14, s15
 800327a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800327e:	ee17 3a90 	vmov	r3, s15
}
 8003282:	4618      	mov	r0, r3
 8003284:	371c      	adds	r7, #28
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <uint_to_float>:

float uint_to_float(int x_int, float x_min, float x_max, int bits)
/// converts unsigned int to float, given range and number of bits ///
{
 800328e:	b480      	push	{r7}
 8003290:	b087      	sub	sp, #28
 8003292:	af00      	add	r7, sp, #0
 8003294:	60f8      	str	r0, [r7, #12]
 8003296:	ed87 0a02 	vstr	s0, [r7, #8]
 800329a:	edc7 0a01 	vstr	s1, [r7, #4]
 800329e:	6039      	str	r1, [r7, #0]
    float span = x_max - x_min;
 80032a0:	ed97 7a01 	vldr	s14, [r7, #4]
 80032a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80032a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032ac:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	ee07 3a90 	vmov	s15, r3
 80032ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032be:	edd7 7a05 	vldr	s15, [r7, #20]
 80032c2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80032c6:	2201      	movs	r2, #1
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	ee07 3a90 	vmov	s15, r3
 80032d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80032e0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80032e4:	eeb0 0a67 	vmov.f32	s0, s15
 80032e8:	371c      	adds	r7, #28
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <pack_TX>:
 * []
 * @param    motor_address      			    []
 * @return                            			[,1 ,0 ]
 */
int pack_TX(int motor_address, float p_des, float v_des, float kp, float kd, float t_ff)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08e      	sub	sp, #56	; 0x38
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6178      	str	r0, [r7, #20]
 80032fc:	ed87 0a04 	vstr	s0, [r7, #16]
 8003300:	edc7 0a03 	vstr	s1, [r7, #12]
 8003304:	ed87 1a02 	vstr	s2, [r7, #8]
 8003308:	edc7 1a01 	vstr	s3, [r7, #4]
 800330c:	ed87 2a00 	vstr	s4, [r7]
	unsigned char send_buf[8]={0};
 8003310:	2300      	movs	r3, #0
 8003312:	61fb      	str	r3, [r7, #28]
 8003314:	2300      	movs	r3, #0
 8003316:	623b      	str	r3, [r7, #32]
    p_des = fminf(fmaxf(P_MIN, p_des), P_MAX);
 8003318:	edd7 0a04 	vldr	s1, [r7, #16]
 800331c:	eeba 0a09 	vmov.f32	s0, #169	; 0xc1480000 -12.5
 8003320:	f00b fbce 	bl	800eac0 <fmaxf>
 8003324:	eef0 7a40 	vmov.f32	s15, s0
 8003328:	eef2 0a09 	vmov.f32	s1, #41	; 0x41480000  12.5
 800332c:	eeb0 0a67 	vmov.f32	s0, s15
 8003330:	f00b fbe1 	bl	800eaf6 <fminf>
 8003334:	ed87 0a04 	vstr	s0, [r7, #16]
    v_des = fminf(fmaxf(V_MIN, v_des), V_MAX);
 8003338:	edd7 0a03 	vldr	s1, [r7, #12]
 800333c:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8003498 <pack_TX+0x1a4>
 8003340:	f00b fbbe 	bl	800eac0 <fmaxf>
 8003344:	eef0 7a40 	vmov.f32	s15, s0
 8003348:	eddf 0a54 	vldr	s1, [pc, #336]	; 800349c <pack_TX+0x1a8>
 800334c:	eeb0 0a67 	vmov.f32	s0, s15
 8003350:	f00b fbd1 	bl	800eaf6 <fminf>
 8003354:	ed87 0a03 	vstr	s0, [r7, #12]
    kp = fminf(fmaxf(KP_MIN, kp), KP_MAX);
 8003358:	edd7 0a02 	vldr	s1, [r7, #8]
 800335c:	ed9f 0a50 	vldr	s0, [pc, #320]	; 80034a0 <pack_TX+0x1ac>
 8003360:	f00b fbae 	bl	800eac0 <fmaxf>
 8003364:	eef0 7a40 	vmov.f32	s15, s0
 8003368:	eddf 0a4e 	vldr	s1, [pc, #312]	; 80034a4 <pack_TX+0x1b0>
 800336c:	eeb0 0a67 	vmov.f32	s0, s15
 8003370:	f00b fbc1 	bl	800eaf6 <fminf>
 8003374:	ed87 0a02 	vstr	s0, [r7, #8]
    kd = fminf(fmaxf(KD_MIN, kd), KD_MAX);
 8003378:	edd7 0a01 	vldr	s1, [r7, #4]
 800337c:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80034a0 <pack_TX+0x1ac>
 8003380:	f00b fb9e 	bl	800eac0 <fmaxf>
 8003384:	eef0 7a40 	vmov.f32	s15, s0
 8003388:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 800338c:	eeb0 0a67 	vmov.f32	s0, s15
 8003390:	f00b fbb1 	bl	800eaf6 <fminf>
 8003394:	ed87 0a01 	vstr	s0, [r7, #4]
    t_ff = fminf(fmaxf(T_MIN, t_ff), T_MAX);
 8003398:	edd7 0a00 	vldr	s1, [r7]
 800339c:	eebb 0a02 	vmov.f32	s0, #178	; 0xc1900000 -18.0
 80033a0:	f00b fb8e 	bl	800eac0 <fmaxf>
 80033a4:	eef0 7a40 	vmov.f32	s15, s0
 80033a8:	eef3 0a02 	vmov.f32	s1, #50	; 0x41900000  18.0
 80033ac:	eeb0 0a67 	vmov.f32	s0, s15
 80033b0:	f00b fba1 	bl	800eaf6 <fminf>
 80033b4:	ed87 0a00 	vstr	s0, [r7]
		
    int p_int = float_to_uint(p_des, P_MIN, P_MAX, 16);
 80033b8:	2010      	movs	r0, #16
 80033ba:	eeb2 1a09 	vmov.f32	s2, #41	; 0x41480000  12.5
 80033be:	eefa 0a09 	vmov.f32	s1, #169	; 0xc1480000 -12.5
 80033c2:	ed97 0a04 	vldr	s0, [r7, #16]
 80033c6:	f7ff ff1b 	bl	8003200 <float_to_uint>
 80033ca:	6378      	str	r0, [r7, #52]	; 0x34
    int v_int = float_to_uint(v_des, V_MIN, V_MAX, 12);
 80033cc:	200c      	movs	r0, #12
 80033ce:	ed9f 1a33 	vldr	s2, [pc, #204]	; 800349c <pack_TX+0x1a8>
 80033d2:	eddf 0a31 	vldr	s1, [pc, #196]	; 8003498 <pack_TX+0x1a4>
 80033d6:	ed97 0a03 	vldr	s0, [r7, #12]
 80033da:	f7ff ff11 	bl	8003200 <float_to_uint>
 80033de:	6338      	str	r0, [r7, #48]	; 0x30
    int kp_int = float_to_uint(kp, KP_MIN, KP_MAX, 12);
 80033e0:	200c      	movs	r0, #12
 80033e2:	ed9f 1a30 	vldr	s2, [pc, #192]	; 80034a4 <pack_TX+0x1b0>
 80033e6:	eddf 0a2e 	vldr	s1, [pc, #184]	; 80034a0 <pack_TX+0x1ac>
 80033ea:	ed97 0a02 	vldr	s0, [r7, #8]
 80033ee:	f7ff ff07 	bl	8003200 <float_to_uint>
 80033f2:	62f8      	str	r0, [r7, #44]	; 0x2c
    int kd_int = float_to_uint(kd, KD_MIN, KD_MAX, 12);
 80033f4:	200c      	movs	r0, #12
 80033f6:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 80033fa:	eddf 0a29 	vldr	s1, [pc, #164]	; 80034a0 <pack_TX+0x1ac>
 80033fe:	ed97 0a01 	vldr	s0, [r7, #4]
 8003402:	f7ff fefd 	bl	8003200 <float_to_uint>
 8003406:	62b8      	str	r0, [r7, #40]	; 0x28
    int t_int = float_to_uint(t_ff, T_MIN, T_MAX, 12);
 8003408:	200c      	movs	r0, #12
 800340a:	eeb3 1a02 	vmov.f32	s2, #50	; 0x41900000  18.0
 800340e:	eefb 0a02 	vmov.f32	s1, #178	; 0xc1900000 -18.0
 8003412:	ed97 0a00 	vldr	s0, [r7]
 8003416:	f7ff fef3 	bl	8003200 <float_to_uint>
 800341a:	6278      	str	r0, [r7, #36]	; 0x24

    send_buf[0] = p_int>>8; 					// 8
 800341c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800341e:	121b      	asrs	r3, r3, #8
 8003420:	b2db      	uxtb	r3, r3
 8003422:	773b      	strb	r3, [r7, #28]
    send_buf[1] = p_int&0xFF;					// 8
 8003424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003426:	b2db      	uxtb	r3, r3
 8003428:	777b      	strb	r3, [r7, #29]
    send_buf[2] = v_int>>4; 					// 8 
 800342a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342c:	111b      	asrs	r3, r3, #4
 800342e:	b2db      	uxtb	r3, r3
 8003430:	77bb      	strb	r3, [r7, #30]
    send_buf[3] = ((v_int&0xF)<<4)|(kp_int>>8); // 4  KP  4 
 8003432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	b25a      	sxtb	r2, r3
 8003438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800343a:	121b      	asrs	r3, r3, #8
 800343c:	b25b      	sxtb	r3, r3
 800343e:	4313      	orrs	r3, r2
 8003440:	b25b      	sxtb	r3, r3
 8003442:	b2db      	uxtb	r3, r3
 8003444:	77fb      	strb	r3, [r7, #31]
    send_buf[4] = kp_int&0xFF; 					//KP  8 
 8003446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003448:	b2db      	uxtb	r3, r3
 800344a:	f887 3020 	strb.w	r3, [r7, #32]
    send_buf[5] = kd_int>>4;					//Kd  8 
 800344e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003450:	111b      	asrs	r3, r3, #4
 8003452:	b2db      	uxtb	r3, r3
 8003454:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    send_buf[6] = ((kd_int&0xF)<<4)|(t_int>>8); //KP  4  4 
 8003458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	b25a      	sxtb	r2, r3
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	121b      	asrs	r3, r3, #8
 8003462:	b25b      	sxtb	r3, r3
 8003464:	4313      	orrs	r3, r2
 8003466:	b25b      	sxtb	r3, r3
 8003468:	b2db      	uxtb	r3, r3
 800346a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    send_buf[7] = t_int&0xff; // 8 
 800346e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003470:	b2db      	uxtb	r3, r3
 8003472:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		
		if(can_send(motor_address,send_buf,8))
 8003476:	f107 031c 	add.w	r3, r7, #28
 800347a:	2208      	movs	r2, #8
 800347c:	4619      	mov	r1, r3
 800347e:	6978      	ldr	r0, [r7, #20]
 8003480:	f7ff fc00 	bl	8002c84 <can_send>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <pack_TX+0x19a>
		{
			return 1;
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <pack_TX+0x19c>
		}
		else
		{
			return 0;
 800348e:	2300      	movs	r3, #0
		}
}
 8003490:	4618      	mov	r0, r3
 8003492:	3738      	adds	r7, #56	; 0x38
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	c1b9eb85 	.word	0xc1b9eb85
 800349c:	41b9eb85 	.word	0x41b9eb85
 80034a0:	00000000 	.word	0x00000000
 80034a4:	43fa0000 	.word	0x43fa0000

080034a8 <unpack_RX>:
 * @param    motor_address       	  []
 * @return                            [,1 ,0 ]
 */
struct Tmotor unpack_RX(unsigned char rx_buf[6])
/// unpack int from can buffer ///
{
 80034a8:	b5b0      	push	{r4, r5, r7, lr}
 80034aa:	b090      	sub	sp, #64	; 0x40
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
	struct Tmotor reply;
    reply.ID = rx_buf[0]; 						// ID 
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	60fb      	str	r3, [r7, #12]
    int p_int = (rx_buf[1]<<8)|rx_buf[2]; 		//
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	3301      	adds	r3, #1
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	021b      	lsls	r3, r3, #8
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	3202      	adds	r2, #2
 80034c4:	7812      	ldrb	r2, [r2, #0]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    int v_int = (rx_buf[3]<<4)|(rx_buf[4]>>4);  //
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	3303      	adds	r3, #3
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	3204      	adds	r2, #4
 80034d6:	7812      	ldrb	r2, [r2, #0]
 80034d8:	0912      	lsrs	r2, r2, #4
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	4313      	orrs	r3, r2
 80034de:	63bb      	str	r3, [r7, #56]	; 0x38
    int t_int = ((rx_buf[4]&0xF)<<8)|rx_buf[5]; //
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	3304      	adds	r3, #4
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	021b      	lsls	r3, r3, #8
 80034e8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	3205      	adds	r2, #5
 80034f0:	7812      	ldrb	r2, [r2, #0]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	637b      	str	r3, [r7, #52]	; 0x34
	
    /// convert ints to floats ///
    reply.position = uint_to_float(p_int, P_MIN, P_MAX, 16);
 80034f6:	2110      	movs	r1, #16
 80034f8:	eef2 0a09 	vmov.f32	s1, #41	; 0x41480000  12.5
 80034fc:	eeba 0a09 	vmov.f32	s0, #169	; 0xc1480000 -12.5
 8003500:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003502:	f7ff fec4 	bl	800328e <uint_to_float>
 8003506:	eef0 7a40 	vmov.f32	s15, s0
 800350a:	edc7 7a04 	vstr	s15, [r7, #16]
    reply.velocity = uint_to_float(v_int, V_MIN, V_MAX, 12);
 800350e:	210c      	movs	r1, #12
 8003510:	eddf 0a13 	vldr	s1, [pc, #76]	; 8003560 <unpack_RX+0xb8>
 8003514:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8003564 <unpack_RX+0xbc>
 8003518:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800351a:	f7ff feb8 	bl	800328e <uint_to_float>
 800351e:	eef0 7a40 	vmov.f32	s15, s0
 8003522:	edc7 7a05 	vstr	s15, [r7, #20]
    reply.current = uint_to_float(t_int, T_MIN, T_MAX, 12);
 8003526:	210c      	movs	r1, #12
 8003528:	eef3 0a02 	vmov.f32	s1, #50	; 0x41900000  18.0
 800352c:	eebb 0a02 	vmov.f32	s0, #178	; 0xc1900000 -18.0
 8003530:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003532:	f7ff feac 	bl	800328e <uint_to_float>
 8003536:	eef0 7a40 	vmov.f32	s15, s0
 800353a:	edc7 7a06 	vstr	s15, [r7, #24]
		
	return reply;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	461d      	mov	r5, r3
 8003542:	f107 040c 	add.w	r4, r7, #12
 8003546:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003548:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800354a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800354c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800354e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003552:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	3740      	adds	r7, #64	; 0x40
 800355a:	46bd      	mov	sp, r7
 800355c:	bdb0      	pop	{r4, r5, r7, pc}
 800355e:	bf00      	nop
 8003560:	41b9eb85 	.word	0x41b9eb85
 8003564:	c1b9eb85 	.word	0xc1b9eb85

08003568 <motor_setdata>:

void motor_setdata(unsigned char rx_buf[6])
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b08c      	sub	sp, #48	; 0x30
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
	struct Tmotor reply;
	reply = unpack_RX(rx_buf);
 8003570:	f107 0308 	add.w	r3, r7, #8
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff ff96 	bl	80034a8 <unpack_RX>

	motor[reply.ID].position = reply.position;
 800357c:	68ba      	ldr	r2, [r7, #8]
 800357e:	68f9      	ldr	r1, [r7, #12]
 8003580:	480f      	ldr	r0, [pc, #60]	; (80035c0 <motor_setdata+0x58>)
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	00db      	lsls	r3, r3, #3
 800358a:	4403      	add	r3, r0
 800358c:	3304      	adds	r3, #4
 800358e:	6019      	str	r1, [r3, #0]
	motor[reply.ID].velocity = reply.velocity;
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	6939      	ldr	r1, [r7, #16]
 8003594:	480a      	ldr	r0, [pc, #40]	; (80035c0 <motor_setdata+0x58>)
 8003596:	4613      	mov	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4413      	add	r3, r2
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	4403      	add	r3, r0
 80035a0:	3308      	adds	r3, #8
 80035a2:	6019      	str	r1, [r3, #0]
	motor[reply.ID].current = reply.current;
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	6979      	ldr	r1, [r7, #20]
 80035a8:	4805      	ldr	r0, [pc, #20]	; (80035c0 <motor_setdata+0x58>)
 80035aa:	4613      	mov	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4413      	add	r3, r2
 80035b0:	00db      	lsls	r3, r3, #3
 80035b2:	4403      	add	r3, r0
 80035b4:	330c      	adds	r3, #12
 80035b6:	6019      	str	r1, [r3, #0]

}
 80035b8:	bf00      	nop
 80035ba:	3730      	adds	r7, #48	; 0x30
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	20000b0c 	.word	0x20000b0c

080035c4 <motor_control>:

void motor_control()
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
	pack_TX(motor[1].ID, motor[1].p_des, motor[1].v_des, motor[1].kp, motor[1].kd, motor[1].t_ff);
 80035c8:	4b3d      	ldr	r3, [pc, #244]	; (80036c0 <motor_control+0xfc>)
 80035ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035cc:	4a3c      	ldr	r2, [pc, #240]	; (80036c0 <motor_control+0xfc>)
 80035ce:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 80035d2:	4a3b      	ldr	r2, [pc, #236]	; (80036c0 <motor_control+0xfc>)
 80035d4:	ed92 7a0f 	vldr	s14, [r2, #60]	; 0x3c
 80035d8:	4a39      	ldr	r2, [pc, #228]	; (80036c0 <motor_control+0xfc>)
 80035da:	edd2 6a10 	vldr	s13, [r2, #64]	; 0x40
 80035de:	4a38      	ldr	r2, [pc, #224]	; (80036c0 <motor_control+0xfc>)
 80035e0:	ed92 6a11 	vldr	s12, [r2, #68]	; 0x44
 80035e4:	4a36      	ldr	r2, [pc, #216]	; (80036c0 <motor_control+0xfc>)
 80035e6:	edd2 5a12 	vldr	s11, [r2, #72]	; 0x48
 80035ea:	eeb0 2a65 	vmov.f32	s4, s11
 80035ee:	eef0 1a46 	vmov.f32	s3, s12
 80035f2:	eeb0 1a66 	vmov.f32	s2, s13
 80035f6:	eef0 0a47 	vmov.f32	s1, s14
 80035fa:	eeb0 0a67 	vmov.f32	s0, s15
 80035fe:	4618      	mov	r0, r3
 8003600:	f7ff fe78 	bl	80032f4 <pack_TX>
	pack_TX(motor[2].ID, motor[2].p_des, motor[2].v_des, motor[2].kp, motor[2].kd, motor[2].t_ff);
 8003604:	4b2e      	ldr	r3, [pc, #184]	; (80036c0 <motor_control+0xfc>)
 8003606:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003608:	4a2d      	ldr	r2, [pc, #180]	; (80036c0 <motor_control+0xfc>)
 800360a:	edd2 7a18 	vldr	s15, [r2, #96]	; 0x60
 800360e:	4a2c      	ldr	r2, [pc, #176]	; (80036c0 <motor_control+0xfc>)
 8003610:	ed92 7a19 	vldr	s14, [r2, #100]	; 0x64
 8003614:	4a2a      	ldr	r2, [pc, #168]	; (80036c0 <motor_control+0xfc>)
 8003616:	edd2 6a1a 	vldr	s13, [r2, #104]	; 0x68
 800361a:	4a29      	ldr	r2, [pc, #164]	; (80036c0 <motor_control+0xfc>)
 800361c:	ed92 6a1b 	vldr	s12, [r2, #108]	; 0x6c
 8003620:	4a27      	ldr	r2, [pc, #156]	; (80036c0 <motor_control+0xfc>)
 8003622:	edd2 5a1c 	vldr	s11, [r2, #112]	; 0x70
 8003626:	eeb0 2a65 	vmov.f32	s4, s11
 800362a:	eef0 1a46 	vmov.f32	s3, s12
 800362e:	eeb0 1a66 	vmov.f32	s2, s13
 8003632:	eef0 0a47 	vmov.f32	s1, s14
 8003636:	eeb0 0a67 	vmov.f32	s0, s15
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff fe5a 	bl	80032f4 <pack_TX>
	pack_TX(motor[3].ID, motor[3].p_des, motor[3].v_des, motor[3].kp, motor[3].kd, motor[3].t_ff);
 8003640:	4b1f      	ldr	r3, [pc, #124]	; (80036c0 <motor_control+0xfc>)
 8003642:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003644:	4a1e      	ldr	r2, [pc, #120]	; (80036c0 <motor_control+0xfc>)
 8003646:	edd2 7a22 	vldr	s15, [r2, #136]	; 0x88
 800364a:	4a1d      	ldr	r2, [pc, #116]	; (80036c0 <motor_control+0xfc>)
 800364c:	ed92 7a23 	vldr	s14, [r2, #140]	; 0x8c
 8003650:	4a1b      	ldr	r2, [pc, #108]	; (80036c0 <motor_control+0xfc>)
 8003652:	edd2 6a24 	vldr	s13, [r2, #144]	; 0x90
 8003656:	4a1a      	ldr	r2, [pc, #104]	; (80036c0 <motor_control+0xfc>)
 8003658:	ed92 6a25 	vldr	s12, [r2, #148]	; 0x94
 800365c:	4a18      	ldr	r2, [pc, #96]	; (80036c0 <motor_control+0xfc>)
 800365e:	edd2 5a26 	vldr	s11, [r2, #152]	; 0x98
 8003662:	eeb0 2a65 	vmov.f32	s4, s11
 8003666:	eef0 1a46 	vmov.f32	s3, s12
 800366a:	eeb0 1a66 	vmov.f32	s2, s13
 800366e:	eef0 0a47 	vmov.f32	s1, s14
 8003672:	eeb0 0a67 	vmov.f32	s0, s15
 8003676:	4618      	mov	r0, r3
 8003678:	f7ff fe3c 	bl	80032f4 <pack_TX>
	pack_TX(motor[4].ID, motor[4].p_des, motor[4].v_des, motor[4].kp, motor[4].kd, motor[4].t_ff);
 800367c:	4b10      	ldr	r3, [pc, #64]	; (80036c0 <motor_control+0xfc>)
 800367e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003682:	4a0f      	ldr	r2, [pc, #60]	; (80036c0 <motor_control+0xfc>)
 8003684:	edd2 7a2c 	vldr	s15, [r2, #176]	; 0xb0
 8003688:	4a0d      	ldr	r2, [pc, #52]	; (80036c0 <motor_control+0xfc>)
 800368a:	ed92 7a2d 	vldr	s14, [r2, #180]	; 0xb4
 800368e:	4a0c      	ldr	r2, [pc, #48]	; (80036c0 <motor_control+0xfc>)
 8003690:	edd2 6a2e 	vldr	s13, [r2, #184]	; 0xb8
 8003694:	4a0a      	ldr	r2, [pc, #40]	; (80036c0 <motor_control+0xfc>)
 8003696:	ed92 6a2f 	vldr	s12, [r2, #188]	; 0xbc
 800369a:	4a09      	ldr	r2, [pc, #36]	; (80036c0 <motor_control+0xfc>)
 800369c:	edd2 5a30 	vldr	s11, [r2, #192]	; 0xc0
 80036a0:	eeb0 2a65 	vmov.f32	s4, s11
 80036a4:	eef0 1a46 	vmov.f32	s3, s12
 80036a8:	eeb0 1a66 	vmov.f32	s2, s13
 80036ac:	eef0 0a47 	vmov.f32	s1, s14
 80036b0:	eeb0 0a67 	vmov.f32	s0, s15
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff fe1d 	bl	80032f4 <pack_TX>
}
 80036ba:	bf00      	nop
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20000b0c 	.word	0x20000b0c
 80036c4:	00000000 	.word	0x00000000

080036c8 <motor_setdes>:

int motor_setdes(Tmotor M, float point)
{
 80036c8:	b084      	sub	sp, #16
 80036ca:	b590      	push	{r4, r7, lr}
 80036cc:	b083      	sub	sp, #12
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	f107 0418 	add.w	r4, r7, #24
 80036d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80036d8:	ed87 0a01 	vstr	s0, [r7, #4]
	//
	switch(M.ID){
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	3b01      	subs	r3, #1
 80036e0:	2b03      	cmp	r3, #3
 80036e2:	d83d      	bhi.n	8003760 <motor_setdes+0x98>
 80036e4:	a201      	add	r2, pc, #4	; (adr r2, 80036ec <motor_setdes+0x24>)
 80036e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ea:	bf00      	nop
 80036ec:	080036fd 	.word	0x080036fd
 80036f0:	0800372f 	.word	0x0800372f
 80036f4:	080036fd 	.word	0x080036fd
 80036f8:	0800372f 	.word	0x0800372f
	case 1:
	case 3:
		if(point < (-1.2-INIT_ANGLE1) ||point > (1.3-INIT_ANGLE1))	return 1;
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f7fc ff23 	bl	8000548 <__aeabi_f2d>
 8003702:	a358      	add	r3, pc, #352	; (adr r3, 8003864 <motor_setdes+0x19c>)
 8003704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003708:	f7fd f9e8 	bl	8000adc <__aeabi_dcmplt>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10b      	bne.n	800372a <motor_setdes+0x62>
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7fc ff18 	bl	8000548 <__aeabi_f2d>
 8003718:	a354      	add	r3, pc, #336	; (adr r3, 800386c <motor_setdes+0x1a4>)
 800371a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371e:	f7fd f9fb 	bl	8000b18 <__aeabi_dcmpgt>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d100      	bne.n	800372a <motor_setdes+0x62>
		break;
 8003728:	e01a      	b.n	8003760 <motor_setdes+0x98>
		if(point < (-1.2-INIT_ANGLE1) ||point > (1.3-INIT_ANGLE1))	return 1;
 800372a:	2301      	movs	r3, #1
 800372c:	e08d      	b.n	800384a <motor_setdes+0x182>
	case 2:
	case 4:
		if(point < (0.1-INIT_ANGLE2) ||point > (1.8-INIT_ANGLE2))	return 1;
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7fc ff0a 	bl	8000548 <__aeabi_f2d>
 8003734:	a34f      	add	r3, pc, #316	; (adr r3, 8003874 <motor_setdes+0x1ac>)
 8003736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373a:	f7fd f9cf 	bl	8000adc <__aeabi_dcmplt>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10b      	bne.n	800375c <motor_setdes+0x94>
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7fc feff 	bl	8000548 <__aeabi_f2d>
 800374a:	a34c      	add	r3, pc, #304	; (adr r3, 800387c <motor_setdes+0x1b4>)
 800374c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003750:	f7fd f9e2 	bl	8000b18 <__aeabi_dcmpgt>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d100      	bne.n	800375c <motor_setdes+0x94>
		break;
 800375a:	e001      	b.n	8003760 <motor_setdes+0x98>
		if(point < (0.1-INIT_ANGLE2) ||point > (1.8-INIT_ANGLE2))	return 1;
 800375c:	2301      	movs	r3, #1
 800375e:	e074      	b.n	800384a <motor_setdes+0x182>
	}

	//
	if( (M.p_des-point) > V_LIMIT){
 8003760:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003764:	edd7 7a01 	vldr	s15, [r7, #4]
 8003768:	ee77 7a67 	vsub.f32	s15, s14, s15
 800376c:	ee17 0a90 	vmov	r0, s15
 8003770:	f7fc feea 	bl	8000548 <__aeabi_f2d>
 8003774:	a338      	add	r3, pc, #224	; (adr r3, 8003858 <motor_setdes+0x190>)
 8003776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377a:	f7fd f9cd 	bl	8000b18 <__aeabi_dcmpgt>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d022      	beq.n	80037ca <motor_setdes+0x102>
		motor[M.ID].p_des -= V_LIMIT;
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4936      	ldr	r1, [pc, #216]	; (8003860 <motor_setdes+0x198>)
 8003788:	4613      	mov	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	00db      	lsls	r3, r3, #3
 8003790:	440b      	add	r3, r1
 8003792:	3310      	adds	r3, #16
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4618      	mov	r0, r3
 8003798:	f7fc fed6 	bl	8000548 <__aeabi_f2d>
 800379c:	a32e      	add	r3, pc, #184	; (adr r3, 8003858 <motor_setdes+0x190>)
 800379e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a2:	f7fc fd71 	bl	8000288 <__aeabi_dsub>
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	69bc      	ldr	r4, [r7, #24]
 80037ac:	4610      	mov	r0, r2
 80037ae:	4619      	mov	r1, r3
 80037b0:	f7fd fa1a 	bl	8000be8 <__aeabi_d2f>
 80037b4:	4602      	mov	r2, r0
 80037b6:	492a      	ldr	r1, [pc, #168]	; (8003860 <motor_setdes+0x198>)
 80037b8:	4623      	mov	r3, r4
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4423      	add	r3, r4
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	440b      	add	r3, r1
 80037c2:	3310      	adds	r3, #16
 80037c4:	601a      	str	r2, [r3, #0]
		return 2;
 80037c6:	2302      	movs	r3, #2
 80037c8:	e03f      	b.n	800384a <motor_setdes+0x182>
	}
	if( (point-M.p_des) > V_LIMIT){
 80037ca:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80037ce:	ed97 7a01 	vldr	s14, [r7, #4]
 80037d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037d6:	ee17 0a90 	vmov	r0, s15
 80037da:	f7fc feb5 	bl	8000548 <__aeabi_f2d>
 80037de:	a31e      	add	r3, pc, #120	; (adr r3, 8003858 <motor_setdes+0x190>)
 80037e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e4:	f7fd f998 	bl	8000b18 <__aeabi_dcmpgt>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d022      	beq.n	8003834 <motor_setdes+0x16c>
		motor[M.ID].p_des += V_LIMIT;
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	491b      	ldr	r1, [pc, #108]	; (8003860 <motor_setdes+0x198>)
 80037f2:	4613      	mov	r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	4413      	add	r3, r2
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	440b      	add	r3, r1
 80037fc:	3310      	adds	r3, #16
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4618      	mov	r0, r3
 8003802:	f7fc fea1 	bl	8000548 <__aeabi_f2d>
 8003806:	a314      	add	r3, pc, #80	; (adr r3, 8003858 <motor_setdes+0x190>)
 8003808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380c:	f7fc fd3e 	bl	800028c <__adddf3>
 8003810:	4602      	mov	r2, r0
 8003812:	460b      	mov	r3, r1
 8003814:	69bc      	ldr	r4, [r7, #24]
 8003816:	4610      	mov	r0, r2
 8003818:	4619      	mov	r1, r3
 800381a:	f7fd f9e5 	bl	8000be8 <__aeabi_d2f>
 800381e:	4602      	mov	r2, r0
 8003820:	490f      	ldr	r1, [pc, #60]	; (8003860 <motor_setdes+0x198>)
 8003822:	4623      	mov	r3, r4
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4423      	add	r3, r4
 8003828:	00db      	lsls	r3, r3, #3
 800382a:	440b      	add	r3, r1
 800382c:	3310      	adds	r3, #16
 800382e:	601a      	str	r2, [r3, #0]
		return 2;
 8003830:	2302      	movs	r3, #2
 8003832:	e00a      	b.n	800384a <motor_setdes+0x182>
	}
	motor[M.ID].p_des = point;
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	490a      	ldr	r1, [pc, #40]	; (8003860 <motor_setdes+0x198>)
 8003838:	4613      	mov	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4413      	add	r3, r2
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	440b      	add	r3, r1
 8003842:	3310      	adds	r3, #16
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	601a      	str	r2, [r3, #0]
	return 0;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003854:	b004      	add	sp, #16
 8003856:	4770      	bx	lr
 8003858:	47ae147b 	.word	0x47ae147b
 800385c:	3f947ae1 	.word	0x3f947ae1
 8003860:	20000b0c 	.word	0x20000b0c
 8003864:	dd5549bf 	.word	0xdd5549bf
 8003868:	bfffc430 	.word	0xbfffc430
 800386c:	45556c82 	.word	0x45556c82
 8003870:	3fe0779e 	.word	0x3fe0779e
 8003874:	2110f9e5 	.word	0x2110f9e5
 8003878:	bfe5eec8 	.word	0xbfe5eec8
 800387c:	22aab641 	.word	0x22aab641
 8003880:	3ff03bcf 	.word	0x3ff03bcf
 8003884:	00000000 	.word	0x00000000

08003888 <IK>:
	return position;
}

//
float* IK(float x, float y)
{
 8003888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800388c:	ed2d 8b02 	vpush	{d8}
 8003890:	b08a      	sub	sp, #40	; 0x28
 8003892:	af00      	add	r7, sp, #0
 8003894:	ed87 0a07 	vstr	s0, [r7, #28]
 8003898:	edc7 0a06 	vstr	s1, [r7, #24]
	float theta1 = 2*atan(((600*x*(600*y + sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000))))/(pow(x,2) + 600*x + pow(y,2)) - 600*y - 600*x + (pow(x,2)*(600*y + sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000))))/(pow(x,2) + 600*x + pow(y,2)) + (pow(y,2)*(600*y + sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000))))/(pow(x,2) + 600*x + pow(y,2)))/(pow(x,2) + pow(y,2) - 600*y));
 800389c:	edd7 7a07 	vldr	s15, [r7, #28]
 80038a0:	ed9f 7af3 	vldr	s14, [pc, #972]	; 8003c70 <IK+0x3e8>
 80038a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038a8:	ee17 0a90 	vmov	r0, s15
 80038ac:	f7fc fe4c 	bl	8000548 <__aeabi_f2d>
 80038b0:	4682      	mov	sl, r0
 80038b2:	468b      	mov	fp, r1
 80038b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80038b8:	ed9f 7aed 	vldr	s14, [pc, #948]	; 8003c70 <IK+0x3e8>
 80038bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038c0:	ee17 0a90 	vmov	r0, s15
 80038c4:	f7fc fe40 	bl	8000548 <__aeabi_f2d>
 80038c8:	4680      	mov	r8, r0
 80038ca:	4689      	mov	r9, r1
 80038cc:	69f8      	ldr	r0, [r7, #28]
 80038ce:	f7fc fe3b 	bl	8000548 <__aeabi_f2d>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	ed9f 1be2 	vldr	d1, [pc, #904]	; 8003c60 <IK+0x3d8>
 80038da:	ec43 2b10 	vmov	d0, r2, r3
 80038de:	f00b f941 	bl	800eb64 <pow>
 80038e2:	eeb0 8a40 	vmov.f32	s16, s0
 80038e6:	eef0 8a60 	vmov.f32	s17, s1
 80038ea:	69b8      	ldr	r0, [r7, #24]
 80038ec:	f7fc fe2c 	bl	8000548 <__aeabi_f2d>
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
 80038f4:	ed9f 1bda 	vldr	d1, [pc, #872]	; 8003c60 <IK+0x3d8>
 80038f8:	ec43 2b10 	vmov	d0, r2, r3
 80038fc:	f00b f932 	bl	800eb64 <pow>
 8003900:	ec53 2b10 	vmov	r2, r3, d0
 8003904:	ec51 0b18 	vmov	r0, r1, d8
 8003908:	f7fc fcc0 	bl	800028c <__adddf3>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4614      	mov	r4, r2
 8003912:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003916:	69f8      	ldr	r0, [r7, #28]
 8003918:	f7fc fe16 	bl	8000548 <__aeabi_f2d>
 800391c:	4602      	mov	r2, r0
 800391e:	460b      	mov	r3, r1
 8003920:	ed9f 1bcf 	vldr	d1, [pc, #828]	; 8003c60 <IK+0x3d8>
 8003924:	ec43 2b10 	vmov	d0, r2, r3
 8003928:	f00b f91c 	bl	800eb64 <pow>
 800392c:	eeb0 8a40 	vmov.f32	s16, s0
 8003930:	eef0 8a60 	vmov.f32	s17, s1
 8003934:	69b8      	ldr	r0, [r7, #24]
 8003936:	f7fc fe07 	bl	8000548 <__aeabi_f2d>
 800393a:	4602      	mov	r2, r0
 800393c:	460b      	mov	r3, r1
 800393e:	ed9f 1bc8 	vldr	d1, [pc, #800]	; 8003c60 <IK+0x3d8>
 8003942:	ec43 2b10 	vmov	d0, r2, r3
 8003946:	f00b f90d 	bl	800eb64 <pow>
 800394a:	ec53 2b10 	vmov	r2, r3, d0
 800394e:	ec51 0b18 	vmov	r0, r1, d8
 8003952:	f7fc fc9b 	bl	800028c <__adddf3>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4610      	mov	r0, r2
 800395c:	4619      	mov	r1, r3
 800395e:	a3c2      	add	r3, pc, #776	; (adr r3, 8003c68 <IK+0x3e0>)
 8003960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003964:	f7fc fc90 	bl	8000288 <__aeabi_dsub>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4620      	mov	r0, r4
 800396e:	4629      	mov	r1, r5
 8003970:	f7fc fe42 	bl	80005f8 <__aeabi_dmul>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	ec43 2b17 	vmov	d7, r2, r3
 800397c:	eeb0 0a47 	vmov.f32	s0, s14
 8003980:	eef0 0a67 	vmov.f32	s1, s15
 8003984:	f00b f95e 	bl	800ec44 <sqrt>
 8003988:	ec53 2b10 	vmov	r2, r3, d0
 800398c:	4640      	mov	r0, r8
 800398e:	4649      	mov	r1, r9
 8003990:	f7fc fc7c 	bl	800028c <__adddf3>
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	4650      	mov	r0, sl
 800399a:	4659      	mov	r1, fp
 800399c:	f7fc fe2c 	bl	80005f8 <__aeabi_dmul>
 80039a0:	4602      	mov	r2, r0
 80039a2:	460b      	mov	r3, r1
 80039a4:	4690      	mov	r8, r2
 80039a6:	4699      	mov	r9, r3
 80039a8:	69f8      	ldr	r0, [r7, #28]
 80039aa:	f7fc fdcd 	bl	8000548 <__aeabi_f2d>
 80039ae:	4602      	mov	r2, r0
 80039b0:	460b      	mov	r3, r1
 80039b2:	ed9f 1bab 	vldr	d1, [pc, #684]	; 8003c60 <IK+0x3d8>
 80039b6:	ec43 2b10 	vmov	d0, r2, r3
 80039ba:	f00b f8d3 	bl	800eb64 <pow>
 80039be:	ec55 4b10 	vmov	r4, r5, d0
 80039c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80039c6:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8003c70 <IK+0x3e8>
 80039ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039ce:	ee17 0a90 	vmov	r0, s15
 80039d2:	f7fc fdb9 	bl	8000548 <__aeabi_f2d>
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	4620      	mov	r0, r4
 80039dc:	4629      	mov	r1, r5
 80039de:	f7fc fc55 	bl	800028c <__adddf3>
 80039e2:	4602      	mov	r2, r0
 80039e4:	460b      	mov	r3, r1
 80039e6:	4614      	mov	r4, r2
 80039e8:	461d      	mov	r5, r3
 80039ea:	69b8      	ldr	r0, [r7, #24]
 80039ec:	f7fc fdac 	bl	8000548 <__aeabi_f2d>
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	ed9f 1b9a 	vldr	d1, [pc, #616]	; 8003c60 <IK+0x3d8>
 80039f8:	ec43 2b10 	vmov	d0, r2, r3
 80039fc:	f00b f8b2 	bl	800eb64 <pow>
 8003a00:	ec53 2b10 	vmov	r2, r3, d0
 8003a04:	4620      	mov	r0, r4
 8003a06:	4629      	mov	r1, r5
 8003a08:	f7fc fc40 	bl	800028c <__adddf3>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	460b      	mov	r3, r1
 8003a10:	4640      	mov	r0, r8
 8003a12:	4649      	mov	r1, r9
 8003a14:	f7fc ff1a 	bl	800084c <__aeabi_ddiv>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4614      	mov	r4, r2
 8003a1e:	461d      	mov	r5, r3
 8003a20:	edd7 7a06 	vldr	s15, [r7, #24]
 8003a24:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8003c70 <IK+0x3e8>
 8003a28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a2c:	ee17 0a90 	vmov	r0, s15
 8003a30:	f7fc fd8a 	bl	8000548 <__aeabi_f2d>
 8003a34:	4602      	mov	r2, r0
 8003a36:	460b      	mov	r3, r1
 8003a38:	4620      	mov	r0, r4
 8003a3a:	4629      	mov	r1, r5
 8003a3c:	f7fc fc24 	bl	8000288 <__aeabi_dsub>
 8003a40:	4602      	mov	r2, r0
 8003a42:	460b      	mov	r3, r1
 8003a44:	4614      	mov	r4, r2
 8003a46:	461d      	mov	r5, r3
 8003a48:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a4c:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8003c70 <IK+0x3e8>
 8003a50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a54:	ee17 0a90 	vmov	r0, s15
 8003a58:	f7fc fd76 	bl	8000548 <__aeabi_f2d>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4620      	mov	r0, r4
 8003a62:	4629      	mov	r1, r5
 8003a64:	f7fc fc10 	bl	8000288 <__aeabi_dsub>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	4692      	mov	sl, r2
 8003a6e:	469b      	mov	fp, r3
 8003a70:	69f8      	ldr	r0, [r7, #28]
 8003a72:	f7fc fd69 	bl	8000548 <__aeabi_f2d>
 8003a76:	4602      	mov	r2, r0
 8003a78:	460b      	mov	r3, r1
 8003a7a:	ed9f 1b79 	vldr	d1, [pc, #484]	; 8003c60 <IK+0x3d8>
 8003a7e:	ec43 2b10 	vmov	d0, r2, r3
 8003a82:	f00b f86f 	bl	800eb64 <pow>
 8003a86:	eeb0 8a40 	vmov.f32	s16, s0
 8003a8a:	eef0 8a60 	vmov.f32	s17, s1
 8003a8e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003a92:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8003c70 <IK+0x3e8>
 8003a96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a9a:	ee17 0a90 	vmov	r0, s15
 8003a9e:	f7fc fd53 	bl	8000548 <__aeabi_f2d>
 8003aa2:	4604      	mov	r4, r0
 8003aa4:	460d      	mov	r5, r1
 8003aa6:	69f8      	ldr	r0, [r7, #28]
 8003aa8:	f7fc fd4e 	bl	8000548 <__aeabi_f2d>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	ed9f 1b6b 	vldr	d1, [pc, #428]	; 8003c60 <IK+0x3d8>
 8003ab4:	ec43 2b10 	vmov	d0, r2, r3
 8003ab8:	f00b f854 	bl	800eb64 <pow>
 8003abc:	ec59 8b10 	vmov	r8, r9, d0
 8003ac0:	69b8      	ldr	r0, [r7, #24]
 8003ac2:	f7fc fd41 	bl	8000548 <__aeabi_f2d>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	460b      	mov	r3, r1
 8003aca:	ed9f 1b65 	vldr	d1, [pc, #404]	; 8003c60 <IK+0x3d8>
 8003ace:	ec43 2b10 	vmov	d0, r2, r3
 8003ad2:	f00b f847 	bl	800eb64 <pow>
 8003ad6:	ec53 2b10 	vmov	r2, r3, d0
 8003ada:	4640      	mov	r0, r8
 8003adc:	4649      	mov	r1, r9
 8003ade:	f7fc fbd5 	bl	800028c <__adddf3>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	613a      	str	r2, [r7, #16]
 8003ae8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003aec:	617b      	str	r3, [r7, #20]
 8003aee:	69f8      	ldr	r0, [r7, #28]
 8003af0:	f7fc fd2a 	bl	8000548 <__aeabi_f2d>
 8003af4:	4602      	mov	r2, r0
 8003af6:	460b      	mov	r3, r1
 8003af8:	ed9f 1b59 	vldr	d1, [pc, #356]	; 8003c60 <IK+0x3d8>
 8003afc:	ec43 2b10 	vmov	d0, r2, r3
 8003b00:	f00b f830 	bl	800eb64 <pow>
 8003b04:	ec59 8b10 	vmov	r8, r9, d0
 8003b08:	69b8      	ldr	r0, [r7, #24]
 8003b0a:	f7fc fd1d 	bl	8000548 <__aeabi_f2d>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	ed9f 1b53 	vldr	d1, [pc, #332]	; 8003c60 <IK+0x3d8>
 8003b16:	ec43 2b10 	vmov	d0, r2, r3
 8003b1a:	f00b f823 	bl	800eb64 <pow>
 8003b1e:	ec53 2b10 	vmov	r2, r3, d0
 8003b22:	4640      	mov	r0, r8
 8003b24:	4649      	mov	r1, r9
 8003b26:	f7fc fbb1 	bl	800028c <__adddf3>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4610      	mov	r0, r2
 8003b30:	4619      	mov	r1, r3
 8003b32:	a34d      	add	r3, pc, #308	; (adr r3, 8003c68 <IK+0x3e0>)
 8003b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b38:	f7fc fba6 	bl	8000288 <__aeabi_dsub>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	460b      	mov	r3, r1
 8003b40:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003b44:	f7fc fd58 	bl	80005f8 <__aeabi_dmul>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	ec43 2b17 	vmov	d7, r2, r3
 8003b50:	eeb0 0a47 	vmov.f32	s0, s14
 8003b54:	eef0 0a67 	vmov.f32	s1, s15
 8003b58:	f00b f874 	bl	800ec44 <sqrt>
 8003b5c:	ec53 2b10 	vmov	r2, r3, d0
 8003b60:	4620      	mov	r0, r4
 8003b62:	4629      	mov	r1, r5
 8003b64:	f7fc fb92 	bl	800028c <__adddf3>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	ec51 0b18 	vmov	r0, r1, d8
 8003b70:	f7fc fd42 	bl	80005f8 <__aeabi_dmul>
 8003b74:	4602      	mov	r2, r0
 8003b76:	460b      	mov	r3, r1
 8003b78:	4690      	mov	r8, r2
 8003b7a:	4699      	mov	r9, r3
 8003b7c:	69f8      	ldr	r0, [r7, #28]
 8003b7e:	f7fc fce3 	bl	8000548 <__aeabi_f2d>
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	ed9f 1b36 	vldr	d1, [pc, #216]	; 8003c60 <IK+0x3d8>
 8003b8a:	ec43 2b10 	vmov	d0, r2, r3
 8003b8e:	f00a ffe9 	bl	800eb64 <pow>
 8003b92:	ec55 4b10 	vmov	r4, r5, d0
 8003b96:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b9a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003c70 <IK+0x3e8>
 8003b9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ba2:	ee17 0a90 	vmov	r0, s15
 8003ba6:	f7fc fccf 	bl	8000548 <__aeabi_f2d>
 8003baa:	4602      	mov	r2, r0
 8003bac:	460b      	mov	r3, r1
 8003bae:	4620      	mov	r0, r4
 8003bb0:	4629      	mov	r1, r5
 8003bb2:	f7fc fb6b 	bl	800028c <__adddf3>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	460b      	mov	r3, r1
 8003bba:	4614      	mov	r4, r2
 8003bbc:	461d      	mov	r5, r3
 8003bbe:	69b8      	ldr	r0, [r7, #24]
 8003bc0:	f7fc fcc2 	bl	8000548 <__aeabi_f2d>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	ed9f 1b25 	vldr	d1, [pc, #148]	; 8003c60 <IK+0x3d8>
 8003bcc:	ec43 2b10 	vmov	d0, r2, r3
 8003bd0:	f00a ffc8 	bl	800eb64 <pow>
 8003bd4:	ec53 2b10 	vmov	r2, r3, d0
 8003bd8:	4620      	mov	r0, r4
 8003bda:	4629      	mov	r1, r5
 8003bdc:	f7fc fb56 	bl	800028c <__adddf3>
 8003be0:	4602      	mov	r2, r0
 8003be2:	460b      	mov	r3, r1
 8003be4:	4640      	mov	r0, r8
 8003be6:	4649      	mov	r1, r9
 8003be8:	f7fc fe30 	bl	800084c <__aeabi_ddiv>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4650      	mov	r0, sl
 8003bf2:	4659      	mov	r1, fp
 8003bf4:	f7fc fb4a 	bl	800028c <__adddf3>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	4692      	mov	sl, r2
 8003bfe:	469b      	mov	fp, r3
 8003c00:	69b8      	ldr	r0, [r7, #24]
 8003c02:	f7fc fca1 	bl	8000548 <__aeabi_f2d>
 8003c06:	4602      	mov	r2, r0
 8003c08:	460b      	mov	r3, r1
 8003c0a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8003c60 <IK+0x3d8>
 8003c0e:	ec43 2b10 	vmov	d0, r2, r3
 8003c12:	f00a ffa7 	bl	800eb64 <pow>
 8003c16:	eeb0 8a40 	vmov.f32	s16, s0
 8003c1a:	eef0 8a60 	vmov.f32	s17, s1
 8003c1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c22:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8003c70 <IK+0x3e8>
 8003c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c2a:	ee17 0a90 	vmov	r0, s15
 8003c2e:	f7fc fc8b 	bl	8000548 <__aeabi_f2d>
 8003c32:	4604      	mov	r4, r0
 8003c34:	460d      	mov	r5, r1
 8003c36:	69f8      	ldr	r0, [r7, #28]
 8003c38:	f7fc fc86 	bl	8000548 <__aeabi_f2d>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	ed9f 1b07 	vldr	d1, [pc, #28]	; 8003c60 <IK+0x3d8>
 8003c44:	ec43 2b10 	vmov	d0, r2, r3
 8003c48:	f00a ff8c 	bl	800eb64 <pow>
 8003c4c:	ec59 8b10 	vmov	r8, r9, d0
 8003c50:	69b8      	ldr	r0, [r7, #24]
 8003c52:	f7fc fc79 	bl	8000548 <__aeabi_f2d>
 8003c56:	4602      	mov	r2, r0
 8003c58:	e00c      	b.n	8003c74 <IK+0x3ec>
 8003c5a:	bf00      	nop
 8003c5c:	f3af 8000 	nop.w
 8003c60:	00000000 	.word	0x00000000
 8003c64:	40000000 	.word	0x40000000
 8003c68:	00000000 	.word	0x00000000
 8003c6c:	4115f900 	.word	0x4115f900
 8003c70:	44160000 	.word	0x44160000
 8003c74:	460b      	mov	r3, r1
 8003c76:	ed9f 1bde 	vldr	d1, [pc, #888]	; 8003ff0 <IK+0x768>
 8003c7a:	ec43 2b10 	vmov	d0, r2, r3
 8003c7e:	f00a ff71 	bl	800eb64 <pow>
 8003c82:	ec53 2b10 	vmov	r2, r3, d0
 8003c86:	4640      	mov	r0, r8
 8003c88:	4649      	mov	r1, r9
 8003c8a:	f7fc faff 	bl	800028c <__adddf3>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	460b      	mov	r3, r1
 8003c92:	60ba      	str	r2, [r7, #8]
 8003c94:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003c98:	60fb      	str	r3, [r7, #12]
 8003c9a:	69f8      	ldr	r0, [r7, #28]
 8003c9c:	f7fc fc54 	bl	8000548 <__aeabi_f2d>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	ed9f 1bd2 	vldr	d1, [pc, #840]	; 8003ff0 <IK+0x768>
 8003ca8:	ec43 2b10 	vmov	d0, r2, r3
 8003cac:	f00a ff5a 	bl	800eb64 <pow>
 8003cb0:	ec59 8b10 	vmov	r8, r9, d0
 8003cb4:	69b8      	ldr	r0, [r7, #24]
 8003cb6:	f7fc fc47 	bl	8000548 <__aeabi_f2d>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	ed9f 1bcc 	vldr	d1, [pc, #816]	; 8003ff0 <IK+0x768>
 8003cc2:	ec43 2b10 	vmov	d0, r2, r3
 8003cc6:	f00a ff4d 	bl	800eb64 <pow>
 8003cca:	ec53 2b10 	vmov	r2, r3, d0
 8003cce:	4640      	mov	r0, r8
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	f7fc fadb 	bl	800028c <__adddf3>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4610      	mov	r0, r2
 8003cdc:	4619      	mov	r1, r3
 8003cde:	a3c6      	add	r3, pc, #792	; (adr r3, 8003ff8 <IK+0x770>)
 8003ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce4:	f7fc fad0 	bl	8000288 <__aeabi_dsub>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003cf0:	f7fc fc82 	bl	80005f8 <__aeabi_dmul>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	ec43 2b17 	vmov	d7, r2, r3
 8003cfc:	eeb0 0a47 	vmov.f32	s0, s14
 8003d00:	eef0 0a67 	vmov.f32	s1, s15
 8003d04:	f00a ff9e 	bl	800ec44 <sqrt>
 8003d08:	ec53 2b10 	vmov	r2, r3, d0
 8003d0c:	4620      	mov	r0, r4
 8003d0e:	4629      	mov	r1, r5
 8003d10:	f7fc fabc 	bl	800028c <__adddf3>
 8003d14:	4602      	mov	r2, r0
 8003d16:	460b      	mov	r3, r1
 8003d18:	ec51 0b18 	vmov	r0, r1, d8
 8003d1c:	f7fc fc6c 	bl	80005f8 <__aeabi_dmul>
 8003d20:	4602      	mov	r2, r0
 8003d22:	460b      	mov	r3, r1
 8003d24:	4614      	mov	r4, r2
 8003d26:	461d      	mov	r5, r3
 8003d28:	69f8      	ldr	r0, [r7, #28]
 8003d2a:	f7fc fc0d 	bl	8000548 <__aeabi_f2d>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	ed9f 1baf 	vldr	d1, [pc, #700]	; 8003ff0 <IK+0x768>
 8003d36:	ec43 2b10 	vmov	d0, r2, r3
 8003d3a:	f00a ff13 	bl	800eb64 <pow>
 8003d3e:	ec59 8b10 	vmov	r8, r9, d0
 8003d42:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d46:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8004000 <IK+0x778>
 8003d4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d4e:	ee17 0a90 	vmov	r0, s15
 8003d52:	f7fc fbf9 	bl	8000548 <__aeabi_f2d>
 8003d56:	4602      	mov	r2, r0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	4640      	mov	r0, r8
 8003d5c:	4649      	mov	r1, r9
 8003d5e:	f7fc fa95 	bl	800028c <__adddf3>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	4690      	mov	r8, r2
 8003d68:	4699      	mov	r9, r3
 8003d6a:	69b8      	ldr	r0, [r7, #24]
 8003d6c:	f7fc fbec 	bl	8000548 <__aeabi_f2d>
 8003d70:	4602      	mov	r2, r0
 8003d72:	460b      	mov	r3, r1
 8003d74:	ed9f 1b9e 	vldr	d1, [pc, #632]	; 8003ff0 <IK+0x768>
 8003d78:	ec43 2b10 	vmov	d0, r2, r3
 8003d7c:	f00a fef2 	bl	800eb64 <pow>
 8003d80:	ec53 2b10 	vmov	r2, r3, d0
 8003d84:	4640      	mov	r0, r8
 8003d86:	4649      	mov	r1, r9
 8003d88:	f7fc fa80 	bl	800028c <__adddf3>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	460b      	mov	r3, r1
 8003d90:	4620      	mov	r0, r4
 8003d92:	4629      	mov	r1, r5
 8003d94:	f7fc fd5a 	bl	800084c <__aeabi_ddiv>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4650      	mov	r0, sl
 8003d9e:	4659      	mov	r1, fp
 8003da0:	f7fc fa74 	bl	800028c <__adddf3>
 8003da4:	4602      	mov	r2, r0
 8003da6:	460b      	mov	r3, r1
 8003da8:	4614      	mov	r4, r2
 8003daa:	461d      	mov	r5, r3
 8003dac:	69f8      	ldr	r0, [r7, #28]
 8003dae:	f7fc fbcb 	bl	8000548 <__aeabi_f2d>
 8003db2:	4602      	mov	r2, r0
 8003db4:	460b      	mov	r3, r1
 8003db6:	ed9f 1b8e 	vldr	d1, [pc, #568]	; 8003ff0 <IK+0x768>
 8003dba:	ec43 2b10 	vmov	d0, r2, r3
 8003dbe:	f00a fed1 	bl	800eb64 <pow>
 8003dc2:	ec59 8b10 	vmov	r8, r9, d0
 8003dc6:	69b8      	ldr	r0, [r7, #24]
 8003dc8:	f7fc fbbe 	bl	8000548 <__aeabi_f2d>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	ed9f 1b87 	vldr	d1, [pc, #540]	; 8003ff0 <IK+0x768>
 8003dd4:	ec43 2b10 	vmov	d0, r2, r3
 8003dd8:	f00a fec4 	bl	800eb64 <pow>
 8003ddc:	ec53 2b10 	vmov	r2, r3, d0
 8003de0:	4640      	mov	r0, r8
 8003de2:	4649      	mov	r1, r9
 8003de4:	f7fc fa52 	bl	800028c <__adddf3>
 8003de8:	4602      	mov	r2, r0
 8003dea:	460b      	mov	r3, r1
 8003dec:	4690      	mov	r8, r2
 8003dee:	4699      	mov	r9, r3
 8003df0:	edd7 7a06 	vldr	s15, [r7, #24]
 8003df4:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8004000 <IK+0x778>
 8003df8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003dfc:	ee17 0a90 	vmov	r0, s15
 8003e00:	f7fc fba2 	bl	8000548 <__aeabi_f2d>
 8003e04:	4602      	mov	r2, r0
 8003e06:	460b      	mov	r3, r1
 8003e08:	4640      	mov	r0, r8
 8003e0a:	4649      	mov	r1, r9
 8003e0c:	f7fc fa3c 	bl	8000288 <__aeabi_dsub>
 8003e10:	4602      	mov	r2, r0
 8003e12:	460b      	mov	r3, r1
 8003e14:	4620      	mov	r0, r4
 8003e16:	4629      	mov	r1, r5
 8003e18:	f7fc fd18 	bl	800084c <__aeabi_ddiv>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	ec43 2b17 	vmov	d7, r2, r3
 8003e24:	eeb0 0a47 	vmov.f32	s0, s14
 8003e28:	eef0 0a67 	vmov.f32	s1, s15
 8003e2c:	f00a fbf0 	bl	800e610 <atan>
 8003e30:	ec51 0b10 	vmov	r0, r1, d0
 8003e34:	4602      	mov	r2, r0
 8003e36:	460b      	mov	r3, r1
 8003e38:	f7fc fa28 	bl	800028c <__adddf3>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	460b      	mov	r3, r1
 8003e40:	4610      	mov	r0, r2
 8003e42:	4619      	mov	r1, r3
 8003e44:	f7fc fed0 	bl	8000be8 <__aeabi_d2f>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24
	float theta2 = -2*atan((600*y + sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000)))/(pow(x,2) + 600*x + pow(y,2)));
 8003e4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e50:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8004000 <IK+0x778>
 8003e54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e58:	ee17 0a90 	vmov	r0, s15
 8003e5c:	f7fc fb74 	bl	8000548 <__aeabi_f2d>
 8003e60:	4604      	mov	r4, r0
 8003e62:	460d      	mov	r5, r1
 8003e64:	69f8      	ldr	r0, [r7, #28]
 8003e66:	f7fc fb6f 	bl	8000548 <__aeabi_f2d>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	ed9f 1b60 	vldr	d1, [pc, #384]	; 8003ff0 <IK+0x768>
 8003e72:	ec43 2b10 	vmov	d0, r2, r3
 8003e76:	f00a fe75 	bl	800eb64 <pow>
 8003e7a:	ec59 8b10 	vmov	r8, r9, d0
 8003e7e:	69b8      	ldr	r0, [r7, #24]
 8003e80:	f7fc fb62 	bl	8000548 <__aeabi_f2d>
 8003e84:	4602      	mov	r2, r0
 8003e86:	460b      	mov	r3, r1
 8003e88:	ed9f 1b59 	vldr	d1, [pc, #356]	; 8003ff0 <IK+0x768>
 8003e8c:	ec43 2b10 	vmov	d0, r2, r3
 8003e90:	f00a fe68 	bl	800eb64 <pow>
 8003e94:	ec53 2b10 	vmov	r2, r3, d0
 8003e98:	4640      	mov	r0, r8
 8003e9a:	4649      	mov	r1, r9
 8003e9c:	f7fc f9f6 	bl	800028c <__adddf3>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	603a      	str	r2, [r7, #0]
 8003ea6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003eaa:	607b      	str	r3, [r7, #4]
 8003eac:	69f8      	ldr	r0, [r7, #28]
 8003eae:	f7fc fb4b 	bl	8000548 <__aeabi_f2d>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	ed9f 1b4e 	vldr	d1, [pc, #312]	; 8003ff0 <IK+0x768>
 8003eba:	ec43 2b10 	vmov	d0, r2, r3
 8003ebe:	f00a fe51 	bl	800eb64 <pow>
 8003ec2:	ec59 8b10 	vmov	r8, r9, d0
 8003ec6:	69b8      	ldr	r0, [r7, #24]
 8003ec8:	f7fc fb3e 	bl	8000548 <__aeabi_f2d>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	460b      	mov	r3, r1
 8003ed0:	ed9f 1b47 	vldr	d1, [pc, #284]	; 8003ff0 <IK+0x768>
 8003ed4:	ec43 2b10 	vmov	d0, r2, r3
 8003ed8:	f00a fe44 	bl	800eb64 <pow>
 8003edc:	ec53 2b10 	vmov	r2, r3, d0
 8003ee0:	4640      	mov	r0, r8
 8003ee2:	4649      	mov	r1, r9
 8003ee4:	f7fc f9d2 	bl	800028c <__adddf3>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	460b      	mov	r3, r1
 8003eec:	4610      	mov	r0, r2
 8003eee:	4619      	mov	r1, r3
 8003ef0:	a341      	add	r3, pc, #260	; (adr r3, 8003ff8 <IK+0x770>)
 8003ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef6:	f7fc f9c7 	bl	8000288 <__aeabi_dsub>
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f02:	f7fc fb79 	bl	80005f8 <__aeabi_dmul>
 8003f06:	4602      	mov	r2, r0
 8003f08:	460b      	mov	r3, r1
 8003f0a:	ec43 2b17 	vmov	d7, r2, r3
 8003f0e:	eeb0 0a47 	vmov.f32	s0, s14
 8003f12:	eef0 0a67 	vmov.f32	s1, s15
 8003f16:	f00a fe95 	bl	800ec44 <sqrt>
 8003f1a:	ec53 2b10 	vmov	r2, r3, d0
 8003f1e:	4620      	mov	r0, r4
 8003f20:	4629      	mov	r1, r5
 8003f22:	f7fc f9b3 	bl	800028c <__adddf3>
 8003f26:	4602      	mov	r2, r0
 8003f28:	460b      	mov	r3, r1
 8003f2a:	4614      	mov	r4, r2
 8003f2c:	461d      	mov	r5, r3
 8003f2e:	69f8      	ldr	r0, [r7, #28]
 8003f30:	f7fc fb0a 	bl	8000548 <__aeabi_f2d>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	ed9f 1b2d 	vldr	d1, [pc, #180]	; 8003ff0 <IK+0x768>
 8003f3c:	ec43 2b10 	vmov	d0, r2, r3
 8003f40:	f00a fe10 	bl	800eb64 <pow>
 8003f44:	ec59 8b10 	vmov	r8, r9, d0
 8003f48:	edd7 7a07 	vldr	s15, [r7, #28]
 8003f4c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8004000 <IK+0x778>
 8003f50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f54:	ee17 0a90 	vmov	r0, s15
 8003f58:	f7fc faf6 	bl	8000548 <__aeabi_f2d>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	460b      	mov	r3, r1
 8003f60:	4640      	mov	r0, r8
 8003f62:	4649      	mov	r1, r9
 8003f64:	f7fc f992 	bl	800028c <__adddf3>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4690      	mov	r8, r2
 8003f6e:	4699      	mov	r9, r3
 8003f70:	69b8      	ldr	r0, [r7, #24]
 8003f72:	f7fc fae9 	bl	8000548 <__aeabi_f2d>
 8003f76:	4602      	mov	r2, r0
 8003f78:	460b      	mov	r3, r1
 8003f7a:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 8003ff0 <IK+0x768>
 8003f7e:	ec43 2b10 	vmov	d0, r2, r3
 8003f82:	f00a fdef 	bl	800eb64 <pow>
 8003f86:	ec53 2b10 	vmov	r2, r3, d0
 8003f8a:	4640      	mov	r0, r8
 8003f8c:	4649      	mov	r1, r9
 8003f8e:	f7fc f97d 	bl	800028c <__adddf3>
 8003f92:	4602      	mov	r2, r0
 8003f94:	460b      	mov	r3, r1
 8003f96:	4620      	mov	r0, r4
 8003f98:	4629      	mov	r1, r5
 8003f9a:	f7fc fc57 	bl	800084c <__aeabi_ddiv>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	ec43 2b17 	vmov	d7, r2, r3
 8003fa6:	eeb0 0a47 	vmov.f32	s0, s14
 8003faa:	eef0 0a67 	vmov.f32	s1, s15
 8003fae:	f00a fb2f 	bl	800e610 <atan>
 8003fb2:	ec51 0b10 	vmov	r0, r1, d0
 8003fb6:	f04f 0200 	mov.w	r2, #0
 8003fba:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8003fbe:	f7fc fb1b 	bl	80005f8 <__aeabi_dmul>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	4619      	mov	r1, r3
 8003fca:	f7fc fe0d 	bl	8000be8 <__aeabi_d2f>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	623b      	str	r3, [r7, #32]
	static float theta[2];
	theta[0] = theta1; theta[1] = theta2;
 8003fd2:	4a0c      	ldr	r2, [pc, #48]	; (8004004 <IK+0x77c>)
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd6:	6013      	str	r3, [r2, #0]
 8003fd8:	4a0a      	ldr	r2, [pc, #40]	; (8004004 <IK+0x77c>)
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	6053      	str	r3, [r2, #4]
	return theta;
 8003fde:	4b09      	ldr	r3, [pc, #36]	; (8004004 <IK+0x77c>)
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3728      	adds	r7, #40	; 0x28
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	ecbd 8b02 	vpop	{d8}
 8003fea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fee:	bf00      	nop
 8003ff0:	00000000 	.word	0x00000000
 8003ff4:	40000000 	.word	0x40000000
 8003ff8:	00000000 	.word	0x00000000
 8003ffc:	4115f900 	.word	0x4115f900
 8004000:	44160000 	.word	0x44160000
 8004004:	20001214 	.word	0x20001214

08004008 <trajectory_circle>:
	    HAL_Delay(10);
	}
}

void trajectory_circle(float H, float R)
{
 8004008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800400c:	b092      	sub	sp, #72	; 0x48
 800400e:	af06      	add	r7, sp, #24
 8004010:	ed87 0a01 	vstr	s0, [r7, #4]
 8004014:	edc7 0a00 	vstr	s1, [r7]
	int T = 100;
 8004018:	2364      	movs	r3, #100	; 0x64
 800401a:	62bb      	str	r3, [r7, #40]	; 0x28
	float stand_x;float stand_y;float swing_x;float swing_y;
	float theta;
	float* stand_theta; float* swing_theta;
	for (int i = 0; i<T; i++){
 800401c:	2300      	movs	r3, #0
 800401e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004020:	e169      	b.n	80042f6 <trajectory_circle+0x2ee>
	    //
	    theta = 1.0*PI*i/T;
 8004022:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004024:	f7fc fa7e 	bl	8000524 <__aeabi_i2d>
 8004028:	a3be      	add	r3, pc, #760	; (adr r3, 8004324 <trajectory_circle+0x31c>)
 800402a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402e:	f7fc fae3 	bl	80005f8 <__aeabi_dmul>
 8004032:	4602      	mov	r2, r0
 8004034:	460b      	mov	r3, r1
 8004036:	4614      	mov	r4, r2
 8004038:	461d      	mov	r5, r3
 800403a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800403c:	f7fc fa72 	bl	8000524 <__aeabi_i2d>
 8004040:	4602      	mov	r2, r0
 8004042:	460b      	mov	r3, r1
 8004044:	4620      	mov	r0, r4
 8004046:	4629      	mov	r1, r5
 8004048:	f7fc fc00 	bl	800084c <__aeabi_ddiv>
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4610      	mov	r0, r2
 8004052:	4619      	mov	r1, r3
 8004054:	f7fc fdc8 	bl	8000be8 <__aeabi_d2f>
 8004058:	4603      	mov	r3, r0
 800405a:	627b      	str	r3, [r7, #36]	; 0x24
	    stand_x = R - R*cos(theta);
 800405c:	6838      	ldr	r0, [r7, #0]
 800405e:	f7fc fa73 	bl	8000548 <__aeabi_f2d>
 8004062:	4604      	mov	r4, r0
 8004064:	460d      	mov	r5, r1
 8004066:	6838      	ldr	r0, [r7, #0]
 8004068:	f7fc fa6e 	bl	8000548 <__aeabi_f2d>
 800406c:	4680      	mov	r8, r0
 800406e:	4689      	mov	r9, r1
 8004070:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004072:	f7fc fa69 	bl	8000548 <__aeabi_f2d>
 8004076:	4602      	mov	r2, r0
 8004078:	460b      	mov	r3, r1
 800407a:	ec43 2b10 	vmov	d0, r2, r3
 800407e:	f00a fc67 	bl	800e950 <cos>
 8004082:	ec53 2b10 	vmov	r2, r3, d0
 8004086:	4640      	mov	r0, r8
 8004088:	4649      	mov	r1, r9
 800408a:	f7fc fab5 	bl	80005f8 <__aeabi_dmul>
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	4620      	mov	r0, r4
 8004094:	4629      	mov	r1, r5
 8004096:	f7fc f8f7 	bl	8000288 <__aeabi_dsub>
 800409a:	4602      	mov	r2, r0
 800409c:	460b      	mov	r3, r1
 800409e:	4610      	mov	r0, r2
 80040a0:	4619      	mov	r1, r3
 80040a2:	f7fc fda1 	bl	8000be8 <__aeabi_d2f>
 80040a6:	4603      	mov	r3, r0
 80040a8:	623b      	str	r3, [r7, #32]
	    stand_y = -H + R*sin(theta);
 80040aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80040ae:	eef1 7a67 	vneg.f32	s15, s15
 80040b2:	ee17 3a90 	vmov	r3, s15
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fc fa46 	bl	8000548 <__aeabi_f2d>
 80040bc:	4604      	mov	r4, r0
 80040be:	460d      	mov	r5, r1
 80040c0:	6838      	ldr	r0, [r7, #0]
 80040c2:	f7fc fa41 	bl	8000548 <__aeabi_f2d>
 80040c6:	4680      	mov	r8, r0
 80040c8:	4689      	mov	r9, r1
 80040ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040cc:	f7fc fa3c 	bl	8000548 <__aeabi_f2d>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	ec43 2b10 	vmov	d0, r2, r3
 80040d8:	f00a fc9a 	bl	800ea10 <sin>
 80040dc:	ec53 2b10 	vmov	r2, r3, d0
 80040e0:	4640      	mov	r0, r8
 80040e2:	4649      	mov	r1, r9
 80040e4:	f7fc fa88 	bl	80005f8 <__aeabi_dmul>
 80040e8:	4602      	mov	r2, r0
 80040ea:	460b      	mov	r3, r1
 80040ec:	4620      	mov	r0, r4
 80040ee:	4629      	mov	r1, r5
 80040f0:	f7fc f8cc 	bl	800028c <__adddf3>
 80040f4:	4602      	mov	r2, r0
 80040f6:	460b      	mov	r3, r1
 80040f8:	4610      	mov	r0, r2
 80040fa:	4619      	mov	r1, r3
 80040fc:	f7fc fd74 	bl	8000be8 <__aeabi_d2f>
 8004100:	4603      	mov	r3, r0
 8004102:	61fb      	str	r3, [r7, #28]
	    swing_x = R + R*cos(theta);
 8004104:	6838      	ldr	r0, [r7, #0]
 8004106:	f7fc fa1f 	bl	8000548 <__aeabi_f2d>
 800410a:	4604      	mov	r4, r0
 800410c:	460d      	mov	r5, r1
 800410e:	6838      	ldr	r0, [r7, #0]
 8004110:	f7fc fa1a 	bl	8000548 <__aeabi_f2d>
 8004114:	4680      	mov	r8, r0
 8004116:	4689      	mov	r9, r1
 8004118:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800411a:	f7fc fa15 	bl	8000548 <__aeabi_f2d>
 800411e:	4602      	mov	r2, r0
 8004120:	460b      	mov	r3, r1
 8004122:	ec43 2b10 	vmov	d0, r2, r3
 8004126:	f00a fc13 	bl	800e950 <cos>
 800412a:	ec53 2b10 	vmov	r2, r3, d0
 800412e:	4640      	mov	r0, r8
 8004130:	4649      	mov	r1, r9
 8004132:	f7fc fa61 	bl	80005f8 <__aeabi_dmul>
 8004136:	4602      	mov	r2, r0
 8004138:	460b      	mov	r3, r1
 800413a:	4620      	mov	r0, r4
 800413c:	4629      	mov	r1, r5
 800413e:	f7fc f8a5 	bl	800028c <__adddf3>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4610      	mov	r0, r2
 8004148:	4619      	mov	r1, r3
 800414a:	f7fc fd4d 	bl	8000be8 <__aeabi_d2f>
 800414e:	4603      	mov	r3, r0
 8004150:	61bb      	str	r3, [r7, #24]
	    swing_y = -H - R*sin(theta);
 8004152:	edd7 7a01 	vldr	s15, [r7, #4]
 8004156:	eef1 7a67 	vneg.f32	s15, s15
 800415a:	ee17 3a90 	vmov	r3, s15
 800415e:	4618      	mov	r0, r3
 8004160:	f7fc f9f2 	bl	8000548 <__aeabi_f2d>
 8004164:	4604      	mov	r4, r0
 8004166:	460d      	mov	r5, r1
 8004168:	6838      	ldr	r0, [r7, #0]
 800416a:	f7fc f9ed 	bl	8000548 <__aeabi_f2d>
 800416e:	4680      	mov	r8, r0
 8004170:	4689      	mov	r9, r1
 8004172:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004174:	f7fc f9e8 	bl	8000548 <__aeabi_f2d>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	ec43 2b10 	vmov	d0, r2, r3
 8004180:	f00a fc46 	bl	800ea10 <sin>
 8004184:	ec53 2b10 	vmov	r2, r3, d0
 8004188:	4640      	mov	r0, r8
 800418a:	4649      	mov	r1, r9
 800418c:	f7fc fa34 	bl	80005f8 <__aeabi_dmul>
 8004190:	4602      	mov	r2, r0
 8004192:	460b      	mov	r3, r1
 8004194:	4620      	mov	r0, r4
 8004196:	4629      	mov	r1, r5
 8004198:	f7fc f876 	bl	8000288 <__aeabi_dsub>
 800419c:	4602      	mov	r2, r0
 800419e:	460b      	mov	r3, r1
 80041a0:	4610      	mov	r0, r2
 80041a2:	4619      	mov	r1, r3
 80041a4:	f7fc fd20 	bl	8000be8 <__aeabi_d2f>
 80041a8:	4603      	mov	r3, r0
 80041aa:	617b      	str	r3, [r7, #20]

	    stand_theta = IK(stand_x,stand_y);
 80041ac:	edd7 0a07 	vldr	s1, [r7, #28]
 80041b0:	ed97 0a08 	vldr	s0, [r7, #32]
 80041b4:	f7ff fb68 	bl	8003888 <IK>
 80041b8:	6138      	str	r0, [r7, #16]
	    stand_trajectory[i][0] = stand_theta[0]-INIT_ANGLE1;
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4618      	mov	r0, r3
 80041c0:	f7fc f9c2 	bl	8000548 <__aeabi_f2d>
 80041c4:	a352      	add	r3, pc, #328	; (adr r3, 8004310 <trajectory_circle+0x308>)
 80041c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ca:	f7fc f85d 	bl	8000288 <__aeabi_dsub>
 80041ce:	4602      	mov	r2, r0
 80041d0:	460b      	mov	r3, r1
 80041d2:	4610      	mov	r0, r2
 80041d4:	4619      	mov	r1, r3
 80041d6:	f7fc fd07 	bl	8000be8 <__aeabi_d2f>
 80041da:	4602      	mov	r2, r0
 80041dc:	494e      	ldr	r1, [pc, #312]	; (8004318 <trajectory_circle+0x310>)
 80041de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	440b      	add	r3, r1
 80041e4:	601a      	str	r2, [r3, #0]
	    stand_trajectory[i][1] = stand_theta[1]-INIT_ANGLE2;
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	3304      	adds	r3, #4
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7fc f9ab 	bl	8000548 <__aeabi_f2d>
 80041f2:	a347      	add	r3, pc, #284	; (adr r3, 8004310 <trajectory_circle+0x308>)
 80041f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f8:	f7fc f846 	bl	8000288 <__aeabi_dsub>
 80041fc:	4602      	mov	r2, r0
 80041fe:	460b      	mov	r3, r1
 8004200:	4610      	mov	r0, r2
 8004202:	4619      	mov	r1, r3
 8004204:	f7fc fcf0 	bl	8000be8 <__aeabi_d2f>
 8004208:	4602      	mov	r2, r0
 800420a:	4943      	ldr	r1, [pc, #268]	; (8004318 <trajectory_circle+0x310>)
 800420c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	440b      	add	r3, r1
 8004212:	3304      	adds	r3, #4
 8004214:	601a      	str	r2, [r3, #0]
	    swing_theta = IK(swing_x,swing_y);
 8004216:	edd7 0a05 	vldr	s1, [r7, #20]
 800421a:	ed97 0a06 	vldr	s0, [r7, #24]
 800421e:	f7ff fb33 	bl	8003888 <IK>
 8004222:	60f8      	str	r0, [r7, #12]
	    swing_trajectory[i][0] = swing_theta[0]-INIT_ANGLE1;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4618      	mov	r0, r3
 800422a:	f7fc f98d 	bl	8000548 <__aeabi_f2d>
 800422e:	a338      	add	r3, pc, #224	; (adr r3, 8004310 <trajectory_circle+0x308>)
 8004230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004234:	f7fc f828 	bl	8000288 <__aeabi_dsub>
 8004238:	4602      	mov	r2, r0
 800423a:	460b      	mov	r3, r1
 800423c:	4610      	mov	r0, r2
 800423e:	4619      	mov	r1, r3
 8004240:	f7fc fcd2 	bl	8000be8 <__aeabi_d2f>
 8004244:	4602      	mov	r2, r0
 8004246:	4935      	ldr	r1, [pc, #212]	; (800431c <trajectory_circle+0x314>)
 8004248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	440b      	add	r3, r1
 800424e:	601a      	str	r2, [r3, #0]
	    swing_trajectory[i][1] = swing_theta[1]-INIT_ANGLE2;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	3304      	adds	r3, #4
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f7fc f976 	bl	8000548 <__aeabi_f2d>
 800425c:	a32c      	add	r3, pc, #176	; (adr r3, 8004310 <trajectory_circle+0x308>)
 800425e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004262:	f7fc f811 	bl	8000288 <__aeabi_dsub>
 8004266:	4602      	mov	r2, r0
 8004268:	460b      	mov	r3, r1
 800426a:	4610      	mov	r0, r2
 800426c:	4619      	mov	r1, r3
 800426e:	f7fc fcbb 	bl	8000be8 <__aeabi_d2f>
 8004272:	4602      	mov	r2, r0
 8004274:	4929      	ldr	r1, [pc, #164]	; (800431c <trajectory_circle+0x314>)
 8004276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004278:	00db      	lsls	r3, r3, #3
 800427a:	440b      	add	r3, r1
 800427c:	3304      	adds	r3, #4
 800427e:	601a      	str	r2, [r3, #0]
	    DmaPrintf("%f %f %f %f\n",stand_trajectory[i][0],stand_trajectory[i][1],swing_trajectory[i][0],swing_trajectory[i][1]);
 8004280:	4a25      	ldr	r2, [pc, #148]	; (8004318 <trajectory_circle+0x310>)
 8004282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004284:	00db      	lsls	r3, r3, #3
 8004286:	4413      	add	r3, r2
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4618      	mov	r0, r3
 800428c:	f7fc f95c 	bl	8000548 <__aeabi_f2d>
 8004290:	4682      	mov	sl, r0
 8004292:	468b      	mov	fp, r1
 8004294:	4a20      	ldr	r2, [pc, #128]	; (8004318 <trajectory_circle+0x310>)
 8004296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	4413      	add	r3, r2
 800429c:	3304      	adds	r3, #4
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7fc f951 	bl	8000548 <__aeabi_f2d>
 80042a6:	4604      	mov	r4, r0
 80042a8:	460d      	mov	r5, r1
 80042aa:	4a1c      	ldr	r2, [pc, #112]	; (800431c <trajectory_circle+0x314>)
 80042ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	4413      	add	r3, r2
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7fc f947 	bl	8000548 <__aeabi_f2d>
 80042ba:	4680      	mov	r8, r0
 80042bc:	4689      	mov	r9, r1
 80042be:	4a17      	ldr	r2, [pc, #92]	; (800431c <trajectory_circle+0x314>)
 80042c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	4413      	add	r3, r2
 80042c6:	3304      	adds	r3, #4
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fc f93c 	bl	8000548 <__aeabi_f2d>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80042d8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80042dc:	e9cd 4500 	strd	r4, r5, [sp]
 80042e0:	4652      	mov	r2, sl
 80042e2:	465b      	mov	r3, fp
 80042e4:	480e      	ldr	r0, [pc, #56]	; (8004320 <trajectory_circle+0x318>)
 80042e6:	f7fd fc1f 	bl	8001b28 <DmaPrintf>
	    HAL_Delay(10);
 80042ea:	200a      	movs	r0, #10
 80042ec:	f000 f860 	bl	80043b0 <HAL_Delay>
	for (int i = 0; i<T; i++){
 80042f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f2:	3301      	adds	r3, #1
 80042f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fa:	429a      	cmp	r2, r3
 80042fc:	f6ff ae91 	blt.w	8004022 <trajectory_circle+0x1a>
	}
}
 8004300:	bf00      	nop
 8004302:	bf00      	nop
 8004304:	3730      	adds	r7, #48	; 0x30
 8004306:	46bd      	mov	sp, r7
 8004308:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800430c:	f3af 8000 	nop.w
 8004310:	54442d18 	.word	0x54442d18
 8004314:	3fe921fb 	.word	0x3fe921fb
 8004318:	20000bd4 	.word	0x20000bd4
 800431c:	20000ef4 	.word	0x20000ef4
 8004320:	08010ae0 	.word	0x08010ae0
 8004324:	54442d18 	.word	0x54442d18
 8004328:	400921fb 	.word	0x400921fb

0800432c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004330:	4b0e      	ldr	r3, [pc, #56]	; (800436c <HAL_Init+0x40>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a0d      	ldr	r2, [pc, #52]	; (800436c <HAL_Init+0x40>)
 8004336:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800433a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800433c:	4b0b      	ldr	r3, [pc, #44]	; (800436c <HAL_Init+0x40>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a0a      	ldr	r2, [pc, #40]	; (800436c <HAL_Init+0x40>)
 8004342:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004346:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004348:	4b08      	ldr	r3, [pc, #32]	; (800436c <HAL_Init+0x40>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a07      	ldr	r2, [pc, #28]	; (800436c <HAL_Init+0x40>)
 800434e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004352:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004354:	2003      	movs	r0, #3
 8004356:	f000 ff5e 	bl	8005216 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800435a:	2000      	movs	r0, #0
 800435c:	f7fd fe90 	bl	8002080 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004360:	f7fd fe62 	bl	8002028 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40023c00 	.word	0x40023c00

08004370 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004374:	4b06      	ldr	r3, [pc, #24]	; (8004390 <HAL_IncTick+0x20>)
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	461a      	mov	r2, r3
 800437a:	4b06      	ldr	r3, [pc, #24]	; (8004394 <HAL_IncTick+0x24>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4413      	add	r3, r2
 8004380:	4a04      	ldr	r2, [pc, #16]	; (8004394 <HAL_IncTick+0x24>)
 8004382:	6013      	str	r3, [r2, #0]
}
 8004384:	bf00      	nop
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	20000008 	.word	0x20000008
 8004394:	2000121c 	.word	0x2000121c

08004398 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004398:	b480      	push	{r7}
 800439a:	af00      	add	r7, sp, #0
  return uwTick;
 800439c:	4b03      	ldr	r3, [pc, #12]	; (80043ac <HAL_GetTick+0x14>)
 800439e:	681b      	ldr	r3, [r3, #0]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	2000121c 	.word	0x2000121c

080043b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043b8:	f7ff ffee 	bl	8004398 <HAL_GetTick>
 80043bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c8:	d005      	beq.n	80043d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043ca:	4b0a      	ldr	r3, [pc, #40]	; (80043f4 <HAL_Delay+0x44>)
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	461a      	mov	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4413      	add	r3, r2
 80043d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80043d6:	bf00      	nop
 80043d8:	f7ff ffde 	bl	8004398 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d8f7      	bhi.n	80043d8 <HAL_Delay+0x28>
  {
  }
}
 80043e8:	bf00      	nop
 80043ea:	bf00      	nop
 80043ec:	3710      	adds	r7, #16
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	20000008 	.word	0x20000008

080043f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e0ed      	b.n	80045e6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f7fc fefa 	bl	8001210 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f042 0201 	orr.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800442c:	f7ff ffb4 	bl	8004398 <HAL_GetTick>
 8004430:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004432:	e012      	b.n	800445a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004434:	f7ff ffb0 	bl	8004398 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b0a      	cmp	r3, #10
 8004440:	d90b      	bls.n	800445a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004446:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2205      	movs	r2, #5
 8004452:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e0c5      	b.n	80045e6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0e5      	beq.n	8004434 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0202 	bic.w	r2, r2, #2
 8004476:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004478:	f7ff ff8e 	bl	8004398 <HAL_GetTick>
 800447c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800447e:	e012      	b.n	80044a6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004480:	f7ff ff8a 	bl	8004398 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b0a      	cmp	r3, #10
 800448c:	d90b      	bls.n	80044a6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2205      	movs	r2, #5
 800449e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e09f      	b.n	80045e6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1e5      	bne.n	8004480 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	7e1b      	ldrb	r3, [r3, #24]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d108      	bne.n	80044ce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80044ca:	601a      	str	r2, [r3, #0]
 80044cc:	e007      	b.n	80044de <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	7e5b      	ldrb	r3, [r3, #25]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d108      	bne.n	80044f8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	e007      	b.n	8004508 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004506:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	7e9b      	ldrb	r3, [r3, #26]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d108      	bne.n	8004522 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0220 	orr.w	r2, r2, #32
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e007      	b.n	8004532 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0220 	bic.w	r2, r2, #32
 8004530:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	7edb      	ldrb	r3, [r3, #27]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d108      	bne.n	800454c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 0210 	bic.w	r2, r2, #16
 8004548:	601a      	str	r2, [r3, #0]
 800454a:	e007      	b.n	800455c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f042 0210 	orr.w	r2, r2, #16
 800455a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	7f1b      	ldrb	r3, [r3, #28]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d108      	bne.n	8004576 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0208 	orr.w	r2, r2, #8
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	e007      	b.n	8004586 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f022 0208 	bic.w	r2, r2, #8
 8004584:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	7f5b      	ldrb	r3, [r3, #29]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d108      	bne.n	80045a0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0204 	orr.w	r2, r2, #4
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	e007      	b.n	80045b0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0204 	bic.w	r2, r2, #4
 80045ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689a      	ldr	r2, [r3, #8]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	431a      	orrs	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	431a      	orrs	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	ea42 0103 	orr.w	r1, r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	1e5a      	subs	r2, r3, #1
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004606:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004608:	7cfb      	ldrb	r3, [r7, #19]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d003      	beq.n	8004616 <HAL_CAN_ConfigFilter+0x26>
 800460e:	7cfb      	ldrb	r3, [r7, #19]
 8004610:	2b02      	cmp	r3, #2
 8004612:	f040 80be 	bne.w	8004792 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004616:	4b65      	ldr	r3, [pc, #404]	; (80047ac <HAL_CAN_ConfigFilter+0x1bc>)
 8004618:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004620:	f043 0201 	orr.w	r2, r3, #1
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004630:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004644:	021b      	lsls	r3, r3, #8
 8004646:	431a      	orrs	r2, r3
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f003 031f 	and.w	r3, r3, #31
 8004656:	2201      	movs	r2, #1
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	43db      	mvns	r3, r3
 8004668:	401a      	ands	r2, r3
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d123      	bne.n	80046c0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	43db      	mvns	r3, r3
 8004682:	401a      	ands	r2, r3
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800469a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	3248      	adds	r2, #72	; 0x48
 80046a0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80046b4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80046b6:	6979      	ldr	r1, [r7, #20]
 80046b8:	3348      	adds	r3, #72	; 0x48
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	440b      	add	r3, r1
 80046be:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	69db      	ldr	r3, [r3, #28]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d122      	bne.n	800470e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	431a      	orrs	r2, r3
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80046e8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	3248      	adds	r2, #72	; 0x48
 80046ee:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004702:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004704:	6979      	ldr	r1, [r7, #20]
 8004706:	3348      	adds	r3, #72	; 0x48
 8004708:	00db      	lsls	r3, r3, #3
 800470a:	440b      	add	r3, r1
 800470c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d109      	bne.n	800472a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	43db      	mvns	r3, r3
 8004720:	401a      	ands	r2, r3
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004728:	e007      	b.n	800473a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	431a      	orrs	r2, r3
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d109      	bne.n	8004756 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	43db      	mvns	r3, r3
 800474c:	401a      	ands	r2, r3
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004754:	e007      	b.n	8004766 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	431a      	orrs	r2, r3
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d107      	bne.n	800477e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	431a      	orrs	r2, r3
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004784:	f023 0201 	bic.w	r2, r3, #1
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	e006      	b.n	80047a0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004796:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
  }
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	371c      	adds	r7, #28
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	40006400 	.word	0x40006400

080047b0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d12e      	bne.n	8004822 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0201 	bic.w	r2, r2, #1
 80047da:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80047dc:	f7ff fddc 	bl	8004398 <HAL_GetTick>
 80047e0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80047e2:	e012      	b.n	800480a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80047e4:	f7ff fdd8 	bl	8004398 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b0a      	cmp	r3, #10
 80047f0:	d90b      	bls.n	800480a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2205      	movs	r2, #5
 8004802:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e012      	b.n	8004830 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1e5      	bne.n	80047e4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800481e:	2300      	movs	r3, #0
 8004820:	e006      	b.n	8004830 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004826:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
  }
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004838:	b480      	push	{r7}
 800483a:	b089      	sub	sp, #36	; 0x24
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
 8004844:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f893 3020 	ldrb.w	r3, [r3, #32]
 800484c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004856:	7ffb      	ldrb	r3, [r7, #31]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d003      	beq.n	8004864 <HAL_CAN_AddTxMessage+0x2c>
 800485c:	7ffb      	ldrb	r3, [r7, #31]
 800485e:	2b02      	cmp	r3, #2
 8004860:	f040 80b8 	bne.w	80049d4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d10a      	bne.n	8004884 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004874:	2b00      	cmp	r3, #0
 8004876:	d105      	bne.n	8004884 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800487e:	2b00      	cmp	r3, #0
 8004880:	f000 80a0 	beq.w	80049c4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	0e1b      	lsrs	r3, r3, #24
 8004888:	f003 0303 	and.w	r3, r3, #3
 800488c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	2b02      	cmp	r3, #2
 8004892:	d907      	bls.n	80048a4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004898:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e09e      	b.n	80049e2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80048a4:	2201      	movs	r2, #1
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	409a      	lsls	r2, r3
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10d      	bne.n	80048d2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80048c0:	68f9      	ldr	r1, [r7, #12]
 80048c2:	6809      	ldr	r1, [r1, #0]
 80048c4:	431a      	orrs	r2, r3
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	3318      	adds	r3, #24
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	440b      	add	r3, r1
 80048ce:	601a      	str	r2, [r3, #0]
 80048d0:	e00f      	b.n	80048f2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048dc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048e2:	68f9      	ldr	r1, [r7, #12]
 80048e4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80048e6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	3318      	adds	r3, #24
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	440b      	add	r3, r1
 80048f0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6819      	ldr	r1, [r3, #0]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	691a      	ldr	r2, [r3, #16]
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	3318      	adds	r3, #24
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	440b      	add	r3, r1
 8004902:	3304      	adds	r3, #4
 8004904:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	7d1b      	ldrb	r3, [r3, #20]
 800490a:	2b01      	cmp	r3, #1
 800490c:	d111      	bne.n	8004932 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	3318      	adds	r3, #24
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	4413      	add	r3, r2
 800491a:	3304      	adds	r3, #4
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	6811      	ldr	r1, [r2, #0]
 8004922:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	3318      	adds	r3, #24
 800492a:	011b      	lsls	r3, r3, #4
 800492c:	440b      	add	r3, r1
 800492e:	3304      	adds	r3, #4
 8004930:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	3307      	adds	r3, #7
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	061a      	lsls	r2, r3, #24
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	3306      	adds	r3, #6
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	041b      	lsls	r3, r3, #16
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	3305      	adds	r3, #5
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	021b      	lsls	r3, r3, #8
 800494c:	4313      	orrs	r3, r2
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	3204      	adds	r2, #4
 8004952:	7812      	ldrb	r2, [r2, #0]
 8004954:	4610      	mov	r0, r2
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	6811      	ldr	r1, [r2, #0]
 800495a:	ea43 0200 	orr.w	r2, r3, r0
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	011b      	lsls	r3, r3, #4
 8004962:	440b      	add	r3, r1
 8004964:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004968:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	3303      	adds	r3, #3
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	061a      	lsls	r2, r3, #24
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	3302      	adds	r3, #2
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	041b      	lsls	r3, r3, #16
 800497a:	431a      	orrs	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	3301      	adds	r3, #1
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	021b      	lsls	r3, r3, #8
 8004984:	4313      	orrs	r3, r2
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	7812      	ldrb	r2, [r2, #0]
 800498a:	4610      	mov	r0, r2
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	6811      	ldr	r1, [r2, #0]
 8004990:	ea43 0200 	orr.w	r2, r3, r0
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	011b      	lsls	r3, r3, #4
 8004998:	440b      	add	r3, r1
 800499a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800499e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	3318      	adds	r3, #24
 80049a8:	011b      	lsls	r3, r3, #4
 80049aa:	4413      	add	r3, r2
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	6811      	ldr	r1, [r2, #0]
 80049b2:	f043 0201 	orr.w	r2, r3, #1
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	3318      	adds	r3, #24
 80049ba:	011b      	lsls	r3, r3, #4
 80049bc:	440b      	add	r3, r1
 80049be:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	e00e      	b.n	80049e2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e006      	b.n	80049e2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
  }
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3724      	adds	r7, #36	; 0x24
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80049ee:	b480      	push	{r7}
 80049f0:	b087      	sub	sp, #28
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	60f8      	str	r0, [r7, #12]
 80049f6:	60b9      	str	r1, [r7, #8]
 80049f8:	607a      	str	r2, [r7, #4]
 80049fa:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a02:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004a04:	7dfb      	ldrb	r3, [r7, #23]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d003      	beq.n	8004a12 <HAL_CAN_GetRxMessage+0x24>
 8004a0a:	7dfb      	ldrb	r3, [r7, #23]
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	f040 80f3 	bne.w	8004bf8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d10e      	bne.n	8004a36 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	f003 0303 	and.w	r3, r3, #3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d116      	bne.n	8004a54 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e0e7      	b.n	8004c06 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	f003 0303 	and.w	r3, r3, #3
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d107      	bne.n	8004a54 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e0d8      	b.n	8004c06 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	331b      	adds	r3, #27
 8004a5c:	011b      	lsls	r3, r3, #4
 8004a5e:	4413      	add	r3, r2
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0204 	and.w	r2, r3, #4
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10c      	bne.n	8004a8c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	331b      	adds	r3, #27
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	4413      	add	r3, r2
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	0d5b      	lsrs	r3, r3, #21
 8004a82:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	e00b      	b.n	8004aa4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	331b      	adds	r3, #27
 8004a94:	011b      	lsls	r3, r3, #4
 8004a96:	4413      	add	r3, r2
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	08db      	lsrs	r3, r3, #3
 8004a9c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	331b      	adds	r3, #27
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	4413      	add	r3, r2
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0202 	and.w	r2, r3, #2
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	331b      	adds	r3, #27
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	4413      	add	r3, r2
 8004ac6:	3304      	adds	r3, #4
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 020f 	and.w	r2, r3, #15
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	331b      	adds	r3, #27
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	4413      	add	r3, r2
 8004ade:	3304      	adds	r3, #4
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	0a1b      	lsrs	r3, r3, #8
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	331b      	adds	r3, #27
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	4413      	add	r3, r2
 8004af6:	3304      	adds	r3, #4
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	0c1b      	lsrs	r3, r3, #16
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	b2da      	uxtb	r2, r3
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	4413      	add	r3, r2
 8004b22:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	0a1a      	lsrs	r2, r3, #8
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	011b      	lsls	r3, r3, #4
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	0c1a      	lsrs	r2, r3, #16
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	3302      	adds	r3, #2
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	011b      	lsls	r3, r3, #4
 8004b54:	4413      	add	r3, r2
 8004b56:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	0e1a      	lsrs	r2, r3, #24
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	3303      	adds	r3, #3
 8004b62:	b2d2      	uxtb	r2, r2
 8004b64:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	4413      	add	r3, r2
 8004b70:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	3304      	adds	r3, #4
 8004b7a:	b2d2      	uxtb	r2, r2
 8004b7c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	011b      	lsls	r3, r3, #4
 8004b86:	4413      	add	r3, r2
 8004b88:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	0a1a      	lsrs	r2, r3, #8
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	3305      	adds	r3, #5
 8004b94:	b2d2      	uxtb	r2, r2
 8004b96:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	011b      	lsls	r3, r3, #4
 8004ba0:	4413      	add	r3, r2
 8004ba2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	0c1a      	lsrs	r2, r3, #16
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	3306      	adds	r3, #6
 8004bae:	b2d2      	uxtb	r2, r2
 8004bb0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	0e1a      	lsrs	r2, r3, #24
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	3307      	adds	r3, #7
 8004bc8:	b2d2      	uxtb	r2, r2
 8004bca:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d108      	bne.n	8004be4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68da      	ldr	r2, [r3, #12]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 0220 	orr.w	r2, r2, #32
 8004be0:	60da      	str	r2, [r3, #12]
 8004be2:	e007      	b.n	8004bf4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	691a      	ldr	r2, [r3, #16]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f042 0220 	orr.w	r2, r2, #32
 8004bf2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	e006      	b.n	8004c06 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
  }
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	371c      	adds	r7, #28
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b085      	sub	sp, #20
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
 8004c1a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c22:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c24:	7bfb      	ldrb	r3, [r7, #15]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d002      	beq.n	8004c30 <HAL_CAN_ActivateNotification+0x1e>
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d109      	bne.n	8004c44 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	6959      	ldr	r1, [r3, #20]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004c40:	2300      	movs	r3, #0
 8004c42:	e006      	b.n	8004c52 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
  }
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b08a      	sub	sp, #40	; 0x28
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004c66:	2300      	movs	r3, #0
 8004c68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004c9a:	6a3b      	ldr	r3, [r7, #32]
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d07c      	beq.n	8004d9e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d023      	beq.n	8004cf6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d003      	beq.n	8004cc8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f983 	bl	8004fcc <HAL_CAN_TxMailbox0CompleteCallback>
 8004cc6:	e016      	b.n	8004cf6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	f003 0304 	and.w	r3, r3, #4
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d004      	beq.n	8004cdc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cda:	e00c      	b.n	8004cf6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	f003 0308 	and.w	r3, r3, #8
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d004      	beq.n	8004cf0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004cec:	627b      	str	r3, [r7, #36]	; 0x24
 8004cee:	e002      	b.n	8004cf6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f989 	bl	8005008 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d024      	beq.n	8004d4a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d08:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f963 	bl	8004fe0 <HAL_CAN_TxMailbox1CompleteCallback>
 8004d1a:	e016      	b.n	8004d4a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d004      	beq.n	8004d30 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d28:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d2e:	e00c      	b.n	8004d4a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d004      	beq.n	8004d44 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d40:	627b      	str	r3, [r7, #36]	; 0x24
 8004d42:	e002      	b.n	8004d4a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 f969 	bl	800501c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d024      	beq.n	8004d9e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004d5c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d003      	beq.n	8004d70 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f943 	bl	8004ff4 <HAL_CAN_TxMailbox2CompleteCallback>
 8004d6e:	e016      	b.n	8004d9e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d004      	beq.n	8004d84 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d80:	627b      	str	r3, [r7, #36]	; 0x24
 8004d82:	e00c      	b.n	8004d9e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d004      	beq.n	8004d98 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d94:	627b      	str	r3, [r7, #36]	; 0x24
 8004d96:	e002      	b.n	8004d9e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f000 f949 	bl	8005030 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004d9e:	6a3b      	ldr	r3, [r7, #32]
 8004da0:	f003 0308 	and.w	r3, r3, #8
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00c      	beq.n	8004dc2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	f003 0310 	and.w	r3, r3, #16
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d007      	beq.n	8004dc2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004db8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2210      	movs	r2, #16
 8004dc0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004dc2:	6a3b      	ldr	r3, [r7, #32]
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00b      	beq.n	8004de4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d006      	beq.n	8004de4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2208      	movs	r2, #8
 8004ddc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 f930 	bl	8005044 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d009      	beq.n	8004e02 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	f003 0303 	and.w	r3, r3, #3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d002      	beq.n	8004e02 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7fc fac5 	bl	800138c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004e02:	6a3b      	ldr	r3, [r7, #32]
 8004e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00c      	beq.n	8004e26 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	f003 0310 	and.w	r3, r3, #16
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d007      	beq.n	8004e26 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e18:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004e1c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2210      	movs	r2, #16
 8004e24:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004e26:	6a3b      	ldr	r3, [r7, #32]
 8004e28:	f003 0320 	and.w	r3, r3, #32
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00b      	beq.n	8004e48 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	f003 0308 	and.w	r3, r3, #8
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d006      	beq.n	8004e48 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2208      	movs	r2, #8
 8004e40:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 f912 	bl	800506c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	f003 0310 	and.w	r3, r3, #16
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d009      	beq.n	8004e66 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	f003 0303 	and.w	r3, r3, #3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d002      	beq.n	8004e66 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 f8f9 	bl	8005058 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004e66:	6a3b      	ldr	r3, [r7, #32]
 8004e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00b      	beq.n	8004e88 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	f003 0310 	and.w	r3, r3, #16
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d006      	beq.n	8004e88 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2210      	movs	r2, #16
 8004e80:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f8fc 	bl	8005080 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004e88:	6a3b      	ldr	r3, [r7, #32]
 8004e8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00b      	beq.n	8004eaa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	f003 0308 	and.w	r3, r3, #8
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d006      	beq.n	8004eaa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2208      	movs	r2, #8
 8004ea2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f8f5 	bl	8005094 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004eaa:	6a3b      	ldr	r3, [r7, #32]
 8004eac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d07b      	beq.n	8004fac <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	f003 0304 	and.w	r3, r3, #4
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d072      	beq.n	8004fa4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004ebe:	6a3b      	ldr	r3, [r7, #32]
 8004ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d008      	beq.n	8004eda <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	f043 0301 	orr.w	r3, r3, #1
 8004ed8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004eda:	6a3b      	ldr	r3, [r7, #32]
 8004edc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d008      	beq.n	8004ef6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef0:	f043 0302 	orr.w	r3, r3, #2
 8004ef4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d008      	beq.n	8004f12 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d003      	beq.n	8004f12 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0c:	f043 0304 	orr.w	r3, r3, #4
 8004f10:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004f12:	6a3b      	ldr	r3, [r7, #32]
 8004f14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d043      	beq.n	8004fa4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d03e      	beq.n	8004fa4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004f2c:	2b60      	cmp	r3, #96	; 0x60
 8004f2e:	d02b      	beq.n	8004f88 <HAL_CAN_IRQHandler+0x32a>
 8004f30:	2b60      	cmp	r3, #96	; 0x60
 8004f32:	d82e      	bhi.n	8004f92 <HAL_CAN_IRQHandler+0x334>
 8004f34:	2b50      	cmp	r3, #80	; 0x50
 8004f36:	d022      	beq.n	8004f7e <HAL_CAN_IRQHandler+0x320>
 8004f38:	2b50      	cmp	r3, #80	; 0x50
 8004f3a:	d82a      	bhi.n	8004f92 <HAL_CAN_IRQHandler+0x334>
 8004f3c:	2b40      	cmp	r3, #64	; 0x40
 8004f3e:	d019      	beq.n	8004f74 <HAL_CAN_IRQHandler+0x316>
 8004f40:	2b40      	cmp	r3, #64	; 0x40
 8004f42:	d826      	bhi.n	8004f92 <HAL_CAN_IRQHandler+0x334>
 8004f44:	2b30      	cmp	r3, #48	; 0x30
 8004f46:	d010      	beq.n	8004f6a <HAL_CAN_IRQHandler+0x30c>
 8004f48:	2b30      	cmp	r3, #48	; 0x30
 8004f4a:	d822      	bhi.n	8004f92 <HAL_CAN_IRQHandler+0x334>
 8004f4c:	2b10      	cmp	r3, #16
 8004f4e:	d002      	beq.n	8004f56 <HAL_CAN_IRQHandler+0x2f8>
 8004f50:	2b20      	cmp	r3, #32
 8004f52:	d005      	beq.n	8004f60 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004f54:	e01d      	b.n	8004f92 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f58:	f043 0308 	orr.w	r3, r3, #8
 8004f5c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f5e:	e019      	b.n	8004f94 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f62:	f043 0310 	orr.w	r3, r3, #16
 8004f66:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f68:	e014      	b.n	8004f94 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	f043 0320 	orr.w	r3, r3, #32
 8004f70:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f72:	e00f      	b.n	8004f94 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f7a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f7c:	e00a      	b.n	8004f94 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f84:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f86:	e005      	b.n	8004f94 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f8e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f90:	e000      	b.n	8004f94 <HAL_CAN_IRQHandler+0x336>
            break;
 8004f92:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	699a      	ldr	r2, [r3, #24]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004fa2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2204      	movs	r2, #4
 8004faa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d008      	beq.n	8004fc4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb8:	431a      	orrs	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f872 	bl	80050a8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004fc4:	bf00      	nop
 8004fc6:	3728      	adds	r7, #40	; 0x28
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004fe8:	bf00      	nop
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005038:	bf00      	nop
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f003 0307 	and.w	r3, r3, #7
 80050ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050cc:	4b0c      	ldr	r3, [pc, #48]	; (8005100 <__NVIC_SetPriorityGrouping+0x44>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80050d8:	4013      	ands	r3, r2
 80050da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80050e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050ee:	4a04      	ldr	r2, [pc, #16]	; (8005100 <__NVIC_SetPriorityGrouping+0x44>)
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	60d3      	str	r3, [r2, #12]
}
 80050f4:	bf00      	nop
 80050f6:	3714      	adds	r7, #20
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	e000ed00 	.word	0xe000ed00

08005104 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005104:	b480      	push	{r7}
 8005106:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005108:	4b04      	ldr	r3, [pc, #16]	; (800511c <__NVIC_GetPriorityGrouping+0x18>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	0a1b      	lsrs	r3, r3, #8
 800510e:	f003 0307 	and.w	r3, r3, #7
}
 8005112:	4618      	mov	r0, r3
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr
 800511c:	e000ed00 	.word	0xe000ed00

08005120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	4603      	mov	r3, r0
 8005128:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800512a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800512e:	2b00      	cmp	r3, #0
 8005130:	db0b      	blt.n	800514a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005132:	79fb      	ldrb	r3, [r7, #7]
 8005134:	f003 021f 	and.w	r2, r3, #31
 8005138:	4907      	ldr	r1, [pc, #28]	; (8005158 <__NVIC_EnableIRQ+0x38>)
 800513a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800513e:	095b      	lsrs	r3, r3, #5
 8005140:	2001      	movs	r0, #1
 8005142:	fa00 f202 	lsl.w	r2, r0, r2
 8005146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800514a:	bf00      	nop
 800514c:	370c      	adds	r7, #12
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	e000e100 	.word	0xe000e100

0800515c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	4603      	mov	r3, r0
 8005164:	6039      	str	r1, [r7, #0]
 8005166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800516c:	2b00      	cmp	r3, #0
 800516e:	db0a      	blt.n	8005186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	b2da      	uxtb	r2, r3
 8005174:	490c      	ldr	r1, [pc, #48]	; (80051a8 <__NVIC_SetPriority+0x4c>)
 8005176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800517a:	0112      	lsls	r2, r2, #4
 800517c:	b2d2      	uxtb	r2, r2
 800517e:	440b      	add	r3, r1
 8005180:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005184:	e00a      	b.n	800519c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	b2da      	uxtb	r2, r3
 800518a:	4908      	ldr	r1, [pc, #32]	; (80051ac <__NVIC_SetPriority+0x50>)
 800518c:	79fb      	ldrb	r3, [r7, #7]
 800518e:	f003 030f 	and.w	r3, r3, #15
 8005192:	3b04      	subs	r3, #4
 8005194:	0112      	lsls	r2, r2, #4
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	440b      	add	r3, r1
 800519a:	761a      	strb	r2, [r3, #24]
}
 800519c:	bf00      	nop
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr
 80051a8:	e000e100 	.word	0xe000e100
 80051ac:	e000ed00 	.word	0xe000ed00

080051b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b089      	sub	sp, #36	; 0x24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	f1c3 0307 	rsb	r3, r3, #7
 80051ca:	2b04      	cmp	r3, #4
 80051cc:	bf28      	it	cs
 80051ce:	2304      	movcs	r3, #4
 80051d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	3304      	adds	r3, #4
 80051d6:	2b06      	cmp	r3, #6
 80051d8:	d902      	bls.n	80051e0 <NVIC_EncodePriority+0x30>
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	3b03      	subs	r3, #3
 80051de:	e000      	b.n	80051e2 <NVIC_EncodePriority+0x32>
 80051e0:	2300      	movs	r3, #0
 80051e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051e4:	f04f 32ff 	mov.w	r2, #4294967295
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	fa02 f303 	lsl.w	r3, r2, r3
 80051ee:	43da      	mvns	r2, r3
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	401a      	ands	r2, r3
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051f8:	f04f 31ff 	mov.w	r1, #4294967295
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005202:	43d9      	mvns	r1, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005208:	4313      	orrs	r3, r2
         );
}
 800520a:	4618      	mov	r0, r3
 800520c:	3724      	adds	r7, #36	; 0x24
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005216:	b580      	push	{r7, lr}
 8005218:	b082      	sub	sp, #8
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7ff ff4c 	bl	80050bc <__NVIC_SetPriorityGrouping>
}
 8005224:	bf00      	nop
 8005226:	3708      	adds	r7, #8
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}

0800522c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	4603      	mov	r3, r0
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
 8005238:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800523a:	2300      	movs	r3, #0
 800523c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800523e:	f7ff ff61 	bl	8005104 <__NVIC_GetPriorityGrouping>
 8005242:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	68b9      	ldr	r1, [r7, #8]
 8005248:	6978      	ldr	r0, [r7, #20]
 800524a:	f7ff ffb1 	bl	80051b0 <NVIC_EncodePriority>
 800524e:	4602      	mov	r2, r0
 8005250:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005254:	4611      	mov	r1, r2
 8005256:	4618      	mov	r0, r3
 8005258:	f7ff ff80 	bl	800515c <__NVIC_SetPriority>
}
 800525c:	bf00      	nop
 800525e:	3718      	adds	r7, #24
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	4603      	mov	r3, r0
 800526c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800526e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005272:	4618      	mov	r0, r3
 8005274:	f7ff ff54 	bl	8005120 <__NVIC_EnableIRQ>
}
 8005278:	bf00      	nop
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005288:	2300      	movs	r3, #0
 800528a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800528c:	f7ff f884 	bl	8004398 <HAL_GetTick>
 8005290:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e099      	b.n	80053d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2202      	movs	r2, #2
 80052a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 0201 	bic.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052bc:	e00f      	b.n	80052de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80052be:	f7ff f86b 	bl	8004398 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	2b05      	cmp	r3, #5
 80052ca:	d908      	bls.n	80052de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2203      	movs	r2, #3
 80052d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e078      	b.n	80053d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1e8      	bne.n	80052be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4b38      	ldr	r3, [pc, #224]	; (80053d8 <HAL_DMA_Init+0x158>)
 80052f8:	4013      	ands	r3, r2
 80052fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800530a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005316:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	699b      	ldr	r3, [r3, #24]
 800531c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005322:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a1b      	ldr	r3, [r3, #32]
 8005328:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	4313      	orrs	r3, r2
 800532e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005334:	2b04      	cmp	r3, #4
 8005336:	d107      	bne.n	8005348 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005340:	4313      	orrs	r3, r2
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	4313      	orrs	r3, r2
 8005346:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	695b      	ldr	r3, [r3, #20]
 8005356:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f023 0307 	bic.w	r3, r3, #7
 800535e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536e:	2b04      	cmp	r3, #4
 8005370:	d117      	bne.n	80053a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	4313      	orrs	r3, r2
 800537a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00e      	beq.n	80053a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 fb01 	bl	800598c <DMA_CheckFifoParam>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d008      	beq.n	80053a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2240      	movs	r2, #64	; 0x40
 8005394:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800539e:	2301      	movs	r3, #1
 80053a0:	e016      	b.n	80053d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 fab8 	bl	8005920 <DMA_CalcBaseAndBitshift>
 80053b0:	4603      	mov	r3, r0
 80053b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053b8:	223f      	movs	r2, #63	; 0x3f
 80053ba:	409a      	lsls	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3718      	adds	r7, #24
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	f010803f 	.word	0xf010803f

080053dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b086      	sub	sp, #24
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]
 80053e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053ea:	2300      	movs	r3, #0
 80053ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d101      	bne.n	8005402 <HAL_DMA_Start_IT+0x26>
 80053fe:	2302      	movs	r3, #2
 8005400:	e040      	b.n	8005484 <HAL_DMA_Start_IT+0xa8>
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b01      	cmp	r3, #1
 8005414:	d12f      	bne.n	8005476 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2202      	movs	r2, #2
 800541a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	68b9      	ldr	r1, [r7, #8]
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f000 fa4a 	bl	80058c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005434:	223f      	movs	r2, #63	; 0x3f
 8005436:	409a      	lsls	r2, r3
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f042 0216 	orr.w	r2, r2, #22
 800544a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005450:	2b00      	cmp	r3, #0
 8005452:	d007      	beq.n	8005464 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f042 0208 	orr.w	r2, r2, #8
 8005462:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0201 	orr.w	r2, r2, #1
 8005472:	601a      	str	r2, [r3, #0]
 8005474:	e005      	b.n	8005482 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800547e:	2302      	movs	r3, #2
 8005480:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005482:	7dfb      	ldrb	r3, [r7, #23]
}
 8005484:	4618      	mov	r0, r3
 8005486:	3718      	adds	r7, #24
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005498:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800549a:	f7fe ff7d 	bl	8004398 <HAL_GetTick>
 800549e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d008      	beq.n	80054be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2280      	movs	r2, #128	; 0x80
 80054b0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e052      	b.n	8005564 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f022 0216 	bic.w	r2, r2, #22
 80054cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	695a      	ldr	r2, [r3, #20]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d103      	bne.n	80054ee <HAL_DMA_Abort+0x62>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d007      	beq.n	80054fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f022 0208 	bic.w	r2, r2, #8
 80054fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0201 	bic.w	r2, r2, #1
 800550c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800550e:	e013      	b.n	8005538 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005510:	f7fe ff42 	bl	8004398 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	2b05      	cmp	r3, #5
 800551c:	d90c      	bls.n	8005538 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2220      	movs	r2, #32
 8005522:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2203      	movs	r2, #3
 8005528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e015      	b.n	8005564 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1e4      	bne.n	8005510 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800554a:	223f      	movs	r2, #63	; 0x3f
 800554c:	409a      	lsls	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3710      	adds	r7, #16
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}

0800556c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b02      	cmp	r3, #2
 800557e:	d004      	beq.n	800558a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2280      	movs	r2, #128	; 0x80
 8005584:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e00c      	b.n	80055a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2205      	movs	r2, #5
 800558e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0201 	bic.w	r2, r2, #1
 80055a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80055a2:	2300      	movs	r3, #0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80055b8:	2300      	movs	r3, #0
 80055ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80055bc:	4b8e      	ldr	r3, [pc, #568]	; (80057f8 <HAL_DMA_IRQHandler+0x248>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a8e      	ldr	r2, [pc, #568]	; (80057fc <HAL_DMA_IRQHandler+0x24c>)
 80055c2:	fba2 2303 	umull	r2, r3, r2, r3
 80055c6:	0a9b      	lsrs	r3, r3, #10
 80055c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055da:	2208      	movs	r2, #8
 80055dc:	409a      	lsls	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	4013      	ands	r3, r2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d01a      	beq.n	800561c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 0304 	and.w	r3, r3, #4
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d013      	beq.n	800561c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f022 0204 	bic.w	r2, r2, #4
 8005602:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005608:	2208      	movs	r2, #8
 800560a:	409a      	lsls	r2, r3
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005614:	f043 0201 	orr.w	r2, r3, #1
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005620:	2201      	movs	r2, #1
 8005622:	409a      	lsls	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4013      	ands	r3, r2
 8005628:	2b00      	cmp	r3, #0
 800562a:	d012      	beq.n	8005652 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00b      	beq.n	8005652 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800563e:	2201      	movs	r2, #1
 8005640:	409a      	lsls	r2, r3
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800564a:	f043 0202 	orr.w	r2, r3, #2
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005656:	2204      	movs	r2, #4
 8005658:	409a      	lsls	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	4013      	ands	r3, r2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d012      	beq.n	8005688 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0302 	and.w	r3, r3, #2
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00b      	beq.n	8005688 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005674:	2204      	movs	r2, #4
 8005676:	409a      	lsls	r2, r3
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005680:	f043 0204 	orr.w	r2, r3, #4
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800568c:	2210      	movs	r2, #16
 800568e:	409a      	lsls	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	4013      	ands	r3, r2
 8005694:	2b00      	cmp	r3, #0
 8005696:	d043      	beq.n	8005720 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d03c      	beq.n	8005720 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056aa:	2210      	movs	r2, #16
 80056ac:	409a      	lsls	r2, r3
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d018      	beq.n	80056f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d108      	bne.n	80056e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d024      	beq.n	8005720 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	4798      	blx	r3
 80056de:	e01f      	b.n	8005720 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d01b      	beq.n	8005720 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	4798      	blx	r3
 80056f0:	e016      	b.n	8005720 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d107      	bne.n	8005710 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f022 0208 	bic.w	r2, r2, #8
 800570e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005714:	2b00      	cmp	r3, #0
 8005716:	d003      	beq.n	8005720 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005724:	2220      	movs	r2, #32
 8005726:	409a      	lsls	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4013      	ands	r3, r2
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 808f 	beq.w	8005850 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0310 	and.w	r3, r3, #16
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8087 	beq.w	8005850 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005746:	2220      	movs	r2, #32
 8005748:	409a      	lsls	r2, r3
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005754:	b2db      	uxtb	r3, r3
 8005756:	2b05      	cmp	r3, #5
 8005758:	d136      	bne.n	80057c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 0216 	bic.w	r2, r2, #22
 8005768:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695a      	ldr	r2, [r3, #20]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005778:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577e:	2b00      	cmp	r3, #0
 8005780:	d103      	bne.n	800578a <HAL_DMA_IRQHandler+0x1da>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005786:	2b00      	cmp	r3, #0
 8005788:	d007      	beq.n	800579a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f022 0208 	bic.w	r2, r2, #8
 8005798:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800579e:	223f      	movs	r2, #63	; 0x3f
 80057a0:	409a      	lsls	r2, r3
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d07e      	beq.n	80058bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	4798      	blx	r3
        }
        return;
 80057c6:	e079      	b.n	80058bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d01d      	beq.n	8005812 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10d      	bne.n	8005800 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d031      	beq.n	8005850 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	4798      	blx	r3
 80057f4:	e02c      	b.n	8005850 <HAL_DMA_IRQHandler+0x2a0>
 80057f6:	bf00      	nop
 80057f8:	20000000 	.word	0x20000000
 80057fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005804:	2b00      	cmp	r3, #0
 8005806:	d023      	beq.n	8005850 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	4798      	blx	r3
 8005810:	e01e      	b.n	8005850 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10f      	bne.n	8005840 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0210 	bic.w	r2, r2, #16
 800582e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005844:	2b00      	cmp	r3, #0
 8005846:	d003      	beq.n	8005850 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005854:	2b00      	cmp	r3, #0
 8005856:	d032      	beq.n	80058be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	2b00      	cmp	r3, #0
 8005862:	d022      	beq.n	80058aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2205      	movs	r2, #5
 8005868:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0201 	bic.w	r2, r2, #1
 800587a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	3301      	adds	r3, #1
 8005880:	60bb      	str	r3, [r7, #8]
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	429a      	cmp	r2, r3
 8005886:	d307      	bcc.n	8005898 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0301 	and.w	r3, r3, #1
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f2      	bne.n	800587c <HAL_DMA_IRQHandler+0x2cc>
 8005896:	e000      	b.n	800589a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005898:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d005      	beq.n	80058be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	4798      	blx	r3
 80058ba:	e000      	b.n	80058be <HAL_DMA_IRQHandler+0x30e>
        return;
 80058bc:	bf00      	nop
    }
  }
}
 80058be:	3718      	adds	r7, #24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
 80058d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80058e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	683a      	ldr	r2, [r7, #0]
 80058e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	2b40      	cmp	r3, #64	; 0x40
 80058f0:	d108      	bne.n	8005904 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005902:	e007      	b.n	8005914 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68ba      	ldr	r2, [r7, #8]
 800590a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	60da      	str	r2, [r3, #12]
}
 8005914:	bf00      	nop
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	b2db      	uxtb	r3, r3
 800592e:	3b10      	subs	r3, #16
 8005930:	4a14      	ldr	r2, [pc, #80]	; (8005984 <DMA_CalcBaseAndBitshift+0x64>)
 8005932:	fba2 2303 	umull	r2, r3, r2, r3
 8005936:	091b      	lsrs	r3, r3, #4
 8005938:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800593a:	4a13      	ldr	r2, [pc, #76]	; (8005988 <DMA_CalcBaseAndBitshift+0x68>)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	4413      	add	r3, r2
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	461a      	mov	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b03      	cmp	r3, #3
 800594c:	d909      	bls.n	8005962 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005956:	f023 0303 	bic.w	r3, r3, #3
 800595a:	1d1a      	adds	r2, r3, #4
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	659a      	str	r2, [r3, #88]	; 0x58
 8005960:	e007      	b.n	8005972 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800596a:	f023 0303 	bic.w	r3, r3, #3
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005976:	4618      	mov	r0, r3
 8005978:	3714      	adds	r7, #20
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	aaaaaaab 	.word	0xaaaaaaab
 8005988:	08010b10 	.word	0x08010b10

0800598c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800598c:	b480      	push	{r7}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005994:	2300      	movs	r3, #0
 8005996:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800599c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d11f      	bne.n	80059e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2b03      	cmp	r3, #3
 80059aa:	d856      	bhi.n	8005a5a <DMA_CheckFifoParam+0xce>
 80059ac:	a201      	add	r2, pc, #4	; (adr r2, 80059b4 <DMA_CheckFifoParam+0x28>)
 80059ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b2:	bf00      	nop
 80059b4:	080059c5 	.word	0x080059c5
 80059b8:	080059d7 	.word	0x080059d7
 80059bc:	080059c5 	.word	0x080059c5
 80059c0:	08005a5b 	.word	0x08005a5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d046      	beq.n	8005a5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059d4:	e043      	b.n	8005a5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80059de:	d140      	bne.n	8005a62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059e4:	e03d      	b.n	8005a62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059ee:	d121      	bne.n	8005a34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	2b03      	cmp	r3, #3
 80059f4:	d837      	bhi.n	8005a66 <DMA_CheckFifoParam+0xda>
 80059f6:	a201      	add	r2, pc, #4	; (adr r2, 80059fc <DMA_CheckFifoParam+0x70>)
 80059f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059fc:	08005a0d 	.word	0x08005a0d
 8005a00:	08005a13 	.word	0x08005a13
 8005a04:	08005a0d 	.word	0x08005a0d
 8005a08:	08005a25 	.word	0x08005a25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005a10:	e030      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d025      	beq.n	8005a6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a22:	e022      	b.n	8005a6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a28:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005a2c:	d11f      	bne.n	8005a6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005a32:	e01c      	b.n	8005a6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d903      	bls.n	8005a42 <DMA_CheckFifoParam+0xb6>
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	2b03      	cmp	r3, #3
 8005a3e:	d003      	beq.n	8005a48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005a40:	e018      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	73fb      	strb	r3, [r7, #15]
      break;
 8005a46:	e015      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00e      	beq.n	8005a72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	73fb      	strb	r3, [r7, #15]
      break;
 8005a58:	e00b      	b.n	8005a72 <DMA_CheckFifoParam+0xe6>
      break;
 8005a5a:	bf00      	nop
 8005a5c:	e00a      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
      break;
 8005a5e:	bf00      	nop
 8005a60:	e008      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
      break;
 8005a62:	bf00      	nop
 8005a64:	e006      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
      break;
 8005a66:	bf00      	nop
 8005a68:	e004      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
      break;
 8005a6a:	bf00      	nop
 8005a6c:	e002      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
      break;   
 8005a6e:	bf00      	nop
 8005a70:	e000      	b.n	8005a74 <DMA_CheckFifoParam+0xe8>
      break;
 8005a72:	bf00      	nop
    }
  } 
  
  return status; 
 8005a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3714      	adds	r7, #20
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop

08005a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b089      	sub	sp, #36	; 0x24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005a96:	2300      	movs	r3, #0
 8005a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	61fb      	str	r3, [r7, #28]
 8005a9e:	e16b      	b.n	8005d78 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	69fb      	ldr	r3, [r7, #28]
 8005aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	f040 815a 	bne.w	8005d72 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f003 0303 	and.w	r3, r3, #3
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d005      	beq.n	8005ad6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d130      	bne.n	8005b38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	2203      	movs	r2, #3
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	43db      	mvns	r3, r3
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	4013      	ands	r3, r2
 8005aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	fa02 f303 	lsl.w	r3, r2, r3
 8005afa:	69ba      	ldr	r2, [r7, #24]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	fa02 f303 	lsl.w	r3, r2, r3
 8005b14:	43db      	mvns	r3, r3
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	4013      	ands	r3, r2
 8005b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	091b      	lsrs	r3, r3, #4
 8005b22:	f003 0201 	and.w	r2, r3, #1
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f003 0303 	and.w	r3, r3, #3
 8005b40:	2b03      	cmp	r3, #3
 8005b42:	d017      	beq.n	8005b74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	2203      	movs	r2, #3
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	43db      	mvns	r3, r3
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	005b      	lsls	r3, r3, #1
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	f003 0303 	and.w	r3, r3, #3
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	d123      	bne.n	8005bc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	08da      	lsrs	r2, r3, #3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	3208      	adds	r2, #8
 8005b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	f003 0307 	and.w	r3, r3, #7
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	220f      	movs	r2, #15
 8005b98:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9c:	43db      	mvns	r3, r3
 8005b9e:	69ba      	ldr	r2, [r7, #24]
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	691a      	ldr	r2, [r3, #16]
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	f003 0307 	and.w	r3, r3, #7
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	08da      	lsrs	r2, r3, #3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	3208      	adds	r2, #8
 8005bc2:	69b9      	ldr	r1, [r7, #24]
 8005bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	005b      	lsls	r3, r3, #1
 8005bd2:	2203      	movs	r2, #3
 8005bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd8:	43db      	mvns	r3, r3
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	4013      	ands	r3, r2
 8005bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f003 0203 	and.w	r2, r3, #3
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	005b      	lsls	r3, r3, #1
 8005bec:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	69ba      	ldr	r2, [r7, #24]
 8005bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f000 80b4 	beq.w	8005d72 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]
 8005c0e:	4b60      	ldr	r3, [pc, #384]	; (8005d90 <HAL_GPIO_Init+0x30c>)
 8005c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c12:	4a5f      	ldr	r2, [pc, #380]	; (8005d90 <HAL_GPIO_Init+0x30c>)
 8005c14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c18:	6453      	str	r3, [r2, #68]	; 0x44
 8005c1a:	4b5d      	ldr	r3, [pc, #372]	; (8005d90 <HAL_GPIO_Init+0x30c>)
 8005c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c22:	60fb      	str	r3, [r7, #12]
 8005c24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c26:	4a5b      	ldr	r2, [pc, #364]	; (8005d94 <HAL_GPIO_Init+0x310>)
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	089b      	lsrs	r3, r3, #2
 8005c2c:	3302      	adds	r3, #2
 8005c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f003 0303 	and.w	r3, r3, #3
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	220f      	movs	r2, #15
 8005c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c42:	43db      	mvns	r3, r3
 8005c44:	69ba      	ldr	r2, [r7, #24]
 8005c46:	4013      	ands	r3, r2
 8005c48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a52      	ldr	r2, [pc, #328]	; (8005d98 <HAL_GPIO_Init+0x314>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d02b      	beq.n	8005caa <HAL_GPIO_Init+0x226>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a51      	ldr	r2, [pc, #324]	; (8005d9c <HAL_GPIO_Init+0x318>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d025      	beq.n	8005ca6 <HAL_GPIO_Init+0x222>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a50      	ldr	r2, [pc, #320]	; (8005da0 <HAL_GPIO_Init+0x31c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d01f      	beq.n	8005ca2 <HAL_GPIO_Init+0x21e>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a4f      	ldr	r2, [pc, #316]	; (8005da4 <HAL_GPIO_Init+0x320>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d019      	beq.n	8005c9e <HAL_GPIO_Init+0x21a>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a4e      	ldr	r2, [pc, #312]	; (8005da8 <HAL_GPIO_Init+0x324>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d013      	beq.n	8005c9a <HAL_GPIO_Init+0x216>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a4d      	ldr	r2, [pc, #308]	; (8005dac <HAL_GPIO_Init+0x328>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d00d      	beq.n	8005c96 <HAL_GPIO_Init+0x212>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a4c      	ldr	r2, [pc, #304]	; (8005db0 <HAL_GPIO_Init+0x32c>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d007      	beq.n	8005c92 <HAL_GPIO_Init+0x20e>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a4b      	ldr	r2, [pc, #300]	; (8005db4 <HAL_GPIO_Init+0x330>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d101      	bne.n	8005c8e <HAL_GPIO_Init+0x20a>
 8005c8a:	2307      	movs	r3, #7
 8005c8c:	e00e      	b.n	8005cac <HAL_GPIO_Init+0x228>
 8005c8e:	2308      	movs	r3, #8
 8005c90:	e00c      	b.n	8005cac <HAL_GPIO_Init+0x228>
 8005c92:	2306      	movs	r3, #6
 8005c94:	e00a      	b.n	8005cac <HAL_GPIO_Init+0x228>
 8005c96:	2305      	movs	r3, #5
 8005c98:	e008      	b.n	8005cac <HAL_GPIO_Init+0x228>
 8005c9a:	2304      	movs	r3, #4
 8005c9c:	e006      	b.n	8005cac <HAL_GPIO_Init+0x228>
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e004      	b.n	8005cac <HAL_GPIO_Init+0x228>
 8005ca2:	2302      	movs	r3, #2
 8005ca4:	e002      	b.n	8005cac <HAL_GPIO_Init+0x228>
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e000      	b.n	8005cac <HAL_GPIO_Init+0x228>
 8005caa:	2300      	movs	r3, #0
 8005cac:	69fa      	ldr	r2, [r7, #28]
 8005cae:	f002 0203 	and.w	r2, r2, #3
 8005cb2:	0092      	lsls	r2, r2, #2
 8005cb4:	4093      	lsls	r3, r2
 8005cb6:	69ba      	ldr	r2, [r7, #24]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005cbc:	4935      	ldr	r1, [pc, #212]	; (8005d94 <HAL_GPIO_Init+0x310>)
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	089b      	lsrs	r3, r3, #2
 8005cc2:	3302      	adds	r3, #2
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005cca:	4b3b      	ldr	r3, [pc, #236]	; (8005db8 <HAL_GPIO_Init+0x334>)
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	43db      	mvns	r3, r3
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005cee:	4a32      	ldr	r2, [pc, #200]	; (8005db8 <HAL_GPIO_Init+0x334>)
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005cf4:	4b30      	ldr	r3, [pc, #192]	; (8005db8 <HAL_GPIO_Init+0x334>)
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	43db      	mvns	r3, r3
 8005cfe:	69ba      	ldr	r2, [r7, #24]
 8005d00:	4013      	ands	r3, r2
 8005d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d003      	beq.n	8005d18 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005d10:	69ba      	ldr	r2, [r7, #24]
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d18:	4a27      	ldr	r2, [pc, #156]	; (8005db8 <HAL_GPIO_Init+0x334>)
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005d1e:	4b26      	ldr	r3, [pc, #152]	; (8005db8 <HAL_GPIO_Init+0x334>)
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	43db      	mvns	r3, r3
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005d3a:	69ba      	ldr	r2, [r7, #24]
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d42:	4a1d      	ldr	r2, [pc, #116]	; (8005db8 <HAL_GPIO_Init+0x334>)
 8005d44:	69bb      	ldr	r3, [r7, #24]
 8005d46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005d48:	4b1b      	ldr	r3, [pc, #108]	; (8005db8 <HAL_GPIO_Init+0x334>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	43db      	mvns	r3, r3
 8005d52:	69ba      	ldr	r2, [r7, #24]
 8005d54:	4013      	ands	r3, r2
 8005d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d003      	beq.n	8005d6c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005d64:	69ba      	ldr	r2, [r7, #24]
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005d6c:	4a12      	ldr	r2, [pc, #72]	; (8005db8 <HAL_GPIO_Init+0x334>)
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	3301      	adds	r3, #1
 8005d76:	61fb      	str	r3, [r7, #28]
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	2b0f      	cmp	r3, #15
 8005d7c:	f67f ae90 	bls.w	8005aa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005d80:	bf00      	nop
 8005d82:	bf00      	nop
 8005d84:	3724      	adds	r7, #36	; 0x24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	40023800 	.word	0x40023800
 8005d94:	40013800 	.word	0x40013800
 8005d98:	40020000 	.word	0x40020000
 8005d9c:	40020400 	.word	0x40020400
 8005da0:	40020800 	.word	0x40020800
 8005da4:	40020c00 	.word	0x40020c00
 8005da8:	40021000 	.word	0x40021000
 8005dac:	40021400 	.word	0x40021400
 8005db0:	40021800 	.word	0x40021800
 8005db4:	40021c00 	.word	0x40021c00
 8005db8:	40013c00 	.word	0x40013c00

08005dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	807b      	strh	r3, [r7, #2]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005dcc:	787b      	ldrb	r3, [r7, #1]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005dd2:	887a      	ldrh	r2, [r7, #2]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005dd8:	e003      	b.n	8005de2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005dda:	887b      	ldrh	r3, [r7, #2]
 8005ddc:	041a      	lsls	r2, r3, #16
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	619a      	str	r2, [r3, #24]
}
 8005de2:	bf00      	nop
 8005de4:	370c      	adds	r7, #12
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
	...

08005df0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e267      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d075      	beq.n	8005efa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e0e:	4b88      	ldr	r3, [pc, #544]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 030c 	and.w	r3, r3, #12
 8005e16:	2b04      	cmp	r3, #4
 8005e18:	d00c      	beq.n	8005e34 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e1a:	4b85      	ldr	r3, [pc, #532]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e22:	2b08      	cmp	r3, #8
 8005e24:	d112      	bne.n	8005e4c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e26:	4b82      	ldr	r3, [pc, #520]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e32:	d10b      	bne.n	8005e4c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e34:	4b7e      	ldr	r3, [pc, #504]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d05b      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x108>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d157      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e242      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e54:	d106      	bne.n	8005e64 <HAL_RCC_OscConfig+0x74>
 8005e56:	4b76      	ldr	r3, [pc, #472]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a75      	ldr	r2, [pc, #468]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e60:	6013      	str	r3, [r2, #0]
 8005e62:	e01d      	b.n	8005ea0 <HAL_RCC_OscConfig+0xb0>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e6c:	d10c      	bne.n	8005e88 <HAL_RCC_OscConfig+0x98>
 8005e6e:	4b70      	ldr	r3, [pc, #448]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a6f      	ldr	r2, [pc, #444]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e78:	6013      	str	r3, [r2, #0]
 8005e7a:	4b6d      	ldr	r3, [pc, #436]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a6c      	ldr	r2, [pc, #432]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	e00b      	b.n	8005ea0 <HAL_RCC_OscConfig+0xb0>
 8005e88:	4b69      	ldr	r3, [pc, #420]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a68      	ldr	r2, [pc, #416]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e92:	6013      	str	r3, [r2, #0]
 8005e94:	4b66      	ldr	r3, [pc, #408]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a65      	ldr	r2, [pc, #404]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d013      	beq.n	8005ed0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ea8:	f7fe fa76 	bl	8004398 <HAL_GetTick>
 8005eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005eb0:	f7fe fa72 	bl	8004398 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b64      	cmp	r3, #100	; 0x64
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e207      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ec2:	4b5b      	ldr	r3, [pc, #364]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d0f0      	beq.n	8005eb0 <HAL_RCC_OscConfig+0xc0>
 8005ece:	e014      	b.n	8005efa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ed0:	f7fe fa62 	bl	8004398 <HAL_GetTick>
 8005ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ed8:	f7fe fa5e 	bl	8004398 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b64      	cmp	r3, #100	; 0x64
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e1f3      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005eea:	4b51      	ldr	r3, [pc, #324]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1f0      	bne.n	8005ed8 <HAL_RCC_OscConfig+0xe8>
 8005ef6:	e000      	b.n	8005efa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d063      	beq.n	8005fce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f06:	4b4a      	ldr	r3, [pc, #296]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f003 030c 	and.w	r3, r3, #12
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00b      	beq.n	8005f2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f12:	4b47      	ldr	r3, [pc, #284]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f1a:	2b08      	cmp	r3, #8
 8005f1c:	d11c      	bne.n	8005f58 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f1e:	4b44      	ldr	r3, [pc, #272]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d116      	bne.n	8005f58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f2a:	4b41      	ldr	r3, [pc, #260]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0302 	and.w	r3, r3, #2
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d005      	beq.n	8005f42 <HAL_RCC_OscConfig+0x152>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d001      	beq.n	8005f42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e1c7      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f42:	4b3b      	ldr	r3, [pc, #236]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	00db      	lsls	r3, r3, #3
 8005f50:	4937      	ldr	r1, [pc, #220]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f56:	e03a      	b.n	8005fce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d020      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f60:	4b34      	ldr	r3, [pc, #208]	; (8006034 <HAL_RCC_OscConfig+0x244>)
 8005f62:	2201      	movs	r2, #1
 8005f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f66:	f7fe fa17 	bl	8004398 <HAL_GetTick>
 8005f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f6c:	e008      	b.n	8005f80 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f6e:	f7fe fa13 	bl	8004398 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e1a8      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f80:	4b2b      	ldr	r3, [pc, #172]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d0f0      	beq.n	8005f6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f8c:	4b28      	ldr	r3, [pc, #160]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	00db      	lsls	r3, r3, #3
 8005f9a:	4925      	ldr	r1, [pc, #148]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	600b      	str	r3, [r1, #0]
 8005fa0:	e015      	b.n	8005fce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fa2:	4b24      	ldr	r3, [pc, #144]	; (8006034 <HAL_RCC_OscConfig+0x244>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa8:	f7fe f9f6 	bl	8004398 <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fb0:	f7fe f9f2 	bl	8004398 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e187      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fc2:	4b1b      	ldr	r3, [pc, #108]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 0302 	and.w	r3, r3, #2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d1f0      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0308 	and.w	r3, r3, #8
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d036      	beq.n	8006048 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d016      	beq.n	8006010 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fe2:	4b15      	ldr	r3, [pc, #84]	; (8006038 <HAL_RCC_OscConfig+0x248>)
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fe8:	f7fe f9d6 	bl	8004398 <HAL_GetTick>
 8005fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fee:	e008      	b.n	8006002 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ff0:	f7fe f9d2 	bl	8004398 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e167      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006002:	4b0b      	ldr	r3, [pc, #44]	; (8006030 <HAL_RCC_OscConfig+0x240>)
 8006004:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d0f0      	beq.n	8005ff0 <HAL_RCC_OscConfig+0x200>
 800600e:	e01b      	b.n	8006048 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006010:	4b09      	ldr	r3, [pc, #36]	; (8006038 <HAL_RCC_OscConfig+0x248>)
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006016:	f7fe f9bf 	bl	8004398 <HAL_GetTick>
 800601a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800601c:	e00e      	b.n	800603c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800601e:	f7fe f9bb 	bl	8004398 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d907      	bls.n	800603c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e150      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
 8006030:	40023800 	.word	0x40023800
 8006034:	42470000 	.word	0x42470000
 8006038:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800603c:	4b88      	ldr	r3, [pc, #544]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800603e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1ea      	bne.n	800601e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 8097 	beq.w	8006184 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006056:	2300      	movs	r3, #0
 8006058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800605a:	4b81      	ldr	r3, [pc, #516]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800605c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10f      	bne.n	8006086 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006066:	2300      	movs	r3, #0
 8006068:	60bb      	str	r3, [r7, #8]
 800606a:	4b7d      	ldr	r3, [pc, #500]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800606c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800606e:	4a7c      	ldr	r2, [pc, #496]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 8006070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006074:	6413      	str	r3, [r2, #64]	; 0x40
 8006076:	4b7a      	ldr	r3, [pc, #488]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 8006078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800607e:	60bb      	str	r3, [r7, #8]
 8006080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006082:	2301      	movs	r3, #1
 8006084:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006086:	4b77      	ldr	r3, [pc, #476]	; (8006264 <HAL_RCC_OscConfig+0x474>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800608e:	2b00      	cmp	r3, #0
 8006090:	d118      	bne.n	80060c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006092:	4b74      	ldr	r3, [pc, #464]	; (8006264 <HAL_RCC_OscConfig+0x474>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a73      	ldr	r2, [pc, #460]	; (8006264 <HAL_RCC_OscConfig+0x474>)
 8006098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800609c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800609e:	f7fe f97b 	bl	8004398 <HAL_GetTick>
 80060a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060a4:	e008      	b.n	80060b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060a6:	f7fe f977 	bl	8004398 <HAL_GetTick>
 80060aa:	4602      	mov	r2, r0
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d901      	bls.n	80060b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e10c      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060b8:	4b6a      	ldr	r3, [pc, #424]	; (8006264 <HAL_RCC_OscConfig+0x474>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d0f0      	beq.n	80060a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d106      	bne.n	80060da <HAL_RCC_OscConfig+0x2ea>
 80060cc:	4b64      	ldr	r3, [pc, #400]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80060ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060d0:	4a63      	ldr	r2, [pc, #396]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80060d2:	f043 0301 	orr.w	r3, r3, #1
 80060d6:	6713      	str	r3, [r2, #112]	; 0x70
 80060d8:	e01c      	b.n	8006114 <HAL_RCC_OscConfig+0x324>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	2b05      	cmp	r3, #5
 80060e0:	d10c      	bne.n	80060fc <HAL_RCC_OscConfig+0x30c>
 80060e2:	4b5f      	ldr	r3, [pc, #380]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80060e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e6:	4a5e      	ldr	r2, [pc, #376]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80060e8:	f043 0304 	orr.w	r3, r3, #4
 80060ec:	6713      	str	r3, [r2, #112]	; 0x70
 80060ee:	4b5c      	ldr	r3, [pc, #368]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80060f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f2:	4a5b      	ldr	r2, [pc, #364]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80060f4:	f043 0301 	orr.w	r3, r3, #1
 80060f8:	6713      	str	r3, [r2, #112]	; 0x70
 80060fa:	e00b      	b.n	8006114 <HAL_RCC_OscConfig+0x324>
 80060fc:	4b58      	ldr	r3, [pc, #352]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80060fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006100:	4a57      	ldr	r2, [pc, #348]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 8006102:	f023 0301 	bic.w	r3, r3, #1
 8006106:	6713      	str	r3, [r2, #112]	; 0x70
 8006108:	4b55      	ldr	r3, [pc, #340]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800610a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800610c:	4a54      	ldr	r2, [pc, #336]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800610e:	f023 0304 	bic.w	r3, r3, #4
 8006112:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d015      	beq.n	8006148 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800611c:	f7fe f93c 	bl	8004398 <HAL_GetTick>
 8006120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006122:	e00a      	b.n	800613a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006124:	f7fe f938 	bl	8004398 <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006132:	4293      	cmp	r3, r2
 8006134:	d901      	bls.n	800613a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e0cb      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800613a:	4b49      	ldr	r3, [pc, #292]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800613c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800613e:	f003 0302 	and.w	r3, r3, #2
 8006142:	2b00      	cmp	r3, #0
 8006144:	d0ee      	beq.n	8006124 <HAL_RCC_OscConfig+0x334>
 8006146:	e014      	b.n	8006172 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006148:	f7fe f926 	bl	8004398 <HAL_GetTick>
 800614c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800614e:	e00a      	b.n	8006166 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006150:	f7fe f922 	bl	8004398 <HAL_GetTick>
 8006154:	4602      	mov	r2, r0
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	f241 3288 	movw	r2, #5000	; 0x1388
 800615e:	4293      	cmp	r3, r2
 8006160:	d901      	bls.n	8006166 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e0b5      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006166:	4b3e      	ldr	r3, [pc, #248]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 8006168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800616a:	f003 0302 	and.w	r3, r3, #2
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1ee      	bne.n	8006150 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006172:	7dfb      	ldrb	r3, [r7, #23]
 8006174:	2b01      	cmp	r3, #1
 8006176:	d105      	bne.n	8006184 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006178:	4b39      	ldr	r3, [pc, #228]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800617a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617c:	4a38      	ldr	r2, [pc, #224]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800617e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006182:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 80a1 	beq.w	80062d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800618e:	4b34      	ldr	r3, [pc, #208]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 030c 	and.w	r3, r3, #12
 8006196:	2b08      	cmp	r3, #8
 8006198:	d05c      	beq.n	8006254 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d141      	bne.n	8006226 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061a2:	4b31      	ldr	r3, [pc, #196]	; (8006268 <HAL_RCC_OscConfig+0x478>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a8:	f7fe f8f6 	bl	8004398 <HAL_GetTick>
 80061ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061ae:	e008      	b.n	80061c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061b0:	f7fe f8f2 	bl	8004398 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d901      	bls.n	80061c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80061be:	2303      	movs	r3, #3
 80061c0:	e087      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061c2:	4b27      	ldr	r3, [pc, #156]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1f0      	bne.n	80061b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	69da      	ldr	r2, [r3, #28]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1b      	ldr	r3, [r3, #32]
 80061d6:	431a      	orrs	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061dc:	019b      	lsls	r3, r3, #6
 80061de:	431a      	orrs	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e4:	085b      	lsrs	r3, r3, #1
 80061e6:	3b01      	subs	r3, #1
 80061e8:	041b      	lsls	r3, r3, #16
 80061ea:	431a      	orrs	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f0:	061b      	lsls	r3, r3, #24
 80061f2:	491b      	ldr	r1, [pc, #108]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 80061f4:	4313      	orrs	r3, r2
 80061f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061f8:	4b1b      	ldr	r3, [pc, #108]	; (8006268 <HAL_RCC_OscConfig+0x478>)
 80061fa:	2201      	movs	r2, #1
 80061fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061fe:	f7fe f8cb 	bl	8004398 <HAL_GetTick>
 8006202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006204:	e008      	b.n	8006218 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006206:	f7fe f8c7 	bl	8004398 <HAL_GetTick>
 800620a:	4602      	mov	r2, r0
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d901      	bls.n	8006218 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e05c      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006218:	4b11      	ldr	r3, [pc, #68]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d0f0      	beq.n	8006206 <HAL_RCC_OscConfig+0x416>
 8006224:	e054      	b.n	80062d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006226:	4b10      	ldr	r3, [pc, #64]	; (8006268 <HAL_RCC_OscConfig+0x478>)
 8006228:	2200      	movs	r2, #0
 800622a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800622c:	f7fe f8b4 	bl	8004398 <HAL_GetTick>
 8006230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006232:	e008      	b.n	8006246 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006234:	f7fe f8b0 	bl	8004398 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b02      	cmp	r3, #2
 8006240:	d901      	bls.n	8006246 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e045      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006246:	4b06      	ldr	r3, [pc, #24]	; (8006260 <HAL_RCC_OscConfig+0x470>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1f0      	bne.n	8006234 <HAL_RCC_OscConfig+0x444>
 8006252:	e03d      	b.n	80062d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	699b      	ldr	r3, [r3, #24]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d107      	bne.n	800626c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e038      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
 8006260:	40023800 	.word	0x40023800
 8006264:	40007000 	.word	0x40007000
 8006268:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800626c:	4b1b      	ldr	r3, [pc, #108]	; (80062dc <HAL_RCC_OscConfig+0x4ec>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	699b      	ldr	r3, [r3, #24]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d028      	beq.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006284:	429a      	cmp	r2, r3
 8006286:	d121      	bne.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006292:	429a      	cmp	r2, r3
 8006294:	d11a      	bne.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800629c:	4013      	ands	r3, r2
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80062a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d111      	bne.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b2:	085b      	lsrs	r3, r3, #1
 80062b4:	3b01      	subs	r3, #1
 80062b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d107      	bne.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d001      	beq.n	80062d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e000      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3718      	adds	r7, #24
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40023800 	.word	0x40023800

080062e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d101      	bne.n	80062f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e0cc      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062f4:	4b68      	ldr	r3, [pc, #416]	; (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0307 	and.w	r3, r3, #7
 80062fc:	683a      	ldr	r2, [r7, #0]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d90c      	bls.n	800631c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006302:	4b65      	ldr	r3, [pc, #404]	; (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 8006304:	683a      	ldr	r2, [r7, #0]
 8006306:	b2d2      	uxtb	r2, r2
 8006308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800630a:	4b63      	ldr	r3, [pc, #396]	; (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0307 	and.w	r3, r3, #7
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	429a      	cmp	r2, r3
 8006316:	d001      	beq.n	800631c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e0b8      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0302 	and.w	r3, r3, #2
 8006324:	2b00      	cmp	r3, #0
 8006326:	d020      	beq.n	800636a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0304 	and.w	r3, r3, #4
 8006330:	2b00      	cmp	r3, #0
 8006332:	d005      	beq.n	8006340 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006334:	4b59      	ldr	r3, [pc, #356]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	4a58      	ldr	r2, [pc, #352]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 800633a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800633e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0308 	and.w	r3, r3, #8
 8006348:	2b00      	cmp	r3, #0
 800634a:	d005      	beq.n	8006358 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800634c:	4b53      	ldr	r3, [pc, #332]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	4a52      	ldr	r2, [pc, #328]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006352:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006356:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006358:	4b50      	ldr	r3, [pc, #320]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	494d      	ldr	r1, [pc, #308]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006366:	4313      	orrs	r3, r2
 8006368:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	2b00      	cmp	r3, #0
 8006374:	d044      	beq.n	8006400 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d107      	bne.n	800638e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800637e:	4b47      	ldr	r3, [pc, #284]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d119      	bne.n	80063be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e07f      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	2b02      	cmp	r3, #2
 8006394:	d003      	beq.n	800639e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800639a:	2b03      	cmp	r3, #3
 800639c:	d107      	bne.n	80063ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800639e:	4b3f      	ldr	r3, [pc, #252]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d109      	bne.n	80063be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e06f      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ae:	4b3b      	ldr	r3, [pc, #236]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0302 	and.w	r3, r3, #2
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d101      	bne.n	80063be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e067      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063be:	4b37      	ldr	r3, [pc, #220]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f023 0203 	bic.w	r2, r3, #3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	4934      	ldr	r1, [pc, #208]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063d0:	f7fd ffe2 	bl	8004398 <HAL_GetTick>
 80063d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063d6:	e00a      	b.n	80063ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063d8:	f7fd ffde 	bl	8004398 <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e04f      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ee:	4b2b      	ldr	r3, [pc, #172]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f003 020c 	and.w	r2, r3, #12
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d1eb      	bne.n	80063d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006400:	4b25      	ldr	r3, [pc, #148]	; (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 0307 	and.w	r3, r3, #7
 8006408:	683a      	ldr	r2, [r7, #0]
 800640a:	429a      	cmp	r2, r3
 800640c:	d20c      	bcs.n	8006428 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800640e:	4b22      	ldr	r3, [pc, #136]	; (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 8006410:	683a      	ldr	r2, [r7, #0]
 8006412:	b2d2      	uxtb	r2, r2
 8006414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006416:	4b20      	ldr	r3, [pc, #128]	; (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0307 	and.w	r3, r3, #7
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	429a      	cmp	r2, r3
 8006422:	d001      	beq.n	8006428 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e032      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0304 	and.w	r3, r3, #4
 8006430:	2b00      	cmp	r3, #0
 8006432:	d008      	beq.n	8006446 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006434:	4b19      	ldr	r3, [pc, #100]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	4916      	ldr	r1, [pc, #88]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006442:	4313      	orrs	r3, r2
 8006444:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0308 	and.w	r3, r3, #8
 800644e:	2b00      	cmp	r3, #0
 8006450:	d009      	beq.n	8006466 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006452:	4b12      	ldr	r3, [pc, #72]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	490e      	ldr	r1, [pc, #56]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006462:	4313      	orrs	r3, r2
 8006464:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006466:	f000 f821 	bl	80064ac <HAL_RCC_GetSysClockFreq>
 800646a:	4602      	mov	r2, r0
 800646c:	4b0b      	ldr	r3, [pc, #44]	; (800649c <HAL_RCC_ClockConfig+0x1bc>)
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	091b      	lsrs	r3, r3, #4
 8006472:	f003 030f 	and.w	r3, r3, #15
 8006476:	490a      	ldr	r1, [pc, #40]	; (80064a0 <HAL_RCC_ClockConfig+0x1c0>)
 8006478:	5ccb      	ldrb	r3, [r1, r3]
 800647a:	fa22 f303 	lsr.w	r3, r2, r3
 800647e:	4a09      	ldr	r2, [pc, #36]	; (80064a4 <HAL_RCC_ClockConfig+0x1c4>)
 8006480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006482:	4b09      	ldr	r3, [pc, #36]	; (80064a8 <HAL_RCC_ClockConfig+0x1c8>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4618      	mov	r0, r3
 8006488:	f7fb fdfa 	bl	8002080 <HAL_InitTick>

  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	40023c00 	.word	0x40023c00
 800649c:	40023800 	.word	0x40023800
 80064a0:	08010af8 	.word	0x08010af8
 80064a4:	20000000 	.word	0x20000000
 80064a8:	20000004 	.word	0x20000004

080064ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064b0:	b094      	sub	sp, #80	; 0x50
 80064b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	647b      	str	r3, [r7, #68]	; 0x44
 80064b8:	2300      	movs	r3, #0
 80064ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064bc:	2300      	movs	r3, #0
 80064be:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064c4:	4b79      	ldr	r3, [pc, #484]	; (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	f003 030c 	and.w	r3, r3, #12
 80064cc:	2b08      	cmp	r3, #8
 80064ce:	d00d      	beq.n	80064ec <HAL_RCC_GetSysClockFreq+0x40>
 80064d0:	2b08      	cmp	r3, #8
 80064d2:	f200 80e1 	bhi.w	8006698 <HAL_RCC_GetSysClockFreq+0x1ec>
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d002      	beq.n	80064e0 <HAL_RCC_GetSysClockFreq+0x34>
 80064da:	2b04      	cmp	r3, #4
 80064dc:	d003      	beq.n	80064e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80064de:	e0db      	b.n	8006698 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064e0:	4b73      	ldr	r3, [pc, #460]	; (80066b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80064e2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80064e4:	e0db      	b.n	800669e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064e6:	4b73      	ldr	r3, [pc, #460]	; (80066b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80064e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80064ea:	e0d8      	b.n	800669e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064ec:	4b6f      	ldr	r3, [pc, #444]	; (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064f4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064f6:	4b6d      	ldr	r3, [pc, #436]	; (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d063      	beq.n	80065ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006502:	4b6a      	ldr	r3, [pc, #424]	; (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	099b      	lsrs	r3, r3, #6
 8006508:	2200      	movs	r2, #0
 800650a:	63bb      	str	r3, [r7, #56]	; 0x38
 800650c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800650e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006514:	633b      	str	r3, [r7, #48]	; 0x30
 8006516:	2300      	movs	r3, #0
 8006518:	637b      	str	r3, [r7, #52]	; 0x34
 800651a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800651e:	4622      	mov	r2, r4
 8006520:	462b      	mov	r3, r5
 8006522:	f04f 0000 	mov.w	r0, #0
 8006526:	f04f 0100 	mov.w	r1, #0
 800652a:	0159      	lsls	r1, r3, #5
 800652c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006530:	0150      	lsls	r0, r2, #5
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	4621      	mov	r1, r4
 8006538:	1a51      	subs	r1, r2, r1
 800653a:	6139      	str	r1, [r7, #16]
 800653c:	4629      	mov	r1, r5
 800653e:	eb63 0301 	sbc.w	r3, r3, r1
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	f04f 0200 	mov.w	r2, #0
 8006548:	f04f 0300 	mov.w	r3, #0
 800654c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006550:	4659      	mov	r1, fp
 8006552:	018b      	lsls	r3, r1, #6
 8006554:	4651      	mov	r1, sl
 8006556:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800655a:	4651      	mov	r1, sl
 800655c:	018a      	lsls	r2, r1, #6
 800655e:	4651      	mov	r1, sl
 8006560:	ebb2 0801 	subs.w	r8, r2, r1
 8006564:	4659      	mov	r1, fp
 8006566:	eb63 0901 	sbc.w	r9, r3, r1
 800656a:	f04f 0200 	mov.w	r2, #0
 800656e:	f04f 0300 	mov.w	r3, #0
 8006572:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006576:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800657a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800657e:	4690      	mov	r8, r2
 8006580:	4699      	mov	r9, r3
 8006582:	4623      	mov	r3, r4
 8006584:	eb18 0303 	adds.w	r3, r8, r3
 8006588:	60bb      	str	r3, [r7, #8]
 800658a:	462b      	mov	r3, r5
 800658c:	eb49 0303 	adc.w	r3, r9, r3
 8006590:	60fb      	str	r3, [r7, #12]
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800659e:	4629      	mov	r1, r5
 80065a0:	024b      	lsls	r3, r1, #9
 80065a2:	4621      	mov	r1, r4
 80065a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80065a8:	4621      	mov	r1, r4
 80065aa:	024a      	lsls	r2, r1, #9
 80065ac:	4610      	mov	r0, r2
 80065ae:	4619      	mov	r1, r3
 80065b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065b2:	2200      	movs	r2, #0
 80065b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80065b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80065bc:	f7fa fb64 	bl	8000c88 <__aeabi_uldivmod>
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	4613      	mov	r3, r2
 80065c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065c8:	e058      	b.n	800667c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065ca:	4b38      	ldr	r3, [pc, #224]	; (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	099b      	lsrs	r3, r3, #6
 80065d0:	2200      	movs	r2, #0
 80065d2:	4618      	mov	r0, r3
 80065d4:	4611      	mov	r1, r2
 80065d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80065da:	623b      	str	r3, [r7, #32]
 80065dc:	2300      	movs	r3, #0
 80065de:	627b      	str	r3, [r7, #36]	; 0x24
 80065e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065e4:	4642      	mov	r2, r8
 80065e6:	464b      	mov	r3, r9
 80065e8:	f04f 0000 	mov.w	r0, #0
 80065ec:	f04f 0100 	mov.w	r1, #0
 80065f0:	0159      	lsls	r1, r3, #5
 80065f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065f6:	0150      	lsls	r0, r2, #5
 80065f8:	4602      	mov	r2, r0
 80065fa:	460b      	mov	r3, r1
 80065fc:	4641      	mov	r1, r8
 80065fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8006602:	4649      	mov	r1, r9
 8006604:	eb63 0b01 	sbc.w	fp, r3, r1
 8006608:	f04f 0200 	mov.w	r2, #0
 800660c:	f04f 0300 	mov.w	r3, #0
 8006610:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006614:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006618:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800661c:	ebb2 040a 	subs.w	r4, r2, sl
 8006620:	eb63 050b 	sbc.w	r5, r3, fp
 8006624:	f04f 0200 	mov.w	r2, #0
 8006628:	f04f 0300 	mov.w	r3, #0
 800662c:	00eb      	lsls	r3, r5, #3
 800662e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006632:	00e2      	lsls	r2, r4, #3
 8006634:	4614      	mov	r4, r2
 8006636:	461d      	mov	r5, r3
 8006638:	4643      	mov	r3, r8
 800663a:	18e3      	adds	r3, r4, r3
 800663c:	603b      	str	r3, [r7, #0]
 800663e:	464b      	mov	r3, r9
 8006640:	eb45 0303 	adc.w	r3, r5, r3
 8006644:	607b      	str	r3, [r7, #4]
 8006646:	f04f 0200 	mov.w	r2, #0
 800664a:	f04f 0300 	mov.w	r3, #0
 800664e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006652:	4629      	mov	r1, r5
 8006654:	028b      	lsls	r3, r1, #10
 8006656:	4621      	mov	r1, r4
 8006658:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800665c:	4621      	mov	r1, r4
 800665e:	028a      	lsls	r2, r1, #10
 8006660:	4610      	mov	r0, r2
 8006662:	4619      	mov	r1, r3
 8006664:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006666:	2200      	movs	r2, #0
 8006668:	61bb      	str	r3, [r7, #24]
 800666a:	61fa      	str	r2, [r7, #28]
 800666c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006670:	f7fa fb0a 	bl	8000c88 <__aeabi_uldivmod>
 8006674:	4602      	mov	r2, r0
 8006676:	460b      	mov	r3, r1
 8006678:	4613      	mov	r3, r2
 800667a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800667c:	4b0b      	ldr	r3, [pc, #44]	; (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	0c1b      	lsrs	r3, r3, #16
 8006682:	f003 0303 	and.w	r3, r3, #3
 8006686:	3301      	adds	r3, #1
 8006688:	005b      	lsls	r3, r3, #1
 800668a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800668c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800668e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006690:	fbb2 f3f3 	udiv	r3, r2, r3
 8006694:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006696:	e002      	b.n	800669e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006698:	4b05      	ldr	r3, [pc, #20]	; (80066b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800669a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800669c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800669e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3750      	adds	r7, #80	; 0x50
 80066a4:	46bd      	mov	sp, r7
 80066a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066aa:	bf00      	nop
 80066ac:	40023800 	.word	0x40023800
 80066b0:	00f42400 	.word	0x00f42400
 80066b4:	007a1200 	.word	0x007a1200

080066b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066b8:	b480      	push	{r7}
 80066ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066bc:	4b03      	ldr	r3, [pc, #12]	; (80066cc <HAL_RCC_GetHCLKFreq+0x14>)
 80066be:	681b      	ldr	r3, [r3, #0]
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	20000000 	.word	0x20000000

080066d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80066d4:	f7ff fff0 	bl	80066b8 <HAL_RCC_GetHCLKFreq>
 80066d8:	4602      	mov	r2, r0
 80066da:	4b05      	ldr	r3, [pc, #20]	; (80066f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	0a9b      	lsrs	r3, r3, #10
 80066e0:	f003 0307 	and.w	r3, r3, #7
 80066e4:	4903      	ldr	r1, [pc, #12]	; (80066f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066e6:	5ccb      	ldrb	r3, [r1, r3]
 80066e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	40023800 	.word	0x40023800
 80066f4:	08010b08 	.word	0x08010b08

080066f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80066fc:	f7ff ffdc 	bl	80066b8 <HAL_RCC_GetHCLKFreq>
 8006700:	4602      	mov	r2, r0
 8006702:	4b05      	ldr	r3, [pc, #20]	; (8006718 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	0b5b      	lsrs	r3, r3, #13
 8006708:	f003 0307 	and.w	r3, r3, #7
 800670c:	4903      	ldr	r1, [pc, #12]	; (800671c <HAL_RCC_GetPCLK2Freq+0x24>)
 800670e:	5ccb      	ldrb	r3, [r1, r3]
 8006710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006714:	4618      	mov	r0, r3
 8006716:	bd80      	pop	{r7, pc}
 8006718:	40023800 	.word	0x40023800
 800671c:	08010b08 	.word	0x08010b08

08006720 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	220f      	movs	r2, #15
 800672e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006730:	4b12      	ldr	r3, [pc, #72]	; (800677c <HAL_RCC_GetClockConfig+0x5c>)
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	f003 0203 	and.w	r2, r3, #3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800673c:	4b0f      	ldr	r3, [pc, #60]	; (800677c <HAL_RCC_GetClockConfig+0x5c>)
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006748:	4b0c      	ldr	r3, [pc, #48]	; (800677c <HAL_RCC_GetClockConfig+0x5c>)
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006754:	4b09      	ldr	r3, [pc, #36]	; (800677c <HAL_RCC_GetClockConfig+0x5c>)
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	08db      	lsrs	r3, r3, #3
 800675a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006762:	4b07      	ldr	r3, [pc, #28]	; (8006780 <HAL_RCC_GetClockConfig+0x60>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0207 	and.w	r2, r3, #7
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	601a      	str	r2, [r3, #0]
}
 800676e:	bf00      	nop
 8006770:	370c      	adds	r7, #12
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	40023800 	.word	0x40023800
 8006780:	40023c00 	.word	0x40023c00

08006784 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b082      	sub	sp, #8
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d101      	bne.n	8006796 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e07b      	b.n	800688e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800679a:	2b00      	cmp	r3, #0
 800679c:	d108      	bne.n	80067b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067a6:	d009      	beq.n	80067bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	61da      	str	r2, [r3, #28]
 80067ae:	e005      	b.n	80067bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d106      	bne.n	80067dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7fb faea 	bl	8001db0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2202      	movs	r2, #2
 80067e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006804:	431a      	orrs	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800680e:	431a      	orrs	r2, r3
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	f003 0302 	and.w	r3, r3, #2
 8006818:	431a      	orrs	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	695b      	ldr	r3, [r3, #20]
 800681e:	f003 0301 	and.w	r3, r3, #1
 8006822:	431a      	orrs	r2, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	699b      	ldr	r3, [r3, #24]
 8006828:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800682c:	431a      	orrs	r2, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	69db      	ldr	r3, [r3, #28]
 8006832:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006836:	431a      	orrs	r2, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006840:	ea42 0103 	orr.w	r1, r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006848:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	430a      	orrs	r2, r1
 8006852:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	699b      	ldr	r3, [r3, #24]
 8006858:	0c1b      	lsrs	r3, r3, #16
 800685a:	f003 0104 	and.w	r1, r3, #4
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006862:	f003 0210 	and.w	r2, r3, #16
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	430a      	orrs	r2, r1
 800686c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	69da      	ldr	r2, [r3, #28]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800687c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3708      	adds	r7, #8
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006896:	b580      	push	{r7, lr}
 8006898:	b08c      	sub	sp, #48	; 0x30
 800689a:	af00      	add	r7, sp, #0
 800689c:	60f8      	str	r0, [r7, #12]
 800689e:	60b9      	str	r1, [r7, #8]
 80068a0:	607a      	str	r2, [r7, #4]
 80068a2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80068a4:	2301      	movs	r3, #1
 80068a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80068a8:	2300      	movs	r3, #0
 80068aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d101      	bne.n	80068bc <HAL_SPI_TransmitReceive+0x26>
 80068b8:	2302      	movs	r3, #2
 80068ba:	e18a      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x33c>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068c4:	f7fd fd68 	bl	8004398 <HAL_GetTick>
 80068c8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80068da:	887b      	ldrh	r3, [r7, #2]
 80068dc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80068de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d00f      	beq.n	8006906 <HAL_SPI_TransmitReceive+0x70>
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068ec:	d107      	bne.n	80068fe <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d103      	bne.n	80068fe <HAL_SPI_TransmitReceive+0x68>
 80068f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068fa:	2b04      	cmp	r3, #4
 80068fc:	d003      	beq.n	8006906 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80068fe:	2302      	movs	r3, #2
 8006900:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006904:	e15b      	b.n	8006bbe <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d005      	beq.n	8006918 <HAL_SPI_TransmitReceive+0x82>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d002      	beq.n	8006918 <HAL_SPI_TransmitReceive+0x82>
 8006912:	887b      	ldrh	r3, [r7, #2]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d103      	bne.n	8006920 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800691e:	e14e      	b.n	8006bbe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006926:	b2db      	uxtb	r3, r3
 8006928:	2b04      	cmp	r3, #4
 800692a:	d003      	beq.n	8006934 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2205      	movs	r2, #5
 8006930:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	887a      	ldrh	r2, [r7, #2]
 8006944:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	887a      	ldrh	r2, [r7, #2]
 800694a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	68ba      	ldr	r2, [r7, #8]
 8006950:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	887a      	ldrh	r2, [r7, #2]
 8006956:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	887a      	ldrh	r2, [r7, #2]
 800695c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2200      	movs	r2, #0
 8006962:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2200      	movs	r2, #0
 8006968:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006974:	2b40      	cmp	r3, #64	; 0x40
 8006976:	d007      	beq.n	8006988 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006986:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006990:	d178      	bne.n	8006a84 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d002      	beq.n	80069a0 <HAL_SPI_TransmitReceive+0x10a>
 800699a:	8b7b      	ldrh	r3, [r7, #26]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d166      	bne.n	8006a6e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a4:	881a      	ldrh	r2, [r3, #0]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b0:	1c9a      	adds	r2, r3, #2
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	3b01      	subs	r3, #1
 80069be:	b29a      	uxth	r2, r3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069c4:	e053      	b.n	8006a6e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	f003 0302 	and.w	r3, r3, #2
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d11b      	bne.n	8006a0c <HAL_SPI_TransmitReceive+0x176>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069d8:	b29b      	uxth	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d016      	beq.n	8006a0c <HAL_SPI_TransmitReceive+0x176>
 80069de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d113      	bne.n	8006a0c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e8:	881a      	ldrh	r2, [r3, #0]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f4:	1c9a      	adds	r2, r3, #2
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	3b01      	subs	r3, #1
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	f003 0301 	and.w	r3, r3, #1
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d119      	bne.n	8006a4e <HAL_SPI_TransmitReceive+0x1b8>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d014      	beq.n	8006a4e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68da      	ldr	r2, [r3, #12]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a2e:	b292      	uxth	r2, r2
 8006a30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a36:	1c9a      	adds	r2, r3, #2
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	3b01      	subs	r3, #1
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a4e:	f7fd fca3 	bl	8004398 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d807      	bhi.n	8006a6e <HAL_SPI_TransmitReceive+0x1d8>
 8006a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a64:	d003      	beq.n	8006a6e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006a6c:	e0a7      	b.n	8006bbe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1a6      	bne.n	80069c6 <HAL_SPI_TransmitReceive+0x130>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1a1      	bne.n	80069c6 <HAL_SPI_TransmitReceive+0x130>
 8006a82:	e07c      	b.n	8006b7e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d002      	beq.n	8006a92 <HAL_SPI_TransmitReceive+0x1fc>
 8006a8c:	8b7b      	ldrh	r3, [r7, #26]
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d16b      	bne.n	8006b6a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	330c      	adds	r3, #12
 8006a9c:	7812      	ldrb	r2, [r2, #0]
 8006a9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa4:	1c5a      	adds	r2, r3, #1
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	b29a      	uxth	r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ab8:	e057      	b.n	8006b6a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	f003 0302 	and.w	r3, r3, #2
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d11c      	bne.n	8006b02 <HAL_SPI_TransmitReceive+0x26c>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d017      	beq.n	8006b02 <HAL_SPI_TransmitReceive+0x26c>
 8006ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d114      	bne.n	8006b02 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	330c      	adds	r3, #12
 8006ae2:	7812      	ldrb	r2, [r2, #0]
 8006ae4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aea:	1c5a      	adds	r2, r3, #1
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	3b01      	subs	r3, #1
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006afe:	2300      	movs	r3, #0
 8006b00:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	f003 0301 	and.w	r3, r3, #1
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d119      	bne.n	8006b44 <HAL_SPI_TransmitReceive+0x2ae>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d014      	beq.n	8006b44 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	68da      	ldr	r2, [r3, #12]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b24:	b2d2      	uxtb	r2, r2
 8006b26:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2c:	1c5a      	adds	r2, r3, #1
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	3b01      	subs	r3, #1
 8006b3a:	b29a      	uxth	r2, r3
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b40:	2301      	movs	r3, #1
 8006b42:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b44:	f7fd fc28 	bl	8004398 <HAL_GetTick>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d803      	bhi.n	8006b5c <HAL_SPI_TransmitReceive+0x2c6>
 8006b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b5a:	d102      	bne.n	8006b62 <HAL_SPI_TransmitReceive+0x2cc>
 8006b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d103      	bne.n	8006b6a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006b68:	e029      	b.n	8006bbe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1a2      	bne.n	8006aba <HAL_SPI_TransmitReceive+0x224>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d19d      	bne.n	8006aba <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b82:	68f8      	ldr	r0, [r7, #12]
 8006b84:	f000 f9d0 	bl	8006f28 <SPI_EndRxTxTransaction>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d006      	beq.n	8006b9c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2220      	movs	r2, #32
 8006b98:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006b9a:	e010      	b.n	8006bbe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10b      	bne.n	8006bbc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	617b      	str	r3, [r7, #20]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	617b      	str	r3, [r7, #20]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	617b      	str	r3, [r7, #20]
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	e000      	b.n	8006bbe <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006bbc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006bce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3730      	adds	r7, #48	; 0x30
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
	...

08006bdc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b088      	sub	sp, #32
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006bf4:	69bb      	ldr	r3, [r7, #24]
 8006bf6:	099b      	lsrs	r3, r3, #6
 8006bf8:	f003 0301 	and.w	r3, r3, #1
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d10f      	bne.n	8006c20 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00a      	beq.n	8006c20 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	099b      	lsrs	r3, r3, #6
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d004      	beq.n	8006c20 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	4798      	blx	r3
    return;
 8006c1e:	e0d7      	b.n	8006dd0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	085b      	lsrs	r3, r3, #1
 8006c24:	f003 0301 	and.w	r3, r3, #1
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00a      	beq.n	8006c42 <HAL_SPI_IRQHandler+0x66>
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	09db      	lsrs	r3, r3, #7
 8006c30:	f003 0301 	and.w	r3, r3, #1
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d004      	beq.n	8006c42 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	4798      	blx	r3
    return;
 8006c40:	e0c6      	b.n	8006dd0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	095b      	lsrs	r3, r3, #5
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10c      	bne.n	8006c68 <HAL_SPI_IRQHandler+0x8c>
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	099b      	lsrs	r3, r3, #6
 8006c52:	f003 0301 	and.w	r3, r3, #1
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d106      	bne.n	8006c68 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	0a1b      	lsrs	r3, r3, #8
 8006c5e:	f003 0301 	and.w	r3, r3, #1
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 80b4 	beq.w	8006dd0 <HAL_SPI_IRQHandler+0x1f4>
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	095b      	lsrs	r3, r3, #5
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f000 80ad 	beq.w	8006dd0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006c76:	69bb      	ldr	r3, [r7, #24]
 8006c78:	099b      	lsrs	r3, r3, #6
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d023      	beq.n	8006cca <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b03      	cmp	r3, #3
 8006c8c:	d011      	beq.n	8006cb2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c92:	f043 0204 	orr.w	r2, r3, #4
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	617b      	str	r3, [r7, #20]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	617b      	str	r3, [r7, #20]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	617b      	str	r3, [r7, #20]
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	e00b      	b.n	8006cca <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	613b      	str	r3, [r7, #16]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	613b      	str	r3, [r7, #16]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	613b      	str	r3, [r7, #16]
 8006cc6:	693b      	ldr	r3, [r7, #16]
        return;
 8006cc8:	e082      	b.n	8006dd0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	095b      	lsrs	r3, r3, #5
 8006cce:	f003 0301 	and.w	r3, r3, #1
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d014      	beq.n	8006d00 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cda:	f043 0201 	orr.w	r2, r3, #1
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	60fb      	str	r3, [r7, #12]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	60fb      	str	r3, [r7, #12]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	0a1b      	lsrs	r3, r3, #8
 8006d04:	f003 0301 	and.w	r3, r3, #1
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00c      	beq.n	8006d26 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d10:	f043 0208 	orr.w	r2, r3, #8
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006d18:	2300      	movs	r3, #0
 8006d1a:	60bb      	str	r3, [r7, #8]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	60bb      	str	r3, [r7, #8]
 8006d24:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d04f      	beq.n	8006dce <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	685a      	ldr	r2, [r3, #4]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d3c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2201      	movs	r2, #1
 8006d42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	f003 0302 	and.w	r3, r3, #2
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d104      	bne.n	8006d5a <HAL_SPI_IRQHandler+0x17e>
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	f003 0301 	and.w	r3, r3, #1
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d034      	beq.n	8006dc4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	685a      	ldr	r2, [r3, #4]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f022 0203 	bic.w	r2, r2, #3
 8006d68:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d011      	beq.n	8006d96 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d76:	4a18      	ldr	r2, [pc, #96]	; (8006dd8 <HAL_SPI_IRQHandler+0x1fc>)
 8006d78:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fe fbf4 	bl	800556c <HAL_DMA_Abort_IT>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d005      	beq.n	8006d96 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d8e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d016      	beq.n	8006dcc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006da2:	4a0d      	ldr	r2, [pc, #52]	; (8006dd8 <HAL_SPI_IRQHandler+0x1fc>)
 8006da4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006daa:	4618      	mov	r0, r3
 8006dac:	f7fe fbde 	bl	800556c <HAL_DMA_Abort_IT>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00a      	beq.n	8006dcc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006dc2:	e003      	b.n	8006dcc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f809 	bl	8006ddc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006dca:	e000      	b.n	8006dce <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006dcc:	bf00      	nop
    return;
 8006dce:	bf00      	nop
  }
}
 8006dd0:	3720      	adds	r7, #32
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	08006df1 	.word	0x08006df1

08006ddc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b084      	sub	sp, #16
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2200      	movs	r2, #0
 8006e08:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f7ff ffe6 	bl	8006ddc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e10:	bf00      	nop
 8006e12:	3710      	adds	r7, #16
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b088      	sub	sp, #32
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	603b      	str	r3, [r7, #0]
 8006e24:	4613      	mov	r3, r2
 8006e26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e28:	f7fd fab6 	bl	8004398 <HAL_GetTick>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e30:	1a9b      	subs	r3, r3, r2
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	4413      	add	r3, r2
 8006e36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006e38:	f7fd faae 	bl	8004398 <HAL_GetTick>
 8006e3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006e3e:	4b39      	ldr	r3, [pc, #228]	; (8006f24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	015b      	lsls	r3, r3, #5
 8006e44:	0d1b      	lsrs	r3, r3, #20
 8006e46:	69fa      	ldr	r2, [r7, #28]
 8006e48:	fb02 f303 	mul.w	r3, r2, r3
 8006e4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e4e:	e054      	b.n	8006efa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e56:	d050      	beq.n	8006efa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e58:	f7fd fa9e 	bl	8004398 <HAL_GetTick>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	1ad3      	subs	r3, r2, r3
 8006e62:	69fa      	ldr	r2, [r7, #28]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d902      	bls.n	8006e6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d13d      	bne.n	8006eea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	685a      	ldr	r2, [r3, #4]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006e7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e86:	d111      	bne.n	8006eac <SPI_WaitFlagStateUntilTimeout+0x94>
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e90:	d004      	beq.n	8006e9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e9a:	d107      	bne.n	8006eac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006eaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eb4:	d10f      	bne.n	8006ed6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ed4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e017      	b.n	8006f1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d101      	bne.n	8006ef4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	689a      	ldr	r2, [r3, #8]
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	4013      	ands	r3, r2
 8006f04:	68ba      	ldr	r2, [r7, #8]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	bf0c      	ite	eq
 8006f0a:	2301      	moveq	r3, #1
 8006f0c:	2300      	movne	r3, #0
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	461a      	mov	r2, r3
 8006f12:	79fb      	ldrb	r3, [r7, #7]
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d19b      	bne.n	8006e50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3720      	adds	r7, #32
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	20000000 	.word	0x20000000

08006f28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b088      	sub	sp, #32
 8006f2c:	af02      	add	r7, sp, #8
 8006f2e:	60f8      	str	r0, [r7, #12]
 8006f30:	60b9      	str	r1, [r7, #8]
 8006f32:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006f34:	4b1b      	ldr	r3, [pc, #108]	; (8006fa4 <SPI_EndRxTxTransaction+0x7c>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a1b      	ldr	r2, [pc, #108]	; (8006fa8 <SPI_EndRxTxTransaction+0x80>)
 8006f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f3e:	0d5b      	lsrs	r3, r3, #21
 8006f40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006f44:	fb02 f303 	mul.w	r3, r2, r3
 8006f48:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f52:	d112      	bne.n	8006f7a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	2180      	movs	r1, #128	; 0x80
 8006f5e:	68f8      	ldr	r0, [r7, #12]
 8006f60:	f7ff ff5a 	bl	8006e18 <SPI_WaitFlagStateUntilTimeout>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d016      	beq.n	8006f98 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f6e:	f043 0220 	orr.w	r2, r3, #32
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e00f      	b.n	8006f9a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00a      	beq.n	8006f96 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	3b01      	subs	r3, #1
 8006f84:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f90:	2b80      	cmp	r3, #128	; 0x80
 8006f92:	d0f2      	beq.n	8006f7a <SPI_EndRxTxTransaction+0x52>
 8006f94:	e000      	b.n	8006f98 <SPI_EndRxTxTransaction+0x70>
        break;
 8006f96:	bf00      	nop
  }

  return HAL_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3718      	adds	r7, #24
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop
 8006fa4:	20000000 	.word	0x20000000
 8006fa8:	165e9f81 	.word	0x165e9f81

08006fac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d101      	bne.n	8006fbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e041      	b.n	8007042 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d106      	bne.n	8006fd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f839 	bl	800704a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2202      	movs	r2, #2
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	3304      	adds	r3, #4
 8006fe8:	4619      	mov	r1, r3
 8006fea:	4610      	mov	r0, r2
 8006fec:	f000 f9d8 	bl	80073a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800704a:	b480      	push	{r7}
 800704c:	b083      	sub	sp, #12
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007052:	bf00      	nop
 8007054:	370c      	adds	r7, #12
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
	...

08007060 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007060:	b480      	push	{r7}
 8007062:	b085      	sub	sp, #20
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800706e:	b2db      	uxtb	r3, r3
 8007070:	2b01      	cmp	r3, #1
 8007072:	d001      	beq.n	8007078 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	e04e      	b.n	8007116 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2202      	movs	r2, #2
 800707c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	68da      	ldr	r2, [r3, #12]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f042 0201 	orr.w	r2, r2, #1
 800708e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a23      	ldr	r2, [pc, #140]	; (8007124 <HAL_TIM_Base_Start_IT+0xc4>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d022      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x80>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070a2:	d01d      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x80>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a1f      	ldr	r2, [pc, #124]	; (8007128 <HAL_TIM_Base_Start_IT+0xc8>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d018      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x80>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a1e      	ldr	r2, [pc, #120]	; (800712c <HAL_TIM_Base_Start_IT+0xcc>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d013      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x80>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a1c      	ldr	r2, [pc, #112]	; (8007130 <HAL_TIM_Base_Start_IT+0xd0>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d00e      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x80>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a1b      	ldr	r2, [pc, #108]	; (8007134 <HAL_TIM_Base_Start_IT+0xd4>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d009      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x80>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a19      	ldr	r2, [pc, #100]	; (8007138 <HAL_TIM_Base_Start_IT+0xd8>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d004      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x80>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a18      	ldr	r2, [pc, #96]	; (800713c <HAL_TIM_Base_Start_IT+0xdc>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d111      	bne.n	8007104 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2b06      	cmp	r3, #6
 80070f0:	d010      	beq.n	8007114 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f042 0201 	orr.w	r2, r2, #1
 8007100:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007102:	e007      	b.n	8007114 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0201 	orr.w	r2, r2, #1
 8007112:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	40010000 	.word	0x40010000
 8007128:	40000400 	.word	0x40000400
 800712c:	40000800 	.word	0x40000800
 8007130:	40000c00 	.word	0x40000c00
 8007134:	40010400 	.word	0x40010400
 8007138:	40014000 	.word	0x40014000
 800713c:	40001800 	.word	0x40001800

08007140 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	f003 0302 	and.w	r3, r3, #2
 8007152:	2b02      	cmp	r3, #2
 8007154:	d122      	bne.n	800719c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b02      	cmp	r3, #2
 8007162:	d11b      	bne.n	800719c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f06f 0202 	mvn.w	r2, #2
 800716c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	699b      	ldr	r3, [r3, #24]
 800717a:	f003 0303 	and.w	r3, r3, #3
 800717e:	2b00      	cmp	r3, #0
 8007180:	d003      	beq.n	800718a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f8ee 	bl	8007364 <HAL_TIM_IC_CaptureCallback>
 8007188:	e005      	b.n	8007196 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 f8e0 	bl	8007350 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 f8f1 	bl	8007378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	f003 0304 	and.w	r3, r3, #4
 80071a6:	2b04      	cmp	r3, #4
 80071a8:	d122      	bne.n	80071f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	f003 0304 	and.w	r3, r3, #4
 80071b4:	2b04      	cmp	r3, #4
 80071b6:	d11b      	bne.n	80071f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f06f 0204 	mvn.w	r2, #4
 80071c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2202      	movs	r2, #2
 80071c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d003      	beq.n	80071de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f8c4 	bl	8007364 <HAL_TIM_IC_CaptureCallback>
 80071dc:	e005      	b.n	80071ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f8b6 	bl	8007350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f8c7 	bl	8007378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	f003 0308 	and.w	r3, r3, #8
 80071fa:	2b08      	cmp	r3, #8
 80071fc:	d122      	bne.n	8007244 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	f003 0308 	and.w	r3, r3, #8
 8007208:	2b08      	cmp	r3, #8
 800720a:	d11b      	bne.n	8007244 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f06f 0208 	mvn.w	r2, #8
 8007214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2204      	movs	r2, #4
 800721a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	69db      	ldr	r3, [r3, #28]
 8007222:	f003 0303 	and.w	r3, r3, #3
 8007226:	2b00      	cmp	r3, #0
 8007228:	d003      	beq.n	8007232 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f89a 	bl	8007364 <HAL_TIM_IC_CaptureCallback>
 8007230:	e005      	b.n	800723e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 f88c 	bl	8007350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 f89d 	bl	8007378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	f003 0310 	and.w	r3, r3, #16
 800724e:	2b10      	cmp	r3, #16
 8007250:	d122      	bne.n	8007298 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	f003 0310 	and.w	r3, r3, #16
 800725c:	2b10      	cmp	r3, #16
 800725e:	d11b      	bne.n	8007298 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f06f 0210 	mvn.w	r2, #16
 8007268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2208      	movs	r2, #8
 800726e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	69db      	ldr	r3, [r3, #28]
 8007276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800727a:	2b00      	cmp	r3, #0
 800727c:	d003      	beq.n	8007286 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f870 	bl	8007364 <HAL_TIM_IC_CaptureCallback>
 8007284:	e005      	b.n	8007292 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 f862 	bl	8007350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f873 	bl	8007378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	f003 0301 	and.w	r3, r3, #1
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d10e      	bne.n	80072c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	f003 0301 	and.w	r3, r3, #1
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d107      	bne.n	80072c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f06f 0201 	mvn.w	r2, #1
 80072bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f7fa fcea 	bl	8001c98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ce:	2b80      	cmp	r3, #128	; 0x80
 80072d0:	d10e      	bne.n	80072f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072dc:	2b80      	cmp	r3, #128	; 0x80
 80072de:	d107      	bne.n	80072f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80072e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 f902 	bl	80074f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072fa:	2b40      	cmp	r3, #64	; 0x40
 80072fc:	d10e      	bne.n	800731c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68db      	ldr	r3, [r3, #12]
 8007304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007308:	2b40      	cmp	r3, #64	; 0x40
 800730a:	d107      	bne.n	800731c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f838 	bl	800738c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	f003 0320 	and.w	r3, r3, #32
 8007326:	2b20      	cmp	r3, #32
 8007328:	d10e      	bne.n	8007348 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	f003 0320 	and.w	r3, r3, #32
 8007334:	2b20      	cmp	r3, #32
 8007336:	d107      	bne.n	8007348 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f06f 0220 	mvn.w	r2, #32
 8007340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f8cc 	bl	80074e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007348:	bf00      	nop
 800734a:	3708      	adds	r7, #8
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007358:	bf00      	nop
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800736c:	bf00      	nop
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4a40      	ldr	r2, [pc, #256]	; (80074b4 <TIM_Base_SetConfig+0x114>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d013      	beq.n	80073e0 <TIM_Base_SetConfig+0x40>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073be:	d00f      	beq.n	80073e0 <TIM_Base_SetConfig+0x40>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4a3d      	ldr	r2, [pc, #244]	; (80074b8 <TIM_Base_SetConfig+0x118>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d00b      	beq.n	80073e0 <TIM_Base_SetConfig+0x40>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	4a3c      	ldr	r2, [pc, #240]	; (80074bc <TIM_Base_SetConfig+0x11c>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d007      	beq.n	80073e0 <TIM_Base_SetConfig+0x40>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a3b      	ldr	r2, [pc, #236]	; (80074c0 <TIM_Base_SetConfig+0x120>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d003      	beq.n	80073e0 <TIM_Base_SetConfig+0x40>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a3a      	ldr	r2, [pc, #232]	; (80074c4 <TIM_Base_SetConfig+0x124>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d108      	bne.n	80073f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a2f      	ldr	r2, [pc, #188]	; (80074b4 <TIM_Base_SetConfig+0x114>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d02b      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007400:	d027      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a2c      	ldr	r2, [pc, #176]	; (80074b8 <TIM_Base_SetConfig+0x118>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d023      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a2b      	ldr	r2, [pc, #172]	; (80074bc <TIM_Base_SetConfig+0x11c>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d01f      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a2a      	ldr	r2, [pc, #168]	; (80074c0 <TIM_Base_SetConfig+0x120>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d01b      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a29      	ldr	r2, [pc, #164]	; (80074c4 <TIM_Base_SetConfig+0x124>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d017      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a28      	ldr	r2, [pc, #160]	; (80074c8 <TIM_Base_SetConfig+0x128>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d013      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a27      	ldr	r2, [pc, #156]	; (80074cc <TIM_Base_SetConfig+0x12c>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d00f      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a26      	ldr	r2, [pc, #152]	; (80074d0 <TIM_Base_SetConfig+0x130>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d00b      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a25      	ldr	r2, [pc, #148]	; (80074d4 <TIM_Base_SetConfig+0x134>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d007      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a24      	ldr	r2, [pc, #144]	; (80074d8 <TIM_Base_SetConfig+0x138>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d003      	beq.n	8007452 <TIM_Base_SetConfig+0xb2>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	4a23      	ldr	r2, [pc, #140]	; (80074dc <TIM_Base_SetConfig+0x13c>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d108      	bne.n	8007464 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007458:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	4313      	orrs	r3, r2
 8007462:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	695b      	ldr	r3, [r3, #20]
 800746e:	4313      	orrs	r3, r2
 8007470:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	689a      	ldr	r2, [r3, #8]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a0a      	ldr	r2, [pc, #40]	; (80074b4 <TIM_Base_SetConfig+0x114>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d003      	beq.n	8007498 <TIM_Base_SetConfig+0xf8>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a0c      	ldr	r2, [pc, #48]	; (80074c4 <TIM_Base_SetConfig+0x124>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d103      	bne.n	80074a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	691a      	ldr	r2, [r3, #16]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2201      	movs	r2, #1
 80074a4:	615a      	str	r2, [r3, #20]
}
 80074a6:	bf00      	nop
 80074a8:	3714      	adds	r7, #20
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr
 80074b2:	bf00      	nop
 80074b4:	40010000 	.word	0x40010000
 80074b8:	40000400 	.word	0x40000400
 80074bc:	40000800 	.word	0x40000800
 80074c0:	40000c00 	.word	0x40000c00
 80074c4:	40010400 	.word	0x40010400
 80074c8:	40014000 	.word	0x40014000
 80074cc:	40014400 	.word	0x40014400
 80074d0:	40014800 	.word	0x40014800
 80074d4:	40001800 	.word	0x40001800
 80074d8:	40001c00 	.word	0x40001c00
 80074dc:	40002000 	.word	0x40002000

080074e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074e8:	bf00      	nop
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e03f      	b.n	800759a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d106      	bne.n	8007534 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7fa ff8c 	bl	800244c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2224      	movs	r2, #36	; 0x24
 8007538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	68da      	ldr	r2, [r3, #12]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800754a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 fe35 	bl	80081bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007560:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	695a      	ldr	r2, [r3, #20]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007570:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68da      	ldr	r2, [r3, #12]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007580:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2220      	movs	r2, #32
 800758c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2220      	movs	r2, #32
 8007594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3708      	adds	r7, #8
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}

080075a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b084      	sub	sp, #16
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	60f8      	str	r0, [r7, #12]
 80075aa:	60b9      	str	r1, [r7, #8]
 80075ac:	4613      	mov	r3, r2
 80075ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	2b20      	cmp	r3, #32
 80075ba:	d11d      	bne.n	80075f8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d002      	beq.n	80075c8 <HAL_UART_Receive_IT+0x26>
 80075c2:	88fb      	ldrh	r3, [r7, #6]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d101      	bne.n	80075cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	e016      	b.n	80075fa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d101      	bne.n	80075da <HAL_UART_Receive_IT+0x38>
 80075d6:	2302      	movs	r3, #2
 80075d8:	e00f      	b.n	80075fa <HAL_UART_Receive_IT+0x58>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2201      	movs	r2, #1
 80075de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80075e8:	88fb      	ldrh	r3, [r7, #6]
 80075ea:	461a      	mov	r2, r3
 80075ec:	68b9      	ldr	r1, [r7, #8]
 80075ee:	68f8      	ldr	r0, [r7, #12]
 80075f0:	f000 fbe3 	bl	8007dba <UART_Start_Receive_IT>
 80075f4:	4603      	mov	r3, r0
 80075f6:	e000      	b.n	80075fa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80075f8:	2302      	movs	r3, #2
  }
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
	...

08007604 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b08c      	sub	sp, #48	; 0x30
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	4613      	mov	r3, r2
 8007610:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007618:	b2db      	uxtb	r3, r3
 800761a:	2b20      	cmp	r3, #32
 800761c:	d165      	bne.n	80076ea <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <HAL_UART_Transmit_DMA+0x26>
 8007624:	88fb      	ldrh	r3, [r7, #6]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d101      	bne.n	800762e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	e05e      	b.n	80076ec <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007634:	2b01      	cmp	r3, #1
 8007636:	d101      	bne.n	800763c <HAL_UART_Transmit_DMA+0x38>
 8007638:	2302      	movs	r3, #2
 800763a:	e057      	b.n	80076ec <HAL_UART_Transmit_DMA+0xe8>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	88fa      	ldrh	r2, [r7, #6]
 800764e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	88fa      	ldrh	r2, [r7, #6]
 8007654:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2221      	movs	r2, #33	; 0x21
 8007660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007668:	4a22      	ldr	r2, [pc, #136]	; (80076f4 <HAL_UART_Transmit_DMA+0xf0>)
 800766a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007670:	4a21      	ldr	r2, [pc, #132]	; (80076f8 <HAL_UART_Transmit_DMA+0xf4>)
 8007672:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007678:	4a20      	ldr	r2, [pc, #128]	; (80076fc <HAL_UART_Transmit_DMA+0xf8>)
 800767a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007680:	2200      	movs	r2, #0
 8007682:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007684:	f107 0308 	add.w	r3, r7, #8
 8007688:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800768e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007690:	6819      	ldr	r1, [r3, #0]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	3304      	adds	r3, #4
 8007698:	461a      	mov	r2, r3
 800769a:	88fb      	ldrh	r3, [r7, #6]
 800769c:	f7fd fe9e 	bl	80053dc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80076a8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	3314      	adds	r3, #20
 80076b8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	e853 3f00 	ldrex	r3, [r3]
 80076c0:	617b      	str	r3, [r7, #20]
   return(result);
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	3314      	adds	r3, #20
 80076d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80076d2:	627a      	str	r2, [r7, #36]	; 0x24
 80076d4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d6:	6a39      	ldr	r1, [r7, #32]
 80076d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076da:	e841 2300 	strex	r3, r2, [r1]
 80076de:	61fb      	str	r3, [r7, #28]
   return(result);
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1e5      	bne.n	80076b2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80076e6:	2300      	movs	r3, #0
 80076e8:	e000      	b.n	80076ec <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80076ea:	2302      	movs	r3, #2
  }
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3730      	adds	r7, #48	; 0x30
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	08007c71 	.word	0x08007c71
 80076f8:	08007d0b 	.word	0x08007d0b
 80076fc:	08007d27 	.word	0x08007d27

08007700 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b0ba      	sub	sp, #232	; 0xe8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007726:	2300      	movs	r3, #0
 8007728:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800772c:	2300      	movs	r3, #0
 800772e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007736:	f003 030f 	and.w	r3, r3, #15
 800773a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800773e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007742:	2b00      	cmp	r3, #0
 8007744:	d10f      	bne.n	8007766 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800774a:	f003 0320 	and.w	r3, r3, #32
 800774e:	2b00      	cmp	r3, #0
 8007750:	d009      	beq.n	8007766 <HAL_UART_IRQHandler+0x66>
 8007752:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007756:	f003 0320 	and.w	r3, r3, #32
 800775a:	2b00      	cmp	r3, #0
 800775c:	d003      	beq.n	8007766 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f000 fc70 	bl	8008044 <UART_Receive_IT>
      return;
 8007764:	e256      	b.n	8007c14 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007766:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800776a:	2b00      	cmp	r3, #0
 800776c:	f000 80de 	beq.w	800792c <HAL_UART_IRQHandler+0x22c>
 8007770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007774:	f003 0301 	and.w	r3, r3, #1
 8007778:	2b00      	cmp	r3, #0
 800777a:	d106      	bne.n	800778a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800777c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007780:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 80d1 	beq.w	800792c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800778a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800778e:	f003 0301 	and.w	r3, r3, #1
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00b      	beq.n	80077ae <HAL_UART_IRQHandler+0xae>
 8007796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800779a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d005      	beq.n	80077ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077a6:	f043 0201 	orr.w	r2, r3, #1
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077b2:	f003 0304 	and.w	r3, r3, #4
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00b      	beq.n	80077d2 <HAL_UART_IRQHandler+0xd2>
 80077ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077be:	f003 0301 	and.w	r3, r3, #1
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d005      	beq.n	80077d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ca:	f043 0202 	orr.w	r2, r3, #2
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077d6:	f003 0302 	and.w	r3, r3, #2
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00b      	beq.n	80077f6 <HAL_UART_IRQHandler+0xf6>
 80077de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d005      	beq.n	80077f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ee:	f043 0204 	orr.w	r2, r3, #4
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80077f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077fa:	f003 0308 	and.w	r3, r3, #8
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d011      	beq.n	8007826 <HAL_UART_IRQHandler+0x126>
 8007802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007806:	f003 0320 	and.w	r3, r3, #32
 800780a:	2b00      	cmp	r3, #0
 800780c:	d105      	bne.n	800781a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800780e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b00      	cmp	r3, #0
 8007818:	d005      	beq.n	8007826 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781e:	f043 0208 	orr.w	r2, r3, #8
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782a:	2b00      	cmp	r3, #0
 800782c:	f000 81ed 	beq.w	8007c0a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007834:	f003 0320 	and.w	r3, r3, #32
 8007838:	2b00      	cmp	r3, #0
 800783a:	d008      	beq.n	800784e <HAL_UART_IRQHandler+0x14e>
 800783c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007840:	f003 0320 	and.w	r3, r3, #32
 8007844:	2b00      	cmp	r3, #0
 8007846:	d002      	beq.n	800784e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 fbfb 	bl	8008044 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007858:	2b40      	cmp	r3, #64	; 0x40
 800785a:	bf0c      	ite	eq
 800785c:	2301      	moveq	r3, #1
 800785e:	2300      	movne	r3, #0
 8007860:	b2db      	uxtb	r3, r3
 8007862:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786a:	f003 0308 	and.w	r3, r3, #8
 800786e:	2b00      	cmp	r3, #0
 8007870:	d103      	bne.n	800787a <HAL_UART_IRQHandler+0x17a>
 8007872:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007876:	2b00      	cmp	r3, #0
 8007878:	d04f      	beq.n	800791a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 fb03 	bl	8007e86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	695b      	ldr	r3, [r3, #20]
 8007886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800788a:	2b40      	cmp	r3, #64	; 0x40
 800788c:	d141      	bne.n	8007912 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3314      	adds	r3, #20
 8007894:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007898:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800789c:	e853 3f00 	ldrex	r3, [r3]
 80078a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80078a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	3314      	adds	r3, #20
 80078b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80078ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80078be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80078c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80078ca:	e841 2300 	strex	r3, r2, [r1]
 80078ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80078d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1d9      	bne.n	800788e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d013      	beq.n	800790a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e6:	4a7d      	ldr	r2, [pc, #500]	; (8007adc <HAL_UART_IRQHandler+0x3dc>)
 80078e8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7fd fe3c 	bl	800556c <HAL_DMA_Abort_IT>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d016      	beq.n	8007928 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007904:	4610      	mov	r0, r2
 8007906:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007908:	e00e      	b.n	8007928 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f000 f99a 	bl	8007c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007910:	e00a      	b.n	8007928 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 f996 	bl	8007c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007918:	e006      	b.n	8007928 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f992 	bl	8007c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007926:	e170      	b.n	8007c0a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007928:	bf00      	nop
    return;
 800792a:	e16e      	b.n	8007c0a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007930:	2b01      	cmp	r3, #1
 8007932:	f040 814a 	bne.w	8007bca <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800793a:	f003 0310 	and.w	r3, r3, #16
 800793e:	2b00      	cmp	r3, #0
 8007940:	f000 8143 	beq.w	8007bca <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007948:	f003 0310 	and.w	r3, r3, #16
 800794c:	2b00      	cmp	r3, #0
 800794e:	f000 813c 	beq.w	8007bca <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007952:	2300      	movs	r3, #0
 8007954:	60bb      	str	r3, [r7, #8]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	60bb      	str	r3, [r7, #8]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	60bb      	str	r3, [r7, #8]
 8007966:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	695b      	ldr	r3, [r3, #20]
 800796e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007972:	2b40      	cmp	r3, #64	; 0x40
 8007974:	f040 80b4 	bne.w	8007ae0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007984:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 8140 	beq.w	8007c0e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007992:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007996:	429a      	cmp	r2, r3
 8007998:	f080 8139 	bcs.w	8007c0e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80079a2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a8:	69db      	ldr	r3, [r3, #28]
 80079aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079ae:	f000 8088 	beq.w	8007ac2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	330c      	adds	r3, #12
 80079b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80079c0:	e853 3f00 	ldrex	r3, [r3]
 80079c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80079c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80079cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	330c      	adds	r3, #12
 80079da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80079de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80079e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80079ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80079ee:	e841 2300 	strex	r3, r2, [r1]
 80079f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80079f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d1d9      	bne.n	80079b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	3314      	adds	r3, #20
 8007a04:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a08:	e853 3f00 	ldrex	r3, [r3]
 8007a0c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007a0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007a10:	f023 0301 	bic.w	r3, r3, #1
 8007a14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	3314      	adds	r3, #20
 8007a1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007a22:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007a26:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a28:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007a2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007a2e:	e841 2300 	strex	r3, r2, [r1]
 8007a32:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007a34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d1e1      	bne.n	80079fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	3314      	adds	r3, #20
 8007a40:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a44:	e853 3f00 	ldrex	r3, [r3]
 8007a48:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007a4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	3314      	adds	r3, #20
 8007a5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007a5e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007a60:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a62:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007a64:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007a66:	e841 2300 	strex	r3, r2, [r1]
 8007a6a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007a6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d1e3      	bne.n	8007a3a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2220      	movs	r2, #32
 8007a76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	330c      	adds	r3, #12
 8007a86:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a8a:	e853 3f00 	ldrex	r3, [r3]
 8007a8e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007a90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a92:	f023 0310 	bic.w	r3, r3, #16
 8007a96:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	330c      	adds	r3, #12
 8007aa0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007aa4:	65ba      	str	r2, [r7, #88]	; 0x58
 8007aa6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007aaa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007aac:	e841 2300 	strex	r3, r2, [r1]
 8007ab0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007ab2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d1e3      	bne.n	8007a80 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007abc:	4618      	mov	r0, r3
 8007abe:	f7fd fce5 	bl	800548c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 f8c0 	bl	8007c58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ad8:	e099      	b.n	8007c0e <HAL_UART_IRQHandler+0x50e>
 8007ada:	bf00      	nop
 8007adc:	08007f4d 	.word	0x08007f4d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	1ad3      	subs	r3, r2, r3
 8007aec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f000 808b 	beq.w	8007c12 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007afc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f000 8086 	beq.w	8007c12 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	330c      	adds	r3, #12
 8007b0c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b10:	e853 3f00 	ldrex	r3, [r3]
 8007b14:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	330c      	adds	r3, #12
 8007b26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007b2a:	647a      	str	r2, [r7, #68]	; 0x44
 8007b2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b32:	e841 2300 	strex	r3, r2, [r1]
 8007b36:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1e3      	bne.n	8007b06 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	3314      	adds	r3, #20
 8007b44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b48:	e853 3f00 	ldrex	r3, [r3]
 8007b4c:	623b      	str	r3, [r7, #32]
   return(result);
 8007b4e:	6a3b      	ldr	r3, [r7, #32]
 8007b50:	f023 0301 	bic.w	r3, r3, #1
 8007b54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	3314      	adds	r3, #20
 8007b5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007b62:	633a      	str	r2, [r7, #48]	; 0x30
 8007b64:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b6a:	e841 2300 	strex	r3, r2, [r1]
 8007b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1e3      	bne.n	8007b3e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2220      	movs	r2, #32
 8007b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	330c      	adds	r3, #12
 8007b8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	e853 3f00 	ldrex	r3, [r3]
 8007b92:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f023 0310 	bic.w	r3, r3, #16
 8007b9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	330c      	adds	r3, #12
 8007ba4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007ba8:	61fa      	str	r2, [r7, #28]
 8007baa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bac:	69b9      	ldr	r1, [r7, #24]
 8007bae:	69fa      	ldr	r2, [r7, #28]
 8007bb0:	e841 2300 	strex	r3, r2, [r1]
 8007bb4:	617b      	str	r3, [r7, #20]
   return(result);
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1e3      	bne.n	8007b84 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007bbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f848 	bl	8007c58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bc8:	e023      	b.n	8007c12 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d009      	beq.n	8007bea <HAL_UART_IRQHandler+0x4ea>
 8007bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f9c6 	bl	8007f74 <UART_Transmit_IT>
    return;
 8007be8:	e014      	b.n	8007c14 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00e      	beq.n	8007c14 <HAL_UART_IRQHandler+0x514>
 8007bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d008      	beq.n	8007c14 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 fa06 	bl	8008014 <UART_EndTransmit_IT>
    return;
 8007c08:	e004      	b.n	8007c14 <HAL_UART_IRQHandler+0x514>
    return;
 8007c0a:	bf00      	nop
 8007c0c:	e002      	b.n	8007c14 <HAL_UART_IRQHandler+0x514>
      return;
 8007c0e:	bf00      	nop
 8007c10:	e000      	b.n	8007c14 <HAL_UART_IRQHandler+0x514>
      return;
 8007c12:	bf00      	nop
  }
}
 8007c14:	37e8      	adds	r7, #232	; 0xe8
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop

08007c1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b083      	sub	sp, #12
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c4c:	bf00      	nop
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b083      	sub	sp, #12
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	460b      	mov	r3, r1
 8007c62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c64:	bf00      	nop
 8007c66:	370c      	adds	r7, #12
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b090      	sub	sp, #64	; 0x40
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d137      	bne.n	8007cfc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007c8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c8e:	2200      	movs	r2, #0
 8007c90:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	3314      	adds	r3, #20
 8007c98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c9c:	e853 3f00 	ldrex	r3, [r3]
 8007ca0:	623b      	str	r3, [r7, #32]
   return(result);
 8007ca2:	6a3b      	ldr	r3, [r7, #32]
 8007ca4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ca8:	63bb      	str	r3, [r7, #56]	; 0x38
 8007caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	3314      	adds	r3, #20
 8007cb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007cb2:	633a      	str	r2, [r7, #48]	; 0x30
 8007cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cba:	e841 2300 	strex	r3, r2, [r1]
 8007cbe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d1e5      	bne.n	8007c92 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007cc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	330c      	adds	r3, #12
 8007ccc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	e853 3f00 	ldrex	r3, [r3]
 8007cd4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cdc:	637b      	str	r3, [r7, #52]	; 0x34
 8007cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	330c      	adds	r3, #12
 8007ce4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ce6:	61fa      	str	r2, [r7, #28]
 8007ce8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cea:	69b9      	ldr	r1, [r7, #24]
 8007cec:	69fa      	ldr	r2, [r7, #28]
 8007cee:	e841 2300 	strex	r3, r2, [r1]
 8007cf2:	617b      	str	r3, [r7, #20]
   return(result);
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d1e5      	bne.n	8007cc6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007cfa:	e002      	b.n	8007d02 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007cfc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007cfe:	f7ff ff8d 	bl	8007c1c <HAL_UART_TxCpltCallback>
}
 8007d02:	bf00      	nop
 8007d04:	3740      	adds	r7, #64	; 0x40
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}

08007d0a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b084      	sub	sp, #16
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d16:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f7ff ff89 	bl	8007c30 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d1e:	bf00      	nop
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b084      	sub	sp, #16
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d36:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d42:	2b80      	cmp	r3, #128	; 0x80
 8007d44:	bf0c      	ite	eq
 8007d46:	2301      	moveq	r3, #1
 8007d48:	2300      	movne	r3, #0
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	2b21      	cmp	r3, #33	; 0x21
 8007d58:	d108      	bne.n	8007d6c <UART_DMAError+0x46>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d005      	beq.n	8007d6c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	2200      	movs	r2, #0
 8007d64:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007d66:	68b8      	ldr	r0, [r7, #8]
 8007d68:	f000 f865 	bl	8007e36 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	695b      	ldr	r3, [r3, #20]
 8007d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d76:	2b40      	cmp	r3, #64	; 0x40
 8007d78:	bf0c      	ite	eq
 8007d7a:	2301      	moveq	r3, #1
 8007d7c:	2300      	movne	r3, #0
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	2b22      	cmp	r3, #34	; 0x22
 8007d8c:	d108      	bne.n	8007da0 <UART_DMAError+0x7a>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d005      	beq.n	8007da0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	2200      	movs	r2, #0
 8007d98:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007d9a:	68b8      	ldr	r0, [r7, #8]
 8007d9c:	f000 f873 	bl	8007e86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007da4:	f043 0210 	orr.w	r2, r3, #16
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dac:	68b8      	ldr	r0, [r7, #8]
 8007dae:	f7ff ff49 	bl	8007c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007db2:	bf00      	nop
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007dba:	b480      	push	{r7}
 8007dbc:	b085      	sub	sp, #20
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	60f8      	str	r0, [r7, #12]
 8007dc2:	60b9      	str	r1, [r7, #8]
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	68ba      	ldr	r2, [r7, #8]
 8007dcc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	88fa      	ldrh	r2, [r7, #6]
 8007dd2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	88fa      	ldrh	r2, [r7, #6]
 8007dd8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2222      	movs	r2, #34	; 0x22
 8007de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d007      	beq.n	8007e08 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	68da      	ldr	r2, [r3, #12]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e06:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	695a      	ldr	r2, [r3, #20]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f042 0201 	orr.w	r2, r2, #1
 8007e16:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	68da      	ldr	r2, [r3, #12]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f042 0220 	orr.w	r2, r2, #32
 8007e26:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3714      	adds	r7, #20
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr

08007e36 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007e36:	b480      	push	{r7}
 8007e38:	b089      	sub	sp, #36	; 0x24
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	330c      	adds	r3, #12
 8007e44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	e853 3f00 	ldrex	r3, [r3]
 8007e4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007e54:	61fb      	str	r3, [r7, #28]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	330c      	adds	r3, #12
 8007e5c:	69fa      	ldr	r2, [r7, #28]
 8007e5e:	61ba      	str	r2, [r7, #24]
 8007e60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e62:	6979      	ldr	r1, [r7, #20]
 8007e64:	69ba      	ldr	r2, [r7, #24]
 8007e66:	e841 2300 	strex	r3, r2, [r1]
 8007e6a:	613b      	str	r3, [r7, #16]
   return(result);
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d1e5      	bne.n	8007e3e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2220      	movs	r2, #32
 8007e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007e7a:	bf00      	nop
 8007e7c:	3724      	adds	r7, #36	; 0x24
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr

08007e86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e86:	b480      	push	{r7}
 8007e88:	b095      	sub	sp, #84	; 0x54
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	330c      	adds	r3, #12
 8007e94:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e98:	e853 3f00 	ldrex	r3, [r3]
 8007e9c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ea0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ea4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	330c      	adds	r3, #12
 8007eac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007eae:	643a      	str	r2, [r7, #64]	; 0x40
 8007eb0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007eb4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007eb6:	e841 2300 	strex	r3, r2, [r1]
 8007eba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1e5      	bne.n	8007e8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	3314      	adds	r3, #20
 8007ec8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eca:	6a3b      	ldr	r3, [r7, #32]
 8007ecc:	e853 3f00 	ldrex	r3, [r3]
 8007ed0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	f023 0301 	bic.w	r3, r3, #1
 8007ed8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	3314      	adds	r3, #20
 8007ee0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ee2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007ee4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ee8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007eea:	e841 2300 	strex	r3, r2, [r1]
 8007eee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d1e5      	bne.n	8007ec2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d119      	bne.n	8007f32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	330c      	adds	r3, #12
 8007f04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	e853 3f00 	ldrex	r3, [r3]
 8007f0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	f023 0310 	bic.w	r3, r3, #16
 8007f14:	647b      	str	r3, [r7, #68]	; 0x44
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	330c      	adds	r3, #12
 8007f1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007f1e:	61ba      	str	r2, [r7, #24]
 8007f20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f22:	6979      	ldr	r1, [r7, #20]
 8007f24:	69ba      	ldr	r2, [r7, #24]
 8007f26:	e841 2300 	strex	r3, r2, [r1]
 8007f2a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d1e5      	bne.n	8007efe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2220      	movs	r2, #32
 8007f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007f40:	bf00      	nop
 8007f42:	3754      	adds	r7, #84	; 0x54
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2200      	movs	r2, #0
 8007f64:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f7ff fe6c 	bl	8007c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f6c:	bf00      	nop
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b085      	sub	sp, #20
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	2b21      	cmp	r3, #33	; 0x21
 8007f86:	d13e      	bne.n	8008006 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f90:	d114      	bne.n	8007fbc <UART_Transmit_IT+0x48>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	691b      	ldr	r3, [r3, #16]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d110      	bne.n	8007fbc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	881b      	ldrh	r3, [r3, #0]
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a1b      	ldr	r3, [r3, #32]
 8007fb4:	1c9a      	adds	r2, r3, #2
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	621a      	str	r2, [r3, #32]
 8007fba:	e008      	b.n	8007fce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6a1b      	ldr	r3, [r3, #32]
 8007fc0:	1c59      	adds	r1, r3, #1
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	6211      	str	r1, [r2, #32]
 8007fc6:	781a      	ldrb	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	4619      	mov	r1, r3
 8007fdc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d10f      	bne.n	8008002 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	68da      	ldr	r2, [r3, #12]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ff0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	68da      	ldr	r2, [r3, #12]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008000:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008002:	2300      	movs	r3, #0
 8008004:	e000      	b.n	8008008 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008006:	2302      	movs	r3, #2
  }
}
 8008008:	4618      	mov	r0, r3
 800800a:	3714      	adds	r7, #20
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b082      	sub	sp, #8
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68da      	ldr	r2, [r3, #12]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800802a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2220      	movs	r2, #32
 8008030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f7ff fdf1 	bl	8007c1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	3708      	adds	r7, #8
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b08c      	sub	sp, #48	; 0x30
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008052:	b2db      	uxtb	r3, r3
 8008054:	2b22      	cmp	r3, #34	; 0x22
 8008056:	f040 80ab 	bne.w	80081b0 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008062:	d117      	bne.n	8008094 <UART_Receive_IT+0x50>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	691b      	ldr	r3, [r3, #16]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d113      	bne.n	8008094 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800806c:	2300      	movs	r3, #0
 800806e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008074:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	b29b      	uxth	r3, r3
 800807e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008082:	b29a      	uxth	r2, r3
 8008084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008086:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800808c:	1c9a      	adds	r2, r3, #2
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	629a      	str	r2, [r3, #40]	; 0x28
 8008092:	e026      	b.n	80080e2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008098:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800809a:	2300      	movs	r3, #0
 800809c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080a6:	d007      	beq.n	80080b8 <UART_Receive_IT+0x74>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d10a      	bne.n	80080c6 <UART_Receive_IT+0x82>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	691b      	ldr	r3, [r3, #16]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d106      	bne.n	80080c6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	b2da      	uxtb	r2, r3
 80080c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c2:	701a      	strb	r2, [r3, #0]
 80080c4:	e008      	b.n	80080d8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080d2:	b2da      	uxtb	r2, r3
 80080d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080dc:	1c5a      	adds	r2, r3, #1
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	3b01      	subs	r3, #1
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	4619      	mov	r1, r3
 80080f0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d15a      	bne.n	80081ac <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68da      	ldr	r2, [r3, #12]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f022 0220 	bic.w	r2, r2, #32
 8008104:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	68da      	ldr	r2, [r3, #12]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008114:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	695a      	ldr	r2, [r3, #20]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f022 0201 	bic.w	r2, r2, #1
 8008124:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2220      	movs	r2, #32
 800812a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008132:	2b01      	cmp	r3, #1
 8008134:	d135      	bne.n	80081a2 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	330c      	adds	r3, #12
 8008142:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	613b      	str	r3, [r7, #16]
   return(result);
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	f023 0310 	bic.w	r3, r3, #16
 8008152:	627b      	str	r3, [r7, #36]	; 0x24
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	330c      	adds	r3, #12
 800815a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800815c:	623a      	str	r2, [r7, #32]
 800815e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008160:	69f9      	ldr	r1, [r7, #28]
 8008162:	6a3a      	ldr	r2, [r7, #32]
 8008164:	e841 2300 	strex	r3, r2, [r1]
 8008168:	61bb      	str	r3, [r7, #24]
   return(result);
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1e5      	bne.n	800813c <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 0310 	and.w	r3, r3, #16
 800817a:	2b10      	cmp	r3, #16
 800817c:	d10a      	bne.n	8008194 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800817e:	2300      	movs	r3, #0
 8008180:	60fb      	str	r3, [r7, #12]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	60fb      	str	r3, [r7, #12]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	60fb      	str	r3, [r7, #12]
 8008192:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008198:	4619      	mov	r1, r3
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f7ff fd5c 	bl	8007c58 <HAL_UARTEx_RxEventCallback>
 80081a0:	e002      	b.n	80081a8 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f7fa fa0a 	bl	80025bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80081a8:	2300      	movs	r3, #0
 80081aa:	e002      	b.n	80081b2 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	e000      	b.n	80081b2 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80081b0:	2302      	movs	r3, #2
  }
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3730      	adds	r7, #48	; 0x30
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
	...

080081bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80081bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081c0:	b0c0      	sub	sp, #256	; 0x100
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80081c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80081d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081d8:	68d9      	ldr	r1, [r3, #12]
 80081da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	ea40 0301 	orr.w	r3, r0, r1
 80081e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80081e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081ea:	689a      	ldr	r2, [r3, #8]
 80081ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081f0:	691b      	ldr	r3, [r3, #16]
 80081f2:	431a      	orrs	r2, r3
 80081f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081f8:	695b      	ldr	r3, [r3, #20]
 80081fa:	431a      	orrs	r2, r3
 80081fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008200:	69db      	ldr	r3, [r3, #28]
 8008202:	4313      	orrs	r3, r2
 8008204:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008214:	f021 010c 	bic.w	r1, r1, #12
 8008218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008222:	430b      	orrs	r3, r1
 8008224:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	695b      	ldr	r3, [r3, #20]
 800822e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008236:	6999      	ldr	r1, [r3, #24]
 8008238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	ea40 0301 	orr.w	r3, r0, r1
 8008242:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	4b8f      	ldr	r3, [pc, #572]	; (8008488 <UART_SetConfig+0x2cc>)
 800824c:	429a      	cmp	r2, r3
 800824e:	d005      	beq.n	800825c <UART_SetConfig+0xa0>
 8008250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	4b8d      	ldr	r3, [pc, #564]	; (800848c <UART_SetConfig+0x2d0>)
 8008258:	429a      	cmp	r2, r3
 800825a:	d104      	bne.n	8008266 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800825c:	f7fe fa4c 	bl	80066f8 <HAL_RCC_GetPCLK2Freq>
 8008260:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008264:	e003      	b.n	800826e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008266:	f7fe fa33 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 800826a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800826e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008272:	69db      	ldr	r3, [r3, #28]
 8008274:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008278:	f040 810c 	bne.w	8008494 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800827c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008280:	2200      	movs	r2, #0
 8008282:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008286:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800828a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800828e:	4622      	mov	r2, r4
 8008290:	462b      	mov	r3, r5
 8008292:	1891      	adds	r1, r2, r2
 8008294:	65b9      	str	r1, [r7, #88]	; 0x58
 8008296:	415b      	adcs	r3, r3
 8008298:	65fb      	str	r3, [r7, #92]	; 0x5c
 800829a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800829e:	4621      	mov	r1, r4
 80082a0:	eb12 0801 	adds.w	r8, r2, r1
 80082a4:	4629      	mov	r1, r5
 80082a6:	eb43 0901 	adc.w	r9, r3, r1
 80082aa:	f04f 0200 	mov.w	r2, #0
 80082ae:	f04f 0300 	mov.w	r3, #0
 80082b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80082b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80082ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80082be:	4690      	mov	r8, r2
 80082c0:	4699      	mov	r9, r3
 80082c2:	4623      	mov	r3, r4
 80082c4:	eb18 0303 	adds.w	r3, r8, r3
 80082c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80082cc:	462b      	mov	r3, r5
 80082ce:	eb49 0303 	adc.w	r3, r9, r3
 80082d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80082d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80082e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80082e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80082ea:	460b      	mov	r3, r1
 80082ec:	18db      	adds	r3, r3, r3
 80082ee:	653b      	str	r3, [r7, #80]	; 0x50
 80082f0:	4613      	mov	r3, r2
 80082f2:	eb42 0303 	adc.w	r3, r2, r3
 80082f6:	657b      	str	r3, [r7, #84]	; 0x54
 80082f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80082fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008300:	f7f8 fcc2 	bl	8000c88 <__aeabi_uldivmod>
 8008304:	4602      	mov	r2, r0
 8008306:	460b      	mov	r3, r1
 8008308:	4b61      	ldr	r3, [pc, #388]	; (8008490 <UART_SetConfig+0x2d4>)
 800830a:	fba3 2302 	umull	r2, r3, r3, r2
 800830e:	095b      	lsrs	r3, r3, #5
 8008310:	011c      	lsls	r4, r3, #4
 8008312:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008316:	2200      	movs	r2, #0
 8008318:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800831c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008320:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008324:	4642      	mov	r2, r8
 8008326:	464b      	mov	r3, r9
 8008328:	1891      	adds	r1, r2, r2
 800832a:	64b9      	str	r1, [r7, #72]	; 0x48
 800832c:	415b      	adcs	r3, r3
 800832e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008330:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008334:	4641      	mov	r1, r8
 8008336:	eb12 0a01 	adds.w	sl, r2, r1
 800833a:	4649      	mov	r1, r9
 800833c:	eb43 0b01 	adc.w	fp, r3, r1
 8008340:	f04f 0200 	mov.w	r2, #0
 8008344:	f04f 0300 	mov.w	r3, #0
 8008348:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800834c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008350:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008354:	4692      	mov	sl, r2
 8008356:	469b      	mov	fp, r3
 8008358:	4643      	mov	r3, r8
 800835a:	eb1a 0303 	adds.w	r3, sl, r3
 800835e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008362:	464b      	mov	r3, r9
 8008364:	eb4b 0303 	adc.w	r3, fp, r3
 8008368:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800836c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008378:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800837c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008380:	460b      	mov	r3, r1
 8008382:	18db      	adds	r3, r3, r3
 8008384:	643b      	str	r3, [r7, #64]	; 0x40
 8008386:	4613      	mov	r3, r2
 8008388:	eb42 0303 	adc.w	r3, r2, r3
 800838c:	647b      	str	r3, [r7, #68]	; 0x44
 800838e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008392:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008396:	f7f8 fc77 	bl	8000c88 <__aeabi_uldivmod>
 800839a:	4602      	mov	r2, r0
 800839c:	460b      	mov	r3, r1
 800839e:	4611      	mov	r1, r2
 80083a0:	4b3b      	ldr	r3, [pc, #236]	; (8008490 <UART_SetConfig+0x2d4>)
 80083a2:	fba3 2301 	umull	r2, r3, r3, r1
 80083a6:	095b      	lsrs	r3, r3, #5
 80083a8:	2264      	movs	r2, #100	; 0x64
 80083aa:	fb02 f303 	mul.w	r3, r2, r3
 80083ae:	1acb      	subs	r3, r1, r3
 80083b0:	00db      	lsls	r3, r3, #3
 80083b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80083b6:	4b36      	ldr	r3, [pc, #216]	; (8008490 <UART_SetConfig+0x2d4>)
 80083b8:	fba3 2302 	umull	r2, r3, r3, r2
 80083bc:	095b      	lsrs	r3, r3, #5
 80083be:	005b      	lsls	r3, r3, #1
 80083c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80083c4:	441c      	add	r4, r3
 80083c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083ca:	2200      	movs	r2, #0
 80083cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80083d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80083d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80083d8:	4642      	mov	r2, r8
 80083da:	464b      	mov	r3, r9
 80083dc:	1891      	adds	r1, r2, r2
 80083de:	63b9      	str	r1, [r7, #56]	; 0x38
 80083e0:	415b      	adcs	r3, r3
 80083e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80083e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80083e8:	4641      	mov	r1, r8
 80083ea:	1851      	adds	r1, r2, r1
 80083ec:	6339      	str	r1, [r7, #48]	; 0x30
 80083ee:	4649      	mov	r1, r9
 80083f0:	414b      	adcs	r3, r1
 80083f2:	637b      	str	r3, [r7, #52]	; 0x34
 80083f4:	f04f 0200 	mov.w	r2, #0
 80083f8:	f04f 0300 	mov.w	r3, #0
 80083fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008400:	4659      	mov	r1, fp
 8008402:	00cb      	lsls	r3, r1, #3
 8008404:	4651      	mov	r1, sl
 8008406:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800840a:	4651      	mov	r1, sl
 800840c:	00ca      	lsls	r2, r1, #3
 800840e:	4610      	mov	r0, r2
 8008410:	4619      	mov	r1, r3
 8008412:	4603      	mov	r3, r0
 8008414:	4642      	mov	r2, r8
 8008416:	189b      	adds	r3, r3, r2
 8008418:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800841c:	464b      	mov	r3, r9
 800841e:	460a      	mov	r2, r1
 8008420:	eb42 0303 	adc.w	r3, r2, r3
 8008424:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008434:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008438:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800843c:	460b      	mov	r3, r1
 800843e:	18db      	adds	r3, r3, r3
 8008440:	62bb      	str	r3, [r7, #40]	; 0x28
 8008442:	4613      	mov	r3, r2
 8008444:	eb42 0303 	adc.w	r3, r2, r3
 8008448:	62fb      	str	r3, [r7, #44]	; 0x2c
 800844a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800844e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008452:	f7f8 fc19 	bl	8000c88 <__aeabi_uldivmod>
 8008456:	4602      	mov	r2, r0
 8008458:	460b      	mov	r3, r1
 800845a:	4b0d      	ldr	r3, [pc, #52]	; (8008490 <UART_SetConfig+0x2d4>)
 800845c:	fba3 1302 	umull	r1, r3, r3, r2
 8008460:	095b      	lsrs	r3, r3, #5
 8008462:	2164      	movs	r1, #100	; 0x64
 8008464:	fb01 f303 	mul.w	r3, r1, r3
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	00db      	lsls	r3, r3, #3
 800846c:	3332      	adds	r3, #50	; 0x32
 800846e:	4a08      	ldr	r2, [pc, #32]	; (8008490 <UART_SetConfig+0x2d4>)
 8008470:	fba2 2303 	umull	r2, r3, r2, r3
 8008474:	095b      	lsrs	r3, r3, #5
 8008476:	f003 0207 	and.w	r2, r3, #7
 800847a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4422      	add	r2, r4
 8008482:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008484:	e105      	b.n	8008692 <UART_SetConfig+0x4d6>
 8008486:	bf00      	nop
 8008488:	40011000 	.word	0x40011000
 800848c:	40011400 	.word	0x40011400
 8008490:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008498:	2200      	movs	r2, #0
 800849a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800849e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80084a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80084a6:	4642      	mov	r2, r8
 80084a8:	464b      	mov	r3, r9
 80084aa:	1891      	adds	r1, r2, r2
 80084ac:	6239      	str	r1, [r7, #32]
 80084ae:	415b      	adcs	r3, r3
 80084b0:	627b      	str	r3, [r7, #36]	; 0x24
 80084b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80084b6:	4641      	mov	r1, r8
 80084b8:	1854      	adds	r4, r2, r1
 80084ba:	4649      	mov	r1, r9
 80084bc:	eb43 0501 	adc.w	r5, r3, r1
 80084c0:	f04f 0200 	mov.w	r2, #0
 80084c4:	f04f 0300 	mov.w	r3, #0
 80084c8:	00eb      	lsls	r3, r5, #3
 80084ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80084ce:	00e2      	lsls	r2, r4, #3
 80084d0:	4614      	mov	r4, r2
 80084d2:	461d      	mov	r5, r3
 80084d4:	4643      	mov	r3, r8
 80084d6:	18e3      	adds	r3, r4, r3
 80084d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80084dc:	464b      	mov	r3, r9
 80084de:	eb45 0303 	adc.w	r3, r5, r3
 80084e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80084e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80084f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80084f6:	f04f 0200 	mov.w	r2, #0
 80084fa:	f04f 0300 	mov.w	r3, #0
 80084fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008502:	4629      	mov	r1, r5
 8008504:	008b      	lsls	r3, r1, #2
 8008506:	4621      	mov	r1, r4
 8008508:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800850c:	4621      	mov	r1, r4
 800850e:	008a      	lsls	r2, r1, #2
 8008510:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008514:	f7f8 fbb8 	bl	8000c88 <__aeabi_uldivmod>
 8008518:	4602      	mov	r2, r0
 800851a:	460b      	mov	r3, r1
 800851c:	4b60      	ldr	r3, [pc, #384]	; (80086a0 <UART_SetConfig+0x4e4>)
 800851e:	fba3 2302 	umull	r2, r3, r3, r2
 8008522:	095b      	lsrs	r3, r3, #5
 8008524:	011c      	lsls	r4, r3, #4
 8008526:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800852a:	2200      	movs	r2, #0
 800852c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008530:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008534:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008538:	4642      	mov	r2, r8
 800853a:	464b      	mov	r3, r9
 800853c:	1891      	adds	r1, r2, r2
 800853e:	61b9      	str	r1, [r7, #24]
 8008540:	415b      	adcs	r3, r3
 8008542:	61fb      	str	r3, [r7, #28]
 8008544:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008548:	4641      	mov	r1, r8
 800854a:	1851      	adds	r1, r2, r1
 800854c:	6139      	str	r1, [r7, #16]
 800854e:	4649      	mov	r1, r9
 8008550:	414b      	adcs	r3, r1
 8008552:	617b      	str	r3, [r7, #20]
 8008554:	f04f 0200 	mov.w	r2, #0
 8008558:	f04f 0300 	mov.w	r3, #0
 800855c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008560:	4659      	mov	r1, fp
 8008562:	00cb      	lsls	r3, r1, #3
 8008564:	4651      	mov	r1, sl
 8008566:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800856a:	4651      	mov	r1, sl
 800856c:	00ca      	lsls	r2, r1, #3
 800856e:	4610      	mov	r0, r2
 8008570:	4619      	mov	r1, r3
 8008572:	4603      	mov	r3, r0
 8008574:	4642      	mov	r2, r8
 8008576:	189b      	adds	r3, r3, r2
 8008578:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800857c:	464b      	mov	r3, r9
 800857e:	460a      	mov	r2, r1
 8008580:	eb42 0303 	adc.w	r3, r2, r3
 8008584:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	2200      	movs	r2, #0
 8008590:	67bb      	str	r3, [r7, #120]	; 0x78
 8008592:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008594:	f04f 0200 	mov.w	r2, #0
 8008598:	f04f 0300 	mov.w	r3, #0
 800859c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80085a0:	4649      	mov	r1, r9
 80085a2:	008b      	lsls	r3, r1, #2
 80085a4:	4641      	mov	r1, r8
 80085a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085aa:	4641      	mov	r1, r8
 80085ac:	008a      	lsls	r2, r1, #2
 80085ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80085b2:	f7f8 fb69 	bl	8000c88 <__aeabi_uldivmod>
 80085b6:	4602      	mov	r2, r0
 80085b8:	460b      	mov	r3, r1
 80085ba:	4b39      	ldr	r3, [pc, #228]	; (80086a0 <UART_SetConfig+0x4e4>)
 80085bc:	fba3 1302 	umull	r1, r3, r3, r2
 80085c0:	095b      	lsrs	r3, r3, #5
 80085c2:	2164      	movs	r1, #100	; 0x64
 80085c4:	fb01 f303 	mul.w	r3, r1, r3
 80085c8:	1ad3      	subs	r3, r2, r3
 80085ca:	011b      	lsls	r3, r3, #4
 80085cc:	3332      	adds	r3, #50	; 0x32
 80085ce:	4a34      	ldr	r2, [pc, #208]	; (80086a0 <UART_SetConfig+0x4e4>)
 80085d0:	fba2 2303 	umull	r2, r3, r2, r3
 80085d4:	095b      	lsrs	r3, r3, #5
 80085d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80085da:	441c      	add	r4, r3
 80085dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085e0:	2200      	movs	r2, #0
 80085e2:	673b      	str	r3, [r7, #112]	; 0x70
 80085e4:	677a      	str	r2, [r7, #116]	; 0x74
 80085e6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80085ea:	4642      	mov	r2, r8
 80085ec:	464b      	mov	r3, r9
 80085ee:	1891      	adds	r1, r2, r2
 80085f0:	60b9      	str	r1, [r7, #8]
 80085f2:	415b      	adcs	r3, r3
 80085f4:	60fb      	str	r3, [r7, #12]
 80085f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80085fa:	4641      	mov	r1, r8
 80085fc:	1851      	adds	r1, r2, r1
 80085fe:	6039      	str	r1, [r7, #0]
 8008600:	4649      	mov	r1, r9
 8008602:	414b      	adcs	r3, r1
 8008604:	607b      	str	r3, [r7, #4]
 8008606:	f04f 0200 	mov.w	r2, #0
 800860a:	f04f 0300 	mov.w	r3, #0
 800860e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008612:	4659      	mov	r1, fp
 8008614:	00cb      	lsls	r3, r1, #3
 8008616:	4651      	mov	r1, sl
 8008618:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800861c:	4651      	mov	r1, sl
 800861e:	00ca      	lsls	r2, r1, #3
 8008620:	4610      	mov	r0, r2
 8008622:	4619      	mov	r1, r3
 8008624:	4603      	mov	r3, r0
 8008626:	4642      	mov	r2, r8
 8008628:	189b      	adds	r3, r3, r2
 800862a:	66bb      	str	r3, [r7, #104]	; 0x68
 800862c:	464b      	mov	r3, r9
 800862e:	460a      	mov	r2, r1
 8008630:	eb42 0303 	adc.w	r3, r2, r3
 8008634:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	663b      	str	r3, [r7, #96]	; 0x60
 8008640:	667a      	str	r2, [r7, #100]	; 0x64
 8008642:	f04f 0200 	mov.w	r2, #0
 8008646:	f04f 0300 	mov.w	r3, #0
 800864a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800864e:	4649      	mov	r1, r9
 8008650:	008b      	lsls	r3, r1, #2
 8008652:	4641      	mov	r1, r8
 8008654:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008658:	4641      	mov	r1, r8
 800865a:	008a      	lsls	r2, r1, #2
 800865c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008660:	f7f8 fb12 	bl	8000c88 <__aeabi_uldivmod>
 8008664:	4602      	mov	r2, r0
 8008666:	460b      	mov	r3, r1
 8008668:	4b0d      	ldr	r3, [pc, #52]	; (80086a0 <UART_SetConfig+0x4e4>)
 800866a:	fba3 1302 	umull	r1, r3, r3, r2
 800866e:	095b      	lsrs	r3, r3, #5
 8008670:	2164      	movs	r1, #100	; 0x64
 8008672:	fb01 f303 	mul.w	r3, r1, r3
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	011b      	lsls	r3, r3, #4
 800867a:	3332      	adds	r3, #50	; 0x32
 800867c:	4a08      	ldr	r2, [pc, #32]	; (80086a0 <UART_SetConfig+0x4e4>)
 800867e:	fba2 2303 	umull	r2, r3, r2, r3
 8008682:	095b      	lsrs	r3, r3, #5
 8008684:	f003 020f 	and.w	r2, r3, #15
 8008688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4422      	add	r2, r4
 8008690:	609a      	str	r2, [r3, #8]
}
 8008692:	bf00      	nop
 8008694:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008698:	46bd      	mov	sp, r7
 800869a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800869e:	bf00      	nop
 80086a0:	51eb851f 	.word	0x51eb851f

080086a4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	4603      	mov	r3, r0
 80086ac:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80086ae:	2300      	movs	r3, #0
 80086b0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80086b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086b6:	2b84      	cmp	r3, #132	; 0x84
 80086b8:	d005      	beq.n	80086c6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80086ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	4413      	add	r3, r2
 80086c2:	3303      	adds	r3, #3
 80086c4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80086c6:	68fb      	ldr	r3, [r7, #12]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3714      	adds	r7, #20
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80086d8:	f000 fade 	bl	8008c98 <vTaskStartScheduler>
  
  return osOK;
 80086dc:	2300      	movs	r3, #0
}
 80086de:	4618      	mov	r0, r3
 80086e0:	bd80      	pop	{r7, pc}

080086e2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80086e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086e4:	b089      	sub	sp, #36	; 0x24
 80086e6:	af04      	add	r7, sp, #16
 80086e8:	6078      	str	r0, [r7, #4]
 80086ea:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	695b      	ldr	r3, [r3, #20]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d020      	beq.n	8008736 <osThreadCreate+0x54>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	699b      	ldr	r3, [r3, #24]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d01c      	beq.n	8008736 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	685c      	ldr	r4, [r3, #4]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681d      	ldr	r5, [r3, #0]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	691e      	ldr	r6, [r3, #16]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800870e:	4618      	mov	r0, r3
 8008710:	f7ff ffc8 	bl	80086a4 <makeFreeRtosPriority>
 8008714:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	695b      	ldr	r3, [r3, #20]
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800871e:	9202      	str	r2, [sp, #8]
 8008720:	9301      	str	r3, [sp, #4]
 8008722:	9100      	str	r1, [sp, #0]
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	4632      	mov	r2, r6
 8008728:	4629      	mov	r1, r5
 800872a:	4620      	mov	r0, r4
 800872c:	f000 f8ed 	bl	800890a <xTaskCreateStatic>
 8008730:	4603      	mov	r3, r0
 8008732:	60fb      	str	r3, [r7, #12]
 8008734:	e01c      	b.n	8008770 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	685c      	ldr	r4, [r3, #4]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008742:	b29e      	uxth	r6, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800874a:	4618      	mov	r0, r3
 800874c:	f7ff ffaa 	bl	80086a4 <makeFreeRtosPriority>
 8008750:	4602      	mov	r2, r0
 8008752:	f107 030c 	add.w	r3, r7, #12
 8008756:	9301      	str	r3, [sp, #4]
 8008758:	9200      	str	r2, [sp, #0]
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	4632      	mov	r2, r6
 800875e:	4629      	mov	r1, r5
 8008760:	4620      	mov	r0, r4
 8008762:	f000 f92f 	bl	80089c4 <xTaskCreate>
 8008766:	4603      	mov	r3, r0
 8008768:	2b01      	cmp	r3, #1
 800876a:	d001      	beq.n	8008770 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800876c:	2300      	movs	r3, #0
 800876e:	e000      	b.n	8008772 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008770:	68fb      	ldr	r3, [r7, #12]
}
 8008772:	4618      	mov	r0, r3
 8008774:	3714      	adds	r7, #20
 8008776:	46bd      	mov	sp, r7
 8008778:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800877a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b084      	sub	sp, #16
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d001      	beq.n	8008790 <osDelay+0x16>
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	e000      	b.n	8008792 <osDelay+0x18>
 8008790:	2301      	movs	r3, #1
 8008792:	4618      	mov	r0, r3
 8008794:	f000 fa4c 	bl	8008c30 <vTaskDelay>
  
  return osOK;
 8008798:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800879a:	4618      	mov	r0, r3
 800879c:	3710      	adds	r7, #16
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}

080087a2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80087a2:	b480      	push	{r7}
 80087a4:	b083      	sub	sp, #12
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f103 0208 	add.w	r2, r3, #8
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f04f 32ff 	mov.w	r2, #4294967295
 80087ba:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f103 0208 	add.w	r2, r3, #8
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f103 0208 	add.w	r2, r3, #8
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80087d6:	bf00      	nop
 80087d8:	370c      	adds	r7, #12
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr

080087e2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80087e2:	b480      	push	{r7}
 80087e4:	b083      	sub	sp, #12
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80087f0:	bf00      	nop
 80087f2:	370c      	adds	r7, #12
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr

080087fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	689a      	ldr	r2, [r3, #8]
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	683a      	ldr	r2, [r7, #0]
 8008820:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	683a      	ldr	r2, [r7, #0]
 8008826:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	1c5a      	adds	r2, r3, #1
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	601a      	str	r2, [r3, #0]
}
 8008838:	bf00      	nop
 800883a:	3714      	adds	r7, #20
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr

08008844 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008844:	b480      	push	{r7}
 8008846:	b085      	sub	sp, #20
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800885a:	d103      	bne.n	8008864 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	60fb      	str	r3, [r7, #12]
 8008862:	e00c      	b.n	800887e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	3308      	adds	r3, #8
 8008868:	60fb      	str	r3, [r7, #12]
 800886a:	e002      	b.n	8008872 <vListInsert+0x2e>
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	60fb      	str	r3, [r7, #12]
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	429a      	cmp	r2, r3
 800887c:	d2f6      	bcs.n	800886c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	685a      	ldr	r2, [r3, #4]
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	683a      	ldr	r2, [r7, #0]
 800888c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	683a      	ldr	r2, [r7, #0]
 8008898:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	1c5a      	adds	r2, r3, #1
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	601a      	str	r2, [r3, #0]
}
 80088aa:	bf00      	nop
 80088ac:	3714      	adds	r7, #20
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80088b6:	b480      	push	{r7}
 80088b8:	b085      	sub	sp, #20
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	687a      	ldr	r2, [r7, #4]
 80088ca:	6892      	ldr	r2, [r2, #8]
 80088cc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	689b      	ldr	r3, [r3, #8]
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	6852      	ldr	r2, [r2, #4]
 80088d6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d103      	bne.n	80088ea <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	689a      	ldr	r2, [r3, #8]
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	1e5a      	subs	r2, r3, #1
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3714      	adds	r7, #20
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr

0800890a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800890a:	b580      	push	{r7, lr}
 800890c:	b08e      	sub	sp, #56	; 0x38
 800890e:	af04      	add	r7, sp, #16
 8008910:	60f8      	str	r0, [r7, #12]
 8008912:	60b9      	str	r1, [r7, #8]
 8008914:	607a      	str	r2, [r7, #4]
 8008916:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800891a:	2b00      	cmp	r3, #0
 800891c:	d10a      	bne.n	8008934 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800891e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008922:	f383 8811 	msr	BASEPRI, r3
 8008926:	f3bf 8f6f 	isb	sy
 800892a:	f3bf 8f4f 	dsb	sy
 800892e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008930:	bf00      	nop
 8008932:	e7fe      	b.n	8008932 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008936:	2b00      	cmp	r3, #0
 8008938:	d10a      	bne.n	8008950 <xTaskCreateStatic+0x46>
	__asm volatile
 800893a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	61fb      	str	r3, [r7, #28]
}
 800894c:	bf00      	nop
 800894e:	e7fe      	b.n	800894e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008950:	2354      	movs	r3, #84	; 0x54
 8008952:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	2b54      	cmp	r3, #84	; 0x54
 8008958:	d00a      	beq.n	8008970 <xTaskCreateStatic+0x66>
	__asm volatile
 800895a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800895e:	f383 8811 	msr	BASEPRI, r3
 8008962:	f3bf 8f6f 	isb	sy
 8008966:	f3bf 8f4f 	dsb	sy
 800896a:	61bb      	str	r3, [r7, #24]
}
 800896c:	bf00      	nop
 800896e:	e7fe      	b.n	800896e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008970:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008974:	2b00      	cmp	r3, #0
 8008976:	d01e      	beq.n	80089b6 <xTaskCreateStatic+0xac>
 8008978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800897a:	2b00      	cmp	r3, #0
 800897c:	d01b      	beq.n	80089b6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800897e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008980:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008984:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008986:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898a:	2202      	movs	r2, #2
 800898c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008990:	2300      	movs	r3, #0
 8008992:	9303      	str	r3, [sp, #12]
 8008994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008996:	9302      	str	r3, [sp, #8]
 8008998:	f107 0314 	add.w	r3, r7, #20
 800899c:	9301      	str	r3, [sp, #4]
 800899e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a0:	9300      	str	r3, [sp, #0]
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	68b9      	ldr	r1, [r7, #8]
 80089a8:	68f8      	ldr	r0, [r7, #12]
 80089aa:	f000 f850 	bl	8008a4e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80089ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80089b0:	f000 f8d4 	bl	8008b5c <prvAddNewTaskToReadyList>
 80089b4:	e001      	b.n	80089ba <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80089b6:	2300      	movs	r3, #0
 80089b8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80089ba:	697b      	ldr	r3, [r7, #20]
	}
 80089bc:	4618      	mov	r0, r3
 80089be:	3728      	adds	r7, #40	; 0x28
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b08c      	sub	sp, #48	; 0x30
 80089c8:	af04      	add	r7, sp, #16
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	603b      	str	r3, [r7, #0]
 80089d0:	4613      	mov	r3, r2
 80089d2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80089d4:	88fb      	ldrh	r3, [r7, #6]
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	4618      	mov	r0, r3
 80089da:	f000 fec5 	bl	8009768 <pvPortMalloc>
 80089de:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00e      	beq.n	8008a04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80089e6:	2054      	movs	r0, #84	; 0x54
 80089e8:	f000 febe 	bl	8009768 <pvPortMalloc>
 80089ec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d003      	beq.n	80089fc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80089f4:	69fb      	ldr	r3, [r7, #28]
 80089f6:	697a      	ldr	r2, [r7, #20]
 80089f8:	631a      	str	r2, [r3, #48]	; 0x30
 80089fa:	e005      	b.n	8008a08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80089fc:	6978      	ldr	r0, [r7, #20]
 80089fe:	f000 ff7f 	bl	8009900 <vPortFree>
 8008a02:	e001      	b.n	8008a08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008a04:	2300      	movs	r3, #0
 8008a06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d017      	beq.n	8008a3e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008a0e:	69fb      	ldr	r3, [r7, #28]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008a16:	88fa      	ldrh	r2, [r7, #6]
 8008a18:	2300      	movs	r3, #0
 8008a1a:	9303      	str	r3, [sp, #12]
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	9302      	str	r3, [sp, #8]
 8008a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a22:	9301      	str	r3, [sp, #4]
 8008a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a26:	9300      	str	r3, [sp, #0]
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	68b9      	ldr	r1, [r7, #8]
 8008a2c:	68f8      	ldr	r0, [r7, #12]
 8008a2e:	f000 f80e 	bl	8008a4e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008a32:	69f8      	ldr	r0, [r7, #28]
 8008a34:	f000 f892 	bl	8008b5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	61bb      	str	r3, [r7, #24]
 8008a3c:	e002      	b.n	8008a44 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008a44:	69bb      	ldr	r3, [r7, #24]
	}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3720      	adds	r7, #32
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}

08008a4e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008a4e:	b580      	push	{r7, lr}
 8008a50:	b088      	sub	sp, #32
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	60f8      	str	r0, [r7, #12]
 8008a56:	60b9      	str	r1, [r7, #8]
 8008a58:	607a      	str	r2, [r7, #4]
 8008a5a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008a66:	3b01      	subs	r3, #1
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	4413      	add	r3, r2
 8008a6c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	f023 0307 	bic.w	r3, r3, #7
 8008a74:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	f003 0307 	and.w	r3, r3, #7
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00a      	beq.n	8008a96 <prvInitialiseNewTask+0x48>
	__asm volatile
 8008a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	617b      	str	r3, [r7, #20]
}
 8008a92:	bf00      	nop
 8008a94:	e7fe      	b.n	8008a94 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d01f      	beq.n	8008adc <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	61fb      	str	r3, [r7, #28]
 8008aa0:	e012      	b.n	8008ac8 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008aa2:	68ba      	ldr	r2, [r7, #8]
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	4413      	add	r3, r2
 8008aa8:	7819      	ldrb	r1, [r3, #0]
 8008aaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008aac:	69fb      	ldr	r3, [r7, #28]
 8008aae:	4413      	add	r3, r2
 8008ab0:	3334      	adds	r3, #52	; 0x34
 8008ab2:	460a      	mov	r2, r1
 8008ab4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008ab6:	68ba      	ldr	r2, [r7, #8]
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	4413      	add	r3, r2
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d006      	beq.n	8008ad0 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	61fb      	str	r3, [r7, #28]
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	2b0f      	cmp	r3, #15
 8008acc:	d9e9      	bls.n	8008aa2 <prvInitialiseNewTask+0x54>
 8008ace:	e000      	b.n	8008ad2 <prvInitialiseNewTask+0x84>
			{
				break;
 8008ad0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ada:	e003      	b.n	8008ae4 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ae6:	2b06      	cmp	r3, #6
 8008ae8:	d901      	bls.n	8008aee <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008aea:	2306      	movs	r3, #6
 8008aec:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008af2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008af8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afc:	2200      	movs	r2, #0
 8008afe:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b02:	3304      	adds	r3, #4
 8008b04:	4618      	mov	r0, r3
 8008b06:	f7ff fe6c 	bl	80087e2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b0c:	3318      	adds	r3, #24
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f7ff fe67 	bl	80087e2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b1c:	f1c3 0207 	rsb	r2, r3, #7
 8008b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b28:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b32:	2200      	movs	r2, #0
 8008b34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008b38:	683a      	ldr	r2, [r7, #0]
 8008b3a:	68f9      	ldr	r1, [r7, #12]
 8008b3c:	69b8      	ldr	r0, [r7, #24]
 8008b3e:	f000 fc05 	bl	800934c <pxPortInitialiseStack>
 8008b42:	4602      	mov	r2, r0
 8008b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b46:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d002      	beq.n	8008b54 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b54:	bf00      	nop
 8008b56:	3720      	adds	r7, #32
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}

08008b5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b082      	sub	sp, #8
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008b64:	f000 fd1e 	bl	80095a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008b68:	4b2a      	ldr	r3, [pc, #168]	; (8008c14 <prvAddNewTaskToReadyList+0xb8>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	4a29      	ldr	r2, [pc, #164]	; (8008c14 <prvAddNewTaskToReadyList+0xb8>)
 8008b70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008b72:	4b29      	ldr	r3, [pc, #164]	; (8008c18 <prvAddNewTaskToReadyList+0xbc>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d109      	bne.n	8008b8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008b7a:	4a27      	ldr	r2, [pc, #156]	; (8008c18 <prvAddNewTaskToReadyList+0xbc>)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008b80:	4b24      	ldr	r3, [pc, #144]	; (8008c14 <prvAddNewTaskToReadyList+0xb8>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d110      	bne.n	8008baa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008b88:	f000 fabc 	bl	8009104 <prvInitialiseTaskLists>
 8008b8c:	e00d      	b.n	8008baa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008b8e:	4b23      	ldr	r3, [pc, #140]	; (8008c1c <prvAddNewTaskToReadyList+0xc0>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d109      	bne.n	8008baa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008b96:	4b20      	ldr	r3, [pc, #128]	; (8008c18 <prvAddNewTaskToReadyList+0xbc>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d802      	bhi.n	8008baa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ba4:	4a1c      	ldr	r2, [pc, #112]	; (8008c18 <prvAddNewTaskToReadyList+0xbc>)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008baa:	4b1d      	ldr	r3, [pc, #116]	; (8008c20 <prvAddNewTaskToReadyList+0xc4>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	3301      	adds	r3, #1
 8008bb0:	4a1b      	ldr	r2, [pc, #108]	; (8008c20 <prvAddNewTaskToReadyList+0xc4>)
 8008bb2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb8:	2201      	movs	r2, #1
 8008bba:	409a      	lsls	r2, r3
 8008bbc:	4b19      	ldr	r3, [pc, #100]	; (8008c24 <prvAddNewTaskToReadyList+0xc8>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	4a18      	ldr	r2, [pc, #96]	; (8008c24 <prvAddNewTaskToReadyList+0xc8>)
 8008bc4:	6013      	str	r3, [r2, #0]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bca:	4613      	mov	r3, r2
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4413      	add	r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	4a15      	ldr	r2, [pc, #84]	; (8008c28 <prvAddNewTaskToReadyList+0xcc>)
 8008bd4:	441a      	add	r2, r3
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	3304      	adds	r3, #4
 8008bda:	4619      	mov	r1, r3
 8008bdc:	4610      	mov	r0, r2
 8008bde:	f7ff fe0d 	bl	80087fc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008be2:	f000 fd0f 	bl	8009604 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008be6:	4b0d      	ldr	r3, [pc, #52]	; (8008c1c <prvAddNewTaskToReadyList+0xc0>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00e      	beq.n	8008c0c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008bee:	4b0a      	ldr	r3, [pc, #40]	; (8008c18 <prvAddNewTaskToReadyList+0xbc>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d207      	bcs.n	8008c0c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008bfc:	4b0b      	ldr	r3, [pc, #44]	; (8008c2c <prvAddNewTaskToReadyList+0xd0>)
 8008bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c02:	601a      	str	r2, [r3, #0]
 8008c04:	f3bf 8f4f 	dsb	sy
 8008c08:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c0c:	bf00      	nop
 8008c0e:	3708      	adds	r7, #8
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}
 8008c14:	20001320 	.word	0x20001320
 8008c18:	20001220 	.word	0x20001220
 8008c1c:	2000132c 	.word	0x2000132c
 8008c20:	2000133c 	.word	0x2000133c
 8008c24:	20001328 	.word	0x20001328
 8008c28:	20001224 	.word	0x20001224
 8008c2c:	e000ed04 	.word	0xe000ed04

08008c30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b084      	sub	sp, #16
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d017      	beq.n	8008c72 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008c42:	4b13      	ldr	r3, [pc, #76]	; (8008c90 <vTaskDelay+0x60>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d00a      	beq.n	8008c60 <vTaskDelay+0x30>
	__asm volatile
 8008c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4e:	f383 8811 	msr	BASEPRI, r3
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	f3bf 8f4f 	dsb	sy
 8008c5a:	60bb      	str	r3, [r7, #8]
}
 8008c5c:	bf00      	nop
 8008c5e:	e7fe      	b.n	8008c5e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008c60:	f000 f87a 	bl	8008d58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008c64:	2100      	movs	r1, #0
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 fb0a 	bl	8009280 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008c6c:	f000 f882 	bl	8008d74 <xTaskResumeAll>
 8008c70:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d107      	bne.n	8008c88 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008c78:	4b06      	ldr	r3, [pc, #24]	; (8008c94 <vTaskDelay+0x64>)
 8008c7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c7e:	601a      	str	r2, [r3, #0]
 8008c80:	f3bf 8f4f 	dsb	sy
 8008c84:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c88:	bf00      	nop
 8008c8a:	3710      	adds	r7, #16
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	20001348 	.word	0x20001348
 8008c94:	e000ed04 	.word	0xe000ed04

08008c98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b08a      	sub	sp, #40	; 0x28
 8008c9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008ca6:	463a      	mov	r2, r7
 8008ca8:	1d39      	adds	r1, r7, #4
 8008caa:	f107 0308 	add.w	r3, r7, #8
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f7f8 fc58 	bl	8001564 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008cb4:	6839      	ldr	r1, [r7, #0]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	9202      	str	r2, [sp, #8]
 8008cbc:	9301      	str	r3, [sp, #4]
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	9300      	str	r3, [sp, #0]
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	460a      	mov	r2, r1
 8008cc6:	491e      	ldr	r1, [pc, #120]	; (8008d40 <vTaskStartScheduler+0xa8>)
 8008cc8:	481e      	ldr	r0, [pc, #120]	; (8008d44 <vTaskStartScheduler+0xac>)
 8008cca:	f7ff fe1e 	bl	800890a <xTaskCreateStatic>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	4a1d      	ldr	r2, [pc, #116]	; (8008d48 <vTaskStartScheduler+0xb0>)
 8008cd2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008cd4:	4b1c      	ldr	r3, [pc, #112]	; (8008d48 <vTaskStartScheduler+0xb0>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d002      	beq.n	8008ce2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	617b      	str	r3, [r7, #20]
 8008ce0:	e001      	b.n	8008ce6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d116      	bne.n	8008d1a <vTaskStartScheduler+0x82>
	__asm volatile
 8008cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf0:	f383 8811 	msr	BASEPRI, r3
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	613b      	str	r3, [r7, #16]
}
 8008cfe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008d00:	4b12      	ldr	r3, [pc, #72]	; (8008d4c <vTaskStartScheduler+0xb4>)
 8008d02:	f04f 32ff 	mov.w	r2, #4294967295
 8008d06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008d08:	4b11      	ldr	r3, [pc, #68]	; (8008d50 <vTaskStartScheduler+0xb8>)
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008d0e:	4b11      	ldr	r3, [pc, #68]	; (8008d54 <vTaskStartScheduler+0xbc>)
 8008d10:	2200      	movs	r2, #0
 8008d12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008d14:	f000 fba4 	bl	8009460 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008d18:	e00e      	b.n	8008d38 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d20:	d10a      	bne.n	8008d38 <vTaskStartScheduler+0xa0>
	__asm volatile
 8008d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d26:	f383 8811 	msr	BASEPRI, r3
 8008d2a:	f3bf 8f6f 	isb	sy
 8008d2e:	f3bf 8f4f 	dsb	sy
 8008d32:	60fb      	str	r3, [r7, #12]
}
 8008d34:	bf00      	nop
 8008d36:	e7fe      	b.n	8008d36 <vTaskStartScheduler+0x9e>
}
 8008d38:	bf00      	nop
 8008d3a:	3718      	adds	r7, #24
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	08010af0 	.word	0x08010af0
 8008d44:	080090d5 	.word	0x080090d5
 8008d48:	20001344 	.word	0x20001344
 8008d4c:	20001340 	.word	0x20001340
 8008d50:	2000132c 	.word	0x2000132c
 8008d54:	20001324 	.word	0x20001324

08008d58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d58:	b480      	push	{r7}
 8008d5a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d5c:	4b04      	ldr	r3, [pc, #16]	; (8008d70 <vTaskSuspendAll+0x18>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	3301      	adds	r3, #1
 8008d62:	4a03      	ldr	r2, [pc, #12]	; (8008d70 <vTaskSuspendAll+0x18>)
 8008d64:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008d66:	bf00      	nop
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr
 8008d70:	20001348 	.word	0x20001348

08008d74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b084      	sub	sp, #16
 8008d78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d82:	4b41      	ldr	r3, [pc, #260]	; (8008e88 <xTaskResumeAll+0x114>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d10a      	bne.n	8008da0 <xTaskResumeAll+0x2c>
	__asm volatile
 8008d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d8e:	f383 8811 	msr	BASEPRI, r3
 8008d92:	f3bf 8f6f 	isb	sy
 8008d96:	f3bf 8f4f 	dsb	sy
 8008d9a:	603b      	str	r3, [r7, #0]
}
 8008d9c:	bf00      	nop
 8008d9e:	e7fe      	b.n	8008d9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008da0:	f000 fc00 	bl	80095a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008da4:	4b38      	ldr	r3, [pc, #224]	; (8008e88 <xTaskResumeAll+0x114>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	3b01      	subs	r3, #1
 8008daa:	4a37      	ldr	r2, [pc, #220]	; (8008e88 <xTaskResumeAll+0x114>)
 8008dac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008dae:	4b36      	ldr	r3, [pc, #216]	; (8008e88 <xTaskResumeAll+0x114>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d161      	bne.n	8008e7a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008db6:	4b35      	ldr	r3, [pc, #212]	; (8008e8c <xTaskResumeAll+0x118>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d05d      	beq.n	8008e7a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dbe:	e02e      	b.n	8008e1e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dc0:	4b33      	ldr	r3, [pc, #204]	; (8008e90 <xTaskResumeAll+0x11c>)
 8008dc2:	68db      	ldr	r3, [r3, #12]
 8008dc4:	68db      	ldr	r3, [r3, #12]
 8008dc6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	3318      	adds	r3, #24
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f7ff fd72 	bl	80088b6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	3304      	adds	r3, #4
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7ff fd6d 	bl	80088b6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de0:	2201      	movs	r2, #1
 8008de2:	409a      	lsls	r2, r3
 8008de4:	4b2b      	ldr	r3, [pc, #172]	; (8008e94 <xTaskResumeAll+0x120>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	4a2a      	ldr	r2, [pc, #168]	; (8008e94 <xTaskResumeAll+0x120>)
 8008dec:	6013      	str	r3, [r2, #0]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008df2:	4613      	mov	r3, r2
 8008df4:	009b      	lsls	r3, r3, #2
 8008df6:	4413      	add	r3, r2
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	4a27      	ldr	r2, [pc, #156]	; (8008e98 <xTaskResumeAll+0x124>)
 8008dfc:	441a      	add	r2, r3
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	3304      	adds	r3, #4
 8008e02:	4619      	mov	r1, r3
 8008e04:	4610      	mov	r0, r2
 8008e06:	f7ff fcf9 	bl	80087fc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e0e:	4b23      	ldr	r3, [pc, #140]	; (8008e9c <xTaskResumeAll+0x128>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d302      	bcc.n	8008e1e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008e18:	4b21      	ldr	r3, [pc, #132]	; (8008ea0 <xTaskResumeAll+0x12c>)
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e1e:	4b1c      	ldr	r3, [pc, #112]	; (8008e90 <xTaskResumeAll+0x11c>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1cc      	bne.n	8008dc0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d001      	beq.n	8008e30 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008e2c:	f000 fa08 	bl	8009240 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008e30:	4b1c      	ldr	r3, [pc, #112]	; (8008ea4 <xTaskResumeAll+0x130>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d010      	beq.n	8008e5e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008e3c:	f000 f836 	bl	8008eac <xTaskIncrementTick>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d002      	beq.n	8008e4c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008e46:	4b16      	ldr	r3, [pc, #88]	; (8008ea0 <xTaskResumeAll+0x12c>)
 8008e48:	2201      	movs	r2, #1
 8008e4a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d1f1      	bne.n	8008e3c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8008e58:	4b12      	ldr	r3, [pc, #72]	; (8008ea4 <xTaskResumeAll+0x130>)
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e5e:	4b10      	ldr	r3, [pc, #64]	; (8008ea0 <xTaskResumeAll+0x12c>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d009      	beq.n	8008e7a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e66:	2301      	movs	r3, #1
 8008e68:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e6a:	4b0f      	ldr	r3, [pc, #60]	; (8008ea8 <xTaskResumeAll+0x134>)
 8008e6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e70:	601a      	str	r2, [r3, #0]
 8008e72:	f3bf 8f4f 	dsb	sy
 8008e76:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e7a:	f000 fbc3 	bl	8009604 <vPortExitCritical>

	return xAlreadyYielded;
 8008e7e:	68bb      	ldr	r3, [r7, #8]
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3710      	adds	r7, #16
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}
 8008e88:	20001348 	.word	0x20001348
 8008e8c:	20001320 	.word	0x20001320
 8008e90:	200012e0 	.word	0x200012e0
 8008e94:	20001328 	.word	0x20001328
 8008e98:	20001224 	.word	0x20001224
 8008e9c:	20001220 	.word	0x20001220
 8008ea0:	20001334 	.word	0x20001334
 8008ea4:	20001330 	.word	0x20001330
 8008ea8:	e000ed04 	.word	0xe000ed04

08008eac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b086      	sub	sp, #24
 8008eb0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008eb6:	4b4e      	ldr	r3, [pc, #312]	; (8008ff0 <xTaskIncrementTick+0x144>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	f040 808e 	bne.w	8008fdc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ec0:	4b4c      	ldr	r3, [pc, #304]	; (8008ff4 <xTaskIncrementTick+0x148>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ec8:	4a4a      	ldr	r2, [pc, #296]	; (8008ff4 <xTaskIncrementTick+0x148>)
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d120      	bne.n	8008f16 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008ed4:	4b48      	ldr	r3, [pc, #288]	; (8008ff8 <xTaskIncrementTick+0x14c>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00a      	beq.n	8008ef4 <xTaskIncrementTick+0x48>
	__asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee2:	f383 8811 	msr	BASEPRI, r3
 8008ee6:	f3bf 8f6f 	isb	sy
 8008eea:	f3bf 8f4f 	dsb	sy
 8008eee:	603b      	str	r3, [r7, #0]
}
 8008ef0:	bf00      	nop
 8008ef2:	e7fe      	b.n	8008ef2 <xTaskIncrementTick+0x46>
 8008ef4:	4b40      	ldr	r3, [pc, #256]	; (8008ff8 <xTaskIncrementTick+0x14c>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	60fb      	str	r3, [r7, #12]
 8008efa:	4b40      	ldr	r3, [pc, #256]	; (8008ffc <xTaskIncrementTick+0x150>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a3e      	ldr	r2, [pc, #248]	; (8008ff8 <xTaskIncrementTick+0x14c>)
 8008f00:	6013      	str	r3, [r2, #0]
 8008f02:	4a3e      	ldr	r2, [pc, #248]	; (8008ffc <xTaskIncrementTick+0x150>)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	6013      	str	r3, [r2, #0]
 8008f08:	4b3d      	ldr	r3, [pc, #244]	; (8009000 <xTaskIncrementTick+0x154>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	4a3c      	ldr	r2, [pc, #240]	; (8009000 <xTaskIncrementTick+0x154>)
 8008f10:	6013      	str	r3, [r2, #0]
 8008f12:	f000 f995 	bl	8009240 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008f16:	4b3b      	ldr	r3, [pc, #236]	; (8009004 <xTaskIncrementTick+0x158>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	693a      	ldr	r2, [r7, #16]
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d348      	bcc.n	8008fb2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f20:	4b35      	ldr	r3, [pc, #212]	; (8008ff8 <xTaskIncrementTick+0x14c>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d104      	bne.n	8008f34 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f2a:	4b36      	ldr	r3, [pc, #216]	; (8009004 <xTaskIncrementTick+0x158>)
 8008f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f30:	601a      	str	r2, [r3, #0]
					break;
 8008f32:	e03e      	b.n	8008fb2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f34:	4b30      	ldr	r3, [pc, #192]	; (8008ff8 <xTaskIncrementTick+0x14c>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	68db      	ldr	r3, [r3, #12]
 8008f3c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f44:	693a      	ldr	r2, [r7, #16]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d203      	bcs.n	8008f54 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f4c:	4a2d      	ldr	r2, [pc, #180]	; (8009004 <xTaskIncrementTick+0x158>)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f52:	e02e      	b.n	8008fb2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	3304      	adds	r3, #4
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7ff fcac 	bl	80088b6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d004      	beq.n	8008f70 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	3318      	adds	r3, #24
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7ff fca3 	bl	80088b6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f74:	2201      	movs	r2, #1
 8008f76:	409a      	lsls	r2, r3
 8008f78:	4b23      	ldr	r3, [pc, #140]	; (8009008 <xTaskIncrementTick+0x15c>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	4a22      	ldr	r2, [pc, #136]	; (8009008 <xTaskIncrementTick+0x15c>)
 8008f80:	6013      	str	r3, [r2, #0]
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f86:	4613      	mov	r3, r2
 8008f88:	009b      	lsls	r3, r3, #2
 8008f8a:	4413      	add	r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	4a1f      	ldr	r2, [pc, #124]	; (800900c <xTaskIncrementTick+0x160>)
 8008f90:	441a      	add	r2, r3
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	3304      	adds	r3, #4
 8008f96:	4619      	mov	r1, r3
 8008f98:	4610      	mov	r0, r2
 8008f9a:	f7ff fc2f 	bl	80087fc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fa2:	4b1b      	ldr	r3, [pc, #108]	; (8009010 <xTaskIncrementTick+0x164>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d3b9      	bcc.n	8008f20 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008fac:	2301      	movs	r3, #1
 8008fae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fb0:	e7b6      	b.n	8008f20 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008fb2:	4b17      	ldr	r3, [pc, #92]	; (8009010 <xTaskIncrementTick+0x164>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fb8:	4914      	ldr	r1, [pc, #80]	; (800900c <xTaskIncrementTick+0x160>)
 8008fba:	4613      	mov	r3, r2
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	4413      	add	r3, r2
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	440b      	add	r3, r1
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d901      	bls.n	8008fce <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008fce:	4b11      	ldr	r3, [pc, #68]	; (8009014 <xTaskIncrementTick+0x168>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d007      	beq.n	8008fe6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	617b      	str	r3, [r7, #20]
 8008fda:	e004      	b.n	8008fe6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008fdc:	4b0e      	ldr	r3, [pc, #56]	; (8009018 <xTaskIncrementTick+0x16c>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	3301      	adds	r3, #1
 8008fe2:	4a0d      	ldr	r2, [pc, #52]	; (8009018 <xTaskIncrementTick+0x16c>)
 8008fe4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008fe6:	697b      	ldr	r3, [r7, #20]
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3718      	adds	r7, #24
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}
 8008ff0:	20001348 	.word	0x20001348
 8008ff4:	20001324 	.word	0x20001324
 8008ff8:	200012d8 	.word	0x200012d8
 8008ffc:	200012dc 	.word	0x200012dc
 8009000:	20001338 	.word	0x20001338
 8009004:	20001340 	.word	0x20001340
 8009008:	20001328 	.word	0x20001328
 800900c:	20001224 	.word	0x20001224
 8009010:	20001220 	.word	0x20001220
 8009014:	20001334 	.word	0x20001334
 8009018:	20001330 	.word	0x20001330

0800901c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800901c:	b480      	push	{r7}
 800901e:	b087      	sub	sp, #28
 8009020:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009022:	4b27      	ldr	r3, [pc, #156]	; (80090c0 <vTaskSwitchContext+0xa4>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800902a:	4b26      	ldr	r3, [pc, #152]	; (80090c4 <vTaskSwitchContext+0xa8>)
 800902c:	2201      	movs	r2, #1
 800902e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009030:	e03f      	b.n	80090b2 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8009032:	4b24      	ldr	r3, [pc, #144]	; (80090c4 <vTaskSwitchContext+0xa8>)
 8009034:	2200      	movs	r2, #0
 8009036:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009038:	4b23      	ldr	r3, [pc, #140]	; (80090c8 <vTaskSwitchContext+0xac>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	fab3 f383 	clz	r3, r3
 8009044:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009046:	7afb      	ldrb	r3, [r7, #11]
 8009048:	f1c3 031f 	rsb	r3, r3, #31
 800904c:	617b      	str	r3, [r7, #20]
 800904e:	491f      	ldr	r1, [pc, #124]	; (80090cc <vTaskSwitchContext+0xb0>)
 8009050:	697a      	ldr	r2, [r7, #20]
 8009052:	4613      	mov	r3, r2
 8009054:	009b      	lsls	r3, r3, #2
 8009056:	4413      	add	r3, r2
 8009058:	009b      	lsls	r3, r3, #2
 800905a:	440b      	add	r3, r1
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d10a      	bne.n	8009078 <vTaskSwitchContext+0x5c>
	__asm volatile
 8009062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009066:	f383 8811 	msr	BASEPRI, r3
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	f3bf 8f4f 	dsb	sy
 8009072:	607b      	str	r3, [r7, #4]
}
 8009074:	bf00      	nop
 8009076:	e7fe      	b.n	8009076 <vTaskSwitchContext+0x5a>
 8009078:	697a      	ldr	r2, [r7, #20]
 800907a:	4613      	mov	r3, r2
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	4413      	add	r3, r2
 8009080:	009b      	lsls	r3, r3, #2
 8009082:	4a12      	ldr	r2, [pc, #72]	; (80090cc <vTaskSwitchContext+0xb0>)
 8009084:	4413      	add	r3, r2
 8009086:	613b      	str	r3, [r7, #16]
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	685a      	ldr	r2, [r3, #4]
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	605a      	str	r2, [r3, #4]
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	685a      	ldr	r2, [r3, #4]
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	3308      	adds	r3, #8
 800909a:	429a      	cmp	r2, r3
 800909c:	d104      	bne.n	80090a8 <vTaskSwitchContext+0x8c>
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	685a      	ldr	r2, [r3, #4]
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	605a      	str	r2, [r3, #4]
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	4a08      	ldr	r2, [pc, #32]	; (80090d0 <vTaskSwitchContext+0xb4>)
 80090b0:	6013      	str	r3, [r2, #0]
}
 80090b2:	bf00      	nop
 80090b4:	371c      	adds	r7, #28
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	20001348 	.word	0x20001348
 80090c4:	20001334 	.word	0x20001334
 80090c8:	20001328 	.word	0x20001328
 80090cc:	20001224 	.word	0x20001224
 80090d0:	20001220 	.word	0x20001220

080090d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b082      	sub	sp, #8
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80090dc:	f000 f852 	bl	8009184 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80090e0:	4b06      	ldr	r3, [pc, #24]	; (80090fc <prvIdleTask+0x28>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d9f9      	bls.n	80090dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80090e8:	4b05      	ldr	r3, [pc, #20]	; (8009100 <prvIdleTask+0x2c>)
 80090ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090ee:	601a      	str	r2, [r3, #0]
 80090f0:	f3bf 8f4f 	dsb	sy
 80090f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80090f8:	e7f0      	b.n	80090dc <prvIdleTask+0x8>
 80090fa:	bf00      	nop
 80090fc:	20001224 	.word	0x20001224
 8009100:	e000ed04 	.word	0xe000ed04

08009104 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b082      	sub	sp, #8
 8009108:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800910a:	2300      	movs	r3, #0
 800910c:	607b      	str	r3, [r7, #4]
 800910e:	e00c      	b.n	800912a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	4613      	mov	r3, r2
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	4413      	add	r3, r2
 8009118:	009b      	lsls	r3, r3, #2
 800911a:	4a12      	ldr	r2, [pc, #72]	; (8009164 <prvInitialiseTaskLists+0x60>)
 800911c:	4413      	add	r3, r2
 800911e:	4618      	mov	r0, r3
 8009120:	f7ff fb3f 	bl	80087a2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	3301      	adds	r3, #1
 8009128:	607b      	str	r3, [r7, #4]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2b06      	cmp	r3, #6
 800912e:	d9ef      	bls.n	8009110 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009130:	480d      	ldr	r0, [pc, #52]	; (8009168 <prvInitialiseTaskLists+0x64>)
 8009132:	f7ff fb36 	bl	80087a2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009136:	480d      	ldr	r0, [pc, #52]	; (800916c <prvInitialiseTaskLists+0x68>)
 8009138:	f7ff fb33 	bl	80087a2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800913c:	480c      	ldr	r0, [pc, #48]	; (8009170 <prvInitialiseTaskLists+0x6c>)
 800913e:	f7ff fb30 	bl	80087a2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009142:	480c      	ldr	r0, [pc, #48]	; (8009174 <prvInitialiseTaskLists+0x70>)
 8009144:	f7ff fb2d 	bl	80087a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009148:	480b      	ldr	r0, [pc, #44]	; (8009178 <prvInitialiseTaskLists+0x74>)
 800914a:	f7ff fb2a 	bl	80087a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800914e:	4b0b      	ldr	r3, [pc, #44]	; (800917c <prvInitialiseTaskLists+0x78>)
 8009150:	4a05      	ldr	r2, [pc, #20]	; (8009168 <prvInitialiseTaskLists+0x64>)
 8009152:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009154:	4b0a      	ldr	r3, [pc, #40]	; (8009180 <prvInitialiseTaskLists+0x7c>)
 8009156:	4a05      	ldr	r2, [pc, #20]	; (800916c <prvInitialiseTaskLists+0x68>)
 8009158:	601a      	str	r2, [r3, #0]
}
 800915a:	bf00      	nop
 800915c:	3708      	adds	r7, #8
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	20001224 	.word	0x20001224
 8009168:	200012b0 	.word	0x200012b0
 800916c:	200012c4 	.word	0x200012c4
 8009170:	200012e0 	.word	0x200012e0
 8009174:	200012f4 	.word	0x200012f4
 8009178:	2000130c 	.word	0x2000130c
 800917c:	200012d8 	.word	0x200012d8
 8009180:	200012dc 	.word	0x200012dc

08009184 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800918a:	e019      	b.n	80091c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800918c:	f000 fa0a 	bl	80095a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009190:	4b10      	ldr	r3, [pc, #64]	; (80091d4 <prvCheckTasksWaitingTermination+0x50>)
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	3304      	adds	r3, #4
 800919c:	4618      	mov	r0, r3
 800919e:	f7ff fb8a 	bl	80088b6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80091a2:	4b0d      	ldr	r3, [pc, #52]	; (80091d8 <prvCheckTasksWaitingTermination+0x54>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	3b01      	subs	r3, #1
 80091a8:	4a0b      	ldr	r2, [pc, #44]	; (80091d8 <prvCheckTasksWaitingTermination+0x54>)
 80091aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80091ac:	4b0b      	ldr	r3, [pc, #44]	; (80091dc <prvCheckTasksWaitingTermination+0x58>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	3b01      	subs	r3, #1
 80091b2:	4a0a      	ldr	r2, [pc, #40]	; (80091dc <prvCheckTasksWaitingTermination+0x58>)
 80091b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80091b6:	f000 fa25 	bl	8009604 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f810 	bl	80091e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80091c0:	4b06      	ldr	r3, [pc, #24]	; (80091dc <prvCheckTasksWaitingTermination+0x58>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d1e1      	bne.n	800918c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80091c8:	bf00      	nop
 80091ca:	bf00      	nop
 80091cc:	3708      	adds	r7, #8
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	200012f4 	.word	0x200012f4
 80091d8:	20001320 	.word	0x20001320
 80091dc:	20001308 	.word	0x20001308

080091e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b084      	sub	sp, #16
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d108      	bne.n	8009204 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091f6:	4618      	mov	r0, r3
 80091f8:	f000 fb82 	bl	8009900 <vPortFree>
				vPortFree( pxTCB );
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f000 fb7f 	bl	8009900 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009202:	e018      	b.n	8009236 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800920a:	2b01      	cmp	r3, #1
 800920c:	d103      	bne.n	8009216 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f000 fb76 	bl	8009900 <vPortFree>
	}
 8009214:	e00f      	b.n	8009236 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800921c:	2b02      	cmp	r3, #2
 800921e:	d00a      	beq.n	8009236 <prvDeleteTCB+0x56>
	__asm volatile
 8009220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009224:	f383 8811 	msr	BASEPRI, r3
 8009228:	f3bf 8f6f 	isb	sy
 800922c:	f3bf 8f4f 	dsb	sy
 8009230:	60fb      	str	r3, [r7, #12]
}
 8009232:	bf00      	nop
 8009234:	e7fe      	b.n	8009234 <prvDeleteTCB+0x54>
	}
 8009236:	bf00      	nop
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
	...

08009240 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009246:	4b0c      	ldr	r3, [pc, #48]	; (8009278 <prvResetNextTaskUnblockTime+0x38>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d104      	bne.n	800925a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009250:	4b0a      	ldr	r3, [pc, #40]	; (800927c <prvResetNextTaskUnblockTime+0x3c>)
 8009252:	f04f 32ff 	mov.w	r2, #4294967295
 8009256:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009258:	e008      	b.n	800926c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800925a:	4b07      	ldr	r3, [pc, #28]	; (8009278 <prvResetNextTaskUnblockTime+0x38>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	68db      	ldr	r3, [r3, #12]
 8009262:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	4a04      	ldr	r2, [pc, #16]	; (800927c <prvResetNextTaskUnblockTime+0x3c>)
 800926a:	6013      	str	r3, [r2, #0]
}
 800926c:	bf00      	nop
 800926e:	370c      	adds	r7, #12
 8009270:	46bd      	mov	sp, r7
 8009272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009276:	4770      	bx	lr
 8009278:	200012d8 	.word	0x200012d8
 800927c:	20001340 	.word	0x20001340

08009280 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800928a:	4b29      	ldr	r3, [pc, #164]	; (8009330 <prvAddCurrentTaskToDelayedList+0xb0>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009290:	4b28      	ldr	r3, [pc, #160]	; (8009334 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	3304      	adds	r3, #4
 8009296:	4618      	mov	r0, r3
 8009298:	f7ff fb0d 	bl	80088b6 <uxListRemove>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d10b      	bne.n	80092ba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80092a2:	4b24      	ldr	r3, [pc, #144]	; (8009334 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a8:	2201      	movs	r2, #1
 80092aa:	fa02 f303 	lsl.w	r3, r2, r3
 80092ae:	43da      	mvns	r2, r3
 80092b0:	4b21      	ldr	r3, [pc, #132]	; (8009338 <prvAddCurrentTaskToDelayedList+0xb8>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4013      	ands	r3, r2
 80092b6:	4a20      	ldr	r2, [pc, #128]	; (8009338 <prvAddCurrentTaskToDelayedList+0xb8>)
 80092b8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092c0:	d10a      	bne.n	80092d8 <prvAddCurrentTaskToDelayedList+0x58>
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d007      	beq.n	80092d8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092c8:	4b1a      	ldr	r3, [pc, #104]	; (8009334 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	3304      	adds	r3, #4
 80092ce:	4619      	mov	r1, r3
 80092d0:	481a      	ldr	r0, [pc, #104]	; (800933c <prvAddCurrentTaskToDelayedList+0xbc>)
 80092d2:	f7ff fa93 	bl	80087fc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80092d6:	e026      	b.n	8009326 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80092d8:	68fa      	ldr	r2, [r7, #12]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	4413      	add	r3, r2
 80092de:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80092e0:	4b14      	ldr	r3, [pc, #80]	; (8009334 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80092e8:	68ba      	ldr	r2, [r7, #8]
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d209      	bcs.n	8009304 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092f0:	4b13      	ldr	r3, [pc, #76]	; (8009340 <prvAddCurrentTaskToDelayedList+0xc0>)
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	4b0f      	ldr	r3, [pc, #60]	; (8009334 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	3304      	adds	r3, #4
 80092fa:	4619      	mov	r1, r3
 80092fc:	4610      	mov	r0, r2
 80092fe:	f7ff faa1 	bl	8008844 <vListInsert>
}
 8009302:	e010      	b.n	8009326 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009304:	4b0f      	ldr	r3, [pc, #60]	; (8009344 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009306:	681a      	ldr	r2, [r3, #0]
 8009308:	4b0a      	ldr	r3, [pc, #40]	; (8009334 <prvAddCurrentTaskToDelayedList+0xb4>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	3304      	adds	r3, #4
 800930e:	4619      	mov	r1, r3
 8009310:	4610      	mov	r0, r2
 8009312:	f7ff fa97 	bl	8008844 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009316:	4b0c      	ldr	r3, [pc, #48]	; (8009348 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	68ba      	ldr	r2, [r7, #8]
 800931c:	429a      	cmp	r2, r3
 800931e:	d202      	bcs.n	8009326 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009320:	4a09      	ldr	r2, [pc, #36]	; (8009348 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	6013      	str	r3, [r2, #0]
}
 8009326:	bf00      	nop
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	20001324 	.word	0x20001324
 8009334:	20001220 	.word	0x20001220
 8009338:	20001328 	.word	0x20001328
 800933c:	2000130c 	.word	0x2000130c
 8009340:	200012dc 	.word	0x200012dc
 8009344:	200012d8 	.word	0x200012d8
 8009348:	20001340 	.word	0x20001340

0800934c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800934c:	b480      	push	{r7}
 800934e:	b085      	sub	sp, #20
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	3b04      	subs	r3, #4
 800935c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009364:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	3b04      	subs	r3, #4
 800936a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	f023 0201 	bic.w	r2, r3, #1
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	3b04      	subs	r3, #4
 800937a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800937c:	4a0c      	ldr	r2, [pc, #48]	; (80093b0 <pxPortInitialiseStack+0x64>)
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	3b14      	subs	r3, #20
 8009386:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	3b04      	subs	r3, #4
 8009392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f06f 0202 	mvn.w	r2, #2
 800939a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	3b20      	subs	r3, #32
 80093a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80093a2:	68fb      	ldr	r3, [r7, #12]
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3714      	adds	r7, #20
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr
 80093b0:	080093b5 	.word	0x080093b5

080093b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80093ba:	2300      	movs	r3, #0
 80093bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80093be:	4b12      	ldr	r3, [pc, #72]	; (8009408 <prvTaskExitError+0x54>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093c6:	d00a      	beq.n	80093de <prvTaskExitError+0x2a>
	__asm volatile
 80093c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093cc:	f383 8811 	msr	BASEPRI, r3
 80093d0:	f3bf 8f6f 	isb	sy
 80093d4:	f3bf 8f4f 	dsb	sy
 80093d8:	60fb      	str	r3, [r7, #12]
}
 80093da:	bf00      	nop
 80093dc:	e7fe      	b.n	80093dc <prvTaskExitError+0x28>
	__asm volatile
 80093de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093e2:	f383 8811 	msr	BASEPRI, r3
 80093e6:	f3bf 8f6f 	isb	sy
 80093ea:	f3bf 8f4f 	dsb	sy
 80093ee:	60bb      	str	r3, [r7, #8]
}
 80093f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80093f2:	bf00      	nop
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d0fc      	beq.n	80093f4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80093fa:	bf00      	nop
 80093fc:	bf00      	nop
 80093fe:	3714      	adds	r7, #20
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr
 8009408:	2000000c 	.word	0x2000000c
 800940c:	00000000 	.word	0x00000000

08009410 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009410:	4b07      	ldr	r3, [pc, #28]	; (8009430 <pxCurrentTCBConst2>)
 8009412:	6819      	ldr	r1, [r3, #0]
 8009414:	6808      	ldr	r0, [r1, #0]
 8009416:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800941a:	f380 8809 	msr	PSP, r0
 800941e:	f3bf 8f6f 	isb	sy
 8009422:	f04f 0000 	mov.w	r0, #0
 8009426:	f380 8811 	msr	BASEPRI, r0
 800942a:	4770      	bx	lr
 800942c:	f3af 8000 	nop.w

08009430 <pxCurrentTCBConst2>:
 8009430:	20001220 	.word	0x20001220
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009434:	bf00      	nop
 8009436:	bf00      	nop

08009438 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009438:	4808      	ldr	r0, [pc, #32]	; (800945c <prvPortStartFirstTask+0x24>)
 800943a:	6800      	ldr	r0, [r0, #0]
 800943c:	6800      	ldr	r0, [r0, #0]
 800943e:	f380 8808 	msr	MSP, r0
 8009442:	f04f 0000 	mov.w	r0, #0
 8009446:	f380 8814 	msr	CONTROL, r0
 800944a:	b662      	cpsie	i
 800944c:	b661      	cpsie	f
 800944e:	f3bf 8f4f 	dsb	sy
 8009452:	f3bf 8f6f 	isb	sy
 8009456:	df00      	svc	0
 8009458:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800945a:	bf00      	nop
 800945c:	e000ed08 	.word	0xe000ed08

08009460 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b086      	sub	sp, #24
 8009464:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009466:	4b46      	ldr	r3, [pc, #280]	; (8009580 <xPortStartScheduler+0x120>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a46      	ldr	r2, [pc, #280]	; (8009584 <xPortStartScheduler+0x124>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d10a      	bne.n	8009486 <xPortStartScheduler+0x26>
	__asm volatile
 8009470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009474:	f383 8811 	msr	BASEPRI, r3
 8009478:	f3bf 8f6f 	isb	sy
 800947c:	f3bf 8f4f 	dsb	sy
 8009480:	613b      	str	r3, [r7, #16]
}
 8009482:	bf00      	nop
 8009484:	e7fe      	b.n	8009484 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009486:	4b3e      	ldr	r3, [pc, #248]	; (8009580 <xPortStartScheduler+0x120>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a3f      	ldr	r2, [pc, #252]	; (8009588 <xPortStartScheduler+0x128>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d10a      	bne.n	80094a6 <xPortStartScheduler+0x46>
	__asm volatile
 8009490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009494:	f383 8811 	msr	BASEPRI, r3
 8009498:	f3bf 8f6f 	isb	sy
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	60fb      	str	r3, [r7, #12]
}
 80094a2:	bf00      	nop
 80094a4:	e7fe      	b.n	80094a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80094a6:	4b39      	ldr	r3, [pc, #228]	; (800958c <xPortStartScheduler+0x12c>)
 80094a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	22ff      	movs	r2, #255	; 0xff
 80094b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80094c0:	78fb      	ldrb	r3, [r7, #3]
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80094c8:	b2da      	uxtb	r2, r3
 80094ca:	4b31      	ldr	r3, [pc, #196]	; (8009590 <xPortStartScheduler+0x130>)
 80094cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80094ce:	4b31      	ldr	r3, [pc, #196]	; (8009594 <xPortStartScheduler+0x134>)
 80094d0:	2207      	movs	r2, #7
 80094d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80094d4:	e009      	b.n	80094ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80094d6:	4b2f      	ldr	r3, [pc, #188]	; (8009594 <xPortStartScheduler+0x134>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	3b01      	subs	r3, #1
 80094dc:	4a2d      	ldr	r2, [pc, #180]	; (8009594 <xPortStartScheduler+0x134>)
 80094de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80094e0:	78fb      	ldrb	r3, [r7, #3]
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	005b      	lsls	r3, r3, #1
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80094ea:	78fb      	ldrb	r3, [r7, #3]
 80094ec:	b2db      	uxtb	r3, r3
 80094ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094f2:	2b80      	cmp	r3, #128	; 0x80
 80094f4:	d0ef      	beq.n	80094d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80094f6:	4b27      	ldr	r3, [pc, #156]	; (8009594 <xPortStartScheduler+0x134>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f1c3 0307 	rsb	r3, r3, #7
 80094fe:	2b04      	cmp	r3, #4
 8009500:	d00a      	beq.n	8009518 <xPortStartScheduler+0xb8>
	__asm volatile
 8009502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009506:	f383 8811 	msr	BASEPRI, r3
 800950a:	f3bf 8f6f 	isb	sy
 800950e:	f3bf 8f4f 	dsb	sy
 8009512:	60bb      	str	r3, [r7, #8]
}
 8009514:	bf00      	nop
 8009516:	e7fe      	b.n	8009516 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009518:	4b1e      	ldr	r3, [pc, #120]	; (8009594 <xPortStartScheduler+0x134>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	021b      	lsls	r3, r3, #8
 800951e:	4a1d      	ldr	r2, [pc, #116]	; (8009594 <xPortStartScheduler+0x134>)
 8009520:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009522:	4b1c      	ldr	r3, [pc, #112]	; (8009594 <xPortStartScheduler+0x134>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800952a:	4a1a      	ldr	r2, [pc, #104]	; (8009594 <xPortStartScheduler+0x134>)
 800952c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	b2da      	uxtb	r2, r3
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009536:	4b18      	ldr	r3, [pc, #96]	; (8009598 <xPortStartScheduler+0x138>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a17      	ldr	r2, [pc, #92]	; (8009598 <xPortStartScheduler+0x138>)
 800953c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009540:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009542:	4b15      	ldr	r3, [pc, #84]	; (8009598 <xPortStartScheduler+0x138>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a14      	ldr	r2, [pc, #80]	; (8009598 <xPortStartScheduler+0x138>)
 8009548:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800954c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800954e:	f000 f8dd 	bl	800970c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009552:	4b12      	ldr	r3, [pc, #72]	; (800959c <xPortStartScheduler+0x13c>)
 8009554:	2200      	movs	r2, #0
 8009556:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009558:	f000 f8fc 	bl	8009754 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800955c:	4b10      	ldr	r3, [pc, #64]	; (80095a0 <xPortStartScheduler+0x140>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a0f      	ldr	r2, [pc, #60]	; (80095a0 <xPortStartScheduler+0x140>)
 8009562:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009566:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009568:	f7ff ff66 	bl	8009438 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800956c:	f7ff fd56 	bl	800901c <vTaskSwitchContext>
	prvTaskExitError();
 8009570:	f7ff ff20 	bl	80093b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009574:	2300      	movs	r3, #0
}
 8009576:	4618      	mov	r0, r3
 8009578:	3718      	adds	r7, #24
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}
 800957e:	bf00      	nop
 8009580:	e000ed00 	.word	0xe000ed00
 8009584:	410fc271 	.word	0x410fc271
 8009588:	410fc270 	.word	0x410fc270
 800958c:	e000e400 	.word	0xe000e400
 8009590:	2000134c 	.word	0x2000134c
 8009594:	20001350 	.word	0x20001350
 8009598:	e000ed20 	.word	0xe000ed20
 800959c:	2000000c 	.word	0x2000000c
 80095a0:	e000ef34 	.word	0xe000ef34

080095a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80095a4:	b480      	push	{r7}
 80095a6:	b083      	sub	sp, #12
 80095a8:	af00      	add	r7, sp, #0
	__asm volatile
 80095aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ae:	f383 8811 	msr	BASEPRI, r3
 80095b2:	f3bf 8f6f 	isb	sy
 80095b6:	f3bf 8f4f 	dsb	sy
 80095ba:	607b      	str	r3, [r7, #4]
}
 80095bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80095be:	4b0f      	ldr	r3, [pc, #60]	; (80095fc <vPortEnterCritical+0x58>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	3301      	adds	r3, #1
 80095c4:	4a0d      	ldr	r2, [pc, #52]	; (80095fc <vPortEnterCritical+0x58>)
 80095c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80095c8:	4b0c      	ldr	r3, [pc, #48]	; (80095fc <vPortEnterCritical+0x58>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d10f      	bne.n	80095f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80095d0:	4b0b      	ldr	r3, [pc, #44]	; (8009600 <vPortEnterCritical+0x5c>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00a      	beq.n	80095f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80095da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095de:	f383 8811 	msr	BASEPRI, r3
 80095e2:	f3bf 8f6f 	isb	sy
 80095e6:	f3bf 8f4f 	dsb	sy
 80095ea:	603b      	str	r3, [r7, #0]
}
 80095ec:	bf00      	nop
 80095ee:	e7fe      	b.n	80095ee <vPortEnterCritical+0x4a>
	}
}
 80095f0:	bf00      	nop
 80095f2:	370c      	adds	r7, #12
 80095f4:	46bd      	mov	sp, r7
 80095f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fa:	4770      	bx	lr
 80095fc:	2000000c 	.word	0x2000000c
 8009600:	e000ed04 	.word	0xe000ed04

08009604 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800960a:	4b12      	ldr	r3, [pc, #72]	; (8009654 <vPortExitCritical+0x50>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10a      	bne.n	8009628 <vPortExitCritical+0x24>
	__asm volatile
 8009612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009616:	f383 8811 	msr	BASEPRI, r3
 800961a:	f3bf 8f6f 	isb	sy
 800961e:	f3bf 8f4f 	dsb	sy
 8009622:	607b      	str	r3, [r7, #4]
}
 8009624:	bf00      	nop
 8009626:	e7fe      	b.n	8009626 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009628:	4b0a      	ldr	r3, [pc, #40]	; (8009654 <vPortExitCritical+0x50>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	3b01      	subs	r3, #1
 800962e:	4a09      	ldr	r2, [pc, #36]	; (8009654 <vPortExitCritical+0x50>)
 8009630:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009632:	4b08      	ldr	r3, [pc, #32]	; (8009654 <vPortExitCritical+0x50>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d105      	bne.n	8009646 <vPortExitCritical+0x42>
 800963a:	2300      	movs	r3, #0
 800963c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009644:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009646:	bf00      	nop
 8009648:	370c      	adds	r7, #12
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr
 8009652:	bf00      	nop
 8009654:	2000000c 	.word	0x2000000c
	...

08009660 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009660:	f3ef 8009 	mrs	r0, PSP
 8009664:	f3bf 8f6f 	isb	sy
 8009668:	4b15      	ldr	r3, [pc, #84]	; (80096c0 <pxCurrentTCBConst>)
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	f01e 0f10 	tst.w	lr, #16
 8009670:	bf08      	it	eq
 8009672:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009676:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967a:	6010      	str	r0, [r2, #0]
 800967c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009680:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009684:	f380 8811 	msr	BASEPRI, r0
 8009688:	f3bf 8f4f 	dsb	sy
 800968c:	f3bf 8f6f 	isb	sy
 8009690:	f7ff fcc4 	bl	800901c <vTaskSwitchContext>
 8009694:	f04f 0000 	mov.w	r0, #0
 8009698:	f380 8811 	msr	BASEPRI, r0
 800969c:	bc09      	pop	{r0, r3}
 800969e:	6819      	ldr	r1, [r3, #0]
 80096a0:	6808      	ldr	r0, [r1, #0]
 80096a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a6:	f01e 0f10 	tst.w	lr, #16
 80096aa:	bf08      	it	eq
 80096ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80096b0:	f380 8809 	msr	PSP, r0
 80096b4:	f3bf 8f6f 	isb	sy
 80096b8:	4770      	bx	lr
 80096ba:	bf00      	nop
 80096bc:	f3af 8000 	nop.w

080096c0 <pxCurrentTCBConst>:
 80096c0:	20001220 	.word	0x20001220
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80096c4:	bf00      	nop
 80096c6:	bf00      	nop

080096c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
	__asm volatile
 80096ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d2:	f383 8811 	msr	BASEPRI, r3
 80096d6:	f3bf 8f6f 	isb	sy
 80096da:	f3bf 8f4f 	dsb	sy
 80096de:	607b      	str	r3, [r7, #4]
}
 80096e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80096e2:	f7ff fbe3 	bl	8008eac <xTaskIncrementTick>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d003      	beq.n	80096f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80096ec:	4b06      	ldr	r3, [pc, #24]	; (8009708 <SysTick_Handler+0x40>)
 80096ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096f2:	601a      	str	r2, [r3, #0]
 80096f4:	2300      	movs	r3, #0
 80096f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	f383 8811 	msr	BASEPRI, r3
}
 80096fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009700:	bf00      	nop
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	e000ed04 	.word	0xe000ed04

0800970c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800970c:	b480      	push	{r7}
 800970e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009710:	4b0b      	ldr	r3, [pc, #44]	; (8009740 <vPortSetupTimerInterrupt+0x34>)
 8009712:	2200      	movs	r2, #0
 8009714:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009716:	4b0b      	ldr	r3, [pc, #44]	; (8009744 <vPortSetupTimerInterrupt+0x38>)
 8009718:	2200      	movs	r2, #0
 800971a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800971c:	4b0a      	ldr	r3, [pc, #40]	; (8009748 <vPortSetupTimerInterrupt+0x3c>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a0a      	ldr	r2, [pc, #40]	; (800974c <vPortSetupTimerInterrupt+0x40>)
 8009722:	fba2 2303 	umull	r2, r3, r2, r3
 8009726:	099b      	lsrs	r3, r3, #6
 8009728:	4a09      	ldr	r2, [pc, #36]	; (8009750 <vPortSetupTimerInterrupt+0x44>)
 800972a:	3b01      	subs	r3, #1
 800972c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800972e:	4b04      	ldr	r3, [pc, #16]	; (8009740 <vPortSetupTimerInterrupt+0x34>)
 8009730:	2207      	movs	r2, #7
 8009732:	601a      	str	r2, [r3, #0]
}
 8009734:	bf00      	nop
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
 800973e:	bf00      	nop
 8009740:	e000e010 	.word	0xe000e010
 8009744:	e000e018 	.word	0xe000e018
 8009748:	20000000 	.word	0x20000000
 800974c:	10624dd3 	.word	0x10624dd3
 8009750:	e000e014 	.word	0xe000e014

08009754 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009754:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009764 <vPortEnableVFP+0x10>
 8009758:	6801      	ldr	r1, [r0, #0]
 800975a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800975e:	6001      	str	r1, [r0, #0]
 8009760:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009762:	bf00      	nop
 8009764:	e000ed88 	.word	0xe000ed88

08009768 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b08a      	sub	sp, #40	; 0x28
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009770:	2300      	movs	r3, #0
 8009772:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009774:	f7ff faf0 	bl	8008d58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009778:	4b5b      	ldr	r3, [pc, #364]	; (80098e8 <pvPortMalloc+0x180>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d101      	bne.n	8009784 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009780:	f000 f920 	bl	80099c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009784:	4b59      	ldr	r3, [pc, #356]	; (80098ec <pvPortMalloc+0x184>)
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4013      	ands	r3, r2
 800978c:	2b00      	cmp	r3, #0
 800978e:	f040 8093 	bne.w	80098b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d01d      	beq.n	80097d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009798:	2208      	movs	r2, #8
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4413      	add	r3, r2
 800979e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f003 0307 	and.w	r3, r3, #7
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d014      	beq.n	80097d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f023 0307 	bic.w	r3, r3, #7
 80097b0:	3308      	adds	r3, #8
 80097b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f003 0307 	and.w	r3, r3, #7
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d00a      	beq.n	80097d4 <pvPortMalloc+0x6c>
	__asm volatile
 80097be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c2:	f383 8811 	msr	BASEPRI, r3
 80097c6:	f3bf 8f6f 	isb	sy
 80097ca:	f3bf 8f4f 	dsb	sy
 80097ce:	617b      	str	r3, [r7, #20]
}
 80097d0:	bf00      	nop
 80097d2:	e7fe      	b.n	80097d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d06e      	beq.n	80098b8 <pvPortMalloc+0x150>
 80097da:	4b45      	ldr	r3, [pc, #276]	; (80098f0 <pvPortMalloc+0x188>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d869      	bhi.n	80098b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80097e4:	4b43      	ldr	r3, [pc, #268]	; (80098f4 <pvPortMalloc+0x18c>)
 80097e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80097e8:	4b42      	ldr	r3, [pc, #264]	; (80098f4 <pvPortMalloc+0x18c>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097ee:	e004      	b.n	80097fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80097f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80097f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	687a      	ldr	r2, [r7, #4]
 8009800:	429a      	cmp	r2, r3
 8009802:	d903      	bls.n	800980c <pvPortMalloc+0xa4>
 8009804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d1f1      	bne.n	80097f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800980c:	4b36      	ldr	r3, [pc, #216]	; (80098e8 <pvPortMalloc+0x180>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009812:	429a      	cmp	r2, r3
 8009814:	d050      	beq.n	80098b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009816:	6a3b      	ldr	r3, [r7, #32]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2208      	movs	r2, #8
 800981c:	4413      	add	r3, r2
 800981e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009822:	681a      	ldr	r2, [r3, #0]
 8009824:	6a3b      	ldr	r3, [r7, #32]
 8009826:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800982a:	685a      	ldr	r2, [r3, #4]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	1ad2      	subs	r2, r2, r3
 8009830:	2308      	movs	r3, #8
 8009832:	005b      	lsls	r3, r3, #1
 8009834:	429a      	cmp	r2, r3
 8009836:	d91f      	bls.n	8009878 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4413      	add	r3, r2
 800983e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	f003 0307 	and.w	r3, r3, #7
 8009846:	2b00      	cmp	r3, #0
 8009848:	d00a      	beq.n	8009860 <pvPortMalloc+0xf8>
	__asm volatile
 800984a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984e:	f383 8811 	msr	BASEPRI, r3
 8009852:	f3bf 8f6f 	isb	sy
 8009856:	f3bf 8f4f 	dsb	sy
 800985a:	613b      	str	r3, [r7, #16]
}
 800985c:	bf00      	nop
 800985e:	e7fe      	b.n	800985e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009862:	685a      	ldr	r2, [r3, #4]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	1ad2      	subs	r2, r2, r3
 8009868:	69bb      	ldr	r3, [r7, #24]
 800986a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800986c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009872:	69b8      	ldr	r0, [r7, #24]
 8009874:	f000 f908 	bl	8009a88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009878:	4b1d      	ldr	r3, [pc, #116]	; (80098f0 <pvPortMalloc+0x188>)
 800987a:	681a      	ldr	r2, [r3, #0]
 800987c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	4a1b      	ldr	r2, [pc, #108]	; (80098f0 <pvPortMalloc+0x188>)
 8009884:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009886:	4b1a      	ldr	r3, [pc, #104]	; (80098f0 <pvPortMalloc+0x188>)
 8009888:	681a      	ldr	r2, [r3, #0]
 800988a:	4b1b      	ldr	r3, [pc, #108]	; (80098f8 <pvPortMalloc+0x190>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	429a      	cmp	r2, r3
 8009890:	d203      	bcs.n	800989a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009892:	4b17      	ldr	r3, [pc, #92]	; (80098f0 <pvPortMalloc+0x188>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4a18      	ldr	r2, [pc, #96]	; (80098f8 <pvPortMalloc+0x190>)
 8009898:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800989a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989c:	685a      	ldr	r2, [r3, #4]
 800989e:	4b13      	ldr	r3, [pc, #76]	; (80098ec <pvPortMalloc+0x184>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	431a      	orrs	r2, r3
 80098a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80098a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098aa:	2200      	movs	r2, #0
 80098ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80098ae:	4b13      	ldr	r3, [pc, #76]	; (80098fc <pvPortMalloc+0x194>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	3301      	adds	r3, #1
 80098b4:	4a11      	ldr	r2, [pc, #68]	; (80098fc <pvPortMalloc+0x194>)
 80098b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80098b8:	f7ff fa5c 	bl	8008d74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	f003 0307 	and.w	r3, r3, #7
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00a      	beq.n	80098dc <pvPortMalloc+0x174>
	__asm volatile
 80098c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ca:	f383 8811 	msr	BASEPRI, r3
 80098ce:	f3bf 8f6f 	isb	sy
 80098d2:	f3bf 8f4f 	dsb	sy
 80098d6:	60fb      	str	r3, [r7, #12]
}
 80098d8:	bf00      	nop
 80098da:	e7fe      	b.n	80098da <pvPortMalloc+0x172>
	return pvReturn;
 80098dc:	69fb      	ldr	r3, [r7, #28]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3728      	adds	r7, #40	; 0x28
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	20004f5c 	.word	0x20004f5c
 80098ec:	20004f70 	.word	0x20004f70
 80098f0:	20004f60 	.word	0x20004f60
 80098f4:	20004f54 	.word	0x20004f54
 80098f8:	20004f64 	.word	0x20004f64
 80098fc:	20004f68 	.word	0x20004f68

08009900 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b086      	sub	sp, #24
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d04d      	beq.n	80099ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009912:	2308      	movs	r3, #8
 8009914:	425b      	negs	r3, r3
 8009916:	697a      	ldr	r2, [r7, #20]
 8009918:	4413      	add	r3, r2
 800991a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009920:	693b      	ldr	r3, [r7, #16]
 8009922:	685a      	ldr	r2, [r3, #4]
 8009924:	4b24      	ldr	r3, [pc, #144]	; (80099b8 <vPortFree+0xb8>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4013      	ands	r3, r2
 800992a:	2b00      	cmp	r3, #0
 800992c:	d10a      	bne.n	8009944 <vPortFree+0x44>
	__asm volatile
 800992e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009932:	f383 8811 	msr	BASEPRI, r3
 8009936:	f3bf 8f6f 	isb	sy
 800993a:	f3bf 8f4f 	dsb	sy
 800993e:	60fb      	str	r3, [r7, #12]
}
 8009940:	bf00      	nop
 8009942:	e7fe      	b.n	8009942 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d00a      	beq.n	8009962 <vPortFree+0x62>
	__asm volatile
 800994c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009950:	f383 8811 	msr	BASEPRI, r3
 8009954:	f3bf 8f6f 	isb	sy
 8009958:	f3bf 8f4f 	dsb	sy
 800995c:	60bb      	str	r3, [r7, #8]
}
 800995e:	bf00      	nop
 8009960:	e7fe      	b.n	8009960 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	685a      	ldr	r2, [r3, #4]
 8009966:	4b14      	ldr	r3, [pc, #80]	; (80099b8 <vPortFree+0xb8>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4013      	ands	r3, r2
 800996c:	2b00      	cmp	r3, #0
 800996e:	d01e      	beq.n	80099ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d11a      	bne.n	80099ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009978:	693b      	ldr	r3, [r7, #16]
 800997a:	685a      	ldr	r2, [r3, #4]
 800997c:	4b0e      	ldr	r3, [pc, #56]	; (80099b8 <vPortFree+0xb8>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	43db      	mvns	r3, r3
 8009982:	401a      	ands	r2, r3
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009988:	f7ff f9e6 	bl	8008d58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	685a      	ldr	r2, [r3, #4]
 8009990:	4b0a      	ldr	r3, [pc, #40]	; (80099bc <vPortFree+0xbc>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4413      	add	r3, r2
 8009996:	4a09      	ldr	r2, [pc, #36]	; (80099bc <vPortFree+0xbc>)
 8009998:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800999a:	6938      	ldr	r0, [r7, #16]
 800999c:	f000 f874 	bl	8009a88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80099a0:	4b07      	ldr	r3, [pc, #28]	; (80099c0 <vPortFree+0xc0>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	3301      	adds	r3, #1
 80099a6:	4a06      	ldr	r2, [pc, #24]	; (80099c0 <vPortFree+0xc0>)
 80099a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80099aa:	f7ff f9e3 	bl	8008d74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80099ae:	bf00      	nop
 80099b0:	3718      	adds	r7, #24
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}
 80099b6:	bf00      	nop
 80099b8:	20004f70 	.word	0x20004f70
 80099bc:	20004f60 	.word	0x20004f60
 80099c0:	20004f6c 	.word	0x20004f6c

080099c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80099c4:	b480      	push	{r7}
 80099c6:	b085      	sub	sp, #20
 80099c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80099ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80099ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80099d0:	4b27      	ldr	r3, [pc, #156]	; (8009a70 <prvHeapInit+0xac>)
 80099d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f003 0307 	and.w	r3, r3, #7
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00c      	beq.n	80099f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	3307      	adds	r3, #7
 80099e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	f023 0307 	bic.w	r3, r3, #7
 80099ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80099ec:	68ba      	ldr	r2, [r7, #8]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	1ad3      	subs	r3, r2, r3
 80099f2:	4a1f      	ldr	r2, [pc, #124]	; (8009a70 <prvHeapInit+0xac>)
 80099f4:	4413      	add	r3, r2
 80099f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80099fc:	4a1d      	ldr	r2, [pc, #116]	; (8009a74 <prvHeapInit+0xb0>)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009a02:	4b1c      	ldr	r3, [pc, #112]	; (8009a74 <prvHeapInit+0xb0>)
 8009a04:	2200      	movs	r2, #0
 8009a06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	68ba      	ldr	r2, [r7, #8]
 8009a0c:	4413      	add	r3, r2
 8009a0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009a10:	2208      	movs	r2, #8
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	1a9b      	subs	r3, r3, r2
 8009a16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f023 0307 	bic.w	r3, r3, #7
 8009a1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	4a15      	ldr	r2, [pc, #84]	; (8009a78 <prvHeapInit+0xb4>)
 8009a24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009a26:	4b14      	ldr	r3, [pc, #80]	; (8009a78 <prvHeapInit+0xb4>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009a2e:	4b12      	ldr	r3, [pc, #72]	; (8009a78 <prvHeapInit+0xb4>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	2200      	movs	r2, #0
 8009a34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	1ad2      	subs	r2, r2, r3
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009a44:	4b0c      	ldr	r3, [pc, #48]	; (8009a78 <prvHeapInit+0xb4>)
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	4a0a      	ldr	r2, [pc, #40]	; (8009a7c <prvHeapInit+0xb8>)
 8009a52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	4a09      	ldr	r2, [pc, #36]	; (8009a80 <prvHeapInit+0xbc>)
 8009a5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009a5c:	4b09      	ldr	r3, [pc, #36]	; (8009a84 <prvHeapInit+0xc0>)
 8009a5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009a62:	601a      	str	r2, [r3, #0]
}
 8009a64:	bf00      	nop
 8009a66:	3714      	adds	r7, #20
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr
 8009a70:	20001354 	.word	0x20001354
 8009a74:	20004f54 	.word	0x20004f54
 8009a78:	20004f5c 	.word	0x20004f5c
 8009a7c:	20004f64 	.word	0x20004f64
 8009a80:	20004f60 	.word	0x20004f60
 8009a84:	20004f70 	.word	0x20004f70

08009a88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009a88:	b480      	push	{r7}
 8009a8a:	b085      	sub	sp, #20
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009a90:	4b28      	ldr	r3, [pc, #160]	; (8009b34 <prvInsertBlockIntoFreeList+0xac>)
 8009a92:	60fb      	str	r3, [r7, #12]
 8009a94:	e002      	b.n	8009a9c <prvInsertBlockIntoFreeList+0x14>
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	60fb      	str	r3, [r7, #12]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	687a      	ldr	r2, [r7, #4]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d8f7      	bhi.n	8009a96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	68ba      	ldr	r2, [r7, #8]
 8009ab0:	4413      	add	r3, r2
 8009ab2:	687a      	ldr	r2, [r7, #4]
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d108      	bne.n	8009aca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	685a      	ldr	r2, [r3, #4]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	441a      	add	r2, r3
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	685b      	ldr	r3, [r3, #4]
 8009ad2:	68ba      	ldr	r2, [r7, #8]
 8009ad4:	441a      	add	r2, r3
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d118      	bne.n	8009b10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681a      	ldr	r2, [r3, #0]
 8009ae2:	4b15      	ldr	r3, [pc, #84]	; (8009b38 <prvInsertBlockIntoFreeList+0xb0>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	429a      	cmp	r2, r3
 8009ae8:	d00d      	beq.n	8009b06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685a      	ldr	r2, [r3, #4]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	441a      	add	r2, r3
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	601a      	str	r2, [r3, #0]
 8009b04:	e008      	b.n	8009b18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009b06:	4b0c      	ldr	r3, [pc, #48]	; (8009b38 <prvInsertBlockIntoFreeList+0xb0>)
 8009b08:	681a      	ldr	r2, [r3, #0]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	601a      	str	r2, [r3, #0]
 8009b0e:	e003      	b.n	8009b18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681a      	ldr	r2, [r3, #0]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009b18:	68fa      	ldr	r2, [r7, #12]
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	d002      	beq.n	8009b26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	687a      	ldr	r2, [r7, #4]
 8009b24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b26:	bf00      	nop
 8009b28:	3714      	adds	r7, #20
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b30:	4770      	bx	lr
 8009b32:	bf00      	nop
 8009b34:	20004f54 	.word	0x20004f54
 8009b38:	20004f5c 	.word	0x20004f5c

08009b3c <__errno>:
 8009b3c:	4b01      	ldr	r3, [pc, #4]	; (8009b44 <__errno+0x8>)
 8009b3e:	6818      	ldr	r0, [r3, #0]
 8009b40:	4770      	bx	lr
 8009b42:	bf00      	nop
 8009b44:	20000010 	.word	0x20000010

08009b48 <__libc_init_array>:
 8009b48:	b570      	push	{r4, r5, r6, lr}
 8009b4a:	4d0d      	ldr	r5, [pc, #52]	; (8009b80 <__libc_init_array+0x38>)
 8009b4c:	4c0d      	ldr	r4, [pc, #52]	; (8009b84 <__libc_init_array+0x3c>)
 8009b4e:	1b64      	subs	r4, r4, r5
 8009b50:	10a4      	asrs	r4, r4, #2
 8009b52:	2600      	movs	r6, #0
 8009b54:	42a6      	cmp	r6, r4
 8009b56:	d109      	bne.n	8009b6c <__libc_init_array+0x24>
 8009b58:	4d0b      	ldr	r5, [pc, #44]	; (8009b88 <__libc_init_array+0x40>)
 8009b5a:	4c0c      	ldr	r4, [pc, #48]	; (8009b8c <__libc_init_array+0x44>)
 8009b5c:	f006 feaa 	bl	80108b4 <_init>
 8009b60:	1b64      	subs	r4, r4, r5
 8009b62:	10a4      	asrs	r4, r4, #2
 8009b64:	2600      	movs	r6, #0
 8009b66:	42a6      	cmp	r6, r4
 8009b68:	d105      	bne.n	8009b76 <__libc_init_array+0x2e>
 8009b6a:	bd70      	pop	{r4, r5, r6, pc}
 8009b6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b70:	4798      	blx	r3
 8009b72:	3601      	adds	r6, #1
 8009b74:	e7ee      	b.n	8009b54 <__libc_init_array+0xc>
 8009b76:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b7a:	4798      	blx	r3
 8009b7c:	3601      	adds	r6, #1
 8009b7e:	e7f2      	b.n	8009b66 <__libc_init_array+0x1e>
 8009b80:	08011218 	.word	0x08011218
 8009b84:	08011218 	.word	0x08011218
 8009b88:	08011218 	.word	0x08011218
 8009b8c:	0801121c 	.word	0x0801121c

08009b90 <memcpy>:
 8009b90:	440a      	add	r2, r1
 8009b92:	4291      	cmp	r1, r2
 8009b94:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b98:	d100      	bne.n	8009b9c <memcpy+0xc>
 8009b9a:	4770      	bx	lr
 8009b9c:	b510      	push	{r4, lr}
 8009b9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ba2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ba6:	4291      	cmp	r1, r2
 8009ba8:	d1f9      	bne.n	8009b9e <memcpy+0xe>
 8009baa:	bd10      	pop	{r4, pc}

08009bac <memset>:
 8009bac:	4402      	add	r2, r0
 8009bae:	4603      	mov	r3, r0
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d100      	bne.n	8009bb6 <memset+0xa>
 8009bb4:	4770      	bx	lr
 8009bb6:	f803 1b01 	strb.w	r1, [r3], #1
 8009bba:	e7f9      	b.n	8009bb0 <memset+0x4>

08009bbc <__cvt>:
 8009bbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009bc0:	ec55 4b10 	vmov	r4, r5, d0
 8009bc4:	2d00      	cmp	r5, #0
 8009bc6:	460e      	mov	r6, r1
 8009bc8:	4619      	mov	r1, r3
 8009bca:	462b      	mov	r3, r5
 8009bcc:	bfbb      	ittet	lt
 8009bce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009bd2:	461d      	movlt	r5, r3
 8009bd4:	2300      	movge	r3, #0
 8009bd6:	232d      	movlt	r3, #45	; 0x2d
 8009bd8:	700b      	strb	r3, [r1, #0]
 8009bda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bdc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009be0:	4691      	mov	r9, r2
 8009be2:	f023 0820 	bic.w	r8, r3, #32
 8009be6:	bfbc      	itt	lt
 8009be8:	4622      	movlt	r2, r4
 8009bea:	4614      	movlt	r4, r2
 8009bec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009bf0:	d005      	beq.n	8009bfe <__cvt+0x42>
 8009bf2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009bf6:	d100      	bne.n	8009bfa <__cvt+0x3e>
 8009bf8:	3601      	adds	r6, #1
 8009bfa:	2102      	movs	r1, #2
 8009bfc:	e000      	b.n	8009c00 <__cvt+0x44>
 8009bfe:	2103      	movs	r1, #3
 8009c00:	ab03      	add	r3, sp, #12
 8009c02:	9301      	str	r3, [sp, #4]
 8009c04:	ab02      	add	r3, sp, #8
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	ec45 4b10 	vmov	d0, r4, r5
 8009c0c:	4653      	mov	r3, sl
 8009c0e:	4632      	mov	r2, r6
 8009c10:	f001 ff36 	bl	800ba80 <_dtoa_r>
 8009c14:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009c18:	4607      	mov	r7, r0
 8009c1a:	d102      	bne.n	8009c22 <__cvt+0x66>
 8009c1c:	f019 0f01 	tst.w	r9, #1
 8009c20:	d022      	beq.n	8009c68 <__cvt+0xac>
 8009c22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c26:	eb07 0906 	add.w	r9, r7, r6
 8009c2a:	d110      	bne.n	8009c4e <__cvt+0x92>
 8009c2c:	783b      	ldrb	r3, [r7, #0]
 8009c2e:	2b30      	cmp	r3, #48	; 0x30
 8009c30:	d10a      	bne.n	8009c48 <__cvt+0x8c>
 8009c32:	2200      	movs	r2, #0
 8009c34:	2300      	movs	r3, #0
 8009c36:	4620      	mov	r0, r4
 8009c38:	4629      	mov	r1, r5
 8009c3a:	f7f6 ff45 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c3e:	b918      	cbnz	r0, 8009c48 <__cvt+0x8c>
 8009c40:	f1c6 0601 	rsb	r6, r6, #1
 8009c44:	f8ca 6000 	str.w	r6, [sl]
 8009c48:	f8da 3000 	ldr.w	r3, [sl]
 8009c4c:	4499      	add	r9, r3
 8009c4e:	2200      	movs	r2, #0
 8009c50:	2300      	movs	r3, #0
 8009c52:	4620      	mov	r0, r4
 8009c54:	4629      	mov	r1, r5
 8009c56:	f7f6 ff37 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c5a:	b108      	cbz	r0, 8009c60 <__cvt+0xa4>
 8009c5c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c60:	2230      	movs	r2, #48	; 0x30
 8009c62:	9b03      	ldr	r3, [sp, #12]
 8009c64:	454b      	cmp	r3, r9
 8009c66:	d307      	bcc.n	8009c78 <__cvt+0xbc>
 8009c68:	9b03      	ldr	r3, [sp, #12]
 8009c6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c6c:	1bdb      	subs	r3, r3, r7
 8009c6e:	4638      	mov	r0, r7
 8009c70:	6013      	str	r3, [r2, #0]
 8009c72:	b004      	add	sp, #16
 8009c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c78:	1c59      	adds	r1, r3, #1
 8009c7a:	9103      	str	r1, [sp, #12]
 8009c7c:	701a      	strb	r2, [r3, #0]
 8009c7e:	e7f0      	b.n	8009c62 <__cvt+0xa6>

08009c80 <__exponent>:
 8009c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c82:	4603      	mov	r3, r0
 8009c84:	2900      	cmp	r1, #0
 8009c86:	bfb8      	it	lt
 8009c88:	4249      	neglt	r1, r1
 8009c8a:	f803 2b02 	strb.w	r2, [r3], #2
 8009c8e:	bfb4      	ite	lt
 8009c90:	222d      	movlt	r2, #45	; 0x2d
 8009c92:	222b      	movge	r2, #43	; 0x2b
 8009c94:	2909      	cmp	r1, #9
 8009c96:	7042      	strb	r2, [r0, #1]
 8009c98:	dd2a      	ble.n	8009cf0 <__exponent+0x70>
 8009c9a:	f10d 0407 	add.w	r4, sp, #7
 8009c9e:	46a4      	mov	ip, r4
 8009ca0:	270a      	movs	r7, #10
 8009ca2:	46a6      	mov	lr, r4
 8009ca4:	460a      	mov	r2, r1
 8009ca6:	fb91 f6f7 	sdiv	r6, r1, r7
 8009caa:	fb07 1516 	mls	r5, r7, r6, r1
 8009cae:	3530      	adds	r5, #48	; 0x30
 8009cb0:	2a63      	cmp	r2, #99	; 0x63
 8009cb2:	f104 34ff 	add.w	r4, r4, #4294967295
 8009cb6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009cba:	4631      	mov	r1, r6
 8009cbc:	dcf1      	bgt.n	8009ca2 <__exponent+0x22>
 8009cbe:	3130      	adds	r1, #48	; 0x30
 8009cc0:	f1ae 0502 	sub.w	r5, lr, #2
 8009cc4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009cc8:	1c44      	adds	r4, r0, #1
 8009cca:	4629      	mov	r1, r5
 8009ccc:	4561      	cmp	r1, ip
 8009cce:	d30a      	bcc.n	8009ce6 <__exponent+0x66>
 8009cd0:	f10d 0209 	add.w	r2, sp, #9
 8009cd4:	eba2 020e 	sub.w	r2, r2, lr
 8009cd8:	4565      	cmp	r5, ip
 8009cda:	bf88      	it	hi
 8009cdc:	2200      	movhi	r2, #0
 8009cde:	4413      	add	r3, r2
 8009ce0:	1a18      	subs	r0, r3, r0
 8009ce2:	b003      	add	sp, #12
 8009ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ce6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009cea:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009cee:	e7ed      	b.n	8009ccc <__exponent+0x4c>
 8009cf0:	2330      	movs	r3, #48	; 0x30
 8009cf2:	3130      	adds	r1, #48	; 0x30
 8009cf4:	7083      	strb	r3, [r0, #2]
 8009cf6:	70c1      	strb	r1, [r0, #3]
 8009cf8:	1d03      	adds	r3, r0, #4
 8009cfa:	e7f1      	b.n	8009ce0 <__exponent+0x60>

08009cfc <_printf_float>:
 8009cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d00:	ed2d 8b02 	vpush	{d8}
 8009d04:	b08d      	sub	sp, #52	; 0x34
 8009d06:	460c      	mov	r4, r1
 8009d08:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009d0c:	4616      	mov	r6, r2
 8009d0e:	461f      	mov	r7, r3
 8009d10:	4605      	mov	r5, r0
 8009d12:	f003 f9c9 	bl	800d0a8 <_localeconv_r>
 8009d16:	f8d0 a000 	ldr.w	sl, [r0]
 8009d1a:	4650      	mov	r0, sl
 8009d1c:	f7f6 fa58 	bl	80001d0 <strlen>
 8009d20:	2300      	movs	r3, #0
 8009d22:	930a      	str	r3, [sp, #40]	; 0x28
 8009d24:	6823      	ldr	r3, [r4, #0]
 8009d26:	9305      	str	r3, [sp, #20]
 8009d28:	f8d8 3000 	ldr.w	r3, [r8]
 8009d2c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009d30:	3307      	adds	r3, #7
 8009d32:	f023 0307 	bic.w	r3, r3, #7
 8009d36:	f103 0208 	add.w	r2, r3, #8
 8009d3a:	f8c8 2000 	str.w	r2, [r8]
 8009d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d42:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009d46:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009d4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009d4e:	9307      	str	r3, [sp, #28]
 8009d50:	f8cd 8018 	str.w	r8, [sp, #24]
 8009d54:	ee08 0a10 	vmov	s16, r0
 8009d58:	4b9f      	ldr	r3, [pc, #636]	; (8009fd8 <_printf_float+0x2dc>)
 8009d5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d62:	f7f6 fee3 	bl	8000b2c <__aeabi_dcmpun>
 8009d66:	bb88      	cbnz	r0, 8009dcc <_printf_float+0xd0>
 8009d68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d6c:	4b9a      	ldr	r3, [pc, #616]	; (8009fd8 <_printf_float+0x2dc>)
 8009d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d72:	f7f6 febd 	bl	8000af0 <__aeabi_dcmple>
 8009d76:	bb48      	cbnz	r0, 8009dcc <_printf_float+0xd0>
 8009d78:	2200      	movs	r2, #0
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	4640      	mov	r0, r8
 8009d7e:	4649      	mov	r1, r9
 8009d80:	f7f6 feac 	bl	8000adc <__aeabi_dcmplt>
 8009d84:	b110      	cbz	r0, 8009d8c <_printf_float+0x90>
 8009d86:	232d      	movs	r3, #45	; 0x2d
 8009d88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d8c:	4b93      	ldr	r3, [pc, #588]	; (8009fdc <_printf_float+0x2e0>)
 8009d8e:	4894      	ldr	r0, [pc, #592]	; (8009fe0 <_printf_float+0x2e4>)
 8009d90:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009d94:	bf94      	ite	ls
 8009d96:	4698      	movls	r8, r3
 8009d98:	4680      	movhi	r8, r0
 8009d9a:	2303      	movs	r3, #3
 8009d9c:	6123      	str	r3, [r4, #16]
 8009d9e:	9b05      	ldr	r3, [sp, #20]
 8009da0:	f023 0204 	bic.w	r2, r3, #4
 8009da4:	6022      	str	r2, [r4, #0]
 8009da6:	f04f 0900 	mov.w	r9, #0
 8009daa:	9700      	str	r7, [sp, #0]
 8009dac:	4633      	mov	r3, r6
 8009dae:	aa0b      	add	r2, sp, #44	; 0x2c
 8009db0:	4621      	mov	r1, r4
 8009db2:	4628      	mov	r0, r5
 8009db4:	f000 f9d8 	bl	800a168 <_printf_common>
 8009db8:	3001      	adds	r0, #1
 8009dba:	f040 8090 	bne.w	8009ede <_printf_float+0x1e2>
 8009dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc2:	b00d      	add	sp, #52	; 0x34
 8009dc4:	ecbd 8b02 	vpop	{d8}
 8009dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dcc:	4642      	mov	r2, r8
 8009dce:	464b      	mov	r3, r9
 8009dd0:	4640      	mov	r0, r8
 8009dd2:	4649      	mov	r1, r9
 8009dd4:	f7f6 feaa 	bl	8000b2c <__aeabi_dcmpun>
 8009dd8:	b140      	cbz	r0, 8009dec <_printf_float+0xf0>
 8009dda:	464b      	mov	r3, r9
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	bfbc      	itt	lt
 8009de0:	232d      	movlt	r3, #45	; 0x2d
 8009de2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009de6:	487f      	ldr	r0, [pc, #508]	; (8009fe4 <_printf_float+0x2e8>)
 8009de8:	4b7f      	ldr	r3, [pc, #508]	; (8009fe8 <_printf_float+0x2ec>)
 8009dea:	e7d1      	b.n	8009d90 <_printf_float+0x94>
 8009dec:	6863      	ldr	r3, [r4, #4]
 8009dee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009df2:	9206      	str	r2, [sp, #24]
 8009df4:	1c5a      	adds	r2, r3, #1
 8009df6:	d13f      	bne.n	8009e78 <_printf_float+0x17c>
 8009df8:	2306      	movs	r3, #6
 8009dfa:	6063      	str	r3, [r4, #4]
 8009dfc:	9b05      	ldr	r3, [sp, #20]
 8009dfe:	6861      	ldr	r1, [r4, #4]
 8009e00:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009e04:	2300      	movs	r3, #0
 8009e06:	9303      	str	r3, [sp, #12]
 8009e08:	ab0a      	add	r3, sp, #40	; 0x28
 8009e0a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009e0e:	ab09      	add	r3, sp, #36	; 0x24
 8009e10:	ec49 8b10 	vmov	d0, r8, r9
 8009e14:	9300      	str	r3, [sp, #0]
 8009e16:	6022      	str	r2, [r4, #0]
 8009e18:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	f7ff fecd 	bl	8009bbc <__cvt>
 8009e22:	9b06      	ldr	r3, [sp, #24]
 8009e24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e26:	2b47      	cmp	r3, #71	; 0x47
 8009e28:	4680      	mov	r8, r0
 8009e2a:	d108      	bne.n	8009e3e <_printf_float+0x142>
 8009e2c:	1cc8      	adds	r0, r1, #3
 8009e2e:	db02      	blt.n	8009e36 <_printf_float+0x13a>
 8009e30:	6863      	ldr	r3, [r4, #4]
 8009e32:	4299      	cmp	r1, r3
 8009e34:	dd41      	ble.n	8009eba <_printf_float+0x1be>
 8009e36:	f1ab 0b02 	sub.w	fp, fp, #2
 8009e3a:	fa5f fb8b 	uxtb.w	fp, fp
 8009e3e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e42:	d820      	bhi.n	8009e86 <_printf_float+0x18a>
 8009e44:	3901      	subs	r1, #1
 8009e46:	465a      	mov	r2, fp
 8009e48:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009e4c:	9109      	str	r1, [sp, #36]	; 0x24
 8009e4e:	f7ff ff17 	bl	8009c80 <__exponent>
 8009e52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e54:	1813      	adds	r3, r2, r0
 8009e56:	2a01      	cmp	r2, #1
 8009e58:	4681      	mov	r9, r0
 8009e5a:	6123      	str	r3, [r4, #16]
 8009e5c:	dc02      	bgt.n	8009e64 <_printf_float+0x168>
 8009e5e:	6822      	ldr	r2, [r4, #0]
 8009e60:	07d2      	lsls	r2, r2, #31
 8009e62:	d501      	bpl.n	8009e68 <_printf_float+0x16c>
 8009e64:	3301      	adds	r3, #1
 8009e66:	6123      	str	r3, [r4, #16]
 8009e68:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d09c      	beq.n	8009daa <_printf_float+0xae>
 8009e70:	232d      	movs	r3, #45	; 0x2d
 8009e72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e76:	e798      	b.n	8009daa <_printf_float+0xae>
 8009e78:	9a06      	ldr	r2, [sp, #24]
 8009e7a:	2a47      	cmp	r2, #71	; 0x47
 8009e7c:	d1be      	bne.n	8009dfc <_printf_float+0x100>
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d1bc      	bne.n	8009dfc <_printf_float+0x100>
 8009e82:	2301      	movs	r3, #1
 8009e84:	e7b9      	b.n	8009dfa <_printf_float+0xfe>
 8009e86:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009e8a:	d118      	bne.n	8009ebe <_printf_float+0x1c2>
 8009e8c:	2900      	cmp	r1, #0
 8009e8e:	6863      	ldr	r3, [r4, #4]
 8009e90:	dd0b      	ble.n	8009eaa <_printf_float+0x1ae>
 8009e92:	6121      	str	r1, [r4, #16]
 8009e94:	b913      	cbnz	r3, 8009e9c <_printf_float+0x1a0>
 8009e96:	6822      	ldr	r2, [r4, #0]
 8009e98:	07d0      	lsls	r0, r2, #31
 8009e9a:	d502      	bpl.n	8009ea2 <_printf_float+0x1a6>
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	440b      	add	r3, r1
 8009ea0:	6123      	str	r3, [r4, #16]
 8009ea2:	65a1      	str	r1, [r4, #88]	; 0x58
 8009ea4:	f04f 0900 	mov.w	r9, #0
 8009ea8:	e7de      	b.n	8009e68 <_printf_float+0x16c>
 8009eaa:	b913      	cbnz	r3, 8009eb2 <_printf_float+0x1b6>
 8009eac:	6822      	ldr	r2, [r4, #0]
 8009eae:	07d2      	lsls	r2, r2, #31
 8009eb0:	d501      	bpl.n	8009eb6 <_printf_float+0x1ba>
 8009eb2:	3302      	adds	r3, #2
 8009eb4:	e7f4      	b.n	8009ea0 <_printf_float+0x1a4>
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e7f2      	b.n	8009ea0 <_printf_float+0x1a4>
 8009eba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009ebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ec0:	4299      	cmp	r1, r3
 8009ec2:	db05      	blt.n	8009ed0 <_printf_float+0x1d4>
 8009ec4:	6823      	ldr	r3, [r4, #0]
 8009ec6:	6121      	str	r1, [r4, #16]
 8009ec8:	07d8      	lsls	r0, r3, #31
 8009eca:	d5ea      	bpl.n	8009ea2 <_printf_float+0x1a6>
 8009ecc:	1c4b      	adds	r3, r1, #1
 8009ece:	e7e7      	b.n	8009ea0 <_printf_float+0x1a4>
 8009ed0:	2900      	cmp	r1, #0
 8009ed2:	bfd4      	ite	le
 8009ed4:	f1c1 0202 	rsble	r2, r1, #2
 8009ed8:	2201      	movgt	r2, #1
 8009eda:	4413      	add	r3, r2
 8009edc:	e7e0      	b.n	8009ea0 <_printf_float+0x1a4>
 8009ede:	6823      	ldr	r3, [r4, #0]
 8009ee0:	055a      	lsls	r2, r3, #21
 8009ee2:	d407      	bmi.n	8009ef4 <_printf_float+0x1f8>
 8009ee4:	6923      	ldr	r3, [r4, #16]
 8009ee6:	4642      	mov	r2, r8
 8009ee8:	4631      	mov	r1, r6
 8009eea:	4628      	mov	r0, r5
 8009eec:	47b8      	blx	r7
 8009eee:	3001      	adds	r0, #1
 8009ef0:	d12c      	bne.n	8009f4c <_printf_float+0x250>
 8009ef2:	e764      	b.n	8009dbe <_printf_float+0xc2>
 8009ef4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ef8:	f240 80e0 	bls.w	800a0bc <_printf_float+0x3c0>
 8009efc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f00:	2200      	movs	r2, #0
 8009f02:	2300      	movs	r3, #0
 8009f04:	f7f6 fde0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	d034      	beq.n	8009f76 <_printf_float+0x27a>
 8009f0c:	4a37      	ldr	r2, [pc, #220]	; (8009fec <_printf_float+0x2f0>)
 8009f0e:	2301      	movs	r3, #1
 8009f10:	4631      	mov	r1, r6
 8009f12:	4628      	mov	r0, r5
 8009f14:	47b8      	blx	r7
 8009f16:	3001      	adds	r0, #1
 8009f18:	f43f af51 	beq.w	8009dbe <_printf_float+0xc2>
 8009f1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f20:	429a      	cmp	r2, r3
 8009f22:	db02      	blt.n	8009f2a <_printf_float+0x22e>
 8009f24:	6823      	ldr	r3, [r4, #0]
 8009f26:	07d8      	lsls	r0, r3, #31
 8009f28:	d510      	bpl.n	8009f4c <_printf_float+0x250>
 8009f2a:	ee18 3a10 	vmov	r3, s16
 8009f2e:	4652      	mov	r2, sl
 8009f30:	4631      	mov	r1, r6
 8009f32:	4628      	mov	r0, r5
 8009f34:	47b8      	blx	r7
 8009f36:	3001      	adds	r0, #1
 8009f38:	f43f af41 	beq.w	8009dbe <_printf_float+0xc2>
 8009f3c:	f04f 0800 	mov.w	r8, #0
 8009f40:	f104 091a 	add.w	r9, r4, #26
 8009f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f46:	3b01      	subs	r3, #1
 8009f48:	4543      	cmp	r3, r8
 8009f4a:	dc09      	bgt.n	8009f60 <_printf_float+0x264>
 8009f4c:	6823      	ldr	r3, [r4, #0]
 8009f4e:	079b      	lsls	r3, r3, #30
 8009f50:	f100 8105 	bmi.w	800a15e <_printf_float+0x462>
 8009f54:	68e0      	ldr	r0, [r4, #12]
 8009f56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f58:	4298      	cmp	r0, r3
 8009f5a:	bfb8      	it	lt
 8009f5c:	4618      	movlt	r0, r3
 8009f5e:	e730      	b.n	8009dc2 <_printf_float+0xc6>
 8009f60:	2301      	movs	r3, #1
 8009f62:	464a      	mov	r2, r9
 8009f64:	4631      	mov	r1, r6
 8009f66:	4628      	mov	r0, r5
 8009f68:	47b8      	blx	r7
 8009f6a:	3001      	adds	r0, #1
 8009f6c:	f43f af27 	beq.w	8009dbe <_printf_float+0xc2>
 8009f70:	f108 0801 	add.w	r8, r8, #1
 8009f74:	e7e6      	b.n	8009f44 <_printf_float+0x248>
 8009f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	dc39      	bgt.n	8009ff0 <_printf_float+0x2f4>
 8009f7c:	4a1b      	ldr	r2, [pc, #108]	; (8009fec <_printf_float+0x2f0>)
 8009f7e:	2301      	movs	r3, #1
 8009f80:	4631      	mov	r1, r6
 8009f82:	4628      	mov	r0, r5
 8009f84:	47b8      	blx	r7
 8009f86:	3001      	adds	r0, #1
 8009f88:	f43f af19 	beq.w	8009dbe <_printf_float+0xc2>
 8009f8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f90:	4313      	orrs	r3, r2
 8009f92:	d102      	bne.n	8009f9a <_printf_float+0x29e>
 8009f94:	6823      	ldr	r3, [r4, #0]
 8009f96:	07d9      	lsls	r1, r3, #31
 8009f98:	d5d8      	bpl.n	8009f4c <_printf_float+0x250>
 8009f9a:	ee18 3a10 	vmov	r3, s16
 8009f9e:	4652      	mov	r2, sl
 8009fa0:	4631      	mov	r1, r6
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	47b8      	blx	r7
 8009fa6:	3001      	adds	r0, #1
 8009fa8:	f43f af09 	beq.w	8009dbe <_printf_float+0xc2>
 8009fac:	f04f 0900 	mov.w	r9, #0
 8009fb0:	f104 0a1a 	add.w	sl, r4, #26
 8009fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fb6:	425b      	negs	r3, r3
 8009fb8:	454b      	cmp	r3, r9
 8009fba:	dc01      	bgt.n	8009fc0 <_printf_float+0x2c4>
 8009fbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fbe:	e792      	b.n	8009ee6 <_printf_float+0x1ea>
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	4652      	mov	r2, sl
 8009fc4:	4631      	mov	r1, r6
 8009fc6:	4628      	mov	r0, r5
 8009fc8:	47b8      	blx	r7
 8009fca:	3001      	adds	r0, #1
 8009fcc:	f43f aef7 	beq.w	8009dbe <_printf_float+0xc2>
 8009fd0:	f109 0901 	add.w	r9, r9, #1
 8009fd4:	e7ee      	b.n	8009fb4 <_printf_float+0x2b8>
 8009fd6:	bf00      	nop
 8009fd8:	7fefffff 	.word	0x7fefffff
 8009fdc:	08010b1c 	.word	0x08010b1c
 8009fe0:	08010b20 	.word	0x08010b20
 8009fe4:	08010b28 	.word	0x08010b28
 8009fe8:	08010b24 	.word	0x08010b24
 8009fec:	08010b2c 	.word	0x08010b2c
 8009ff0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ff2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	bfa8      	it	ge
 8009ff8:	461a      	movge	r2, r3
 8009ffa:	2a00      	cmp	r2, #0
 8009ffc:	4691      	mov	r9, r2
 8009ffe:	dc37      	bgt.n	800a070 <_printf_float+0x374>
 800a000:	f04f 0b00 	mov.w	fp, #0
 800a004:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a008:	f104 021a 	add.w	r2, r4, #26
 800a00c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a00e:	9305      	str	r3, [sp, #20]
 800a010:	eba3 0309 	sub.w	r3, r3, r9
 800a014:	455b      	cmp	r3, fp
 800a016:	dc33      	bgt.n	800a080 <_printf_float+0x384>
 800a018:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a01c:	429a      	cmp	r2, r3
 800a01e:	db3b      	blt.n	800a098 <_printf_float+0x39c>
 800a020:	6823      	ldr	r3, [r4, #0]
 800a022:	07da      	lsls	r2, r3, #31
 800a024:	d438      	bmi.n	800a098 <_printf_float+0x39c>
 800a026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a028:	9a05      	ldr	r2, [sp, #20]
 800a02a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a02c:	1a9a      	subs	r2, r3, r2
 800a02e:	eba3 0901 	sub.w	r9, r3, r1
 800a032:	4591      	cmp	r9, r2
 800a034:	bfa8      	it	ge
 800a036:	4691      	movge	r9, r2
 800a038:	f1b9 0f00 	cmp.w	r9, #0
 800a03c:	dc35      	bgt.n	800a0aa <_printf_float+0x3ae>
 800a03e:	f04f 0800 	mov.w	r8, #0
 800a042:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a046:	f104 0a1a 	add.w	sl, r4, #26
 800a04a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a04e:	1a9b      	subs	r3, r3, r2
 800a050:	eba3 0309 	sub.w	r3, r3, r9
 800a054:	4543      	cmp	r3, r8
 800a056:	f77f af79 	ble.w	8009f4c <_printf_float+0x250>
 800a05a:	2301      	movs	r3, #1
 800a05c:	4652      	mov	r2, sl
 800a05e:	4631      	mov	r1, r6
 800a060:	4628      	mov	r0, r5
 800a062:	47b8      	blx	r7
 800a064:	3001      	adds	r0, #1
 800a066:	f43f aeaa 	beq.w	8009dbe <_printf_float+0xc2>
 800a06a:	f108 0801 	add.w	r8, r8, #1
 800a06e:	e7ec      	b.n	800a04a <_printf_float+0x34e>
 800a070:	4613      	mov	r3, r2
 800a072:	4631      	mov	r1, r6
 800a074:	4642      	mov	r2, r8
 800a076:	4628      	mov	r0, r5
 800a078:	47b8      	blx	r7
 800a07a:	3001      	adds	r0, #1
 800a07c:	d1c0      	bne.n	800a000 <_printf_float+0x304>
 800a07e:	e69e      	b.n	8009dbe <_printf_float+0xc2>
 800a080:	2301      	movs	r3, #1
 800a082:	4631      	mov	r1, r6
 800a084:	4628      	mov	r0, r5
 800a086:	9205      	str	r2, [sp, #20]
 800a088:	47b8      	blx	r7
 800a08a:	3001      	adds	r0, #1
 800a08c:	f43f ae97 	beq.w	8009dbe <_printf_float+0xc2>
 800a090:	9a05      	ldr	r2, [sp, #20]
 800a092:	f10b 0b01 	add.w	fp, fp, #1
 800a096:	e7b9      	b.n	800a00c <_printf_float+0x310>
 800a098:	ee18 3a10 	vmov	r3, s16
 800a09c:	4652      	mov	r2, sl
 800a09e:	4631      	mov	r1, r6
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	47b8      	blx	r7
 800a0a4:	3001      	adds	r0, #1
 800a0a6:	d1be      	bne.n	800a026 <_printf_float+0x32a>
 800a0a8:	e689      	b.n	8009dbe <_printf_float+0xc2>
 800a0aa:	9a05      	ldr	r2, [sp, #20]
 800a0ac:	464b      	mov	r3, r9
 800a0ae:	4442      	add	r2, r8
 800a0b0:	4631      	mov	r1, r6
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	47b8      	blx	r7
 800a0b6:	3001      	adds	r0, #1
 800a0b8:	d1c1      	bne.n	800a03e <_printf_float+0x342>
 800a0ba:	e680      	b.n	8009dbe <_printf_float+0xc2>
 800a0bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0be:	2a01      	cmp	r2, #1
 800a0c0:	dc01      	bgt.n	800a0c6 <_printf_float+0x3ca>
 800a0c2:	07db      	lsls	r3, r3, #31
 800a0c4:	d538      	bpl.n	800a138 <_printf_float+0x43c>
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	4642      	mov	r2, r8
 800a0ca:	4631      	mov	r1, r6
 800a0cc:	4628      	mov	r0, r5
 800a0ce:	47b8      	blx	r7
 800a0d0:	3001      	adds	r0, #1
 800a0d2:	f43f ae74 	beq.w	8009dbe <_printf_float+0xc2>
 800a0d6:	ee18 3a10 	vmov	r3, s16
 800a0da:	4652      	mov	r2, sl
 800a0dc:	4631      	mov	r1, r6
 800a0de:	4628      	mov	r0, r5
 800a0e0:	47b8      	blx	r7
 800a0e2:	3001      	adds	r0, #1
 800a0e4:	f43f ae6b 	beq.w	8009dbe <_printf_float+0xc2>
 800a0e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	f7f6 fcea 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0f4:	b9d8      	cbnz	r0, 800a12e <_printf_float+0x432>
 800a0f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0f8:	f108 0201 	add.w	r2, r8, #1
 800a0fc:	3b01      	subs	r3, #1
 800a0fe:	4631      	mov	r1, r6
 800a100:	4628      	mov	r0, r5
 800a102:	47b8      	blx	r7
 800a104:	3001      	adds	r0, #1
 800a106:	d10e      	bne.n	800a126 <_printf_float+0x42a>
 800a108:	e659      	b.n	8009dbe <_printf_float+0xc2>
 800a10a:	2301      	movs	r3, #1
 800a10c:	4652      	mov	r2, sl
 800a10e:	4631      	mov	r1, r6
 800a110:	4628      	mov	r0, r5
 800a112:	47b8      	blx	r7
 800a114:	3001      	adds	r0, #1
 800a116:	f43f ae52 	beq.w	8009dbe <_printf_float+0xc2>
 800a11a:	f108 0801 	add.w	r8, r8, #1
 800a11e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a120:	3b01      	subs	r3, #1
 800a122:	4543      	cmp	r3, r8
 800a124:	dcf1      	bgt.n	800a10a <_printf_float+0x40e>
 800a126:	464b      	mov	r3, r9
 800a128:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a12c:	e6dc      	b.n	8009ee8 <_printf_float+0x1ec>
 800a12e:	f04f 0800 	mov.w	r8, #0
 800a132:	f104 0a1a 	add.w	sl, r4, #26
 800a136:	e7f2      	b.n	800a11e <_printf_float+0x422>
 800a138:	2301      	movs	r3, #1
 800a13a:	4642      	mov	r2, r8
 800a13c:	e7df      	b.n	800a0fe <_printf_float+0x402>
 800a13e:	2301      	movs	r3, #1
 800a140:	464a      	mov	r2, r9
 800a142:	4631      	mov	r1, r6
 800a144:	4628      	mov	r0, r5
 800a146:	47b8      	blx	r7
 800a148:	3001      	adds	r0, #1
 800a14a:	f43f ae38 	beq.w	8009dbe <_printf_float+0xc2>
 800a14e:	f108 0801 	add.w	r8, r8, #1
 800a152:	68e3      	ldr	r3, [r4, #12]
 800a154:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a156:	1a5b      	subs	r3, r3, r1
 800a158:	4543      	cmp	r3, r8
 800a15a:	dcf0      	bgt.n	800a13e <_printf_float+0x442>
 800a15c:	e6fa      	b.n	8009f54 <_printf_float+0x258>
 800a15e:	f04f 0800 	mov.w	r8, #0
 800a162:	f104 0919 	add.w	r9, r4, #25
 800a166:	e7f4      	b.n	800a152 <_printf_float+0x456>

0800a168 <_printf_common>:
 800a168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a16c:	4616      	mov	r6, r2
 800a16e:	4699      	mov	r9, r3
 800a170:	688a      	ldr	r2, [r1, #8]
 800a172:	690b      	ldr	r3, [r1, #16]
 800a174:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a178:	4293      	cmp	r3, r2
 800a17a:	bfb8      	it	lt
 800a17c:	4613      	movlt	r3, r2
 800a17e:	6033      	str	r3, [r6, #0]
 800a180:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a184:	4607      	mov	r7, r0
 800a186:	460c      	mov	r4, r1
 800a188:	b10a      	cbz	r2, 800a18e <_printf_common+0x26>
 800a18a:	3301      	adds	r3, #1
 800a18c:	6033      	str	r3, [r6, #0]
 800a18e:	6823      	ldr	r3, [r4, #0]
 800a190:	0699      	lsls	r1, r3, #26
 800a192:	bf42      	ittt	mi
 800a194:	6833      	ldrmi	r3, [r6, #0]
 800a196:	3302      	addmi	r3, #2
 800a198:	6033      	strmi	r3, [r6, #0]
 800a19a:	6825      	ldr	r5, [r4, #0]
 800a19c:	f015 0506 	ands.w	r5, r5, #6
 800a1a0:	d106      	bne.n	800a1b0 <_printf_common+0x48>
 800a1a2:	f104 0a19 	add.w	sl, r4, #25
 800a1a6:	68e3      	ldr	r3, [r4, #12]
 800a1a8:	6832      	ldr	r2, [r6, #0]
 800a1aa:	1a9b      	subs	r3, r3, r2
 800a1ac:	42ab      	cmp	r3, r5
 800a1ae:	dc26      	bgt.n	800a1fe <_printf_common+0x96>
 800a1b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a1b4:	1e13      	subs	r3, r2, #0
 800a1b6:	6822      	ldr	r2, [r4, #0]
 800a1b8:	bf18      	it	ne
 800a1ba:	2301      	movne	r3, #1
 800a1bc:	0692      	lsls	r2, r2, #26
 800a1be:	d42b      	bmi.n	800a218 <_printf_common+0xb0>
 800a1c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a1c4:	4649      	mov	r1, r9
 800a1c6:	4638      	mov	r0, r7
 800a1c8:	47c0      	blx	r8
 800a1ca:	3001      	adds	r0, #1
 800a1cc:	d01e      	beq.n	800a20c <_printf_common+0xa4>
 800a1ce:	6823      	ldr	r3, [r4, #0]
 800a1d0:	68e5      	ldr	r5, [r4, #12]
 800a1d2:	6832      	ldr	r2, [r6, #0]
 800a1d4:	f003 0306 	and.w	r3, r3, #6
 800a1d8:	2b04      	cmp	r3, #4
 800a1da:	bf08      	it	eq
 800a1dc:	1aad      	subeq	r5, r5, r2
 800a1de:	68a3      	ldr	r3, [r4, #8]
 800a1e0:	6922      	ldr	r2, [r4, #16]
 800a1e2:	bf0c      	ite	eq
 800a1e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a1e8:	2500      	movne	r5, #0
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	bfc4      	itt	gt
 800a1ee:	1a9b      	subgt	r3, r3, r2
 800a1f0:	18ed      	addgt	r5, r5, r3
 800a1f2:	2600      	movs	r6, #0
 800a1f4:	341a      	adds	r4, #26
 800a1f6:	42b5      	cmp	r5, r6
 800a1f8:	d11a      	bne.n	800a230 <_printf_common+0xc8>
 800a1fa:	2000      	movs	r0, #0
 800a1fc:	e008      	b.n	800a210 <_printf_common+0xa8>
 800a1fe:	2301      	movs	r3, #1
 800a200:	4652      	mov	r2, sl
 800a202:	4649      	mov	r1, r9
 800a204:	4638      	mov	r0, r7
 800a206:	47c0      	blx	r8
 800a208:	3001      	adds	r0, #1
 800a20a:	d103      	bne.n	800a214 <_printf_common+0xac>
 800a20c:	f04f 30ff 	mov.w	r0, #4294967295
 800a210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a214:	3501      	adds	r5, #1
 800a216:	e7c6      	b.n	800a1a6 <_printf_common+0x3e>
 800a218:	18e1      	adds	r1, r4, r3
 800a21a:	1c5a      	adds	r2, r3, #1
 800a21c:	2030      	movs	r0, #48	; 0x30
 800a21e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a222:	4422      	add	r2, r4
 800a224:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a228:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a22c:	3302      	adds	r3, #2
 800a22e:	e7c7      	b.n	800a1c0 <_printf_common+0x58>
 800a230:	2301      	movs	r3, #1
 800a232:	4622      	mov	r2, r4
 800a234:	4649      	mov	r1, r9
 800a236:	4638      	mov	r0, r7
 800a238:	47c0      	blx	r8
 800a23a:	3001      	adds	r0, #1
 800a23c:	d0e6      	beq.n	800a20c <_printf_common+0xa4>
 800a23e:	3601      	adds	r6, #1
 800a240:	e7d9      	b.n	800a1f6 <_printf_common+0x8e>
	...

0800a244 <_printf_i>:
 800a244:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a248:	7e0f      	ldrb	r7, [r1, #24]
 800a24a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a24c:	2f78      	cmp	r7, #120	; 0x78
 800a24e:	4691      	mov	r9, r2
 800a250:	4680      	mov	r8, r0
 800a252:	460c      	mov	r4, r1
 800a254:	469a      	mov	sl, r3
 800a256:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a25a:	d807      	bhi.n	800a26c <_printf_i+0x28>
 800a25c:	2f62      	cmp	r7, #98	; 0x62
 800a25e:	d80a      	bhi.n	800a276 <_printf_i+0x32>
 800a260:	2f00      	cmp	r7, #0
 800a262:	f000 80d8 	beq.w	800a416 <_printf_i+0x1d2>
 800a266:	2f58      	cmp	r7, #88	; 0x58
 800a268:	f000 80a3 	beq.w	800a3b2 <_printf_i+0x16e>
 800a26c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a270:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a274:	e03a      	b.n	800a2ec <_printf_i+0xa8>
 800a276:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a27a:	2b15      	cmp	r3, #21
 800a27c:	d8f6      	bhi.n	800a26c <_printf_i+0x28>
 800a27e:	a101      	add	r1, pc, #4	; (adr r1, 800a284 <_printf_i+0x40>)
 800a280:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a284:	0800a2dd 	.word	0x0800a2dd
 800a288:	0800a2f1 	.word	0x0800a2f1
 800a28c:	0800a26d 	.word	0x0800a26d
 800a290:	0800a26d 	.word	0x0800a26d
 800a294:	0800a26d 	.word	0x0800a26d
 800a298:	0800a26d 	.word	0x0800a26d
 800a29c:	0800a2f1 	.word	0x0800a2f1
 800a2a0:	0800a26d 	.word	0x0800a26d
 800a2a4:	0800a26d 	.word	0x0800a26d
 800a2a8:	0800a26d 	.word	0x0800a26d
 800a2ac:	0800a26d 	.word	0x0800a26d
 800a2b0:	0800a3fd 	.word	0x0800a3fd
 800a2b4:	0800a321 	.word	0x0800a321
 800a2b8:	0800a3df 	.word	0x0800a3df
 800a2bc:	0800a26d 	.word	0x0800a26d
 800a2c0:	0800a26d 	.word	0x0800a26d
 800a2c4:	0800a41f 	.word	0x0800a41f
 800a2c8:	0800a26d 	.word	0x0800a26d
 800a2cc:	0800a321 	.word	0x0800a321
 800a2d0:	0800a26d 	.word	0x0800a26d
 800a2d4:	0800a26d 	.word	0x0800a26d
 800a2d8:	0800a3e7 	.word	0x0800a3e7
 800a2dc:	682b      	ldr	r3, [r5, #0]
 800a2de:	1d1a      	adds	r2, r3, #4
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	602a      	str	r2, [r5, #0]
 800a2e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a2e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e0a3      	b.n	800a438 <_printf_i+0x1f4>
 800a2f0:	6820      	ldr	r0, [r4, #0]
 800a2f2:	6829      	ldr	r1, [r5, #0]
 800a2f4:	0606      	lsls	r6, r0, #24
 800a2f6:	f101 0304 	add.w	r3, r1, #4
 800a2fa:	d50a      	bpl.n	800a312 <_printf_i+0xce>
 800a2fc:	680e      	ldr	r6, [r1, #0]
 800a2fe:	602b      	str	r3, [r5, #0]
 800a300:	2e00      	cmp	r6, #0
 800a302:	da03      	bge.n	800a30c <_printf_i+0xc8>
 800a304:	232d      	movs	r3, #45	; 0x2d
 800a306:	4276      	negs	r6, r6
 800a308:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a30c:	485e      	ldr	r0, [pc, #376]	; (800a488 <_printf_i+0x244>)
 800a30e:	230a      	movs	r3, #10
 800a310:	e019      	b.n	800a346 <_printf_i+0x102>
 800a312:	680e      	ldr	r6, [r1, #0]
 800a314:	602b      	str	r3, [r5, #0]
 800a316:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a31a:	bf18      	it	ne
 800a31c:	b236      	sxthne	r6, r6
 800a31e:	e7ef      	b.n	800a300 <_printf_i+0xbc>
 800a320:	682b      	ldr	r3, [r5, #0]
 800a322:	6820      	ldr	r0, [r4, #0]
 800a324:	1d19      	adds	r1, r3, #4
 800a326:	6029      	str	r1, [r5, #0]
 800a328:	0601      	lsls	r1, r0, #24
 800a32a:	d501      	bpl.n	800a330 <_printf_i+0xec>
 800a32c:	681e      	ldr	r6, [r3, #0]
 800a32e:	e002      	b.n	800a336 <_printf_i+0xf2>
 800a330:	0646      	lsls	r6, r0, #25
 800a332:	d5fb      	bpl.n	800a32c <_printf_i+0xe8>
 800a334:	881e      	ldrh	r6, [r3, #0]
 800a336:	4854      	ldr	r0, [pc, #336]	; (800a488 <_printf_i+0x244>)
 800a338:	2f6f      	cmp	r7, #111	; 0x6f
 800a33a:	bf0c      	ite	eq
 800a33c:	2308      	moveq	r3, #8
 800a33e:	230a      	movne	r3, #10
 800a340:	2100      	movs	r1, #0
 800a342:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a346:	6865      	ldr	r5, [r4, #4]
 800a348:	60a5      	str	r5, [r4, #8]
 800a34a:	2d00      	cmp	r5, #0
 800a34c:	bfa2      	ittt	ge
 800a34e:	6821      	ldrge	r1, [r4, #0]
 800a350:	f021 0104 	bicge.w	r1, r1, #4
 800a354:	6021      	strge	r1, [r4, #0]
 800a356:	b90e      	cbnz	r6, 800a35c <_printf_i+0x118>
 800a358:	2d00      	cmp	r5, #0
 800a35a:	d04d      	beq.n	800a3f8 <_printf_i+0x1b4>
 800a35c:	4615      	mov	r5, r2
 800a35e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a362:	fb03 6711 	mls	r7, r3, r1, r6
 800a366:	5dc7      	ldrb	r7, [r0, r7]
 800a368:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a36c:	4637      	mov	r7, r6
 800a36e:	42bb      	cmp	r3, r7
 800a370:	460e      	mov	r6, r1
 800a372:	d9f4      	bls.n	800a35e <_printf_i+0x11a>
 800a374:	2b08      	cmp	r3, #8
 800a376:	d10b      	bne.n	800a390 <_printf_i+0x14c>
 800a378:	6823      	ldr	r3, [r4, #0]
 800a37a:	07de      	lsls	r6, r3, #31
 800a37c:	d508      	bpl.n	800a390 <_printf_i+0x14c>
 800a37e:	6923      	ldr	r3, [r4, #16]
 800a380:	6861      	ldr	r1, [r4, #4]
 800a382:	4299      	cmp	r1, r3
 800a384:	bfde      	ittt	le
 800a386:	2330      	movle	r3, #48	; 0x30
 800a388:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a38c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a390:	1b52      	subs	r2, r2, r5
 800a392:	6122      	str	r2, [r4, #16]
 800a394:	f8cd a000 	str.w	sl, [sp]
 800a398:	464b      	mov	r3, r9
 800a39a:	aa03      	add	r2, sp, #12
 800a39c:	4621      	mov	r1, r4
 800a39e:	4640      	mov	r0, r8
 800a3a0:	f7ff fee2 	bl	800a168 <_printf_common>
 800a3a4:	3001      	adds	r0, #1
 800a3a6:	d14c      	bne.n	800a442 <_printf_i+0x1fe>
 800a3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ac:	b004      	add	sp, #16
 800a3ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b2:	4835      	ldr	r0, [pc, #212]	; (800a488 <_printf_i+0x244>)
 800a3b4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a3b8:	6829      	ldr	r1, [r5, #0]
 800a3ba:	6823      	ldr	r3, [r4, #0]
 800a3bc:	f851 6b04 	ldr.w	r6, [r1], #4
 800a3c0:	6029      	str	r1, [r5, #0]
 800a3c2:	061d      	lsls	r5, r3, #24
 800a3c4:	d514      	bpl.n	800a3f0 <_printf_i+0x1ac>
 800a3c6:	07df      	lsls	r7, r3, #31
 800a3c8:	bf44      	itt	mi
 800a3ca:	f043 0320 	orrmi.w	r3, r3, #32
 800a3ce:	6023      	strmi	r3, [r4, #0]
 800a3d0:	b91e      	cbnz	r6, 800a3da <_printf_i+0x196>
 800a3d2:	6823      	ldr	r3, [r4, #0]
 800a3d4:	f023 0320 	bic.w	r3, r3, #32
 800a3d8:	6023      	str	r3, [r4, #0]
 800a3da:	2310      	movs	r3, #16
 800a3dc:	e7b0      	b.n	800a340 <_printf_i+0xfc>
 800a3de:	6823      	ldr	r3, [r4, #0]
 800a3e0:	f043 0320 	orr.w	r3, r3, #32
 800a3e4:	6023      	str	r3, [r4, #0]
 800a3e6:	2378      	movs	r3, #120	; 0x78
 800a3e8:	4828      	ldr	r0, [pc, #160]	; (800a48c <_printf_i+0x248>)
 800a3ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a3ee:	e7e3      	b.n	800a3b8 <_printf_i+0x174>
 800a3f0:	0659      	lsls	r1, r3, #25
 800a3f2:	bf48      	it	mi
 800a3f4:	b2b6      	uxthmi	r6, r6
 800a3f6:	e7e6      	b.n	800a3c6 <_printf_i+0x182>
 800a3f8:	4615      	mov	r5, r2
 800a3fa:	e7bb      	b.n	800a374 <_printf_i+0x130>
 800a3fc:	682b      	ldr	r3, [r5, #0]
 800a3fe:	6826      	ldr	r6, [r4, #0]
 800a400:	6961      	ldr	r1, [r4, #20]
 800a402:	1d18      	adds	r0, r3, #4
 800a404:	6028      	str	r0, [r5, #0]
 800a406:	0635      	lsls	r5, r6, #24
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	d501      	bpl.n	800a410 <_printf_i+0x1cc>
 800a40c:	6019      	str	r1, [r3, #0]
 800a40e:	e002      	b.n	800a416 <_printf_i+0x1d2>
 800a410:	0670      	lsls	r0, r6, #25
 800a412:	d5fb      	bpl.n	800a40c <_printf_i+0x1c8>
 800a414:	8019      	strh	r1, [r3, #0]
 800a416:	2300      	movs	r3, #0
 800a418:	6123      	str	r3, [r4, #16]
 800a41a:	4615      	mov	r5, r2
 800a41c:	e7ba      	b.n	800a394 <_printf_i+0x150>
 800a41e:	682b      	ldr	r3, [r5, #0]
 800a420:	1d1a      	adds	r2, r3, #4
 800a422:	602a      	str	r2, [r5, #0]
 800a424:	681d      	ldr	r5, [r3, #0]
 800a426:	6862      	ldr	r2, [r4, #4]
 800a428:	2100      	movs	r1, #0
 800a42a:	4628      	mov	r0, r5
 800a42c:	f7f5 fed8 	bl	80001e0 <memchr>
 800a430:	b108      	cbz	r0, 800a436 <_printf_i+0x1f2>
 800a432:	1b40      	subs	r0, r0, r5
 800a434:	6060      	str	r0, [r4, #4]
 800a436:	6863      	ldr	r3, [r4, #4]
 800a438:	6123      	str	r3, [r4, #16]
 800a43a:	2300      	movs	r3, #0
 800a43c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a440:	e7a8      	b.n	800a394 <_printf_i+0x150>
 800a442:	6923      	ldr	r3, [r4, #16]
 800a444:	462a      	mov	r2, r5
 800a446:	4649      	mov	r1, r9
 800a448:	4640      	mov	r0, r8
 800a44a:	47d0      	blx	sl
 800a44c:	3001      	adds	r0, #1
 800a44e:	d0ab      	beq.n	800a3a8 <_printf_i+0x164>
 800a450:	6823      	ldr	r3, [r4, #0]
 800a452:	079b      	lsls	r3, r3, #30
 800a454:	d413      	bmi.n	800a47e <_printf_i+0x23a>
 800a456:	68e0      	ldr	r0, [r4, #12]
 800a458:	9b03      	ldr	r3, [sp, #12]
 800a45a:	4298      	cmp	r0, r3
 800a45c:	bfb8      	it	lt
 800a45e:	4618      	movlt	r0, r3
 800a460:	e7a4      	b.n	800a3ac <_printf_i+0x168>
 800a462:	2301      	movs	r3, #1
 800a464:	4632      	mov	r2, r6
 800a466:	4649      	mov	r1, r9
 800a468:	4640      	mov	r0, r8
 800a46a:	47d0      	blx	sl
 800a46c:	3001      	adds	r0, #1
 800a46e:	d09b      	beq.n	800a3a8 <_printf_i+0x164>
 800a470:	3501      	adds	r5, #1
 800a472:	68e3      	ldr	r3, [r4, #12]
 800a474:	9903      	ldr	r1, [sp, #12]
 800a476:	1a5b      	subs	r3, r3, r1
 800a478:	42ab      	cmp	r3, r5
 800a47a:	dcf2      	bgt.n	800a462 <_printf_i+0x21e>
 800a47c:	e7eb      	b.n	800a456 <_printf_i+0x212>
 800a47e:	2500      	movs	r5, #0
 800a480:	f104 0619 	add.w	r6, r4, #25
 800a484:	e7f5      	b.n	800a472 <_printf_i+0x22e>
 800a486:	bf00      	nop
 800a488:	08010b2e 	.word	0x08010b2e
 800a48c:	08010b3f 	.word	0x08010b3f

0800a490 <_scanf_float>:
 800a490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a494:	b087      	sub	sp, #28
 800a496:	4617      	mov	r7, r2
 800a498:	9303      	str	r3, [sp, #12]
 800a49a:	688b      	ldr	r3, [r1, #8]
 800a49c:	1e5a      	subs	r2, r3, #1
 800a49e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a4a2:	bf83      	ittte	hi
 800a4a4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a4a8:	195b      	addhi	r3, r3, r5
 800a4aa:	9302      	strhi	r3, [sp, #8]
 800a4ac:	2300      	movls	r3, #0
 800a4ae:	bf86      	itte	hi
 800a4b0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a4b4:	608b      	strhi	r3, [r1, #8]
 800a4b6:	9302      	strls	r3, [sp, #8]
 800a4b8:	680b      	ldr	r3, [r1, #0]
 800a4ba:	468b      	mov	fp, r1
 800a4bc:	2500      	movs	r5, #0
 800a4be:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a4c2:	f84b 3b1c 	str.w	r3, [fp], #28
 800a4c6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a4ca:	4680      	mov	r8, r0
 800a4cc:	460c      	mov	r4, r1
 800a4ce:	465e      	mov	r6, fp
 800a4d0:	46aa      	mov	sl, r5
 800a4d2:	46a9      	mov	r9, r5
 800a4d4:	9501      	str	r5, [sp, #4]
 800a4d6:	68a2      	ldr	r2, [r4, #8]
 800a4d8:	b152      	cbz	r2, 800a4f0 <_scanf_float+0x60>
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	781b      	ldrb	r3, [r3, #0]
 800a4de:	2b4e      	cmp	r3, #78	; 0x4e
 800a4e0:	d864      	bhi.n	800a5ac <_scanf_float+0x11c>
 800a4e2:	2b40      	cmp	r3, #64	; 0x40
 800a4e4:	d83c      	bhi.n	800a560 <_scanf_float+0xd0>
 800a4e6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a4ea:	b2c8      	uxtb	r0, r1
 800a4ec:	280e      	cmp	r0, #14
 800a4ee:	d93a      	bls.n	800a566 <_scanf_float+0xd6>
 800a4f0:	f1b9 0f00 	cmp.w	r9, #0
 800a4f4:	d003      	beq.n	800a4fe <_scanf_float+0x6e>
 800a4f6:	6823      	ldr	r3, [r4, #0]
 800a4f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a4fc:	6023      	str	r3, [r4, #0]
 800a4fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a502:	f1ba 0f01 	cmp.w	sl, #1
 800a506:	f200 8113 	bhi.w	800a730 <_scanf_float+0x2a0>
 800a50a:	455e      	cmp	r6, fp
 800a50c:	f200 8105 	bhi.w	800a71a <_scanf_float+0x28a>
 800a510:	2501      	movs	r5, #1
 800a512:	4628      	mov	r0, r5
 800a514:	b007      	add	sp, #28
 800a516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a51a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a51e:	2a0d      	cmp	r2, #13
 800a520:	d8e6      	bhi.n	800a4f0 <_scanf_float+0x60>
 800a522:	a101      	add	r1, pc, #4	; (adr r1, 800a528 <_scanf_float+0x98>)
 800a524:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a528:	0800a667 	.word	0x0800a667
 800a52c:	0800a4f1 	.word	0x0800a4f1
 800a530:	0800a4f1 	.word	0x0800a4f1
 800a534:	0800a4f1 	.word	0x0800a4f1
 800a538:	0800a6c7 	.word	0x0800a6c7
 800a53c:	0800a69f 	.word	0x0800a69f
 800a540:	0800a4f1 	.word	0x0800a4f1
 800a544:	0800a4f1 	.word	0x0800a4f1
 800a548:	0800a675 	.word	0x0800a675
 800a54c:	0800a4f1 	.word	0x0800a4f1
 800a550:	0800a4f1 	.word	0x0800a4f1
 800a554:	0800a4f1 	.word	0x0800a4f1
 800a558:	0800a4f1 	.word	0x0800a4f1
 800a55c:	0800a62d 	.word	0x0800a62d
 800a560:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a564:	e7db      	b.n	800a51e <_scanf_float+0x8e>
 800a566:	290e      	cmp	r1, #14
 800a568:	d8c2      	bhi.n	800a4f0 <_scanf_float+0x60>
 800a56a:	a001      	add	r0, pc, #4	; (adr r0, 800a570 <_scanf_float+0xe0>)
 800a56c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a570:	0800a61f 	.word	0x0800a61f
 800a574:	0800a4f1 	.word	0x0800a4f1
 800a578:	0800a61f 	.word	0x0800a61f
 800a57c:	0800a6b3 	.word	0x0800a6b3
 800a580:	0800a4f1 	.word	0x0800a4f1
 800a584:	0800a5cd 	.word	0x0800a5cd
 800a588:	0800a609 	.word	0x0800a609
 800a58c:	0800a609 	.word	0x0800a609
 800a590:	0800a609 	.word	0x0800a609
 800a594:	0800a609 	.word	0x0800a609
 800a598:	0800a609 	.word	0x0800a609
 800a59c:	0800a609 	.word	0x0800a609
 800a5a0:	0800a609 	.word	0x0800a609
 800a5a4:	0800a609 	.word	0x0800a609
 800a5a8:	0800a609 	.word	0x0800a609
 800a5ac:	2b6e      	cmp	r3, #110	; 0x6e
 800a5ae:	d809      	bhi.n	800a5c4 <_scanf_float+0x134>
 800a5b0:	2b60      	cmp	r3, #96	; 0x60
 800a5b2:	d8b2      	bhi.n	800a51a <_scanf_float+0x8a>
 800a5b4:	2b54      	cmp	r3, #84	; 0x54
 800a5b6:	d077      	beq.n	800a6a8 <_scanf_float+0x218>
 800a5b8:	2b59      	cmp	r3, #89	; 0x59
 800a5ba:	d199      	bne.n	800a4f0 <_scanf_float+0x60>
 800a5bc:	2d07      	cmp	r5, #7
 800a5be:	d197      	bne.n	800a4f0 <_scanf_float+0x60>
 800a5c0:	2508      	movs	r5, #8
 800a5c2:	e029      	b.n	800a618 <_scanf_float+0x188>
 800a5c4:	2b74      	cmp	r3, #116	; 0x74
 800a5c6:	d06f      	beq.n	800a6a8 <_scanf_float+0x218>
 800a5c8:	2b79      	cmp	r3, #121	; 0x79
 800a5ca:	e7f6      	b.n	800a5ba <_scanf_float+0x12a>
 800a5cc:	6821      	ldr	r1, [r4, #0]
 800a5ce:	05c8      	lsls	r0, r1, #23
 800a5d0:	d51a      	bpl.n	800a608 <_scanf_float+0x178>
 800a5d2:	9b02      	ldr	r3, [sp, #8]
 800a5d4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a5d8:	6021      	str	r1, [r4, #0]
 800a5da:	f109 0901 	add.w	r9, r9, #1
 800a5de:	b11b      	cbz	r3, 800a5e8 <_scanf_float+0x158>
 800a5e0:	3b01      	subs	r3, #1
 800a5e2:	3201      	adds	r2, #1
 800a5e4:	9302      	str	r3, [sp, #8]
 800a5e6:	60a2      	str	r2, [r4, #8]
 800a5e8:	68a3      	ldr	r3, [r4, #8]
 800a5ea:	3b01      	subs	r3, #1
 800a5ec:	60a3      	str	r3, [r4, #8]
 800a5ee:	6923      	ldr	r3, [r4, #16]
 800a5f0:	3301      	adds	r3, #1
 800a5f2:	6123      	str	r3, [r4, #16]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	3b01      	subs	r3, #1
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	607b      	str	r3, [r7, #4]
 800a5fc:	f340 8084 	ble.w	800a708 <_scanf_float+0x278>
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	3301      	adds	r3, #1
 800a604:	603b      	str	r3, [r7, #0]
 800a606:	e766      	b.n	800a4d6 <_scanf_float+0x46>
 800a608:	eb1a 0f05 	cmn.w	sl, r5
 800a60c:	f47f af70 	bne.w	800a4f0 <_scanf_float+0x60>
 800a610:	6822      	ldr	r2, [r4, #0]
 800a612:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a616:	6022      	str	r2, [r4, #0]
 800a618:	f806 3b01 	strb.w	r3, [r6], #1
 800a61c:	e7e4      	b.n	800a5e8 <_scanf_float+0x158>
 800a61e:	6822      	ldr	r2, [r4, #0]
 800a620:	0610      	lsls	r0, r2, #24
 800a622:	f57f af65 	bpl.w	800a4f0 <_scanf_float+0x60>
 800a626:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a62a:	e7f4      	b.n	800a616 <_scanf_float+0x186>
 800a62c:	f1ba 0f00 	cmp.w	sl, #0
 800a630:	d10e      	bne.n	800a650 <_scanf_float+0x1c0>
 800a632:	f1b9 0f00 	cmp.w	r9, #0
 800a636:	d10e      	bne.n	800a656 <_scanf_float+0x1c6>
 800a638:	6822      	ldr	r2, [r4, #0]
 800a63a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a63e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a642:	d108      	bne.n	800a656 <_scanf_float+0x1c6>
 800a644:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a648:	6022      	str	r2, [r4, #0]
 800a64a:	f04f 0a01 	mov.w	sl, #1
 800a64e:	e7e3      	b.n	800a618 <_scanf_float+0x188>
 800a650:	f1ba 0f02 	cmp.w	sl, #2
 800a654:	d055      	beq.n	800a702 <_scanf_float+0x272>
 800a656:	2d01      	cmp	r5, #1
 800a658:	d002      	beq.n	800a660 <_scanf_float+0x1d0>
 800a65a:	2d04      	cmp	r5, #4
 800a65c:	f47f af48 	bne.w	800a4f0 <_scanf_float+0x60>
 800a660:	3501      	adds	r5, #1
 800a662:	b2ed      	uxtb	r5, r5
 800a664:	e7d8      	b.n	800a618 <_scanf_float+0x188>
 800a666:	f1ba 0f01 	cmp.w	sl, #1
 800a66a:	f47f af41 	bne.w	800a4f0 <_scanf_float+0x60>
 800a66e:	f04f 0a02 	mov.w	sl, #2
 800a672:	e7d1      	b.n	800a618 <_scanf_float+0x188>
 800a674:	b97d      	cbnz	r5, 800a696 <_scanf_float+0x206>
 800a676:	f1b9 0f00 	cmp.w	r9, #0
 800a67a:	f47f af3c 	bne.w	800a4f6 <_scanf_float+0x66>
 800a67e:	6822      	ldr	r2, [r4, #0]
 800a680:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a684:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a688:	f47f af39 	bne.w	800a4fe <_scanf_float+0x6e>
 800a68c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a690:	6022      	str	r2, [r4, #0]
 800a692:	2501      	movs	r5, #1
 800a694:	e7c0      	b.n	800a618 <_scanf_float+0x188>
 800a696:	2d03      	cmp	r5, #3
 800a698:	d0e2      	beq.n	800a660 <_scanf_float+0x1d0>
 800a69a:	2d05      	cmp	r5, #5
 800a69c:	e7de      	b.n	800a65c <_scanf_float+0x1cc>
 800a69e:	2d02      	cmp	r5, #2
 800a6a0:	f47f af26 	bne.w	800a4f0 <_scanf_float+0x60>
 800a6a4:	2503      	movs	r5, #3
 800a6a6:	e7b7      	b.n	800a618 <_scanf_float+0x188>
 800a6a8:	2d06      	cmp	r5, #6
 800a6aa:	f47f af21 	bne.w	800a4f0 <_scanf_float+0x60>
 800a6ae:	2507      	movs	r5, #7
 800a6b0:	e7b2      	b.n	800a618 <_scanf_float+0x188>
 800a6b2:	6822      	ldr	r2, [r4, #0]
 800a6b4:	0591      	lsls	r1, r2, #22
 800a6b6:	f57f af1b 	bpl.w	800a4f0 <_scanf_float+0x60>
 800a6ba:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a6be:	6022      	str	r2, [r4, #0]
 800a6c0:	f8cd 9004 	str.w	r9, [sp, #4]
 800a6c4:	e7a8      	b.n	800a618 <_scanf_float+0x188>
 800a6c6:	6822      	ldr	r2, [r4, #0]
 800a6c8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a6cc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a6d0:	d006      	beq.n	800a6e0 <_scanf_float+0x250>
 800a6d2:	0550      	lsls	r0, r2, #21
 800a6d4:	f57f af0c 	bpl.w	800a4f0 <_scanf_float+0x60>
 800a6d8:	f1b9 0f00 	cmp.w	r9, #0
 800a6dc:	f43f af0f 	beq.w	800a4fe <_scanf_float+0x6e>
 800a6e0:	0591      	lsls	r1, r2, #22
 800a6e2:	bf58      	it	pl
 800a6e4:	9901      	ldrpl	r1, [sp, #4]
 800a6e6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a6ea:	bf58      	it	pl
 800a6ec:	eba9 0101 	subpl.w	r1, r9, r1
 800a6f0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a6f4:	bf58      	it	pl
 800a6f6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a6fa:	6022      	str	r2, [r4, #0]
 800a6fc:	f04f 0900 	mov.w	r9, #0
 800a700:	e78a      	b.n	800a618 <_scanf_float+0x188>
 800a702:	f04f 0a03 	mov.w	sl, #3
 800a706:	e787      	b.n	800a618 <_scanf_float+0x188>
 800a708:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a70c:	4639      	mov	r1, r7
 800a70e:	4640      	mov	r0, r8
 800a710:	4798      	blx	r3
 800a712:	2800      	cmp	r0, #0
 800a714:	f43f aedf 	beq.w	800a4d6 <_scanf_float+0x46>
 800a718:	e6ea      	b.n	800a4f0 <_scanf_float+0x60>
 800a71a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a71e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a722:	463a      	mov	r2, r7
 800a724:	4640      	mov	r0, r8
 800a726:	4798      	blx	r3
 800a728:	6923      	ldr	r3, [r4, #16]
 800a72a:	3b01      	subs	r3, #1
 800a72c:	6123      	str	r3, [r4, #16]
 800a72e:	e6ec      	b.n	800a50a <_scanf_float+0x7a>
 800a730:	1e6b      	subs	r3, r5, #1
 800a732:	2b06      	cmp	r3, #6
 800a734:	d825      	bhi.n	800a782 <_scanf_float+0x2f2>
 800a736:	2d02      	cmp	r5, #2
 800a738:	d836      	bhi.n	800a7a8 <_scanf_float+0x318>
 800a73a:	455e      	cmp	r6, fp
 800a73c:	f67f aee8 	bls.w	800a510 <_scanf_float+0x80>
 800a740:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a744:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a748:	463a      	mov	r2, r7
 800a74a:	4640      	mov	r0, r8
 800a74c:	4798      	blx	r3
 800a74e:	6923      	ldr	r3, [r4, #16]
 800a750:	3b01      	subs	r3, #1
 800a752:	6123      	str	r3, [r4, #16]
 800a754:	e7f1      	b.n	800a73a <_scanf_float+0x2aa>
 800a756:	9802      	ldr	r0, [sp, #8]
 800a758:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a75c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a760:	9002      	str	r0, [sp, #8]
 800a762:	463a      	mov	r2, r7
 800a764:	4640      	mov	r0, r8
 800a766:	4798      	blx	r3
 800a768:	6923      	ldr	r3, [r4, #16]
 800a76a:	3b01      	subs	r3, #1
 800a76c:	6123      	str	r3, [r4, #16]
 800a76e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a772:	fa5f fa8a 	uxtb.w	sl, sl
 800a776:	f1ba 0f02 	cmp.w	sl, #2
 800a77a:	d1ec      	bne.n	800a756 <_scanf_float+0x2c6>
 800a77c:	3d03      	subs	r5, #3
 800a77e:	b2ed      	uxtb	r5, r5
 800a780:	1b76      	subs	r6, r6, r5
 800a782:	6823      	ldr	r3, [r4, #0]
 800a784:	05da      	lsls	r2, r3, #23
 800a786:	d52f      	bpl.n	800a7e8 <_scanf_float+0x358>
 800a788:	055b      	lsls	r3, r3, #21
 800a78a:	d510      	bpl.n	800a7ae <_scanf_float+0x31e>
 800a78c:	455e      	cmp	r6, fp
 800a78e:	f67f aebf 	bls.w	800a510 <_scanf_float+0x80>
 800a792:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a796:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a79a:	463a      	mov	r2, r7
 800a79c:	4640      	mov	r0, r8
 800a79e:	4798      	blx	r3
 800a7a0:	6923      	ldr	r3, [r4, #16]
 800a7a2:	3b01      	subs	r3, #1
 800a7a4:	6123      	str	r3, [r4, #16]
 800a7a6:	e7f1      	b.n	800a78c <_scanf_float+0x2fc>
 800a7a8:	46aa      	mov	sl, r5
 800a7aa:	9602      	str	r6, [sp, #8]
 800a7ac:	e7df      	b.n	800a76e <_scanf_float+0x2de>
 800a7ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a7b2:	6923      	ldr	r3, [r4, #16]
 800a7b4:	2965      	cmp	r1, #101	; 0x65
 800a7b6:	f103 33ff 	add.w	r3, r3, #4294967295
 800a7ba:	f106 35ff 	add.w	r5, r6, #4294967295
 800a7be:	6123      	str	r3, [r4, #16]
 800a7c0:	d00c      	beq.n	800a7dc <_scanf_float+0x34c>
 800a7c2:	2945      	cmp	r1, #69	; 0x45
 800a7c4:	d00a      	beq.n	800a7dc <_scanf_float+0x34c>
 800a7c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7ca:	463a      	mov	r2, r7
 800a7cc:	4640      	mov	r0, r8
 800a7ce:	4798      	blx	r3
 800a7d0:	6923      	ldr	r3, [r4, #16]
 800a7d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	1eb5      	subs	r5, r6, #2
 800a7da:	6123      	str	r3, [r4, #16]
 800a7dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7e0:	463a      	mov	r2, r7
 800a7e2:	4640      	mov	r0, r8
 800a7e4:	4798      	blx	r3
 800a7e6:	462e      	mov	r6, r5
 800a7e8:	6825      	ldr	r5, [r4, #0]
 800a7ea:	f015 0510 	ands.w	r5, r5, #16
 800a7ee:	d159      	bne.n	800a8a4 <_scanf_float+0x414>
 800a7f0:	7035      	strb	r5, [r6, #0]
 800a7f2:	6823      	ldr	r3, [r4, #0]
 800a7f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a7f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7fc:	d11b      	bne.n	800a836 <_scanf_float+0x3a6>
 800a7fe:	9b01      	ldr	r3, [sp, #4]
 800a800:	454b      	cmp	r3, r9
 800a802:	eba3 0209 	sub.w	r2, r3, r9
 800a806:	d123      	bne.n	800a850 <_scanf_float+0x3c0>
 800a808:	2200      	movs	r2, #0
 800a80a:	4659      	mov	r1, fp
 800a80c:	4640      	mov	r0, r8
 800a80e:	f000 ff25 	bl	800b65c <_strtod_r>
 800a812:	6822      	ldr	r2, [r4, #0]
 800a814:	9b03      	ldr	r3, [sp, #12]
 800a816:	f012 0f02 	tst.w	r2, #2
 800a81a:	ec57 6b10 	vmov	r6, r7, d0
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	d021      	beq.n	800a866 <_scanf_float+0x3d6>
 800a822:	9903      	ldr	r1, [sp, #12]
 800a824:	1d1a      	adds	r2, r3, #4
 800a826:	600a      	str	r2, [r1, #0]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	e9c3 6700 	strd	r6, r7, [r3]
 800a82e:	68e3      	ldr	r3, [r4, #12]
 800a830:	3301      	adds	r3, #1
 800a832:	60e3      	str	r3, [r4, #12]
 800a834:	e66d      	b.n	800a512 <_scanf_float+0x82>
 800a836:	9b04      	ldr	r3, [sp, #16]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d0e5      	beq.n	800a808 <_scanf_float+0x378>
 800a83c:	9905      	ldr	r1, [sp, #20]
 800a83e:	230a      	movs	r3, #10
 800a840:	462a      	mov	r2, r5
 800a842:	3101      	adds	r1, #1
 800a844:	4640      	mov	r0, r8
 800a846:	f000 ff91 	bl	800b76c <_strtol_r>
 800a84a:	9b04      	ldr	r3, [sp, #16]
 800a84c:	9e05      	ldr	r6, [sp, #20]
 800a84e:	1ac2      	subs	r2, r0, r3
 800a850:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a854:	429e      	cmp	r6, r3
 800a856:	bf28      	it	cs
 800a858:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a85c:	4912      	ldr	r1, [pc, #72]	; (800a8a8 <_scanf_float+0x418>)
 800a85e:	4630      	mov	r0, r6
 800a860:	f000 f8ba 	bl	800a9d8 <siprintf>
 800a864:	e7d0      	b.n	800a808 <_scanf_float+0x378>
 800a866:	9903      	ldr	r1, [sp, #12]
 800a868:	f012 0f04 	tst.w	r2, #4
 800a86c:	f103 0204 	add.w	r2, r3, #4
 800a870:	600a      	str	r2, [r1, #0]
 800a872:	d1d9      	bne.n	800a828 <_scanf_float+0x398>
 800a874:	f8d3 8000 	ldr.w	r8, [r3]
 800a878:	ee10 2a10 	vmov	r2, s0
 800a87c:	ee10 0a10 	vmov	r0, s0
 800a880:	463b      	mov	r3, r7
 800a882:	4639      	mov	r1, r7
 800a884:	f7f6 f952 	bl	8000b2c <__aeabi_dcmpun>
 800a888:	b128      	cbz	r0, 800a896 <_scanf_float+0x406>
 800a88a:	4808      	ldr	r0, [pc, #32]	; (800a8ac <_scanf_float+0x41c>)
 800a88c:	f000 f89e 	bl	800a9cc <nanf>
 800a890:	ed88 0a00 	vstr	s0, [r8]
 800a894:	e7cb      	b.n	800a82e <_scanf_float+0x39e>
 800a896:	4630      	mov	r0, r6
 800a898:	4639      	mov	r1, r7
 800a89a:	f7f6 f9a5 	bl	8000be8 <__aeabi_d2f>
 800a89e:	f8c8 0000 	str.w	r0, [r8]
 800a8a2:	e7c4      	b.n	800a82e <_scanf_float+0x39e>
 800a8a4:	2500      	movs	r5, #0
 800a8a6:	e634      	b.n	800a512 <_scanf_float+0x82>
 800a8a8:	08010b50 	.word	0x08010b50
 800a8ac:	08010fc0 	.word	0x08010fc0

0800a8b0 <iprintf>:
 800a8b0:	b40f      	push	{r0, r1, r2, r3}
 800a8b2:	4b0a      	ldr	r3, [pc, #40]	; (800a8dc <iprintf+0x2c>)
 800a8b4:	b513      	push	{r0, r1, r4, lr}
 800a8b6:	681c      	ldr	r4, [r3, #0]
 800a8b8:	b124      	cbz	r4, 800a8c4 <iprintf+0x14>
 800a8ba:	69a3      	ldr	r3, [r4, #24]
 800a8bc:	b913      	cbnz	r3, 800a8c4 <iprintf+0x14>
 800a8be:	4620      	mov	r0, r4
 800a8c0:	f001 ffe6 	bl	800c890 <__sinit>
 800a8c4:	ab05      	add	r3, sp, #20
 800a8c6:	9a04      	ldr	r2, [sp, #16]
 800a8c8:	68a1      	ldr	r1, [r4, #8]
 800a8ca:	9301      	str	r3, [sp, #4]
 800a8cc:	4620      	mov	r0, r4
 800a8ce:	f003 fbaf 	bl	800e030 <_vfiprintf_r>
 800a8d2:	b002      	add	sp, #8
 800a8d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8d8:	b004      	add	sp, #16
 800a8da:	4770      	bx	lr
 800a8dc:	20000010 	.word	0x20000010

0800a8e0 <_puts_r>:
 800a8e0:	b570      	push	{r4, r5, r6, lr}
 800a8e2:	460e      	mov	r6, r1
 800a8e4:	4605      	mov	r5, r0
 800a8e6:	b118      	cbz	r0, 800a8f0 <_puts_r+0x10>
 800a8e8:	6983      	ldr	r3, [r0, #24]
 800a8ea:	b90b      	cbnz	r3, 800a8f0 <_puts_r+0x10>
 800a8ec:	f001 ffd0 	bl	800c890 <__sinit>
 800a8f0:	69ab      	ldr	r3, [r5, #24]
 800a8f2:	68ac      	ldr	r4, [r5, #8]
 800a8f4:	b913      	cbnz	r3, 800a8fc <_puts_r+0x1c>
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	f001 ffca 	bl	800c890 <__sinit>
 800a8fc:	4b2c      	ldr	r3, [pc, #176]	; (800a9b0 <_puts_r+0xd0>)
 800a8fe:	429c      	cmp	r4, r3
 800a900:	d120      	bne.n	800a944 <_puts_r+0x64>
 800a902:	686c      	ldr	r4, [r5, #4]
 800a904:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a906:	07db      	lsls	r3, r3, #31
 800a908:	d405      	bmi.n	800a916 <_puts_r+0x36>
 800a90a:	89a3      	ldrh	r3, [r4, #12]
 800a90c:	0598      	lsls	r0, r3, #22
 800a90e:	d402      	bmi.n	800a916 <_puts_r+0x36>
 800a910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a912:	f002 fbce 	bl	800d0b2 <__retarget_lock_acquire_recursive>
 800a916:	89a3      	ldrh	r3, [r4, #12]
 800a918:	0719      	lsls	r1, r3, #28
 800a91a:	d51d      	bpl.n	800a958 <_puts_r+0x78>
 800a91c:	6923      	ldr	r3, [r4, #16]
 800a91e:	b1db      	cbz	r3, 800a958 <_puts_r+0x78>
 800a920:	3e01      	subs	r6, #1
 800a922:	68a3      	ldr	r3, [r4, #8]
 800a924:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a928:	3b01      	subs	r3, #1
 800a92a:	60a3      	str	r3, [r4, #8]
 800a92c:	bb39      	cbnz	r1, 800a97e <_puts_r+0x9e>
 800a92e:	2b00      	cmp	r3, #0
 800a930:	da38      	bge.n	800a9a4 <_puts_r+0xc4>
 800a932:	4622      	mov	r2, r4
 800a934:	210a      	movs	r1, #10
 800a936:	4628      	mov	r0, r5
 800a938:	f000 ff54 	bl	800b7e4 <__swbuf_r>
 800a93c:	3001      	adds	r0, #1
 800a93e:	d011      	beq.n	800a964 <_puts_r+0x84>
 800a940:	250a      	movs	r5, #10
 800a942:	e011      	b.n	800a968 <_puts_r+0x88>
 800a944:	4b1b      	ldr	r3, [pc, #108]	; (800a9b4 <_puts_r+0xd4>)
 800a946:	429c      	cmp	r4, r3
 800a948:	d101      	bne.n	800a94e <_puts_r+0x6e>
 800a94a:	68ac      	ldr	r4, [r5, #8]
 800a94c:	e7da      	b.n	800a904 <_puts_r+0x24>
 800a94e:	4b1a      	ldr	r3, [pc, #104]	; (800a9b8 <_puts_r+0xd8>)
 800a950:	429c      	cmp	r4, r3
 800a952:	bf08      	it	eq
 800a954:	68ec      	ldreq	r4, [r5, #12]
 800a956:	e7d5      	b.n	800a904 <_puts_r+0x24>
 800a958:	4621      	mov	r1, r4
 800a95a:	4628      	mov	r0, r5
 800a95c:	f000 ff94 	bl	800b888 <__swsetup_r>
 800a960:	2800      	cmp	r0, #0
 800a962:	d0dd      	beq.n	800a920 <_puts_r+0x40>
 800a964:	f04f 35ff 	mov.w	r5, #4294967295
 800a968:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a96a:	07da      	lsls	r2, r3, #31
 800a96c:	d405      	bmi.n	800a97a <_puts_r+0x9a>
 800a96e:	89a3      	ldrh	r3, [r4, #12]
 800a970:	059b      	lsls	r3, r3, #22
 800a972:	d402      	bmi.n	800a97a <_puts_r+0x9a>
 800a974:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a976:	f002 fb9d 	bl	800d0b4 <__retarget_lock_release_recursive>
 800a97a:	4628      	mov	r0, r5
 800a97c:	bd70      	pop	{r4, r5, r6, pc}
 800a97e:	2b00      	cmp	r3, #0
 800a980:	da04      	bge.n	800a98c <_puts_r+0xac>
 800a982:	69a2      	ldr	r2, [r4, #24]
 800a984:	429a      	cmp	r2, r3
 800a986:	dc06      	bgt.n	800a996 <_puts_r+0xb6>
 800a988:	290a      	cmp	r1, #10
 800a98a:	d004      	beq.n	800a996 <_puts_r+0xb6>
 800a98c:	6823      	ldr	r3, [r4, #0]
 800a98e:	1c5a      	adds	r2, r3, #1
 800a990:	6022      	str	r2, [r4, #0]
 800a992:	7019      	strb	r1, [r3, #0]
 800a994:	e7c5      	b.n	800a922 <_puts_r+0x42>
 800a996:	4622      	mov	r2, r4
 800a998:	4628      	mov	r0, r5
 800a99a:	f000 ff23 	bl	800b7e4 <__swbuf_r>
 800a99e:	3001      	adds	r0, #1
 800a9a0:	d1bf      	bne.n	800a922 <_puts_r+0x42>
 800a9a2:	e7df      	b.n	800a964 <_puts_r+0x84>
 800a9a4:	6823      	ldr	r3, [r4, #0]
 800a9a6:	250a      	movs	r5, #10
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	6022      	str	r2, [r4, #0]
 800a9ac:	701d      	strb	r5, [r3, #0]
 800a9ae:	e7db      	b.n	800a968 <_puts_r+0x88>
 800a9b0:	08010d5c 	.word	0x08010d5c
 800a9b4:	08010d7c 	.word	0x08010d7c
 800a9b8:	08010d3c 	.word	0x08010d3c

0800a9bc <puts>:
 800a9bc:	4b02      	ldr	r3, [pc, #8]	; (800a9c8 <puts+0xc>)
 800a9be:	4601      	mov	r1, r0
 800a9c0:	6818      	ldr	r0, [r3, #0]
 800a9c2:	f7ff bf8d 	b.w	800a8e0 <_puts_r>
 800a9c6:	bf00      	nop
 800a9c8:	20000010 	.word	0x20000010

0800a9cc <nanf>:
 800a9cc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a9d4 <nanf+0x8>
 800a9d0:	4770      	bx	lr
 800a9d2:	bf00      	nop
 800a9d4:	7fc00000 	.word	0x7fc00000

0800a9d8 <siprintf>:
 800a9d8:	b40e      	push	{r1, r2, r3}
 800a9da:	b500      	push	{lr}
 800a9dc:	b09c      	sub	sp, #112	; 0x70
 800a9de:	ab1d      	add	r3, sp, #116	; 0x74
 800a9e0:	9002      	str	r0, [sp, #8]
 800a9e2:	9006      	str	r0, [sp, #24]
 800a9e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a9e8:	4809      	ldr	r0, [pc, #36]	; (800aa10 <siprintf+0x38>)
 800a9ea:	9107      	str	r1, [sp, #28]
 800a9ec:	9104      	str	r1, [sp, #16]
 800a9ee:	4909      	ldr	r1, [pc, #36]	; (800aa14 <siprintf+0x3c>)
 800a9f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9f4:	9105      	str	r1, [sp, #20]
 800a9f6:	6800      	ldr	r0, [r0, #0]
 800a9f8:	9301      	str	r3, [sp, #4]
 800a9fa:	a902      	add	r1, sp, #8
 800a9fc:	f003 f9ee 	bl	800dddc <_svfiprintf_r>
 800aa00:	9b02      	ldr	r3, [sp, #8]
 800aa02:	2200      	movs	r2, #0
 800aa04:	701a      	strb	r2, [r3, #0]
 800aa06:	b01c      	add	sp, #112	; 0x70
 800aa08:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa0c:	b003      	add	sp, #12
 800aa0e:	4770      	bx	lr
 800aa10:	20000010 	.word	0x20000010
 800aa14:	ffff0208 	.word	0xffff0208

0800aa18 <sulp>:
 800aa18:	b570      	push	{r4, r5, r6, lr}
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	460d      	mov	r5, r1
 800aa1e:	ec45 4b10 	vmov	d0, r4, r5
 800aa22:	4616      	mov	r6, r2
 800aa24:	f002 ff38 	bl	800d898 <__ulp>
 800aa28:	ec51 0b10 	vmov	r0, r1, d0
 800aa2c:	b17e      	cbz	r6, 800aa4e <sulp+0x36>
 800aa2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800aa32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	dd09      	ble.n	800aa4e <sulp+0x36>
 800aa3a:	051b      	lsls	r3, r3, #20
 800aa3c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800aa40:	2400      	movs	r4, #0
 800aa42:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800aa46:	4622      	mov	r2, r4
 800aa48:	462b      	mov	r3, r5
 800aa4a:	f7f5 fdd5 	bl	80005f8 <__aeabi_dmul>
 800aa4e:	bd70      	pop	{r4, r5, r6, pc}

0800aa50 <_strtod_l>:
 800aa50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa54:	ed2d 8b02 	vpush	{d8}
 800aa58:	b09d      	sub	sp, #116	; 0x74
 800aa5a:	461f      	mov	r7, r3
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	9318      	str	r3, [sp, #96]	; 0x60
 800aa60:	4ba2      	ldr	r3, [pc, #648]	; (800acec <_strtod_l+0x29c>)
 800aa62:	9213      	str	r2, [sp, #76]	; 0x4c
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	9305      	str	r3, [sp, #20]
 800aa68:	4604      	mov	r4, r0
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	4688      	mov	r8, r1
 800aa6e:	f7f5 fbaf 	bl	80001d0 <strlen>
 800aa72:	f04f 0a00 	mov.w	sl, #0
 800aa76:	4605      	mov	r5, r0
 800aa78:	f04f 0b00 	mov.w	fp, #0
 800aa7c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800aa80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa82:	781a      	ldrb	r2, [r3, #0]
 800aa84:	2a2b      	cmp	r2, #43	; 0x2b
 800aa86:	d04e      	beq.n	800ab26 <_strtod_l+0xd6>
 800aa88:	d83b      	bhi.n	800ab02 <_strtod_l+0xb2>
 800aa8a:	2a0d      	cmp	r2, #13
 800aa8c:	d834      	bhi.n	800aaf8 <_strtod_l+0xa8>
 800aa8e:	2a08      	cmp	r2, #8
 800aa90:	d834      	bhi.n	800aafc <_strtod_l+0xac>
 800aa92:	2a00      	cmp	r2, #0
 800aa94:	d03e      	beq.n	800ab14 <_strtod_l+0xc4>
 800aa96:	2300      	movs	r3, #0
 800aa98:	930a      	str	r3, [sp, #40]	; 0x28
 800aa9a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800aa9c:	7833      	ldrb	r3, [r6, #0]
 800aa9e:	2b30      	cmp	r3, #48	; 0x30
 800aaa0:	f040 80b0 	bne.w	800ac04 <_strtod_l+0x1b4>
 800aaa4:	7873      	ldrb	r3, [r6, #1]
 800aaa6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800aaaa:	2b58      	cmp	r3, #88	; 0x58
 800aaac:	d168      	bne.n	800ab80 <_strtod_l+0x130>
 800aaae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aab0:	9301      	str	r3, [sp, #4]
 800aab2:	ab18      	add	r3, sp, #96	; 0x60
 800aab4:	9702      	str	r7, [sp, #8]
 800aab6:	9300      	str	r3, [sp, #0]
 800aab8:	4a8d      	ldr	r2, [pc, #564]	; (800acf0 <_strtod_l+0x2a0>)
 800aaba:	ab19      	add	r3, sp, #100	; 0x64
 800aabc:	a917      	add	r1, sp, #92	; 0x5c
 800aabe:	4620      	mov	r0, r4
 800aac0:	f001 ffea 	bl	800ca98 <__gethex>
 800aac4:	f010 0707 	ands.w	r7, r0, #7
 800aac8:	4605      	mov	r5, r0
 800aaca:	d005      	beq.n	800aad8 <_strtod_l+0x88>
 800aacc:	2f06      	cmp	r7, #6
 800aace:	d12c      	bne.n	800ab2a <_strtod_l+0xda>
 800aad0:	3601      	adds	r6, #1
 800aad2:	2300      	movs	r3, #0
 800aad4:	9617      	str	r6, [sp, #92]	; 0x5c
 800aad6:	930a      	str	r3, [sp, #40]	; 0x28
 800aad8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aada:	2b00      	cmp	r3, #0
 800aadc:	f040 8590 	bne.w	800b600 <_strtod_l+0xbb0>
 800aae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aae2:	b1eb      	cbz	r3, 800ab20 <_strtod_l+0xd0>
 800aae4:	4652      	mov	r2, sl
 800aae6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800aaea:	ec43 2b10 	vmov	d0, r2, r3
 800aaee:	b01d      	add	sp, #116	; 0x74
 800aaf0:	ecbd 8b02 	vpop	{d8}
 800aaf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaf8:	2a20      	cmp	r2, #32
 800aafa:	d1cc      	bne.n	800aa96 <_strtod_l+0x46>
 800aafc:	3301      	adds	r3, #1
 800aafe:	9317      	str	r3, [sp, #92]	; 0x5c
 800ab00:	e7be      	b.n	800aa80 <_strtod_l+0x30>
 800ab02:	2a2d      	cmp	r2, #45	; 0x2d
 800ab04:	d1c7      	bne.n	800aa96 <_strtod_l+0x46>
 800ab06:	2201      	movs	r2, #1
 800ab08:	920a      	str	r2, [sp, #40]	; 0x28
 800ab0a:	1c5a      	adds	r2, r3, #1
 800ab0c:	9217      	str	r2, [sp, #92]	; 0x5c
 800ab0e:	785b      	ldrb	r3, [r3, #1]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d1c2      	bne.n	800aa9a <_strtod_l+0x4a>
 800ab14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab16:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	f040 856e 	bne.w	800b5fc <_strtod_l+0xbac>
 800ab20:	4652      	mov	r2, sl
 800ab22:	465b      	mov	r3, fp
 800ab24:	e7e1      	b.n	800aaea <_strtod_l+0x9a>
 800ab26:	2200      	movs	r2, #0
 800ab28:	e7ee      	b.n	800ab08 <_strtod_l+0xb8>
 800ab2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ab2c:	b13a      	cbz	r2, 800ab3e <_strtod_l+0xee>
 800ab2e:	2135      	movs	r1, #53	; 0x35
 800ab30:	a81a      	add	r0, sp, #104	; 0x68
 800ab32:	f002 ffbc 	bl	800daae <__copybits>
 800ab36:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ab38:	4620      	mov	r0, r4
 800ab3a:	f002 fb7b 	bl	800d234 <_Bfree>
 800ab3e:	3f01      	subs	r7, #1
 800ab40:	2f04      	cmp	r7, #4
 800ab42:	d806      	bhi.n	800ab52 <_strtod_l+0x102>
 800ab44:	e8df f007 	tbb	[pc, r7]
 800ab48:	1714030a 	.word	0x1714030a
 800ab4c:	0a          	.byte	0x0a
 800ab4d:	00          	.byte	0x00
 800ab4e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800ab52:	0728      	lsls	r0, r5, #28
 800ab54:	d5c0      	bpl.n	800aad8 <_strtod_l+0x88>
 800ab56:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ab5a:	e7bd      	b.n	800aad8 <_strtod_l+0x88>
 800ab5c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800ab60:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ab62:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ab66:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ab6a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ab6e:	e7f0      	b.n	800ab52 <_strtod_l+0x102>
 800ab70:	f8df b180 	ldr.w	fp, [pc, #384]	; 800acf4 <_strtod_l+0x2a4>
 800ab74:	e7ed      	b.n	800ab52 <_strtod_l+0x102>
 800ab76:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ab7a:	f04f 3aff 	mov.w	sl, #4294967295
 800ab7e:	e7e8      	b.n	800ab52 <_strtod_l+0x102>
 800ab80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab82:	1c5a      	adds	r2, r3, #1
 800ab84:	9217      	str	r2, [sp, #92]	; 0x5c
 800ab86:	785b      	ldrb	r3, [r3, #1]
 800ab88:	2b30      	cmp	r3, #48	; 0x30
 800ab8a:	d0f9      	beq.n	800ab80 <_strtod_l+0x130>
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d0a3      	beq.n	800aad8 <_strtod_l+0x88>
 800ab90:	2301      	movs	r3, #1
 800ab92:	f04f 0900 	mov.w	r9, #0
 800ab96:	9304      	str	r3, [sp, #16]
 800ab98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab9a:	9308      	str	r3, [sp, #32]
 800ab9c:	f8cd 901c 	str.w	r9, [sp, #28]
 800aba0:	464f      	mov	r7, r9
 800aba2:	220a      	movs	r2, #10
 800aba4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800aba6:	7806      	ldrb	r6, [r0, #0]
 800aba8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800abac:	b2d9      	uxtb	r1, r3
 800abae:	2909      	cmp	r1, #9
 800abb0:	d92a      	bls.n	800ac08 <_strtod_l+0x1b8>
 800abb2:	9905      	ldr	r1, [sp, #20]
 800abb4:	462a      	mov	r2, r5
 800abb6:	f003 fbc6 	bl	800e346 <strncmp>
 800abba:	b398      	cbz	r0, 800ac24 <_strtod_l+0x1d4>
 800abbc:	2000      	movs	r0, #0
 800abbe:	4632      	mov	r2, r6
 800abc0:	463d      	mov	r5, r7
 800abc2:	9005      	str	r0, [sp, #20]
 800abc4:	4603      	mov	r3, r0
 800abc6:	2a65      	cmp	r2, #101	; 0x65
 800abc8:	d001      	beq.n	800abce <_strtod_l+0x17e>
 800abca:	2a45      	cmp	r2, #69	; 0x45
 800abcc:	d118      	bne.n	800ac00 <_strtod_l+0x1b0>
 800abce:	b91d      	cbnz	r5, 800abd8 <_strtod_l+0x188>
 800abd0:	9a04      	ldr	r2, [sp, #16]
 800abd2:	4302      	orrs	r2, r0
 800abd4:	d09e      	beq.n	800ab14 <_strtod_l+0xc4>
 800abd6:	2500      	movs	r5, #0
 800abd8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800abdc:	f108 0201 	add.w	r2, r8, #1
 800abe0:	9217      	str	r2, [sp, #92]	; 0x5c
 800abe2:	f898 2001 	ldrb.w	r2, [r8, #1]
 800abe6:	2a2b      	cmp	r2, #43	; 0x2b
 800abe8:	d075      	beq.n	800acd6 <_strtod_l+0x286>
 800abea:	2a2d      	cmp	r2, #45	; 0x2d
 800abec:	d07b      	beq.n	800ace6 <_strtod_l+0x296>
 800abee:	f04f 0c00 	mov.w	ip, #0
 800abf2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800abf6:	2909      	cmp	r1, #9
 800abf8:	f240 8082 	bls.w	800ad00 <_strtod_l+0x2b0>
 800abfc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ac00:	2600      	movs	r6, #0
 800ac02:	e09d      	b.n	800ad40 <_strtod_l+0x2f0>
 800ac04:	2300      	movs	r3, #0
 800ac06:	e7c4      	b.n	800ab92 <_strtod_l+0x142>
 800ac08:	2f08      	cmp	r7, #8
 800ac0a:	bfd8      	it	le
 800ac0c:	9907      	ldrle	r1, [sp, #28]
 800ac0e:	f100 0001 	add.w	r0, r0, #1
 800ac12:	bfda      	itte	le
 800ac14:	fb02 3301 	mlale	r3, r2, r1, r3
 800ac18:	9307      	strle	r3, [sp, #28]
 800ac1a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ac1e:	3701      	adds	r7, #1
 800ac20:	9017      	str	r0, [sp, #92]	; 0x5c
 800ac22:	e7bf      	b.n	800aba4 <_strtod_l+0x154>
 800ac24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac26:	195a      	adds	r2, r3, r5
 800ac28:	9217      	str	r2, [sp, #92]	; 0x5c
 800ac2a:	5d5a      	ldrb	r2, [r3, r5]
 800ac2c:	2f00      	cmp	r7, #0
 800ac2e:	d037      	beq.n	800aca0 <_strtod_l+0x250>
 800ac30:	9005      	str	r0, [sp, #20]
 800ac32:	463d      	mov	r5, r7
 800ac34:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ac38:	2b09      	cmp	r3, #9
 800ac3a:	d912      	bls.n	800ac62 <_strtod_l+0x212>
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	e7c2      	b.n	800abc6 <_strtod_l+0x176>
 800ac40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac42:	1c5a      	adds	r2, r3, #1
 800ac44:	9217      	str	r2, [sp, #92]	; 0x5c
 800ac46:	785a      	ldrb	r2, [r3, #1]
 800ac48:	3001      	adds	r0, #1
 800ac4a:	2a30      	cmp	r2, #48	; 0x30
 800ac4c:	d0f8      	beq.n	800ac40 <_strtod_l+0x1f0>
 800ac4e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ac52:	2b08      	cmp	r3, #8
 800ac54:	f200 84d9 	bhi.w	800b60a <_strtod_l+0xbba>
 800ac58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac5a:	9005      	str	r0, [sp, #20]
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	9308      	str	r3, [sp, #32]
 800ac60:	4605      	mov	r5, r0
 800ac62:	3a30      	subs	r2, #48	; 0x30
 800ac64:	f100 0301 	add.w	r3, r0, #1
 800ac68:	d014      	beq.n	800ac94 <_strtod_l+0x244>
 800ac6a:	9905      	ldr	r1, [sp, #20]
 800ac6c:	4419      	add	r1, r3
 800ac6e:	9105      	str	r1, [sp, #20]
 800ac70:	462b      	mov	r3, r5
 800ac72:	eb00 0e05 	add.w	lr, r0, r5
 800ac76:	210a      	movs	r1, #10
 800ac78:	4573      	cmp	r3, lr
 800ac7a:	d113      	bne.n	800aca4 <_strtod_l+0x254>
 800ac7c:	182b      	adds	r3, r5, r0
 800ac7e:	2b08      	cmp	r3, #8
 800ac80:	f105 0501 	add.w	r5, r5, #1
 800ac84:	4405      	add	r5, r0
 800ac86:	dc1c      	bgt.n	800acc2 <_strtod_l+0x272>
 800ac88:	9907      	ldr	r1, [sp, #28]
 800ac8a:	230a      	movs	r3, #10
 800ac8c:	fb03 2301 	mla	r3, r3, r1, r2
 800ac90:	9307      	str	r3, [sp, #28]
 800ac92:	2300      	movs	r3, #0
 800ac94:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ac96:	1c51      	adds	r1, r2, #1
 800ac98:	9117      	str	r1, [sp, #92]	; 0x5c
 800ac9a:	7852      	ldrb	r2, [r2, #1]
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	e7c9      	b.n	800ac34 <_strtod_l+0x1e4>
 800aca0:	4638      	mov	r0, r7
 800aca2:	e7d2      	b.n	800ac4a <_strtod_l+0x1fa>
 800aca4:	2b08      	cmp	r3, #8
 800aca6:	dc04      	bgt.n	800acb2 <_strtod_l+0x262>
 800aca8:	9e07      	ldr	r6, [sp, #28]
 800acaa:	434e      	muls	r6, r1
 800acac:	9607      	str	r6, [sp, #28]
 800acae:	3301      	adds	r3, #1
 800acb0:	e7e2      	b.n	800ac78 <_strtod_l+0x228>
 800acb2:	f103 0c01 	add.w	ip, r3, #1
 800acb6:	f1bc 0f10 	cmp.w	ip, #16
 800acba:	bfd8      	it	le
 800acbc:	fb01 f909 	mulle.w	r9, r1, r9
 800acc0:	e7f5      	b.n	800acae <_strtod_l+0x25e>
 800acc2:	2d10      	cmp	r5, #16
 800acc4:	bfdc      	itt	le
 800acc6:	230a      	movle	r3, #10
 800acc8:	fb03 2909 	mlale	r9, r3, r9, r2
 800accc:	e7e1      	b.n	800ac92 <_strtod_l+0x242>
 800acce:	2300      	movs	r3, #0
 800acd0:	9305      	str	r3, [sp, #20]
 800acd2:	2301      	movs	r3, #1
 800acd4:	e77c      	b.n	800abd0 <_strtod_l+0x180>
 800acd6:	f04f 0c00 	mov.w	ip, #0
 800acda:	f108 0202 	add.w	r2, r8, #2
 800acde:	9217      	str	r2, [sp, #92]	; 0x5c
 800ace0:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ace4:	e785      	b.n	800abf2 <_strtod_l+0x1a2>
 800ace6:	f04f 0c01 	mov.w	ip, #1
 800acea:	e7f6      	b.n	800acda <_strtod_l+0x28a>
 800acec:	08010e04 	.word	0x08010e04
 800acf0:	08010b58 	.word	0x08010b58
 800acf4:	7ff00000 	.word	0x7ff00000
 800acf8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800acfa:	1c51      	adds	r1, r2, #1
 800acfc:	9117      	str	r1, [sp, #92]	; 0x5c
 800acfe:	7852      	ldrb	r2, [r2, #1]
 800ad00:	2a30      	cmp	r2, #48	; 0x30
 800ad02:	d0f9      	beq.n	800acf8 <_strtod_l+0x2a8>
 800ad04:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ad08:	2908      	cmp	r1, #8
 800ad0a:	f63f af79 	bhi.w	800ac00 <_strtod_l+0x1b0>
 800ad0e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ad12:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ad14:	9206      	str	r2, [sp, #24]
 800ad16:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ad18:	1c51      	adds	r1, r2, #1
 800ad1a:	9117      	str	r1, [sp, #92]	; 0x5c
 800ad1c:	7852      	ldrb	r2, [r2, #1]
 800ad1e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ad22:	2e09      	cmp	r6, #9
 800ad24:	d937      	bls.n	800ad96 <_strtod_l+0x346>
 800ad26:	9e06      	ldr	r6, [sp, #24]
 800ad28:	1b89      	subs	r1, r1, r6
 800ad2a:	2908      	cmp	r1, #8
 800ad2c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ad30:	dc02      	bgt.n	800ad38 <_strtod_l+0x2e8>
 800ad32:	4576      	cmp	r6, lr
 800ad34:	bfa8      	it	ge
 800ad36:	4676      	movge	r6, lr
 800ad38:	f1bc 0f00 	cmp.w	ip, #0
 800ad3c:	d000      	beq.n	800ad40 <_strtod_l+0x2f0>
 800ad3e:	4276      	negs	r6, r6
 800ad40:	2d00      	cmp	r5, #0
 800ad42:	d14d      	bne.n	800ade0 <_strtod_l+0x390>
 800ad44:	9904      	ldr	r1, [sp, #16]
 800ad46:	4301      	orrs	r1, r0
 800ad48:	f47f aec6 	bne.w	800aad8 <_strtod_l+0x88>
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	f47f aee1 	bne.w	800ab14 <_strtod_l+0xc4>
 800ad52:	2a69      	cmp	r2, #105	; 0x69
 800ad54:	d027      	beq.n	800ada6 <_strtod_l+0x356>
 800ad56:	dc24      	bgt.n	800ada2 <_strtod_l+0x352>
 800ad58:	2a49      	cmp	r2, #73	; 0x49
 800ad5a:	d024      	beq.n	800ada6 <_strtod_l+0x356>
 800ad5c:	2a4e      	cmp	r2, #78	; 0x4e
 800ad5e:	f47f aed9 	bne.w	800ab14 <_strtod_l+0xc4>
 800ad62:	499f      	ldr	r1, [pc, #636]	; (800afe0 <_strtod_l+0x590>)
 800ad64:	a817      	add	r0, sp, #92	; 0x5c
 800ad66:	f002 f8ef 	bl	800cf48 <__match>
 800ad6a:	2800      	cmp	r0, #0
 800ad6c:	f43f aed2 	beq.w	800ab14 <_strtod_l+0xc4>
 800ad70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad72:	781b      	ldrb	r3, [r3, #0]
 800ad74:	2b28      	cmp	r3, #40	; 0x28
 800ad76:	d12d      	bne.n	800add4 <_strtod_l+0x384>
 800ad78:	499a      	ldr	r1, [pc, #616]	; (800afe4 <_strtod_l+0x594>)
 800ad7a:	aa1a      	add	r2, sp, #104	; 0x68
 800ad7c:	a817      	add	r0, sp, #92	; 0x5c
 800ad7e:	f002 f8f7 	bl	800cf70 <__hexnan>
 800ad82:	2805      	cmp	r0, #5
 800ad84:	d126      	bne.n	800add4 <_strtod_l+0x384>
 800ad86:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad88:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ad8c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ad90:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ad94:	e6a0      	b.n	800aad8 <_strtod_l+0x88>
 800ad96:	210a      	movs	r1, #10
 800ad98:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ad9c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ada0:	e7b9      	b.n	800ad16 <_strtod_l+0x2c6>
 800ada2:	2a6e      	cmp	r2, #110	; 0x6e
 800ada4:	e7db      	b.n	800ad5e <_strtod_l+0x30e>
 800ada6:	4990      	ldr	r1, [pc, #576]	; (800afe8 <_strtod_l+0x598>)
 800ada8:	a817      	add	r0, sp, #92	; 0x5c
 800adaa:	f002 f8cd 	bl	800cf48 <__match>
 800adae:	2800      	cmp	r0, #0
 800adb0:	f43f aeb0 	beq.w	800ab14 <_strtod_l+0xc4>
 800adb4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800adb6:	498d      	ldr	r1, [pc, #564]	; (800afec <_strtod_l+0x59c>)
 800adb8:	3b01      	subs	r3, #1
 800adba:	a817      	add	r0, sp, #92	; 0x5c
 800adbc:	9317      	str	r3, [sp, #92]	; 0x5c
 800adbe:	f002 f8c3 	bl	800cf48 <__match>
 800adc2:	b910      	cbnz	r0, 800adca <_strtod_l+0x37a>
 800adc4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800adc6:	3301      	adds	r3, #1
 800adc8:	9317      	str	r3, [sp, #92]	; 0x5c
 800adca:	f8df b230 	ldr.w	fp, [pc, #560]	; 800affc <_strtod_l+0x5ac>
 800adce:	f04f 0a00 	mov.w	sl, #0
 800add2:	e681      	b.n	800aad8 <_strtod_l+0x88>
 800add4:	4886      	ldr	r0, [pc, #536]	; (800aff0 <_strtod_l+0x5a0>)
 800add6:	f003 fa5b 	bl	800e290 <nan>
 800adda:	ec5b ab10 	vmov	sl, fp, d0
 800adde:	e67b      	b.n	800aad8 <_strtod_l+0x88>
 800ade0:	9b05      	ldr	r3, [sp, #20]
 800ade2:	9807      	ldr	r0, [sp, #28]
 800ade4:	1af3      	subs	r3, r6, r3
 800ade6:	2f00      	cmp	r7, #0
 800ade8:	bf08      	it	eq
 800adea:	462f      	moveq	r7, r5
 800adec:	2d10      	cmp	r5, #16
 800adee:	9306      	str	r3, [sp, #24]
 800adf0:	46a8      	mov	r8, r5
 800adf2:	bfa8      	it	ge
 800adf4:	f04f 0810 	movge.w	r8, #16
 800adf8:	f7f5 fb84 	bl	8000504 <__aeabi_ui2d>
 800adfc:	2d09      	cmp	r5, #9
 800adfe:	4682      	mov	sl, r0
 800ae00:	468b      	mov	fp, r1
 800ae02:	dd13      	ble.n	800ae2c <_strtod_l+0x3dc>
 800ae04:	4b7b      	ldr	r3, [pc, #492]	; (800aff4 <_strtod_l+0x5a4>)
 800ae06:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ae0a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ae0e:	f7f5 fbf3 	bl	80005f8 <__aeabi_dmul>
 800ae12:	4682      	mov	sl, r0
 800ae14:	4648      	mov	r0, r9
 800ae16:	468b      	mov	fp, r1
 800ae18:	f7f5 fb74 	bl	8000504 <__aeabi_ui2d>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	460b      	mov	r3, r1
 800ae20:	4650      	mov	r0, sl
 800ae22:	4659      	mov	r1, fp
 800ae24:	f7f5 fa32 	bl	800028c <__adddf3>
 800ae28:	4682      	mov	sl, r0
 800ae2a:	468b      	mov	fp, r1
 800ae2c:	2d0f      	cmp	r5, #15
 800ae2e:	dc38      	bgt.n	800aea2 <_strtod_l+0x452>
 800ae30:	9b06      	ldr	r3, [sp, #24]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	f43f ae50 	beq.w	800aad8 <_strtod_l+0x88>
 800ae38:	dd24      	ble.n	800ae84 <_strtod_l+0x434>
 800ae3a:	2b16      	cmp	r3, #22
 800ae3c:	dc0b      	bgt.n	800ae56 <_strtod_l+0x406>
 800ae3e:	496d      	ldr	r1, [pc, #436]	; (800aff4 <_strtod_l+0x5a4>)
 800ae40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ae44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae48:	4652      	mov	r2, sl
 800ae4a:	465b      	mov	r3, fp
 800ae4c:	f7f5 fbd4 	bl	80005f8 <__aeabi_dmul>
 800ae50:	4682      	mov	sl, r0
 800ae52:	468b      	mov	fp, r1
 800ae54:	e640      	b.n	800aad8 <_strtod_l+0x88>
 800ae56:	9a06      	ldr	r2, [sp, #24]
 800ae58:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	db20      	blt.n	800aea2 <_strtod_l+0x452>
 800ae60:	4c64      	ldr	r4, [pc, #400]	; (800aff4 <_strtod_l+0x5a4>)
 800ae62:	f1c5 050f 	rsb	r5, r5, #15
 800ae66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ae6a:	4652      	mov	r2, sl
 800ae6c:	465b      	mov	r3, fp
 800ae6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae72:	f7f5 fbc1 	bl	80005f8 <__aeabi_dmul>
 800ae76:	9b06      	ldr	r3, [sp, #24]
 800ae78:	1b5d      	subs	r5, r3, r5
 800ae7a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ae7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ae82:	e7e3      	b.n	800ae4c <_strtod_l+0x3fc>
 800ae84:	9b06      	ldr	r3, [sp, #24]
 800ae86:	3316      	adds	r3, #22
 800ae88:	db0b      	blt.n	800aea2 <_strtod_l+0x452>
 800ae8a:	9b05      	ldr	r3, [sp, #20]
 800ae8c:	1b9e      	subs	r6, r3, r6
 800ae8e:	4b59      	ldr	r3, [pc, #356]	; (800aff4 <_strtod_l+0x5a4>)
 800ae90:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ae94:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ae98:	4650      	mov	r0, sl
 800ae9a:	4659      	mov	r1, fp
 800ae9c:	f7f5 fcd6 	bl	800084c <__aeabi_ddiv>
 800aea0:	e7d6      	b.n	800ae50 <_strtod_l+0x400>
 800aea2:	9b06      	ldr	r3, [sp, #24]
 800aea4:	eba5 0808 	sub.w	r8, r5, r8
 800aea8:	4498      	add	r8, r3
 800aeaa:	f1b8 0f00 	cmp.w	r8, #0
 800aeae:	dd74      	ble.n	800af9a <_strtod_l+0x54a>
 800aeb0:	f018 030f 	ands.w	r3, r8, #15
 800aeb4:	d00a      	beq.n	800aecc <_strtod_l+0x47c>
 800aeb6:	494f      	ldr	r1, [pc, #316]	; (800aff4 <_strtod_l+0x5a4>)
 800aeb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aebc:	4652      	mov	r2, sl
 800aebe:	465b      	mov	r3, fp
 800aec0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aec4:	f7f5 fb98 	bl	80005f8 <__aeabi_dmul>
 800aec8:	4682      	mov	sl, r0
 800aeca:	468b      	mov	fp, r1
 800aecc:	f038 080f 	bics.w	r8, r8, #15
 800aed0:	d04f      	beq.n	800af72 <_strtod_l+0x522>
 800aed2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800aed6:	dd22      	ble.n	800af1e <_strtod_l+0x4ce>
 800aed8:	2500      	movs	r5, #0
 800aeda:	462e      	mov	r6, r5
 800aedc:	9507      	str	r5, [sp, #28]
 800aede:	9505      	str	r5, [sp, #20]
 800aee0:	2322      	movs	r3, #34	; 0x22
 800aee2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800affc <_strtod_l+0x5ac>
 800aee6:	6023      	str	r3, [r4, #0]
 800aee8:	f04f 0a00 	mov.w	sl, #0
 800aeec:	9b07      	ldr	r3, [sp, #28]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	f43f adf2 	beq.w	800aad8 <_strtod_l+0x88>
 800aef4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aef6:	4620      	mov	r0, r4
 800aef8:	f002 f99c 	bl	800d234 <_Bfree>
 800aefc:	9905      	ldr	r1, [sp, #20]
 800aefe:	4620      	mov	r0, r4
 800af00:	f002 f998 	bl	800d234 <_Bfree>
 800af04:	4631      	mov	r1, r6
 800af06:	4620      	mov	r0, r4
 800af08:	f002 f994 	bl	800d234 <_Bfree>
 800af0c:	9907      	ldr	r1, [sp, #28]
 800af0e:	4620      	mov	r0, r4
 800af10:	f002 f990 	bl	800d234 <_Bfree>
 800af14:	4629      	mov	r1, r5
 800af16:	4620      	mov	r0, r4
 800af18:	f002 f98c 	bl	800d234 <_Bfree>
 800af1c:	e5dc      	b.n	800aad8 <_strtod_l+0x88>
 800af1e:	4b36      	ldr	r3, [pc, #216]	; (800aff8 <_strtod_l+0x5a8>)
 800af20:	9304      	str	r3, [sp, #16]
 800af22:	2300      	movs	r3, #0
 800af24:	ea4f 1828 	mov.w	r8, r8, asr #4
 800af28:	4650      	mov	r0, sl
 800af2a:	4659      	mov	r1, fp
 800af2c:	4699      	mov	r9, r3
 800af2e:	f1b8 0f01 	cmp.w	r8, #1
 800af32:	dc21      	bgt.n	800af78 <_strtod_l+0x528>
 800af34:	b10b      	cbz	r3, 800af3a <_strtod_l+0x4ea>
 800af36:	4682      	mov	sl, r0
 800af38:	468b      	mov	fp, r1
 800af3a:	4b2f      	ldr	r3, [pc, #188]	; (800aff8 <_strtod_l+0x5a8>)
 800af3c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800af40:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800af44:	4652      	mov	r2, sl
 800af46:	465b      	mov	r3, fp
 800af48:	e9d9 0100 	ldrd	r0, r1, [r9]
 800af4c:	f7f5 fb54 	bl	80005f8 <__aeabi_dmul>
 800af50:	4b2a      	ldr	r3, [pc, #168]	; (800affc <_strtod_l+0x5ac>)
 800af52:	460a      	mov	r2, r1
 800af54:	400b      	ands	r3, r1
 800af56:	492a      	ldr	r1, [pc, #168]	; (800b000 <_strtod_l+0x5b0>)
 800af58:	428b      	cmp	r3, r1
 800af5a:	4682      	mov	sl, r0
 800af5c:	d8bc      	bhi.n	800aed8 <_strtod_l+0x488>
 800af5e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800af62:	428b      	cmp	r3, r1
 800af64:	bf86      	itte	hi
 800af66:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800b004 <_strtod_l+0x5b4>
 800af6a:	f04f 3aff 	movhi.w	sl, #4294967295
 800af6e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800af72:	2300      	movs	r3, #0
 800af74:	9304      	str	r3, [sp, #16]
 800af76:	e084      	b.n	800b082 <_strtod_l+0x632>
 800af78:	f018 0f01 	tst.w	r8, #1
 800af7c:	d005      	beq.n	800af8a <_strtod_l+0x53a>
 800af7e:	9b04      	ldr	r3, [sp, #16]
 800af80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af84:	f7f5 fb38 	bl	80005f8 <__aeabi_dmul>
 800af88:	2301      	movs	r3, #1
 800af8a:	9a04      	ldr	r2, [sp, #16]
 800af8c:	3208      	adds	r2, #8
 800af8e:	f109 0901 	add.w	r9, r9, #1
 800af92:	ea4f 0868 	mov.w	r8, r8, asr #1
 800af96:	9204      	str	r2, [sp, #16]
 800af98:	e7c9      	b.n	800af2e <_strtod_l+0x4de>
 800af9a:	d0ea      	beq.n	800af72 <_strtod_l+0x522>
 800af9c:	f1c8 0800 	rsb	r8, r8, #0
 800afa0:	f018 020f 	ands.w	r2, r8, #15
 800afa4:	d00a      	beq.n	800afbc <_strtod_l+0x56c>
 800afa6:	4b13      	ldr	r3, [pc, #76]	; (800aff4 <_strtod_l+0x5a4>)
 800afa8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800afac:	4650      	mov	r0, sl
 800afae:	4659      	mov	r1, fp
 800afb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb4:	f7f5 fc4a 	bl	800084c <__aeabi_ddiv>
 800afb8:	4682      	mov	sl, r0
 800afba:	468b      	mov	fp, r1
 800afbc:	ea5f 1828 	movs.w	r8, r8, asr #4
 800afc0:	d0d7      	beq.n	800af72 <_strtod_l+0x522>
 800afc2:	f1b8 0f1f 	cmp.w	r8, #31
 800afc6:	dd1f      	ble.n	800b008 <_strtod_l+0x5b8>
 800afc8:	2500      	movs	r5, #0
 800afca:	462e      	mov	r6, r5
 800afcc:	9507      	str	r5, [sp, #28]
 800afce:	9505      	str	r5, [sp, #20]
 800afd0:	2322      	movs	r3, #34	; 0x22
 800afd2:	f04f 0a00 	mov.w	sl, #0
 800afd6:	f04f 0b00 	mov.w	fp, #0
 800afda:	6023      	str	r3, [r4, #0]
 800afdc:	e786      	b.n	800aeec <_strtod_l+0x49c>
 800afde:	bf00      	nop
 800afe0:	08010b29 	.word	0x08010b29
 800afe4:	08010b6c 	.word	0x08010b6c
 800afe8:	08010b21 	.word	0x08010b21
 800afec:	08010cac 	.word	0x08010cac
 800aff0:	08010fc0 	.word	0x08010fc0
 800aff4:	08010ea0 	.word	0x08010ea0
 800aff8:	08010e78 	.word	0x08010e78
 800affc:	7ff00000 	.word	0x7ff00000
 800b000:	7ca00000 	.word	0x7ca00000
 800b004:	7fefffff 	.word	0x7fefffff
 800b008:	f018 0310 	ands.w	r3, r8, #16
 800b00c:	bf18      	it	ne
 800b00e:	236a      	movne	r3, #106	; 0x6a
 800b010:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b3c0 <_strtod_l+0x970>
 800b014:	9304      	str	r3, [sp, #16]
 800b016:	4650      	mov	r0, sl
 800b018:	4659      	mov	r1, fp
 800b01a:	2300      	movs	r3, #0
 800b01c:	f018 0f01 	tst.w	r8, #1
 800b020:	d004      	beq.n	800b02c <_strtod_l+0x5dc>
 800b022:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b026:	f7f5 fae7 	bl	80005f8 <__aeabi_dmul>
 800b02a:	2301      	movs	r3, #1
 800b02c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b030:	f109 0908 	add.w	r9, r9, #8
 800b034:	d1f2      	bne.n	800b01c <_strtod_l+0x5cc>
 800b036:	b10b      	cbz	r3, 800b03c <_strtod_l+0x5ec>
 800b038:	4682      	mov	sl, r0
 800b03a:	468b      	mov	fp, r1
 800b03c:	9b04      	ldr	r3, [sp, #16]
 800b03e:	b1c3      	cbz	r3, 800b072 <_strtod_l+0x622>
 800b040:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b044:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b048:	2b00      	cmp	r3, #0
 800b04a:	4659      	mov	r1, fp
 800b04c:	dd11      	ble.n	800b072 <_strtod_l+0x622>
 800b04e:	2b1f      	cmp	r3, #31
 800b050:	f340 8124 	ble.w	800b29c <_strtod_l+0x84c>
 800b054:	2b34      	cmp	r3, #52	; 0x34
 800b056:	bfde      	ittt	le
 800b058:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b05c:	f04f 33ff 	movle.w	r3, #4294967295
 800b060:	fa03 f202 	lslle.w	r2, r3, r2
 800b064:	f04f 0a00 	mov.w	sl, #0
 800b068:	bfcc      	ite	gt
 800b06a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b06e:	ea02 0b01 	andle.w	fp, r2, r1
 800b072:	2200      	movs	r2, #0
 800b074:	2300      	movs	r3, #0
 800b076:	4650      	mov	r0, sl
 800b078:	4659      	mov	r1, fp
 800b07a:	f7f5 fd25 	bl	8000ac8 <__aeabi_dcmpeq>
 800b07e:	2800      	cmp	r0, #0
 800b080:	d1a2      	bne.n	800afc8 <_strtod_l+0x578>
 800b082:	9b07      	ldr	r3, [sp, #28]
 800b084:	9300      	str	r3, [sp, #0]
 800b086:	9908      	ldr	r1, [sp, #32]
 800b088:	462b      	mov	r3, r5
 800b08a:	463a      	mov	r2, r7
 800b08c:	4620      	mov	r0, r4
 800b08e:	f002 f939 	bl	800d304 <__s2b>
 800b092:	9007      	str	r0, [sp, #28]
 800b094:	2800      	cmp	r0, #0
 800b096:	f43f af1f 	beq.w	800aed8 <_strtod_l+0x488>
 800b09a:	9b05      	ldr	r3, [sp, #20]
 800b09c:	1b9e      	subs	r6, r3, r6
 800b09e:	9b06      	ldr	r3, [sp, #24]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	bfb4      	ite	lt
 800b0a4:	4633      	movlt	r3, r6
 800b0a6:	2300      	movge	r3, #0
 800b0a8:	930c      	str	r3, [sp, #48]	; 0x30
 800b0aa:	9b06      	ldr	r3, [sp, #24]
 800b0ac:	2500      	movs	r5, #0
 800b0ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b0b2:	9312      	str	r3, [sp, #72]	; 0x48
 800b0b4:	462e      	mov	r6, r5
 800b0b6:	9b07      	ldr	r3, [sp, #28]
 800b0b8:	4620      	mov	r0, r4
 800b0ba:	6859      	ldr	r1, [r3, #4]
 800b0bc:	f002 f87a 	bl	800d1b4 <_Balloc>
 800b0c0:	9005      	str	r0, [sp, #20]
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	f43f af0c 	beq.w	800aee0 <_strtod_l+0x490>
 800b0c8:	9b07      	ldr	r3, [sp, #28]
 800b0ca:	691a      	ldr	r2, [r3, #16]
 800b0cc:	3202      	adds	r2, #2
 800b0ce:	f103 010c 	add.w	r1, r3, #12
 800b0d2:	0092      	lsls	r2, r2, #2
 800b0d4:	300c      	adds	r0, #12
 800b0d6:	f7fe fd5b 	bl	8009b90 <memcpy>
 800b0da:	ec4b ab10 	vmov	d0, sl, fp
 800b0de:	aa1a      	add	r2, sp, #104	; 0x68
 800b0e0:	a919      	add	r1, sp, #100	; 0x64
 800b0e2:	4620      	mov	r0, r4
 800b0e4:	f002 fc54 	bl	800d990 <__d2b>
 800b0e8:	ec4b ab18 	vmov	d8, sl, fp
 800b0ec:	9018      	str	r0, [sp, #96]	; 0x60
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	f43f aef6 	beq.w	800aee0 <_strtod_l+0x490>
 800b0f4:	2101      	movs	r1, #1
 800b0f6:	4620      	mov	r0, r4
 800b0f8:	f002 f99e 	bl	800d438 <__i2b>
 800b0fc:	4606      	mov	r6, r0
 800b0fe:	2800      	cmp	r0, #0
 800b100:	f43f aeee 	beq.w	800aee0 <_strtod_l+0x490>
 800b104:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b106:	9904      	ldr	r1, [sp, #16]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	bfab      	itete	ge
 800b10c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800b10e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800b110:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b112:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800b116:	bfac      	ite	ge
 800b118:	eb03 0902 	addge.w	r9, r3, r2
 800b11c:	1ad7      	sublt	r7, r2, r3
 800b11e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b120:	eba3 0801 	sub.w	r8, r3, r1
 800b124:	4490      	add	r8, r2
 800b126:	4ba1      	ldr	r3, [pc, #644]	; (800b3ac <_strtod_l+0x95c>)
 800b128:	f108 38ff 	add.w	r8, r8, #4294967295
 800b12c:	4598      	cmp	r8, r3
 800b12e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b132:	f280 80c7 	bge.w	800b2c4 <_strtod_l+0x874>
 800b136:	eba3 0308 	sub.w	r3, r3, r8
 800b13a:	2b1f      	cmp	r3, #31
 800b13c:	eba2 0203 	sub.w	r2, r2, r3
 800b140:	f04f 0101 	mov.w	r1, #1
 800b144:	f300 80b1 	bgt.w	800b2aa <_strtod_l+0x85a>
 800b148:	fa01 f303 	lsl.w	r3, r1, r3
 800b14c:	930d      	str	r3, [sp, #52]	; 0x34
 800b14e:	2300      	movs	r3, #0
 800b150:	9308      	str	r3, [sp, #32]
 800b152:	eb09 0802 	add.w	r8, r9, r2
 800b156:	9b04      	ldr	r3, [sp, #16]
 800b158:	45c1      	cmp	r9, r8
 800b15a:	4417      	add	r7, r2
 800b15c:	441f      	add	r7, r3
 800b15e:	464b      	mov	r3, r9
 800b160:	bfa8      	it	ge
 800b162:	4643      	movge	r3, r8
 800b164:	42bb      	cmp	r3, r7
 800b166:	bfa8      	it	ge
 800b168:	463b      	movge	r3, r7
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	bfc2      	ittt	gt
 800b16e:	eba8 0803 	subgt.w	r8, r8, r3
 800b172:	1aff      	subgt	r7, r7, r3
 800b174:	eba9 0903 	subgt.w	r9, r9, r3
 800b178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	dd17      	ble.n	800b1ae <_strtod_l+0x75e>
 800b17e:	4631      	mov	r1, r6
 800b180:	461a      	mov	r2, r3
 800b182:	4620      	mov	r0, r4
 800b184:	f002 fa18 	bl	800d5b8 <__pow5mult>
 800b188:	4606      	mov	r6, r0
 800b18a:	2800      	cmp	r0, #0
 800b18c:	f43f aea8 	beq.w	800aee0 <_strtod_l+0x490>
 800b190:	4601      	mov	r1, r0
 800b192:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b194:	4620      	mov	r0, r4
 800b196:	f002 f965 	bl	800d464 <__multiply>
 800b19a:	900b      	str	r0, [sp, #44]	; 0x2c
 800b19c:	2800      	cmp	r0, #0
 800b19e:	f43f ae9f 	beq.w	800aee0 <_strtod_l+0x490>
 800b1a2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b1a4:	4620      	mov	r0, r4
 800b1a6:	f002 f845 	bl	800d234 <_Bfree>
 800b1aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1ac:	9318      	str	r3, [sp, #96]	; 0x60
 800b1ae:	f1b8 0f00 	cmp.w	r8, #0
 800b1b2:	f300 808c 	bgt.w	800b2ce <_strtod_l+0x87e>
 800b1b6:	9b06      	ldr	r3, [sp, #24]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	dd08      	ble.n	800b1ce <_strtod_l+0x77e>
 800b1bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b1be:	9905      	ldr	r1, [sp, #20]
 800b1c0:	4620      	mov	r0, r4
 800b1c2:	f002 f9f9 	bl	800d5b8 <__pow5mult>
 800b1c6:	9005      	str	r0, [sp, #20]
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	f43f ae89 	beq.w	800aee0 <_strtod_l+0x490>
 800b1ce:	2f00      	cmp	r7, #0
 800b1d0:	dd08      	ble.n	800b1e4 <_strtod_l+0x794>
 800b1d2:	9905      	ldr	r1, [sp, #20]
 800b1d4:	463a      	mov	r2, r7
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f002 fa48 	bl	800d66c <__lshift>
 800b1dc:	9005      	str	r0, [sp, #20]
 800b1de:	2800      	cmp	r0, #0
 800b1e0:	f43f ae7e 	beq.w	800aee0 <_strtod_l+0x490>
 800b1e4:	f1b9 0f00 	cmp.w	r9, #0
 800b1e8:	dd08      	ble.n	800b1fc <_strtod_l+0x7ac>
 800b1ea:	4631      	mov	r1, r6
 800b1ec:	464a      	mov	r2, r9
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	f002 fa3c 	bl	800d66c <__lshift>
 800b1f4:	4606      	mov	r6, r0
 800b1f6:	2800      	cmp	r0, #0
 800b1f8:	f43f ae72 	beq.w	800aee0 <_strtod_l+0x490>
 800b1fc:	9a05      	ldr	r2, [sp, #20]
 800b1fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b200:	4620      	mov	r0, r4
 800b202:	f002 fabf 	bl	800d784 <__mdiff>
 800b206:	4605      	mov	r5, r0
 800b208:	2800      	cmp	r0, #0
 800b20a:	f43f ae69 	beq.w	800aee0 <_strtod_l+0x490>
 800b20e:	68c3      	ldr	r3, [r0, #12]
 800b210:	930b      	str	r3, [sp, #44]	; 0x2c
 800b212:	2300      	movs	r3, #0
 800b214:	60c3      	str	r3, [r0, #12]
 800b216:	4631      	mov	r1, r6
 800b218:	f002 fa98 	bl	800d74c <__mcmp>
 800b21c:	2800      	cmp	r0, #0
 800b21e:	da60      	bge.n	800b2e2 <_strtod_l+0x892>
 800b220:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b222:	ea53 030a 	orrs.w	r3, r3, sl
 800b226:	f040 8082 	bne.w	800b32e <_strtod_l+0x8de>
 800b22a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d17d      	bne.n	800b32e <_strtod_l+0x8de>
 800b232:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b236:	0d1b      	lsrs	r3, r3, #20
 800b238:	051b      	lsls	r3, r3, #20
 800b23a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b23e:	d976      	bls.n	800b32e <_strtod_l+0x8de>
 800b240:	696b      	ldr	r3, [r5, #20]
 800b242:	b913      	cbnz	r3, 800b24a <_strtod_l+0x7fa>
 800b244:	692b      	ldr	r3, [r5, #16]
 800b246:	2b01      	cmp	r3, #1
 800b248:	dd71      	ble.n	800b32e <_strtod_l+0x8de>
 800b24a:	4629      	mov	r1, r5
 800b24c:	2201      	movs	r2, #1
 800b24e:	4620      	mov	r0, r4
 800b250:	f002 fa0c 	bl	800d66c <__lshift>
 800b254:	4631      	mov	r1, r6
 800b256:	4605      	mov	r5, r0
 800b258:	f002 fa78 	bl	800d74c <__mcmp>
 800b25c:	2800      	cmp	r0, #0
 800b25e:	dd66      	ble.n	800b32e <_strtod_l+0x8de>
 800b260:	9904      	ldr	r1, [sp, #16]
 800b262:	4a53      	ldr	r2, [pc, #332]	; (800b3b0 <_strtod_l+0x960>)
 800b264:	465b      	mov	r3, fp
 800b266:	2900      	cmp	r1, #0
 800b268:	f000 8081 	beq.w	800b36e <_strtod_l+0x91e>
 800b26c:	ea02 010b 	and.w	r1, r2, fp
 800b270:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b274:	dc7b      	bgt.n	800b36e <_strtod_l+0x91e>
 800b276:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b27a:	f77f aea9 	ble.w	800afd0 <_strtod_l+0x580>
 800b27e:	4b4d      	ldr	r3, [pc, #308]	; (800b3b4 <_strtod_l+0x964>)
 800b280:	4650      	mov	r0, sl
 800b282:	4659      	mov	r1, fp
 800b284:	2200      	movs	r2, #0
 800b286:	f7f5 f9b7 	bl	80005f8 <__aeabi_dmul>
 800b28a:	460b      	mov	r3, r1
 800b28c:	4303      	orrs	r3, r0
 800b28e:	bf08      	it	eq
 800b290:	2322      	moveq	r3, #34	; 0x22
 800b292:	4682      	mov	sl, r0
 800b294:	468b      	mov	fp, r1
 800b296:	bf08      	it	eq
 800b298:	6023      	streq	r3, [r4, #0]
 800b29a:	e62b      	b.n	800aef4 <_strtod_l+0x4a4>
 800b29c:	f04f 32ff 	mov.w	r2, #4294967295
 800b2a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a4:	ea03 0a0a 	and.w	sl, r3, sl
 800b2a8:	e6e3      	b.n	800b072 <_strtod_l+0x622>
 800b2aa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b2ae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b2b2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b2b6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b2ba:	fa01 f308 	lsl.w	r3, r1, r8
 800b2be:	9308      	str	r3, [sp, #32]
 800b2c0:	910d      	str	r1, [sp, #52]	; 0x34
 800b2c2:	e746      	b.n	800b152 <_strtod_l+0x702>
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	9308      	str	r3, [sp, #32]
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	930d      	str	r3, [sp, #52]	; 0x34
 800b2cc:	e741      	b.n	800b152 <_strtod_l+0x702>
 800b2ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b2d0:	4642      	mov	r2, r8
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	f002 f9ca 	bl	800d66c <__lshift>
 800b2d8:	9018      	str	r0, [sp, #96]	; 0x60
 800b2da:	2800      	cmp	r0, #0
 800b2dc:	f47f af6b 	bne.w	800b1b6 <_strtod_l+0x766>
 800b2e0:	e5fe      	b.n	800aee0 <_strtod_l+0x490>
 800b2e2:	465f      	mov	r7, fp
 800b2e4:	d16e      	bne.n	800b3c4 <_strtod_l+0x974>
 800b2e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b2ec:	b342      	cbz	r2, 800b340 <_strtod_l+0x8f0>
 800b2ee:	4a32      	ldr	r2, [pc, #200]	; (800b3b8 <_strtod_l+0x968>)
 800b2f0:	4293      	cmp	r3, r2
 800b2f2:	d128      	bne.n	800b346 <_strtod_l+0x8f6>
 800b2f4:	9b04      	ldr	r3, [sp, #16]
 800b2f6:	4651      	mov	r1, sl
 800b2f8:	b1eb      	cbz	r3, 800b336 <_strtod_l+0x8e6>
 800b2fa:	4b2d      	ldr	r3, [pc, #180]	; (800b3b0 <_strtod_l+0x960>)
 800b2fc:	403b      	ands	r3, r7
 800b2fe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b302:	f04f 32ff 	mov.w	r2, #4294967295
 800b306:	d819      	bhi.n	800b33c <_strtod_l+0x8ec>
 800b308:	0d1b      	lsrs	r3, r3, #20
 800b30a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b30e:	fa02 f303 	lsl.w	r3, r2, r3
 800b312:	4299      	cmp	r1, r3
 800b314:	d117      	bne.n	800b346 <_strtod_l+0x8f6>
 800b316:	4b29      	ldr	r3, [pc, #164]	; (800b3bc <_strtod_l+0x96c>)
 800b318:	429f      	cmp	r7, r3
 800b31a:	d102      	bne.n	800b322 <_strtod_l+0x8d2>
 800b31c:	3101      	adds	r1, #1
 800b31e:	f43f addf 	beq.w	800aee0 <_strtod_l+0x490>
 800b322:	4b23      	ldr	r3, [pc, #140]	; (800b3b0 <_strtod_l+0x960>)
 800b324:	403b      	ands	r3, r7
 800b326:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b32a:	f04f 0a00 	mov.w	sl, #0
 800b32e:	9b04      	ldr	r3, [sp, #16]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d1a4      	bne.n	800b27e <_strtod_l+0x82e>
 800b334:	e5de      	b.n	800aef4 <_strtod_l+0x4a4>
 800b336:	f04f 33ff 	mov.w	r3, #4294967295
 800b33a:	e7ea      	b.n	800b312 <_strtod_l+0x8c2>
 800b33c:	4613      	mov	r3, r2
 800b33e:	e7e8      	b.n	800b312 <_strtod_l+0x8c2>
 800b340:	ea53 030a 	orrs.w	r3, r3, sl
 800b344:	d08c      	beq.n	800b260 <_strtod_l+0x810>
 800b346:	9b08      	ldr	r3, [sp, #32]
 800b348:	b1db      	cbz	r3, 800b382 <_strtod_l+0x932>
 800b34a:	423b      	tst	r3, r7
 800b34c:	d0ef      	beq.n	800b32e <_strtod_l+0x8de>
 800b34e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b350:	9a04      	ldr	r2, [sp, #16]
 800b352:	4650      	mov	r0, sl
 800b354:	4659      	mov	r1, fp
 800b356:	b1c3      	cbz	r3, 800b38a <_strtod_l+0x93a>
 800b358:	f7ff fb5e 	bl	800aa18 <sulp>
 800b35c:	4602      	mov	r2, r0
 800b35e:	460b      	mov	r3, r1
 800b360:	ec51 0b18 	vmov	r0, r1, d8
 800b364:	f7f4 ff92 	bl	800028c <__adddf3>
 800b368:	4682      	mov	sl, r0
 800b36a:	468b      	mov	fp, r1
 800b36c:	e7df      	b.n	800b32e <_strtod_l+0x8de>
 800b36e:	4013      	ands	r3, r2
 800b370:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b374:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b378:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b37c:	f04f 3aff 	mov.w	sl, #4294967295
 800b380:	e7d5      	b.n	800b32e <_strtod_l+0x8de>
 800b382:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b384:	ea13 0f0a 	tst.w	r3, sl
 800b388:	e7e0      	b.n	800b34c <_strtod_l+0x8fc>
 800b38a:	f7ff fb45 	bl	800aa18 <sulp>
 800b38e:	4602      	mov	r2, r0
 800b390:	460b      	mov	r3, r1
 800b392:	ec51 0b18 	vmov	r0, r1, d8
 800b396:	f7f4 ff77 	bl	8000288 <__aeabi_dsub>
 800b39a:	2200      	movs	r2, #0
 800b39c:	2300      	movs	r3, #0
 800b39e:	4682      	mov	sl, r0
 800b3a0:	468b      	mov	fp, r1
 800b3a2:	f7f5 fb91 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	d0c1      	beq.n	800b32e <_strtod_l+0x8de>
 800b3aa:	e611      	b.n	800afd0 <_strtod_l+0x580>
 800b3ac:	fffffc02 	.word	0xfffffc02
 800b3b0:	7ff00000 	.word	0x7ff00000
 800b3b4:	39500000 	.word	0x39500000
 800b3b8:	000fffff 	.word	0x000fffff
 800b3bc:	7fefffff 	.word	0x7fefffff
 800b3c0:	08010b80 	.word	0x08010b80
 800b3c4:	4631      	mov	r1, r6
 800b3c6:	4628      	mov	r0, r5
 800b3c8:	f002 fb3e 	bl	800da48 <__ratio>
 800b3cc:	ec59 8b10 	vmov	r8, r9, d0
 800b3d0:	ee10 0a10 	vmov	r0, s0
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b3da:	4649      	mov	r1, r9
 800b3dc:	f7f5 fb88 	bl	8000af0 <__aeabi_dcmple>
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	d07a      	beq.n	800b4da <_strtod_l+0xa8a>
 800b3e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d04a      	beq.n	800b480 <_strtod_l+0xa30>
 800b3ea:	4b95      	ldr	r3, [pc, #596]	; (800b640 <_strtod_l+0xbf0>)
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b3f2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b640 <_strtod_l+0xbf0>
 800b3f6:	f04f 0800 	mov.w	r8, #0
 800b3fa:	4b92      	ldr	r3, [pc, #584]	; (800b644 <_strtod_l+0xbf4>)
 800b3fc:	403b      	ands	r3, r7
 800b3fe:	930d      	str	r3, [sp, #52]	; 0x34
 800b400:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b402:	4b91      	ldr	r3, [pc, #580]	; (800b648 <_strtod_l+0xbf8>)
 800b404:	429a      	cmp	r2, r3
 800b406:	f040 80b0 	bne.w	800b56a <_strtod_l+0xb1a>
 800b40a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b40e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b412:	ec4b ab10 	vmov	d0, sl, fp
 800b416:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b41a:	f002 fa3d 	bl	800d898 <__ulp>
 800b41e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b422:	ec53 2b10 	vmov	r2, r3, d0
 800b426:	f7f5 f8e7 	bl	80005f8 <__aeabi_dmul>
 800b42a:	4652      	mov	r2, sl
 800b42c:	465b      	mov	r3, fp
 800b42e:	f7f4 ff2d 	bl	800028c <__adddf3>
 800b432:	460b      	mov	r3, r1
 800b434:	4983      	ldr	r1, [pc, #524]	; (800b644 <_strtod_l+0xbf4>)
 800b436:	4a85      	ldr	r2, [pc, #532]	; (800b64c <_strtod_l+0xbfc>)
 800b438:	4019      	ands	r1, r3
 800b43a:	4291      	cmp	r1, r2
 800b43c:	4682      	mov	sl, r0
 800b43e:	d960      	bls.n	800b502 <_strtod_l+0xab2>
 800b440:	ee18 3a90 	vmov	r3, s17
 800b444:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b448:	4293      	cmp	r3, r2
 800b44a:	d104      	bne.n	800b456 <_strtod_l+0xa06>
 800b44c:	ee18 3a10 	vmov	r3, s16
 800b450:	3301      	adds	r3, #1
 800b452:	f43f ad45 	beq.w	800aee0 <_strtod_l+0x490>
 800b456:	f8df b200 	ldr.w	fp, [pc, #512]	; 800b658 <_strtod_l+0xc08>
 800b45a:	f04f 3aff 	mov.w	sl, #4294967295
 800b45e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b460:	4620      	mov	r0, r4
 800b462:	f001 fee7 	bl	800d234 <_Bfree>
 800b466:	9905      	ldr	r1, [sp, #20]
 800b468:	4620      	mov	r0, r4
 800b46a:	f001 fee3 	bl	800d234 <_Bfree>
 800b46e:	4631      	mov	r1, r6
 800b470:	4620      	mov	r0, r4
 800b472:	f001 fedf 	bl	800d234 <_Bfree>
 800b476:	4629      	mov	r1, r5
 800b478:	4620      	mov	r0, r4
 800b47a:	f001 fedb 	bl	800d234 <_Bfree>
 800b47e:	e61a      	b.n	800b0b6 <_strtod_l+0x666>
 800b480:	f1ba 0f00 	cmp.w	sl, #0
 800b484:	d11b      	bne.n	800b4be <_strtod_l+0xa6e>
 800b486:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b48a:	b9f3      	cbnz	r3, 800b4ca <_strtod_l+0xa7a>
 800b48c:	4b6c      	ldr	r3, [pc, #432]	; (800b640 <_strtod_l+0xbf0>)
 800b48e:	2200      	movs	r2, #0
 800b490:	4640      	mov	r0, r8
 800b492:	4649      	mov	r1, r9
 800b494:	f7f5 fb22 	bl	8000adc <__aeabi_dcmplt>
 800b498:	b9d0      	cbnz	r0, 800b4d0 <_strtod_l+0xa80>
 800b49a:	4640      	mov	r0, r8
 800b49c:	4649      	mov	r1, r9
 800b49e:	4b6c      	ldr	r3, [pc, #432]	; (800b650 <_strtod_l+0xc00>)
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	f7f5 f8a9 	bl	80005f8 <__aeabi_dmul>
 800b4a6:	4680      	mov	r8, r0
 800b4a8:	4689      	mov	r9, r1
 800b4aa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b4ae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800b4b2:	9315      	str	r3, [sp, #84]	; 0x54
 800b4b4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b4b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b4bc:	e79d      	b.n	800b3fa <_strtod_l+0x9aa>
 800b4be:	f1ba 0f01 	cmp.w	sl, #1
 800b4c2:	d102      	bne.n	800b4ca <_strtod_l+0xa7a>
 800b4c4:	2f00      	cmp	r7, #0
 800b4c6:	f43f ad83 	beq.w	800afd0 <_strtod_l+0x580>
 800b4ca:	4b62      	ldr	r3, [pc, #392]	; (800b654 <_strtod_l+0xc04>)
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	e78e      	b.n	800b3ee <_strtod_l+0x99e>
 800b4d0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800b650 <_strtod_l+0xc00>
 800b4d4:	f04f 0800 	mov.w	r8, #0
 800b4d8:	e7e7      	b.n	800b4aa <_strtod_l+0xa5a>
 800b4da:	4b5d      	ldr	r3, [pc, #372]	; (800b650 <_strtod_l+0xc00>)
 800b4dc:	4640      	mov	r0, r8
 800b4de:	4649      	mov	r1, r9
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	f7f5 f889 	bl	80005f8 <__aeabi_dmul>
 800b4e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4e8:	4680      	mov	r8, r0
 800b4ea:	4689      	mov	r9, r1
 800b4ec:	b933      	cbnz	r3, 800b4fc <_strtod_l+0xaac>
 800b4ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4f2:	900e      	str	r0, [sp, #56]	; 0x38
 800b4f4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b4f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b4fa:	e7dd      	b.n	800b4b8 <_strtod_l+0xa68>
 800b4fc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800b500:	e7f9      	b.n	800b4f6 <_strtod_l+0xaa6>
 800b502:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b506:	9b04      	ldr	r3, [sp, #16]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d1a8      	bne.n	800b45e <_strtod_l+0xa0e>
 800b50c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b510:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b512:	0d1b      	lsrs	r3, r3, #20
 800b514:	051b      	lsls	r3, r3, #20
 800b516:	429a      	cmp	r2, r3
 800b518:	d1a1      	bne.n	800b45e <_strtod_l+0xa0e>
 800b51a:	4640      	mov	r0, r8
 800b51c:	4649      	mov	r1, r9
 800b51e:	f7f5 fbcb 	bl	8000cb8 <__aeabi_d2lz>
 800b522:	f7f5 f83b 	bl	800059c <__aeabi_l2d>
 800b526:	4602      	mov	r2, r0
 800b528:	460b      	mov	r3, r1
 800b52a:	4640      	mov	r0, r8
 800b52c:	4649      	mov	r1, r9
 800b52e:	f7f4 feab 	bl	8000288 <__aeabi_dsub>
 800b532:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b534:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b538:	ea43 030a 	orr.w	r3, r3, sl
 800b53c:	4313      	orrs	r3, r2
 800b53e:	4680      	mov	r8, r0
 800b540:	4689      	mov	r9, r1
 800b542:	d055      	beq.n	800b5f0 <_strtod_l+0xba0>
 800b544:	a336      	add	r3, pc, #216	; (adr r3, 800b620 <_strtod_l+0xbd0>)
 800b546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54a:	f7f5 fac7 	bl	8000adc <__aeabi_dcmplt>
 800b54e:	2800      	cmp	r0, #0
 800b550:	f47f acd0 	bne.w	800aef4 <_strtod_l+0x4a4>
 800b554:	a334      	add	r3, pc, #208	; (adr r3, 800b628 <_strtod_l+0xbd8>)
 800b556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b55a:	4640      	mov	r0, r8
 800b55c:	4649      	mov	r1, r9
 800b55e:	f7f5 fadb 	bl	8000b18 <__aeabi_dcmpgt>
 800b562:	2800      	cmp	r0, #0
 800b564:	f43f af7b 	beq.w	800b45e <_strtod_l+0xa0e>
 800b568:	e4c4      	b.n	800aef4 <_strtod_l+0x4a4>
 800b56a:	9b04      	ldr	r3, [sp, #16]
 800b56c:	b333      	cbz	r3, 800b5bc <_strtod_l+0xb6c>
 800b56e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b570:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b574:	d822      	bhi.n	800b5bc <_strtod_l+0xb6c>
 800b576:	a32e      	add	r3, pc, #184	; (adr r3, 800b630 <_strtod_l+0xbe0>)
 800b578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57c:	4640      	mov	r0, r8
 800b57e:	4649      	mov	r1, r9
 800b580:	f7f5 fab6 	bl	8000af0 <__aeabi_dcmple>
 800b584:	b1a0      	cbz	r0, 800b5b0 <_strtod_l+0xb60>
 800b586:	4649      	mov	r1, r9
 800b588:	4640      	mov	r0, r8
 800b58a:	f7f5 fb0d 	bl	8000ba8 <__aeabi_d2uiz>
 800b58e:	2801      	cmp	r0, #1
 800b590:	bf38      	it	cc
 800b592:	2001      	movcc	r0, #1
 800b594:	f7f4 ffb6 	bl	8000504 <__aeabi_ui2d>
 800b598:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b59a:	4680      	mov	r8, r0
 800b59c:	4689      	mov	r9, r1
 800b59e:	bb23      	cbnz	r3, 800b5ea <_strtod_l+0xb9a>
 800b5a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b5a4:	9010      	str	r0, [sp, #64]	; 0x40
 800b5a6:	9311      	str	r3, [sp, #68]	; 0x44
 800b5a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b5ac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b5b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b5b4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b5b8:	1a9b      	subs	r3, r3, r2
 800b5ba:	9309      	str	r3, [sp, #36]	; 0x24
 800b5bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b5c0:	eeb0 0a48 	vmov.f32	s0, s16
 800b5c4:	eef0 0a68 	vmov.f32	s1, s17
 800b5c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b5cc:	f002 f964 	bl	800d898 <__ulp>
 800b5d0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b5d4:	ec53 2b10 	vmov	r2, r3, d0
 800b5d8:	f7f5 f80e 	bl	80005f8 <__aeabi_dmul>
 800b5dc:	ec53 2b18 	vmov	r2, r3, d8
 800b5e0:	f7f4 fe54 	bl	800028c <__adddf3>
 800b5e4:	4682      	mov	sl, r0
 800b5e6:	468b      	mov	fp, r1
 800b5e8:	e78d      	b.n	800b506 <_strtod_l+0xab6>
 800b5ea:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800b5ee:	e7db      	b.n	800b5a8 <_strtod_l+0xb58>
 800b5f0:	a311      	add	r3, pc, #68	; (adr r3, 800b638 <_strtod_l+0xbe8>)
 800b5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f6:	f7f5 fa71 	bl	8000adc <__aeabi_dcmplt>
 800b5fa:	e7b2      	b.n	800b562 <_strtod_l+0xb12>
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	930a      	str	r3, [sp, #40]	; 0x28
 800b600:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b602:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b604:	6013      	str	r3, [r2, #0]
 800b606:	f7ff ba6b 	b.w	800aae0 <_strtod_l+0x90>
 800b60a:	2a65      	cmp	r2, #101	; 0x65
 800b60c:	f43f ab5f 	beq.w	800acce <_strtod_l+0x27e>
 800b610:	2a45      	cmp	r2, #69	; 0x45
 800b612:	f43f ab5c 	beq.w	800acce <_strtod_l+0x27e>
 800b616:	2301      	movs	r3, #1
 800b618:	f7ff bb94 	b.w	800ad44 <_strtod_l+0x2f4>
 800b61c:	f3af 8000 	nop.w
 800b620:	94a03595 	.word	0x94a03595
 800b624:	3fdfffff 	.word	0x3fdfffff
 800b628:	35afe535 	.word	0x35afe535
 800b62c:	3fe00000 	.word	0x3fe00000
 800b630:	ffc00000 	.word	0xffc00000
 800b634:	41dfffff 	.word	0x41dfffff
 800b638:	94a03595 	.word	0x94a03595
 800b63c:	3fcfffff 	.word	0x3fcfffff
 800b640:	3ff00000 	.word	0x3ff00000
 800b644:	7ff00000 	.word	0x7ff00000
 800b648:	7fe00000 	.word	0x7fe00000
 800b64c:	7c9fffff 	.word	0x7c9fffff
 800b650:	3fe00000 	.word	0x3fe00000
 800b654:	bff00000 	.word	0xbff00000
 800b658:	7fefffff 	.word	0x7fefffff

0800b65c <_strtod_r>:
 800b65c:	4b01      	ldr	r3, [pc, #4]	; (800b664 <_strtod_r+0x8>)
 800b65e:	f7ff b9f7 	b.w	800aa50 <_strtod_l>
 800b662:	bf00      	nop
 800b664:	20000078 	.word	0x20000078

0800b668 <_strtol_l.constprop.0>:
 800b668:	2b01      	cmp	r3, #1
 800b66a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b66e:	d001      	beq.n	800b674 <_strtol_l.constprop.0+0xc>
 800b670:	2b24      	cmp	r3, #36	; 0x24
 800b672:	d906      	bls.n	800b682 <_strtol_l.constprop.0+0x1a>
 800b674:	f7fe fa62 	bl	8009b3c <__errno>
 800b678:	2316      	movs	r3, #22
 800b67a:	6003      	str	r3, [r0, #0]
 800b67c:	2000      	movs	r0, #0
 800b67e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b682:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b768 <_strtol_l.constprop.0+0x100>
 800b686:	460d      	mov	r5, r1
 800b688:	462e      	mov	r6, r5
 800b68a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b68e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800b692:	f017 0708 	ands.w	r7, r7, #8
 800b696:	d1f7      	bne.n	800b688 <_strtol_l.constprop.0+0x20>
 800b698:	2c2d      	cmp	r4, #45	; 0x2d
 800b69a:	d132      	bne.n	800b702 <_strtol_l.constprop.0+0x9a>
 800b69c:	782c      	ldrb	r4, [r5, #0]
 800b69e:	2701      	movs	r7, #1
 800b6a0:	1cb5      	adds	r5, r6, #2
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d05b      	beq.n	800b75e <_strtol_l.constprop.0+0xf6>
 800b6a6:	2b10      	cmp	r3, #16
 800b6a8:	d109      	bne.n	800b6be <_strtol_l.constprop.0+0x56>
 800b6aa:	2c30      	cmp	r4, #48	; 0x30
 800b6ac:	d107      	bne.n	800b6be <_strtol_l.constprop.0+0x56>
 800b6ae:	782c      	ldrb	r4, [r5, #0]
 800b6b0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b6b4:	2c58      	cmp	r4, #88	; 0x58
 800b6b6:	d14d      	bne.n	800b754 <_strtol_l.constprop.0+0xec>
 800b6b8:	786c      	ldrb	r4, [r5, #1]
 800b6ba:	2310      	movs	r3, #16
 800b6bc:	3502      	adds	r5, #2
 800b6be:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b6c2:	f108 38ff 	add.w	r8, r8, #4294967295
 800b6c6:	f04f 0c00 	mov.w	ip, #0
 800b6ca:	fbb8 f9f3 	udiv	r9, r8, r3
 800b6ce:	4666      	mov	r6, ip
 800b6d0:	fb03 8a19 	mls	sl, r3, r9, r8
 800b6d4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800b6d8:	f1be 0f09 	cmp.w	lr, #9
 800b6dc:	d816      	bhi.n	800b70c <_strtol_l.constprop.0+0xa4>
 800b6de:	4674      	mov	r4, lr
 800b6e0:	42a3      	cmp	r3, r4
 800b6e2:	dd24      	ble.n	800b72e <_strtol_l.constprop.0+0xc6>
 800b6e4:	f1bc 0f00 	cmp.w	ip, #0
 800b6e8:	db1e      	blt.n	800b728 <_strtol_l.constprop.0+0xc0>
 800b6ea:	45b1      	cmp	r9, r6
 800b6ec:	d31c      	bcc.n	800b728 <_strtol_l.constprop.0+0xc0>
 800b6ee:	d101      	bne.n	800b6f4 <_strtol_l.constprop.0+0x8c>
 800b6f0:	45a2      	cmp	sl, r4
 800b6f2:	db19      	blt.n	800b728 <_strtol_l.constprop.0+0xc0>
 800b6f4:	fb06 4603 	mla	r6, r6, r3, r4
 800b6f8:	f04f 0c01 	mov.w	ip, #1
 800b6fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b700:	e7e8      	b.n	800b6d4 <_strtol_l.constprop.0+0x6c>
 800b702:	2c2b      	cmp	r4, #43	; 0x2b
 800b704:	bf04      	itt	eq
 800b706:	782c      	ldrbeq	r4, [r5, #0]
 800b708:	1cb5      	addeq	r5, r6, #2
 800b70a:	e7ca      	b.n	800b6a2 <_strtol_l.constprop.0+0x3a>
 800b70c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800b710:	f1be 0f19 	cmp.w	lr, #25
 800b714:	d801      	bhi.n	800b71a <_strtol_l.constprop.0+0xb2>
 800b716:	3c37      	subs	r4, #55	; 0x37
 800b718:	e7e2      	b.n	800b6e0 <_strtol_l.constprop.0+0x78>
 800b71a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800b71e:	f1be 0f19 	cmp.w	lr, #25
 800b722:	d804      	bhi.n	800b72e <_strtol_l.constprop.0+0xc6>
 800b724:	3c57      	subs	r4, #87	; 0x57
 800b726:	e7db      	b.n	800b6e0 <_strtol_l.constprop.0+0x78>
 800b728:	f04f 3cff 	mov.w	ip, #4294967295
 800b72c:	e7e6      	b.n	800b6fc <_strtol_l.constprop.0+0x94>
 800b72e:	f1bc 0f00 	cmp.w	ip, #0
 800b732:	da05      	bge.n	800b740 <_strtol_l.constprop.0+0xd8>
 800b734:	2322      	movs	r3, #34	; 0x22
 800b736:	6003      	str	r3, [r0, #0]
 800b738:	4646      	mov	r6, r8
 800b73a:	b942      	cbnz	r2, 800b74e <_strtol_l.constprop.0+0xe6>
 800b73c:	4630      	mov	r0, r6
 800b73e:	e79e      	b.n	800b67e <_strtol_l.constprop.0+0x16>
 800b740:	b107      	cbz	r7, 800b744 <_strtol_l.constprop.0+0xdc>
 800b742:	4276      	negs	r6, r6
 800b744:	2a00      	cmp	r2, #0
 800b746:	d0f9      	beq.n	800b73c <_strtol_l.constprop.0+0xd4>
 800b748:	f1bc 0f00 	cmp.w	ip, #0
 800b74c:	d000      	beq.n	800b750 <_strtol_l.constprop.0+0xe8>
 800b74e:	1e69      	subs	r1, r5, #1
 800b750:	6011      	str	r1, [r2, #0]
 800b752:	e7f3      	b.n	800b73c <_strtol_l.constprop.0+0xd4>
 800b754:	2430      	movs	r4, #48	; 0x30
 800b756:	2b00      	cmp	r3, #0
 800b758:	d1b1      	bne.n	800b6be <_strtol_l.constprop.0+0x56>
 800b75a:	2308      	movs	r3, #8
 800b75c:	e7af      	b.n	800b6be <_strtol_l.constprop.0+0x56>
 800b75e:	2c30      	cmp	r4, #48	; 0x30
 800b760:	d0a5      	beq.n	800b6ae <_strtol_l.constprop.0+0x46>
 800b762:	230a      	movs	r3, #10
 800b764:	e7ab      	b.n	800b6be <_strtol_l.constprop.0+0x56>
 800b766:	bf00      	nop
 800b768:	08010ba9 	.word	0x08010ba9

0800b76c <_strtol_r>:
 800b76c:	f7ff bf7c 	b.w	800b668 <_strtol_l.constprop.0>

0800b770 <_vsniprintf_r>:
 800b770:	b530      	push	{r4, r5, lr}
 800b772:	4614      	mov	r4, r2
 800b774:	2c00      	cmp	r4, #0
 800b776:	b09b      	sub	sp, #108	; 0x6c
 800b778:	4605      	mov	r5, r0
 800b77a:	461a      	mov	r2, r3
 800b77c:	da05      	bge.n	800b78a <_vsniprintf_r+0x1a>
 800b77e:	238b      	movs	r3, #139	; 0x8b
 800b780:	6003      	str	r3, [r0, #0]
 800b782:	f04f 30ff 	mov.w	r0, #4294967295
 800b786:	b01b      	add	sp, #108	; 0x6c
 800b788:	bd30      	pop	{r4, r5, pc}
 800b78a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b78e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b792:	bf14      	ite	ne
 800b794:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b798:	4623      	moveq	r3, r4
 800b79a:	9302      	str	r3, [sp, #8]
 800b79c:	9305      	str	r3, [sp, #20]
 800b79e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b7a2:	9100      	str	r1, [sp, #0]
 800b7a4:	9104      	str	r1, [sp, #16]
 800b7a6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b7aa:	4669      	mov	r1, sp
 800b7ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b7ae:	f002 fb15 	bl	800dddc <_svfiprintf_r>
 800b7b2:	1c43      	adds	r3, r0, #1
 800b7b4:	bfbc      	itt	lt
 800b7b6:	238b      	movlt	r3, #139	; 0x8b
 800b7b8:	602b      	strlt	r3, [r5, #0]
 800b7ba:	2c00      	cmp	r4, #0
 800b7bc:	d0e3      	beq.n	800b786 <_vsniprintf_r+0x16>
 800b7be:	9b00      	ldr	r3, [sp, #0]
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	701a      	strb	r2, [r3, #0]
 800b7c4:	e7df      	b.n	800b786 <_vsniprintf_r+0x16>
	...

0800b7c8 <vsniprintf>:
 800b7c8:	b507      	push	{r0, r1, r2, lr}
 800b7ca:	9300      	str	r3, [sp, #0]
 800b7cc:	4613      	mov	r3, r2
 800b7ce:	460a      	mov	r2, r1
 800b7d0:	4601      	mov	r1, r0
 800b7d2:	4803      	ldr	r0, [pc, #12]	; (800b7e0 <vsniprintf+0x18>)
 800b7d4:	6800      	ldr	r0, [r0, #0]
 800b7d6:	f7ff ffcb 	bl	800b770 <_vsniprintf_r>
 800b7da:	b003      	add	sp, #12
 800b7dc:	f85d fb04 	ldr.w	pc, [sp], #4
 800b7e0:	20000010 	.word	0x20000010

0800b7e4 <__swbuf_r>:
 800b7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7e6:	460e      	mov	r6, r1
 800b7e8:	4614      	mov	r4, r2
 800b7ea:	4605      	mov	r5, r0
 800b7ec:	b118      	cbz	r0, 800b7f6 <__swbuf_r+0x12>
 800b7ee:	6983      	ldr	r3, [r0, #24]
 800b7f0:	b90b      	cbnz	r3, 800b7f6 <__swbuf_r+0x12>
 800b7f2:	f001 f84d 	bl	800c890 <__sinit>
 800b7f6:	4b21      	ldr	r3, [pc, #132]	; (800b87c <__swbuf_r+0x98>)
 800b7f8:	429c      	cmp	r4, r3
 800b7fa:	d12b      	bne.n	800b854 <__swbuf_r+0x70>
 800b7fc:	686c      	ldr	r4, [r5, #4]
 800b7fe:	69a3      	ldr	r3, [r4, #24]
 800b800:	60a3      	str	r3, [r4, #8]
 800b802:	89a3      	ldrh	r3, [r4, #12]
 800b804:	071a      	lsls	r2, r3, #28
 800b806:	d52f      	bpl.n	800b868 <__swbuf_r+0x84>
 800b808:	6923      	ldr	r3, [r4, #16]
 800b80a:	b36b      	cbz	r3, 800b868 <__swbuf_r+0x84>
 800b80c:	6923      	ldr	r3, [r4, #16]
 800b80e:	6820      	ldr	r0, [r4, #0]
 800b810:	1ac0      	subs	r0, r0, r3
 800b812:	6963      	ldr	r3, [r4, #20]
 800b814:	b2f6      	uxtb	r6, r6
 800b816:	4283      	cmp	r3, r0
 800b818:	4637      	mov	r7, r6
 800b81a:	dc04      	bgt.n	800b826 <__swbuf_r+0x42>
 800b81c:	4621      	mov	r1, r4
 800b81e:	4628      	mov	r0, r5
 800b820:	f000 ffa2 	bl	800c768 <_fflush_r>
 800b824:	bb30      	cbnz	r0, 800b874 <__swbuf_r+0x90>
 800b826:	68a3      	ldr	r3, [r4, #8]
 800b828:	3b01      	subs	r3, #1
 800b82a:	60a3      	str	r3, [r4, #8]
 800b82c:	6823      	ldr	r3, [r4, #0]
 800b82e:	1c5a      	adds	r2, r3, #1
 800b830:	6022      	str	r2, [r4, #0]
 800b832:	701e      	strb	r6, [r3, #0]
 800b834:	6963      	ldr	r3, [r4, #20]
 800b836:	3001      	adds	r0, #1
 800b838:	4283      	cmp	r3, r0
 800b83a:	d004      	beq.n	800b846 <__swbuf_r+0x62>
 800b83c:	89a3      	ldrh	r3, [r4, #12]
 800b83e:	07db      	lsls	r3, r3, #31
 800b840:	d506      	bpl.n	800b850 <__swbuf_r+0x6c>
 800b842:	2e0a      	cmp	r6, #10
 800b844:	d104      	bne.n	800b850 <__swbuf_r+0x6c>
 800b846:	4621      	mov	r1, r4
 800b848:	4628      	mov	r0, r5
 800b84a:	f000 ff8d 	bl	800c768 <_fflush_r>
 800b84e:	b988      	cbnz	r0, 800b874 <__swbuf_r+0x90>
 800b850:	4638      	mov	r0, r7
 800b852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b854:	4b0a      	ldr	r3, [pc, #40]	; (800b880 <__swbuf_r+0x9c>)
 800b856:	429c      	cmp	r4, r3
 800b858:	d101      	bne.n	800b85e <__swbuf_r+0x7a>
 800b85a:	68ac      	ldr	r4, [r5, #8]
 800b85c:	e7cf      	b.n	800b7fe <__swbuf_r+0x1a>
 800b85e:	4b09      	ldr	r3, [pc, #36]	; (800b884 <__swbuf_r+0xa0>)
 800b860:	429c      	cmp	r4, r3
 800b862:	bf08      	it	eq
 800b864:	68ec      	ldreq	r4, [r5, #12]
 800b866:	e7ca      	b.n	800b7fe <__swbuf_r+0x1a>
 800b868:	4621      	mov	r1, r4
 800b86a:	4628      	mov	r0, r5
 800b86c:	f000 f80c 	bl	800b888 <__swsetup_r>
 800b870:	2800      	cmp	r0, #0
 800b872:	d0cb      	beq.n	800b80c <__swbuf_r+0x28>
 800b874:	f04f 37ff 	mov.w	r7, #4294967295
 800b878:	e7ea      	b.n	800b850 <__swbuf_r+0x6c>
 800b87a:	bf00      	nop
 800b87c:	08010d5c 	.word	0x08010d5c
 800b880:	08010d7c 	.word	0x08010d7c
 800b884:	08010d3c 	.word	0x08010d3c

0800b888 <__swsetup_r>:
 800b888:	4b32      	ldr	r3, [pc, #200]	; (800b954 <__swsetup_r+0xcc>)
 800b88a:	b570      	push	{r4, r5, r6, lr}
 800b88c:	681d      	ldr	r5, [r3, #0]
 800b88e:	4606      	mov	r6, r0
 800b890:	460c      	mov	r4, r1
 800b892:	b125      	cbz	r5, 800b89e <__swsetup_r+0x16>
 800b894:	69ab      	ldr	r3, [r5, #24]
 800b896:	b913      	cbnz	r3, 800b89e <__swsetup_r+0x16>
 800b898:	4628      	mov	r0, r5
 800b89a:	f000 fff9 	bl	800c890 <__sinit>
 800b89e:	4b2e      	ldr	r3, [pc, #184]	; (800b958 <__swsetup_r+0xd0>)
 800b8a0:	429c      	cmp	r4, r3
 800b8a2:	d10f      	bne.n	800b8c4 <__swsetup_r+0x3c>
 800b8a4:	686c      	ldr	r4, [r5, #4]
 800b8a6:	89a3      	ldrh	r3, [r4, #12]
 800b8a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b8ac:	0719      	lsls	r1, r3, #28
 800b8ae:	d42c      	bmi.n	800b90a <__swsetup_r+0x82>
 800b8b0:	06dd      	lsls	r5, r3, #27
 800b8b2:	d411      	bmi.n	800b8d8 <__swsetup_r+0x50>
 800b8b4:	2309      	movs	r3, #9
 800b8b6:	6033      	str	r3, [r6, #0]
 800b8b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b8bc:	81a3      	strh	r3, [r4, #12]
 800b8be:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c2:	e03e      	b.n	800b942 <__swsetup_r+0xba>
 800b8c4:	4b25      	ldr	r3, [pc, #148]	; (800b95c <__swsetup_r+0xd4>)
 800b8c6:	429c      	cmp	r4, r3
 800b8c8:	d101      	bne.n	800b8ce <__swsetup_r+0x46>
 800b8ca:	68ac      	ldr	r4, [r5, #8]
 800b8cc:	e7eb      	b.n	800b8a6 <__swsetup_r+0x1e>
 800b8ce:	4b24      	ldr	r3, [pc, #144]	; (800b960 <__swsetup_r+0xd8>)
 800b8d0:	429c      	cmp	r4, r3
 800b8d2:	bf08      	it	eq
 800b8d4:	68ec      	ldreq	r4, [r5, #12]
 800b8d6:	e7e6      	b.n	800b8a6 <__swsetup_r+0x1e>
 800b8d8:	0758      	lsls	r0, r3, #29
 800b8da:	d512      	bpl.n	800b902 <__swsetup_r+0x7a>
 800b8dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8de:	b141      	cbz	r1, 800b8f2 <__swsetup_r+0x6a>
 800b8e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8e4:	4299      	cmp	r1, r3
 800b8e6:	d002      	beq.n	800b8ee <__swsetup_r+0x66>
 800b8e8:	4630      	mov	r0, r6
 800b8ea:	f002 f93b 	bl	800db64 <_free_r>
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	6363      	str	r3, [r4, #52]	; 0x34
 800b8f2:	89a3      	ldrh	r3, [r4, #12]
 800b8f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b8f8:	81a3      	strh	r3, [r4, #12]
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	6063      	str	r3, [r4, #4]
 800b8fe:	6923      	ldr	r3, [r4, #16]
 800b900:	6023      	str	r3, [r4, #0]
 800b902:	89a3      	ldrh	r3, [r4, #12]
 800b904:	f043 0308 	orr.w	r3, r3, #8
 800b908:	81a3      	strh	r3, [r4, #12]
 800b90a:	6923      	ldr	r3, [r4, #16]
 800b90c:	b94b      	cbnz	r3, 800b922 <__swsetup_r+0x9a>
 800b90e:	89a3      	ldrh	r3, [r4, #12]
 800b910:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b914:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b918:	d003      	beq.n	800b922 <__swsetup_r+0x9a>
 800b91a:	4621      	mov	r1, r4
 800b91c:	4630      	mov	r0, r6
 800b91e:	f001 fbef 	bl	800d100 <__smakebuf_r>
 800b922:	89a0      	ldrh	r0, [r4, #12]
 800b924:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b928:	f010 0301 	ands.w	r3, r0, #1
 800b92c:	d00a      	beq.n	800b944 <__swsetup_r+0xbc>
 800b92e:	2300      	movs	r3, #0
 800b930:	60a3      	str	r3, [r4, #8]
 800b932:	6963      	ldr	r3, [r4, #20]
 800b934:	425b      	negs	r3, r3
 800b936:	61a3      	str	r3, [r4, #24]
 800b938:	6923      	ldr	r3, [r4, #16]
 800b93a:	b943      	cbnz	r3, 800b94e <__swsetup_r+0xc6>
 800b93c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b940:	d1ba      	bne.n	800b8b8 <__swsetup_r+0x30>
 800b942:	bd70      	pop	{r4, r5, r6, pc}
 800b944:	0781      	lsls	r1, r0, #30
 800b946:	bf58      	it	pl
 800b948:	6963      	ldrpl	r3, [r4, #20]
 800b94a:	60a3      	str	r3, [r4, #8]
 800b94c:	e7f4      	b.n	800b938 <__swsetup_r+0xb0>
 800b94e:	2000      	movs	r0, #0
 800b950:	e7f7      	b.n	800b942 <__swsetup_r+0xba>
 800b952:	bf00      	nop
 800b954:	20000010 	.word	0x20000010
 800b958:	08010d5c 	.word	0x08010d5c
 800b95c:	08010d7c 	.word	0x08010d7c
 800b960:	08010d3c 	.word	0x08010d3c

0800b964 <quorem>:
 800b964:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b968:	6903      	ldr	r3, [r0, #16]
 800b96a:	690c      	ldr	r4, [r1, #16]
 800b96c:	42a3      	cmp	r3, r4
 800b96e:	4607      	mov	r7, r0
 800b970:	f2c0 8081 	blt.w	800ba76 <quorem+0x112>
 800b974:	3c01      	subs	r4, #1
 800b976:	f101 0814 	add.w	r8, r1, #20
 800b97a:	f100 0514 	add.w	r5, r0, #20
 800b97e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b982:	9301      	str	r3, [sp, #4]
 800b984:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b988:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b98c:	3301      	adds	r3, #1
 800b98e:	429a      	cmp	r2, r3
 800b990:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b994:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b998:	fbb2 f6f3 	udiv	r6, r2, r3
 800b99c:	d331      	bcc.n	800ba02 <quorem+0x9e>
 800b99e:	f04f 0e00 	mov.w	lr, #0
 800b9a2:	4640      	mov	r0, r8
 800b9a4:	46ac      	mov	ip, r5
 800b9a6:	46f2      	mov	sl, lr
 800b9a8:	f850 2b04 	ldr.w	r2, [r0], #4
 800b9ac:	b293      	uxth	r3, r2
 800b9ae:	fb06 e303 	mla	r3, r6, r3, lr
 800b9b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b9b6:	b29b      	uxth	r3, r3
 800b9b8:	ebaa 0303 	sub.w	r3, sl, r3
 800b9bc:	f8dc a000 	ldr.w	sl, [ip]
 800b9c0:	0c12      	lsrs	r2, r2, #16
 800b9c2:	fa13 f38a 	uxtah	r3, r3, sl
 800b9c6:	fb06 e202 	mla	r2, r6, r2, lr
 800b9ca:	9300      	str	r3, [sp, #0]
 800b9cc:	9b00      	ldr	r3, [sp, #0]
 800b9ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b9d2:	b292      	uxth	r2, r2
 800b9d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b9d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b9dc:	f8bd 3000 	ldrh.w	r3, [sp]
 800b9e0:	4581      	cmp	r9, r0
 800b9e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9e6:	f84c 3b04 	str.w	r3, [ip], #4
 800b9ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b9ee:	d2db      	bcs.n	800b9a8 <quorem+0x44>
 800b9f0:	f855 300b 	ldr.w	r3, [r5, fp]
 800b9f4:	b92b      	cbnz	r3, 800ba02 <quorem+0x9e>
 800b9f6:	9b01      	ldr	r3, [sp, #4]
 800b9f8:	3b04      	subs	r3, #4
 800b9fa:	429d      	cmp	r5, r3
 800b9fc:	461a      	mov	r2, r3
 800b9fe:	d32e      	bcc.n	800ba5e <quorem+0xfa>
 800ba00:	613c      	str	r4, [r7, #16]
 800ba02:	4638      	mov	r0, r7
 800ba04:	f001 fea2 	bl	800d74c <__mcmp>
 800ba08:	2800      	cmp	r0, #0
 800ba0a:	db24      	blt.n	800ba56 <quorem+0xf2>
 800ba0c:	3601      	adds	r6, #1
 800ba0e:	4628      	mov	r0, r5
 800ba10:	f04f 0c00 	mov.w	ip, #0
 800ba14:	f858 2b04 	ldr.w	r2, [r8], #4
 800ba18:	f8d0 e000 	ldr.w	lr, [r0]
 800ba1c:	b293      	uxth	r3, r2
 800ba1e:	ebac 0303 	sub.w	r3, ip, r3
 800ba22:	0c12      	lsrs	r2, r2, #16
 800ba24:	fa13 f38e 	uxtah	r3, r3, lr
 800ba28:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ba2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ba30:	b29b      	uxth	r3, r3
 800ba32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba36:	45c1      	cmp	r9, r8
 800ba38:	f840 3b04 	str.w	r3, [r0], #4
 800ba3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ba40:	d2e8      	bcs.n	800ba14 <quorem+0xb0>
 800ba42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba4a:	b922      	cbnz	r2, 800ba56 <quorem+0xf2>
 800ba4c:	3b04      	subs	r3, #4
 800ba4e:	429d      	cmp	r5, r3
 800ba50:	461a      	mov	r2, r3
 800ba52:	d30a      	bcc.n	800ba6a <quorem+0x106>
 800ba54:	613c      	str	r4, [r7, #16]
 800ba56:	4630      	mov	r0, r6
 800ba58:	b003      	add	sp, #12
 800ba5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba5e:	6812      	ldr	r2, [r2, #0]
 800ba60:	3b04      	subs	r3, #4
 800ba62:	2a00      	cmp	r2, #0
 800ba64:	d1cc      	bne.n	800ba00 <quorem+0x9c>
 800ba66:	3c01      	subs	r4, #1
 800ba68:	e7c7      	b.n	800b9fa <quorem+0x96>
 800ba6a:	6812      	ldr	r2, [r2, #0]
 800ba6c:	3b04      	subs	r3, #4
 800ba6e:	2a00      	cmp	r2, #0
 800ba70:	d1f0      	bne.n	800ba54 <quorem+0xf0>
 800ba72:	3c01      	subs	r4, #1
 800ba74:	e7eb      	b.n	800ba4e <quorem+0xea>
 800ba76:	2000      	movs	r0, #0
 800ba78:	e7ee      	b.n	800ba58 <quorem+0xf4>
 800ba7a:	0000      	movs	r0, r0
 800ba7c:	0000      	movs	r0, r0
	...

0800ba80 <_dtoa_r>:
 800ba80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba84:	ed2d 8b04 	vpush	{d8-d9}
 800ba88:	ec57 6b10 	vmov	r6, r7, d0
 800ba8c:	b093      	sub	sp, #76	; 0x4c
 800ba8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ba90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ba94:	9106      	str	r1, [sp, #24]
 800ba96:	ee10 aa10 	vmov	sl, s0
 800ba9a:	4604      	mov	r4, r0
 800ba9c:	9209      	str	r2, [sp, #36]	; 0x24
 800ba9e:	930c      	str	r3, [sp, #48]	; 0x30
 800baa0:	46bb      	mov	fp, r7
 800baa2:	b975      	cbnz	r5, 800bac2 <_dtoa_r+0x42>
 800baa4:	2010      	movs	r0, #16
 800baa6:	f001 fb6b 	bl	800d180 <malloc>
 800baaa:	4602      	mov	r2, r0
 800baac:	6260      	str	r0, [r4, #36]	; 0x24
 800baae:	b920      	cbnz	r0, 800baba <_dtoa_r+0x3a>
 800bab0:	4ba7      	ldr	r3, [pc, #668]	; (800bd50 <_dtoa_r+0x2d0>)
 800bab2:	21ea      	movs	r1, #234	; 0xea
 800bab4:	48a7      	ldr	r0, [pc, #668]	; (800bd54 <_dtoa_r+0x2d4>)
 800bab6:	f002 fc79 	bl	800e3ac <__assert_func>
 800baba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800babe:	6005      	str	r5, [r0, #0]
 800bac0:	60c5      	str	r5, [r0, #12]
 800bac2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bac4:	6819      	ldr	r1, [r3, #0]
 800bac6:	b151      	cbz	r1, 800bade <_dtoa_r+0x5e>
 800bac8:	685a      	ldr	r2, [r3, #4]
 800baca:	604a      	str	r2, [r1, #4]
 800bacc:	2301      	movs	r3, #1
 800bace:	4093      	lsls	r3, r2
 800bad0:	608b      	str	r3, [r1, #8]
 800bad2:	4620      	mov	r0, r4
 800bad4:	f001 fbae 	bl	800d234 <_Bfree>
 800bad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bada:	2200      	movs	r2, #0
 800badc:	601a      	str	r2, [r3, #0]
 800bade:	1e3b      	subs	r3, r7, #0
 800bae0:	bfaa      	itet	ge
 800bae2:	2300      	movge	r3, #0
 800bae4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bae8:	f8c8 3000 	strge.w	r3, [r8]
 800baec:	4b9a      	ldr	r3, [pc, #616]	; (800bd58 <_dtoa_r+0x2d8>)
 800baee:	bfbc      	itt	lt
 800baf0:	2201      	movlt	r2, #1
 800baf2:	f8c8 2000 	strlt.w	r2, [r8]
 800baf6:	ea33 030b 	bics.w	r3, r3, fp
 800bafa:	d11b      	bne.n	800bb34 <_dtoa_r+0xb4>
 800bafc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bafe:	f242 730f 	movw	r3, #9999	; 0x270f
 800bb02:	6013      	str	r3, [r2, #0]
 800bb04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bb08:	4333      	orrs	r3, r6
 800bb0a:	f000 8592 	beq.w	800c632 <_dtoa_r+0xbb2>
 800bb0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb10:	b963      	cbnz	r3, 800bb2c <_dtoa_r+0xac>
 800bb12:	4b92      	ldr	r3, [pc, #584]	; (800bd5c <_dtoa_r+0x2dc>)
 800bb14:	e022      	b.n	800bb5c <_dtoa_r+0xdc>
 800bb16:	4b92      	ldr	r3, [pc, #584]	; (800bd60 <_dtoa_r+0x2e0>)
 800bb18:	9301      	str	r3, [sp, #4]
 800bb1a:	3308      	adds	r3, #8
 800bb1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb1e:	6013      	str	r3, [r2, #0]
 800bb20:	9801      	ldr	r0, [sp, #4]
 800bb22:	b013      	add	sp, #76	; 0x4c
 800bb24:	ecbd 8b04 	vpop	{d8-d9}
 800bb28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb2c:	4b8b      	ldr	r3, [pc, #556]	; (800bd5c <_dtoa_r+0x2dc>)
 800bb2e:	9301      	str	r3, [sp, #4]
 800bb30:	3303      	adds	r3, #3
 800bb32:	e7f3      	b.n	800bb1c <_dtoa_r+0x9c>
 800bb34:	2200      	movs	r2, #0
 800bb36:	2300      	movs	r3, #0
 800bb38:	4650      	mov	r0, sl
 800bb3a:	4659      	mov	r1, fp
 800bb3c:	f7f4 ffc4 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb40:	ec4b ab19 	vmov	d9, sl, fp
 800bb44:	4680      	mov	r8, r0
 800bb46:	b158      	cbz	r0, 800bb60 <_dtoa_r+0xe0>
 800bb48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	6013      	str	r3, [r2, #0]
 800bb4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	f000 856b 	beq.w	800c62c <_dtoa_r+0xbac>
 800bb56:	4883      	ldr	r0, [pc, #524]	; (800bd64 <_dtoa_r+0x2e4>)
 800bb58:	6018      	str	r0, [r3, #0]
 800bb5a:	1e43      	subs	r3, r0, #1
 800bb5c:	9301      	str	r3, [sp, #4]
 800bb5e:	e7df      	b.n	800bb20 <_dtoa_r+0xa0>
 800bb60:	ec4b ab10 	vmov	d0, sl, fp
 800bb64:	aa10      	add	r2, sp, #64	; 0x40
 800bb66:	a911      	add	r1, sp, #68	; 0x44
 800bb68:	4620      	mov	r0, r4
 800bb6a:	f001 ff11 	bl	800d990 <__d2b>
 800bb6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bb72:	ee08 0a10 	vmov	s16, r0
 800bb76:	2d00      	cmp	r5, #0
 800bb78:	f000 8084 	beq.w	800bc84 <_dtoa_r+0x204>
 800bb7c:	ee19 3a90 	vmov	r3, s19
 800bb80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bb88:	4656      	mov	r6, sl
 800bb8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bb8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bb92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bb96:	4b74      	ldr	r3, [pc, #464]	; (800bd68 <_dtoa_r+0x2e8>)
 800bb98:	2200      	movs	r2, #0
 800bb9a:	4630      	mov	r0, r6
 800bb9c:	4639      	mov	r1, r7
 800bb9e:	f7f4 fb73 	bl	8000288 <__aeabi_dsub>
 800bba2:	a365      	add	r3, pc, #404	; (adr r3, 800bd38 <_dtoa_r+0x2b8>)
 800bba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba8:	f7f4 fd26 	bl	80005f8 <__aeabi_dmul>
 800bbac:	a364      	add	r3, pc, #400	; (adr r3, 800bd40 <_dtoa_r+0x2c0>)
 800bbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb2:	f7f4 fb6b 	bl	800028c <__adddf3>
 800bbb6:	4606      	mov	r6, r0
 800bbb8:	4628      	mov	r0, r5
 800bbba:	460f      	mov	r7, r1
 800bbbc:	f7f4 fcb2 	bl	8000524 <__aeabi_i2d>
 800bbc0:	a361      	add	r3, pc, #388	; (adr r3, 800bd48 <_dtoa_r+0x2c8>)
 800bbc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc6:	f7f4 fd17 	bl	80005f8 <__aeabi_dmul>
 800bbca:	4602      	mov	r2, r0
 800bbcc:	460b      	mov	r3, r1
 800bbce:	4630      	mov	r0, r6
 800bbd0:	4639      	mov	r1, r7
 800bbd2:	f7f4 fb5b 	bl	800028c <__adddf3>
 800bbd6:	4606      	mov	r6, r0
 800bbd8:	460f      	mov	r7, r1
 800bbda:	f7f4 ffbd 	bl	8000b58 <__aeabi_d2iz>
 800bbde:	2200      	movs	r2, #0
 800bbe0:	9000      	str	r0, [sp, #0]
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	4639      	mov	r1, r7
 800bbe8:	f7f4 ff78 	bl	8000adc <__aeabi_dcmplt>
 800bbec:	b150      	cbz	r0, 800bc04 <_dtoa_r+0x184>
 800bbee:	9800      	ldr	r0, [sp, #0]
 800bbf0:	f7f4 fc98 	bl	8000524 <__aeabi_i2d>
 800bbf4:	4632      	mov	r2, r6
 800bbf6:	463b      	mov	r3, r7
 800bbf8:	f7f4 ff66 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbfc:	b910      	cbnz	r0, 800bc04 <_dtoa_r+0x184>
 800bbfe:	9b00      	ldr	r3, [sp, #0]
 800bc00:	3b01      	subs	r3, #1
 800bc02:	9300      	str	r3, [sp, #0]
 800bc04:	9b00      	ldr	r3, [sp, #0]
 800bc06:	2b16      	cmp	r3, #22
 800bc08:	d85a      	bhi.n	800bcc0 <_dtoa_r+0x240>
 800bc0a:	9a00      	ldr	r2, [sp, #0]
 800bc0c:	4b57      	ldr	r3, [pc, #348]	; (800bd6c <_dtoa_r+0x2ec>)
 800bc0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc16:	ec51 0b19 	vmov	r0, r1, d9
 800bc1a:	f7f4 ff5f 	bl	8000adc <__aeabi_dcmplt>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	d050      	beq.n	800bcc4 <_dtoa_r+0x244>
 800bc22:	9b00      	ldr	r3, [sp, #0]
 800bc24:	3b01      	subs	r3, #1
 800bc26:	9300      	str	r3, [sp, #0]
 800bc28:	2300      	movs	r3, #0
 800bc2a:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc2e:	1b5d      	subs	r5, r3, r5
 800bc30:	1e6b      	subs	r3, r5, #1
 800bc32:	9305      	str	r3, [sp, #20]
 800bc34:	bf45      	ittet	mi
 800bc36:	f1c5 0301 	rsbmi	r3, r5, #1
 800bc3a:	9304      	strmi	r3, [sp, #16]
 800bc3c:	2300      	movpl	r3, #0
 800bc3e:	2300      	movmi	r3, #0
 800bc40:	bf4c      	ite	mi
 800bc42:	9305      	strmi	r3, [sp, #20]
 800bc44:	9304      	strpl	r3, [sp, #16]
 800bc46:	9b00      	ldr	r3, [sp, #0]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	db3d      	blt.n	800bcc8 <_dtoa_r+0x248>
 800bc4c:	9b05      	ldr	r3, [sp, #20]
 800bc4e:	9a00      	ldr	r2, [sp, #0]
 800bc50:	920a      	str	r2, [sp, #40]	; 0x28
 800bc52:	4413      	add	r3, r2
 800bc54:	9305      	str	r3, [sp, #20]
 800bc56:	2300      	movs	r3, #0
 800bc58:	9307      	str	r3, [sp, #28]
 800bc5a:	9b06      	ldr	r3, [sp, #24]
 800bc5c:	2b09      	cmp	r3, #9
 800bc5e:	f200 8089 	bhi.w	800bd74 <_dtoa_r+0x2f4>
 800bc62:	2b05      	cmp	r3, #5
 800bc64:	bfc4      	itt	gt
 800bc66:	3b04      	subgt	r3, #4
 800bc68:	9306      	strgt	r3, [sp, #24]
 800bc6a:	9b06      	ldr	r3, [sp, #24]
 800bc6c:	f1a3 0302 	sub.w	r3, r3, #2
 800bc70:	bfcc      	ite	gt
 800bc72:	2500      	movgt	r5, #0
 800bc74:	2501      	movle	r5, #1
 800bc76:	2b03      	cmp	r3, #3
 800bc78:	f200 8087 	bhi.w	800bd8a <_dtoa_r+0x30a>
 800bc7c:	e8df f003 	tbb	[pc, r3]
 800bc80:	59383a2d 	.word	0x59383a2d
 800bc84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bc88:	441d      	add	r5, r3
 800bc8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bc8e:	2b20      	cmp	r3, #32
 800bc90:	bfc1      	itttt	gt
 800bc92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bc96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bc9a:	fa0b f303 	lslgt.w	r3, fp, r3
 800bc9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bca2:	bfda      	itte	le
 800bca4:	f1c3 0320 	rsble	r3, r3, #32
 800bca8:	fa06 f003 	lslle.w	r0, r6, r3
 800bcac:	4318      	orrgt	r0, r3
 800bcae:	f7f4 fc29 	bl	8000504 <__aeabi_ui2d>
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	4606      	mov	r6, r0
 800bcb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bcba:	3d01      	subs	r5, #1
 800bcbc:	930e      	str	r3, [sp, #56]	; 0x38
 800bcbe:	e76a      	b.n	800bb96 <_dtoa_r+0x116>
 800bcc0:	2301      	movs	r3, #1
 800bcc2:	e7b2      	b.n	800bc2a <_dtoa_r+0x1aa>
 800bcc4:	900b      	str	r0, [sp, #44]	; 0x2c
 800bcc6:	e7b1      	b.n	800bc2c <_dtoa_r+0x1ac>
 800bcc8:	9b04      	ldr	r3, [sp, #16]
 800bcca:	9a00      	ldr	r2, [sp, #0]
 800bccc:	1a9b      	subs	r3, r3, r2
 800bcce:	9304      	str	r3, [sp, #16]
 800bcd0:	4253      	negs	r3, r2
 800bcd2:	9307      	str	r3, [sp, #28]
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	930a      	str	r3, [sp, #40]	; 0x28
 800bcd8:	e7bf      	b.n	800bc5a <_dtoa_r+0x1da>
 800bcda:	2300      	movs	r3, #0
 800bcdc:	9308      	str	r3, [sp, #32]
 800bcde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	dc55      	bgt.n	800bd90 <_dtoa_r+0x310>
 800bce4:	2301      	movs	r3, #1
 800bce6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bcea:	461a      	mov	r2, r3
 800bcec:	9209      	str	r2, [sp, #36]	; 0x24
 800bcee:	e00c      	b.n	800bd0a <_dtoa_r+0x28a>
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	e7f3      	b.n	800bcdc <_dtoa_r+0x25c>
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bcf8:	9308      	str	r3, [sp, #32]
 800bcfa:	9b00      	ldr	r3, [sp, #0]
 800bcfc:	4413      	add	r3, r2
 800bcfe:	9302      	str	r3, [sp, #8]
 800bd00:	3301      	adds	r3, #1
 800bd02:	2b01      	cmp	r3, #1
 800bd04:	9303      	str	r3, [sp, #12]
 800bd06:	bfb8      	it	lt
 800bd08:	2301      	movlt	r3, #1
 800bd0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	6042      	str	r2, [r0, #4]
 800bd10:	2204      	movs	r2, #4
 800bd12:	f102 0614 	add.w	r6, r2, #20
 800bd16:	429e      	cmp	r6, r3
 800bd18:	6841      	ldr	r1, [r0, #4]
 800bd1a:	d93d      	bls.n	800bd98 <_dtoa_r+0x318>
 800bd1c:	4620      	mov	r0, r4
 800bd1e:	f001 fa49 	bl	800d1b4 <_Balloc>
 800bd22:	9001      	str	r0, [sp, #4]
 800bd24:	2800      	cmp	r0, #0
 800bd26:	d13b      	bne.n	800bda0 <_dtoa_r+0x320>
 800bd28:	4b11      	ldr	r3, [pc, #68]	; (800bd70 <_dtoa_r+0x2f0>)
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bd30:	e6c0      	b.n	800bab4 <_dtoa_r+0x34>
 800bd32:	2301      	movs	r3, #1
 800bd34:	e7df      	b.n	800bcf6 <_dtoa_r+0x276>
 800bd36:	bf00      	nop
 800bd38:	636f4361 	.word	0x636f4361
 800bd3c:	3fd287a7 	.word	0x3fd287a7
 800bd40:	8b60c8b3 	.word	0x8b60c8b3
 800bd44:	3fc68a28 	.word	0x3fc68a28
 800bd48:	509f79fb 	.word	0x509f79fb
 800bd4c:	3fd34413 	.word	0x3fd34413
 800bd50:	08010cb6 	.word	0x08010cb6
 800bd54:	08010ccd 	.word	0x08010ccd
 800bd58:	7ff00000 	.word	0x7ff00000
 800bd5c:	08010cb2 	.word	0x08010cb2
 800bd60:	08010ca9 	.word	0x08010ca9
 800bd64:	08010b2d 	.word	0x08010b2d
 800bd68:	3ff80000 	.word	0x3ff80000
 800bd6c:	08010ea0 	.word	0x08010ea0
 800bd70:	08010d28 	.word	0x08010d28
 800bd74:	2501      	movs	r5, #1
 800bd76:	2300      	movs	r3, #0
 800bd78:	9306      	str	r3, [sp, #24]
 800bd7a:	9508      	str	r5, [sp, #32]
 800bd7c:	f04f 33ff 	mov.w	r3, #4294967295
 800bd80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bd84:	2200      	movs	r2, #0
 800bd86:	2312      	movs	r3, #18
 800bd88:	e7b0      	b.n	800bcec <_dtoa_r+0x26c>
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	9308      	str	r3, [sp, #32]
 800bd8e:	e7f5      	b.n	800bd7c <_dtoa_r+0x2fc>
 800bd90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bd96:	e7b8      	b.n	800bd0a <_dtoa_r+0x28a>
 800bd98:	3101      	adds	r1, #1
 800bd9a:	6041      	str	r1, [r0, #4]
 800bd9c:	0052      	lsls	r2, r2, #1
 800bd9e:	e7b8      	b.n	800bd12 <_dtoa_r+0x292>
 800bda0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bda2:	9a01      	ldr	r2, [sp, #4]
 800bda4:	601a      	str	r2, [r3, #0]
 800bda6:	9b03      	ldr	r3, [sp, #12]
 800bda8:	2b0e      	cmp	r3, #14
 800bdaa:	f200 809d 	bhi.w	800bee8 <_dtoa_r+0x468>
 800bdae:	2d00      	cmp	r5, #0
 800bdb0:	f000 809a 	beq.w	800bee8 <_dtoa_r+0x468>
 800bdb4:	9b00      	ldr	r3, [sp, #0]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	dd32      	ble.n	800be20 <_dtoa_r+0x3a0>
 800bdba:	4ab7      	ldr	r2, [pc, #732]	; (800c098 <_dtoa_r+0x618>)
 800bdbc:	f003 030f 	and.w	r3, r3, #15
 800bdc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bdc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bdc8:	9b00      	ldr	r3, [sp, #0]
 800bdca:	05d8      	lsls	r0, r3, #23
 800bdcc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bdd0:	d516      	bpl.n	800be00 <_dtoa_r+0x380>
 800bdd2:	4bb2      	ldr	r3, [pc, #712]	; (800c09c <_dtoa_r+0x61c>)
 800bdd4:	ec51 0b19 	vmov	r0, r1, d9
 800bdd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bddc:	f7f4 fd36 	bl	800084c <__aeabi_ddiv>
 800bde0:	f007 070f 	and.w	r7, r7, #15
 800bde4:	4682      	mov	sl, r0
 800bde6:	468b      	mov	fp, r1
 800bde8:	2503      	movs	r5, #3
 800bdea:	4eac      	ldr	r6, [pc, #688]	; (800c09c <_dtoa_r+0x61c>)
 800bdec:	b957      	cbnz	r7, 800be04 <_dtoa_r+0x384>
 800bdee:	4642      	mov	r2, r8
 800bdf0:	464b      	mov	r3, r9
 800bdf2:	4650      	mov	r0, sl
 800bdf4:	4659      	mov	r1, fp
 800bdf6:	f7f4 fd29 	bl	800084c <__aeabi_ddiv>
 800bdfa:	4682      	mov	sl, r0
 800bdfc:	468b      	mov	fp, r1
 800bdfe:	e028      	b.n	800be52 <_dtoa_r+0x3d2>
 800be00:	2502      	movs	r5, #2
 800be02:	e7f2      	b.n	800bdea <_dtoa_r+0x36a>
 800be04:	07f9      	lsls	r1, r7, #31
 800be06:	d508      	bpl.n	800be1a <_dtoa_r+0x39a>
 800be08:	4640      	mov	r0, r8
 800be0a:	4649      	mov	r1, r9
 800be0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800be10:	f7f4 fbf2 	bl	80005f8 <__aeabi_dmul>
 800be14:	3501      	adds	r5, #1
 800be16:	4680      	mov	r8, r0
 800be18:	4689      	mov	r9, r1
 800be1a:	107f      	asrs	r7, r7, #1
 800be1c:	3608      	adds	r6, #8
 800be1e:	e7e5      	b.n	800bdec <_dtoa_r+0x36c>
 800be20:	f000 809b 	beq.w	800bf5a <_dtoa_r+0x4da>
 800be24:	9b00      	ldr	r3, [sp, #0]
 800be26:	4f9d      	ldr	r7, [pc, #628]	; (800c09c <_dtoa_r+0x61c>)
 800be28:	425e      	negs	r6, r3
 800be2a:	4b9b      	ldr	r3, [pc, #620]	; (800c098 <_dtoa_r+0x618>)
 800be2c:	f006 020f 	and.w	r2, r6, #15
 800be30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be38:	ec51 0b19 	vmov	r0, r1, d9
 800be3c:	f7f4 fbdc 	bl	80005f8 <__aeabi_dmul>
 800be40:	1136      	asrs	r6, r6, #4
 800be42:	4682      	mov	sl, r0
 800be44:	468b      	mov	fp, r1
 800be46:	2300      	movs	r3, #0
 800be48:	2502      	movs	r5, #2
 800be4a:	2e00      	cmp	r6, #0
 800be4c:	d17a      	bne.n	800bf44 <_dtoa_r+0x4c4>
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d1d3      	bne.n	800bdfa <_dtoa_r+0x37a>
 800be52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be54:	2b00      	cmp	r3, #0
 800be56:	f000 8082 	beq.w	800bf5e <_dtoa_r+0x4de>
 800be5a:	4b91      	ldr	r3, [pc, #580]	; (800c0a0 <_dtoa_r+0x620>)
 800be5c:	2200      	movs	r2, #0
 800be5e:	4650      	mov	r0, sl
 800be60:	4659      	mov	r1, fp
 800be62:	f7f4 fe3b 	bl	8000adc <__aeabi_dcmplt>
 800be66:	2800      	cmp	r0, #0
 800be68:	d079      	beq.n	800bf5e <_dtoa_r+0x4de>
 800be6a:	9b03      	ldr	r3, [sp, #12]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d076      	beq.n	800bf5e <_dtoa_r+0x4de>
 800be70:	9b02      	ldr	r3, [sp, #8]
 800be72:	2b00      	cmp	r3, #0
 800be74:	dd36      	ble.n	800bee4 <_dtoa_r+0x464>
 800be76:	9b00      	ldr	r3, [sp, #0]
 800be78:	4650      	mov	r0, sl
 800be7a:	4659      	mov	r1, fp
 800be7c:	1e5f      	subs	r7, r3, #1
 800be7e:	2200      	movs	r2, #0
 800be80:	4b88      	ldr	r3, [pc, #544]	; (800c0a4 <_dtoa_r+0x624>)
 800be82:	f7f4 fbb9 	bl	80005f8 <__aeabi_dmul>
 800be86:	9e02      	ldr	r6, [sp, #8]
 800be88:	4682      	mov	sl, r0
 800be8a:	468b      	mov	fp, r1
 800be8c:	3501      	adds	r5, #1
 800be8e:	4628      	mov	r0, r5
 800be90:	f7f4 fb48 	bl	8000524 <__aeabi_i2d>
 800be94:	4652      	mov	r2, sl
 800be96:	465b      	mov	r3, fp
 800be98:	f7f4 fbae 	bl	80005f8 <__aeabi_dmul>
 800be9c:	4b82      	ldr	r3, [pc, #520]	; (800c0a8 <_dtoa_r+0x628>)
 800be9e:	2200      	movs	r2, #0
 800bea0:	f7f4 f9f4 	bl	800028c <__adddf3>
 800bea4:	46d0      	mov	r8, sl
 800bea6:	46d9      	mov	r9, fp
 800bea8:	4682      	mov	sl, r0
 800beaa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800beae:	2e00      	cmp	r6, #0
 800beb0:	d158      	bne.n	800bf64 <_dtoa_r+0x4e4>
 800beb2:	4b7e      	ldr	r3, [pc, #504]	; (800c0ac <_dtoa_r+0x62c>)
 800beb4:	2200      	movs	r2, #0
 800beb6:	4640      	mov	r0, r8
 800beb8:	4649      	mov	r1, r9
 800beba:	f7f4 f9e5 	bl	8000288 <__aeabi_dsub>
 800bebe:	4652      	mov	r2, sl
 800bec0:	465b      	mov	r3, fp
 800bec2:	4680      	mov	r8, r0
 800bec4:	4689      	mov	r9, r1
 800bec6:	f7f4 fe27 	bl	8000b18 <__aeabi_dcmpgt>
 800beca:	2800      	cmp	r0, #0
 800becc:	f040 8295 	bne.w	800c3fa <_dtoa_r+0x97a>
 800bed0:	4652      	mov	r2, sl
 800bed2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bed6:	4640      	mov	r0, r8
 800bed8:	4649      	mov	r1, r9
 800beda:	f7f4 fdff 	bl	8000adc <__aeabi_dcmplt>
 800bede:	2800      	cmp	r0, #0
 800bee0:	f040 8289 	bne.w	800c3f6 <_dtoa_r+0x976>
 800bee4:	ec5b ab19 	vmov	sl, fp, d9
 800bee8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800beea:	2b00      	cmp	r3, #0
 800beec:	f2c0 8148 	blt.w	800c180 <_dtoa_r+0x700>
 800bef0:	9a00      	ldr	r2, [sp, #0]
 800bef2:	2a0e      	cmp	r2, #14
 800bef4:	f300 8144 	bgt.w	800c180 <_dtoa_r+0x700>
 800bef8:	4b67      	ldr	r3, [pc, #412]	; (800c098 <_dtoa_r+0x618>)
 800befa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800befe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bf02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f280 80d5 	bge.w	800c0b4 <_dtoa_r+0x634>
 800bf0a:	9b03      	ldr	r3, [sp, #12]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	f300 80d1 	bgt.w	800c0b4 <_dtoa_r+0x634>
 800bf12:	f040 826f 	bne.w	800c3f4 <_dtoa_r+0x974>
 800bf16:	4b65      	ldr	r3, [pc, #404]	; (800c0ac <_dtoa_r+0x62c>)
 800bf18:	2200      	movs	r2, #0
 800bf1a:	4640      	mov	r0, r8
 800bf1c:	4649      	mov	r1, r9
 800bf1e:	f7f4 fb6b 	bl	80005f8 <__aeabi_dmul>
 800bf22:	4652      	mov	r2, sl
 800bf24:	465b      	mov	r3, fp
 800bf26:	f7f4 fded 	bl	8000b04 <__aeabi_dcmpge>
 800bf2a:	9e03      	ldr	r6, [sp, #12]
 800bf2c:	4637      	mov	r7, r6
 800bf2e:	2800      	cmp	r0, #0
 800bf30:	f040 8245 	bne.w	800c3be <_dtoa_r+0x93e>
 800bf34:	9d01      	ldr	r5, [sp, #4]
 800bf36:	2331      	movs	r3, #49	; 0x31
 800bf38:	f805 3b01 	strb.w	r3, [r5], #1
 800bf3c:	9b00      	ldr	r3, [sp, #0]
 800bf3e:	3301      	adds	r3, #1
 800bf40:	9300      	str	r3, [sp, #0]
 800bf42:	e240      	b.n	800c3c6 <_dtoa_r+0x946>
 800bf44:	07f2      	lsls	r2, r6, #31
 800bf46:	d505      	bpl.n	800bf54 <_dtoa_r+0x4d4>
 800bf48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf4c:	f7f4 fb54 	bl	80005f8 <__aeabi_dmul>
 800bf50:	3501      	adds	r5, #1
 800bf52:	2301      	movs	r3, #1
 800bf54:	1076      	asrs	r6, r6, #1
 800bf56:	3708      	adds	r7, #8
 800bf58:	e777      	b.n	800be4a <_dtoa_r+0x3ca>
 800bf5a:	2502      	movs	r5, #2
 800bf5c:	e779      	b.n	800be52 <_dtoa_r+0x3d2>
 800bf5e:	9f00      	ldr	r7, [sp, #0]
 800bf60:	9e03      	ldr	r6, [sp, #12]
 800bf62:	e794      	b.n	800be8e <_dtoa_r+0x40e>
 800bf64:	9901      	ldr	r1, [sp, #4]
 800bf66:	4b4c      	ldr	r3, [pc, #304]	; (800c098 <_dtoa_r+0x618>)
 800bf68:	4431      	add	r1, r6
 800bf6a:	910d      	str	r1, [sp, #52]	; 0x34
 800bf6c:	9908      	ldr	r1, [sp, #32]
 800bf6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bf72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf76:	2900      	cmp	r1, #0
 800bf78:	d043      	beq.n	800c002 <_dtoa_r+0x582>
 800bf7a:	494d      	ldr	r1, [pc, #308]	; (800c0b0 <_dtoa_r+0x630>)
 800bf7c:	2000      	movs	r0, #0
 800bf7e:	f7f4 fc65 	bl	800084c <__aeabi_ddiv>
 800bf82:	4652      	mov	r2, sl
 800bf84:	465b      	mov	r3, fp
 800bf86:	f7f4 f97f 	bl	8000288 <__aeabi_dsub>
 800bf8a:	9d01      	ldr	r5, [sp, #4]
 800bf8c:	4682      	mov	sl, r0
 800bf8e:	468b      	mov	fp, r1
 800bf90:	4649      	mov	r1, r9
 800bf92:	4640      	mov	r0, r8
 800bf94:	f7f4 fde0 	bl	8000b58 <__aeabi_d2iz>
 800bf98:	4606      	mov	r6, r0
 800bf9a:	f7f4 fac3 	bl	8000524 <__aeabi_i2d>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	460b      	mov	r3, r1
 800bfa2:	4640      	mov	r0, r8
 800bfa4:	4649      	mov	r1, r9
 800bfa6:	f7f4 f96f 	bl	8000288 <__aeabi_dsub>
 800bfaa:	3630      	adds	r6, #48	; 0x30
 800bfac:	f805 6b01 	strb.w	r6, [r5], #1
 800bfb0:	4652      	mov	r2, sl
 800bfb2:	465b      	mov	r3, fp
 800bfb4:	4680      	mov	r8, r0
 800bfb6:	4689      	mov	r9, r1
 800bfb8:	f7f4 fd90 	bl	8000adc <__aeabi_dcmplt>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	d163      	bne.n	800c088 <_dtoa_r+0x608>
 800bfc0:	4642      	mov	r2, r8
 800bfc2:	464b      	mov	r3, r9
 800bfc4:	4936      	ldr	r1, [pc, #216]	; (800c0a0 <_dtoa_r+0x620>)
 800bfc6:	2000      	movs	r0, #0
 800bfc8:	f7f4 f95e 	bl	8000288 <__aeabi_dsub>
 800bfcc:	4652      	mov	r2, sl
 800bfce:	465b      	mov	r3, fp
 800bfd0:	f7f4 fd84 	bl	8000adc <__aeabi_dcmplt>
 800bfd4:	2800      	cmp	r0, #0
 800bfd6:	f040 80b5 	bne.w	800c144 <_dtoa_r+0x6c4>
 800bfda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bfdc:	429d      	cmp	r5, r3
 800bfde:	d081      	beq.n	800bee4 <_dtoa_r+0x464>
 800bfe0:	4b30      	ldr	r3, [pc, #192]	; (800c0a4 <_dtoa_r+0x624>)
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	4650      	mov	r0, sl
 800bfe6:	4659      	mov	r1, fp
 800bfe8:	f7f4 fb06 	bl	80005f8 <__aeabi_dmul>
 800bfec:	4b2d      	ldr	r3, [pc, #180]	; (800c0a4 <_dtoa_r+0x624>)
 800bfee:	4682      	mov	sl, r0
 800bff0:	468b      	mov	fp, r1
 800bff2:	4640      	mov	r0, r8
 800bff4:	4649      	mov	r1, r9
 800bff6:	2200      	movs	r2, #0
 800bff8:	f7f4 fafe 	bl	80005f8 <__aeabi_dmul>
 800bffc:	4680      	mov	r8, r0
 800bffe:	4689      	mov	r9, r1
 800c000:	e7c6      	b.n	800bf90 <_dtoa_r+0x510>
 800c002:	4650      	mov	r0, sl
 800c004:	4659      	mov	r1, fp
 800c006:	f7f4 faf7 	bl	80005f8 <__aeabi_dmul>
 800c00a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c00c:	9d01      	ldr	r5, [sp, #4]
 800c00e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c010:	4682      	mov	sl, r0
 800c012:	468b      	mov	fp, r1
 800c014:	4649      	mov	r1, r9
 800c016:	4640      	mov	r0, r8
 800c018:	f7f4 fd9e 	bl	8000b58 <__aeabi_d2iz>
 800c01c:	4606      	mov	r6, r0
 800c01e:	f7f4 fa81 	bl	8000524 <__aeabi_i2d>
 800c022:	3630      	adds	r6, #48	; 0x30
 800c024:	4602      	mov	r2, r0
 800c026:	460b      	mov	r3, r1
 800c028:	4640      	mov	r0, r8
 800c02a:	4649      	mov	r1, r9
 800c02c:	f7f4 f92c 	bl	8000288 <__aeabi_dsub>
 800c030:	f805 6b01 	strb.w	r6, [r5], #1
 800c034:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c036:	429d      	cmp	r5, r3
 800c038:	4680      	mov	r8, r0
 800c03a:	4689      	mov	r9, r1
 800c03c:	f04f 0200 	mov.w	r2, #0
 800c040:	d124      	bne.n	800c08c <_dtoa_r+0x60c>
 800c042:	4b1b      	ldr	r3, [pc, #108]	; (800c0b0 <_dtoa_r+0x630>)
 800c044:	4650      	mov	r0, sl
 800c046:	4659      	mov	r1, fp
 800c048:	f7f4 f920 	bl	800028c <__adddf3>
 800c04c:	4602      	mov	r2, r0
 800c04e:	460b      	mov	r3, r1
 800c050:	4640      	mov	r0, r8
 800c052:	4649      	mov	r1, r9
 800c054:	f7f4 fd60 	bl	8000b18 <__aeabi_dcmpgt>
 800c058:	2800      	cmp	r0, #0
 800c05a:	d173      	bne.n	800c144 <_dtoa_r+0x6c4>
 800c05c:	4652      	mov	r2, sl
 800c05e:	465b      	mov	r3, fp
 800c060:	4913      	ldr	r1, [pc, #76]	; (800c0b0 <_dtoa_r+0x630>)
 800c062:	2000      	movs	r0, #0
 800c064:	f7f4 f910 	bl	8000288 <__aeabi_dsub>
 800c068:	4602      	mov	r2, r0
 800c06a:	460b      	mov	r3, r1
 800c06c:	4640      	mov	r0, r8
 800c06e:	4649      	mov	r1, r9
 800c070:	f7f4 fd34 	bl	8000adc <__aeabi_dcmplt>
 800c074:	2800      	cmp	r0, #0
 800c076:	f43f af35 	beq.w	800bee4 <_dtoa_r+0x464>
 800c07a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c07c:	1e6b      	subs	r3, r5, #1
 800c07e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c080:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c084:	2b30      	cmp	r3, #48	; 0x30
 800c086:	d0f8      	beq.n	800c07a <_dtoa_r+0x5fa>
 800c088:	9700      	str	r7, [sp, #0]
 800c08a:	e049      	b.n	800c120 <_dtoa_r+0x6a0>
 800c08c:	4b05      	ldr	r3, [pc, #20]	; (800c0a4 <_dtoa_r+0x624>)
 800c08e:	f7f4 fab3 	bl	80005f8 <__aeabi_dmul>
 800c092:	4680      	mov	r8, r0
 800c094:	4689      	mov	r9, r1
 800c096:	e7bd      	b.n	800c014 <_dtoa_r+0x594>
 800c098:	08010ea0 	.word	0x08010ea0
 800c09c:	08010e78 	.word	0x08010e78
 800c0a0:	3ff00000 	.word	0x3ff00000
 800c0a4:	40240000 	.word	0x40240000
 800c0a8:	401c0000 	.word	0x401c0000
 800c0ac:	40140000 	.word	0x40140000
 800c0b0:	3fe00000 	.word	0x3fe00000
 800c0b4:	9d01      	ldr	r5, [sp, #4]
 800c0b6:	4656      	mov	r6, sl
 800c0b8:	465f      	mov	r7, fp
 800c0ba:	4642      	mov	r2, r8
 800c0bc:	464b      	mov	r3, r9
 800c0be:	4630      	mov	r0, r6
 800c0c0:	4639      	mov	r1, r7
 800c0c2:	f7f4 fbc3 	bl	800084c <__aeabi_ddiv>
 800c0c6:	f7f4 fd47 	bl	8000b58 <__aeabi_d2iz>
 800c0ca:	4682      	mov	sl, r0
 800c0cc:	f7f4 fa2a 	bl	8000524 <__aeabi_i2d>
 800c0d0:	4642      	mov	r2, r8
 800c0d2:	464b      	mov	r3, r9
 800c0d4:	f7f4 fa90 	bl	80005f8 <__aeabi_dmul>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	460b      	mov	r3, r1
 800c0dc:	4630      	mov	r0, r6
 800c0de:	4639      	mov	r1, r7
 800c0e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c0e4:	f7f4 f8d0 	bl	8000288 <__aeabi_dsub>
 800c0e8:	f805 6b01 	strb.w	r6, [r5], #1
 800c0ec:	9e01      	ldr	r6, [sp, #4]
 800c0ee:	9f03      	ldr	r7, [sp, #12]
 800c0f0:	1bae      	subs	r6, r5, r6
 800c0f2:	42b7      	cmp	r7, r6
 800c0f4:	4602      	mov	r2, r0
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	d135      	bne.n	800c166 <_dtoa_r+0x6e6>
 800c0fa:	f7f4 f8c7 	bl	800028c <__adddf3>
 800c0fe:	4642      	mov	r2, r8
 800c100:	464b      	mov	r3, r9
 800c102:	4606      	mov	r6, r0
 800c104:	460f      	mov	r7, r1
 800c106:	f7f4 fd07 	bl	8000b18 <__aeabi_dcmpgt>
 800c10a:	b9d0      	cbnz	r0, 800c142 <_dtoa_r+0x6c2>
 800c10c:	4642      	mov	r2, r8
 800c10e:	464b      	mov	r3, r9
 800c110:	4630      	mov	r0, r6
 800c112:	4639      	mov	r1, r7
 800c114:	f7f4 fcd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800c118:	b110      	cbz	r0, 800c120 <_dtoa_r+0x6a0>
 800c11a:	f01a 0f01 	tst.w	sl, #1
 800c11e:	d110      	bne.n	800c142 <_dtoa_r+0x6c2>
 800c120:	4620      	mov	r0, r4
 800c122:	ee18 1a10 	vmov	r1, s16
 800c126:	f001 f885 	bl	800d234 <_Bfree>
 800c12a:	2300      	movs	r3, #0
 800c12c:	9800      	ldr	r0, [sp, #0]
 800c12e:	702b      	strb	r3, [r5, #0]
 800c130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c132:	3001      	adds	r0, #1
 800c134:	6018      	str	r0, [r3, #0]
 800c136:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c138:	2b00      	cmp	r3, #0
 800c13a:	f43f acf1 	beq.w	800bb20 <_dtoa_r+0xa0>
 800c13e:	601d      	str	r5, [r3, #0]
 800c140:	e4ee      	b.n	800bb20 <_dtoa_r+0xa0>
 800c142:	9f00      	ldr	r7, [sp, #0]
 800c144:	462b      	mov	r3, r5
 800c146:	461d      	mov	r5, r3
 800c148:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c14c:	2a39      	cmp	r2, #57	; 0x39
 800c14e:	d106      	bne.n	800c15e <_dtoa_r+0x6de>
 800c150:	9a01      	ldr	r2, [sp, #4]
 800c152:	429a      	cmp	r2, r3
 800c154:	d1f7      	bne.n	800c146 <_dtoa_r+0x6c6>
 800c156:	9901      	ldr	r1, [sp, #4]
 800c158:	2230      	movs	r2, #48	; 0x30
 800c15a:	3701      	adds	r7, #1
 800c15c:	700a      	strb	r2, [r1, #0]
 800c15e:	781a      	ldrb	r2, [r3, #0]
 800c160:	3201      	adds	r2, #1
 800c162:	701a      	strb	r2, [r3, #0]
 800c164:	e790      	b.n	800c088 <_dtoa_r+0x608>
 800c166:	4ba6      	ldr	r3, [pc, #664]	; (800c400 <_dtoa_r+0x980>)
 800c168:	2200      	movs	r2, #0
 800c16a:	f7f4 fa45 	bl	80005f8 <__aeabi_dmul>
 800c16e:	2200      	movs	r2, #0
 800c170:	2300      	movs	r3, #0
 800c172:	4606      	mov	r6, r0
 800c174:	460f      	mov	r7, r1
 800c176:	f7f4 fca7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c17a:	2800      	cmp	r0, #0
 800c17c:	d09d      	beq.n	800c0ba <_dtoa_r+0x63a>
 800c17e:	e7cf      	b.n	800c120 <_dtoa_r+0x6a0>
 800c180:	9a08      	ldr	r2, [sp, #32]
 800c182:	2a00      	cmp	r2, #0
 800c184:	f000 80d7 	beq.w	800c336 <_dtoa_r+0x8b6>
 800c188:	9a06      	ldr	r2, [sp, #24]
 800c18a:	2a01      	cmp	r2, #1
 800c18c:	f300 80ba 	bgt.w	800c304 <_dtoa_r+0x884>
 800c190:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c192:	2a00      	cmp	r2, #0
 800c194:	f000 80b2 	beq.w	800c2fc <_dtoa_r+0x87c>
 800c198:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c19c:	9e07      	ldr	r6, [sp, #28]
 800c19e:	9d04      	ldr	r5, [sp, #16]
 800c1a0:	9a04      	ldr	r2, [sp, #16]
 800c1a2:	441a      	add	r2, r3
 800c1a4:	9204      	str	r2, [sp, #16]
 800c1a6:	9a05      	ldr	r2, [sp, #20]
 800c1a8:	2101      	movs	r1, #1
 800c1aa:	441a      	add	r2, r3
 800c1ac:	4620      	mov	r0, r4
 800c1ae:	9205      	str	r2, [sp, #20]
 800c1b0:	f001 f942 	bl	800d438 <__i2b>
 800c1b4:	4607      	mov	r7, r0
 800c1b6:	2d00      	cmp	r5, #0
 800c1b8:	dd0c      	ble.n	800c1d4 <_dtoa_r+0x754>
 800c1ba:	9b05      	ldr	r3, [sp, #20]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	dd09      	ble.n	800c1d4 <_dtoa_r+0x754>
 800c1c0:	42ab      	cmp	r3, r5
 800c1c2:	9a04      	ldr	r2, [sp, #16]
 800c1c4:	bfa8      	it	ge
 800c1c6:	462b      	movge	r3, r5
 800c1c8:	1ad2      	subs	r2, r2, r3
 800c1ca:	9204      	str	r2, [sp, #16]
 800c1cc:	9a05      	ldr	r2, [sp, #20]
 800c1ce:	1aed      	subs	r5, r5, r3
 800c1d0:	1ad3      	subs	r3, r2, r3
 800c1d2:	9305      	str	r3, [sp, #20]
 800c1d4:	9b07      	ldr	r3, [sp, #28]
 800c1d6:	b31b      	cbz	r3, 800c220 <_dtoa_r+0x7a0>
 800c1d8:	9b08      	ldr	r3, [sp, #32]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	f000 80af 	beq.w	800c33e <_dtoa_r+0x8be>
 800c1e0:	2e00      	cmp	r6, #0
 800c1e2:	dd13      	ble.n	800c20c <_dtoa_r+0x78c>
 800c1e4:	4639      	mov	r1, r7
 800c1e6:	4632      	mov	r2, r6
 800c1e8:	4620      	mov	r0, r4
 800c1ea:	f001 f9e5 	bl	800d5b8 <__pow5mult>
 800c1ee:	ee18 2a10 	vmov	r2, s16
 800c1f2:	4601      	mov	r1, r0
 800c1f4:	4607      	mov	r7, r0
 800c1f6:	4620      	mov	r0, r4
 800c1f8:	f001 f934 	bl	800d464 <__multiply>
 800c1fc:	ee18 1a10 	vmov	r1, s16
 800c200:	4680      	mov	r8, r0
 800c202:	4620      	mov	r0, r4
 800c204:	f001 f816 	bl	800d234 <_Bfree>
 800c208:	ee08 8a10 	vmov	s16, r8
 800c20c:	9b07      	ldr	r3, [sp, #28]
 800c20e:	1b9a      	subs	r2, r3, r6
 800c210:	d006      	beq.n	800c220 <_dtoa_r+0x7a0>
 800c212:	ee18 1a10 	vmov	r1, s16
 800c216:	4620      	mov	r0, r4
 800c218:	f001 f9ce 	bl	800d5b8 <__pow5mult>
 800c21c:	ee08 0a10 	vmov	s16, r0
 800c220:	2101      	movs	r1, #1
 800c222:	4620      	mov	r0, r4
 800c224:	f001 f908 	bl	800d438 <__i2b>
 800c228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	4606      	mov	r6, r0
 800c22e:	f340 8088 	ble.w	800c342 <_dtoa_r+0x8c2>
 800c232:	461a      	mov	r2, r3
 800c234:	4601      	mov	r1, r0
 800c236:	4620      	mov	r0, r4
 800c238:	f001 f9be 	bl	800d5b8 <__pow5mult>
 800c23c:	9b06      	ldr	r3, [sp, #24]
 800c23e:	2b01      	cmp	r3, #1
 800c240:	4606      	mov	r6, r0
 800c242:	f340 8081 	ble.w	800c348 <_dtoa_r+0x8c8>
 800c246:	f04f 0800 	mov.w	r8, #0
 800c24a:	6933      	ldr	r3, [r6, #16]
 800c24c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c250:	6918      	ldr	r0, [r3, #16]
 800c252:	f001 f8a1 	bl	800d398 <__hi0bits>
 800c256:	f1c0 0020 	rsb	r0, r0, #32
 800c25a:	9b05      	ldr	r3, [sp, #20]
 800c25c:	4418      	add	r0, r3
 800c25e:	f010 001f 	ands.w	r0, r0, #31
 800c262:	f000 8092 	beq.w	800c38a <_dtoa_r+0x90a>
 800c266:	f1c0 0320 	rsb	r3, r0, #32
 800c26a:	2b04      	cmp	r3, #4
 800c26c:	f340 808a 	ble.w	800c384 <_dtoa_r+0x904>
 800c270:	f1c0 001c 	rsb	r0, r0, #28
 800c274:	9b04      	ldr	r3, [sp, #16]
 800c276:	4403      	add	r3, r0
 800c278:	9304      	str	r3, [sp, #16]
 800c27a:	9b05      	ldr	r3, [sp, #20]
 800c27c:	4403      	add	r3, r0
 800c27e:	4405      	add	r5, r0
 800c280:	9305      	str	r3, [sp, #20]
 800c282:	9b04      	ldr	r3, [sp, #16]
 800c284:	2b00      	cmp	r3, #0
 800c286:	dd07      	ble.n	800c298 <_dtoa_r+0x818>
 800c288:	ee18 1a10 	vmov	r1, s16
 800c28c:	461a      	mov	r2, r3
 800c28e:	4620      	mov	r0, r4
 800c290:	f001 f9ec 	bl	800d66c <__lshift>
 800c294:	ee08 0a10 	vmov	s16, r0
 800c298:	9b05      	ldr	r3, [sp, #20]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	dd05      	ble.n	800c2aa <_dtoa_r+0x82a>
 800c29e:	4631      	mov	r1, r6
 800c2a0:	461a      	mov	r2, r3
 800c2a2:	4620      	mov	r0, r4
 800c2a4:	f001 f9e2 	bl	800d66c <__lshift>
 800c2a8:	4606      	mov	r6, r0
 800c2aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d06e      	beq.n	800c38e <_dtoa_r+0x90e>
 800c2b0:	ee18 0a10 	vmov	r0, s16
 800c2b4:	4631      	mov	r1, r6
 800c2b6:	f001 fa49 	bl	800d74c <__mcmp>
 800c2ba:	2800      	cmp	r0, #0
 800c2bc:	da67      	bge.n	800c38e <_dtoa_r+0x90e>
 800c2be:	9b00      	ldr	r3, [sp, #0]
 800c2c0:	3b01      	subs	r3, #1
 800c2c2:	ee18 1a10 	vmov	r1, s16
 800c2c6:	9300      	str	r3, [sp, #0]
 800c2c8:	220a      	movs	r2, #10
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	4620      	mov	r0, r4
 800c2ce:	f000 ffd3 	bl	800d278 <__multadd>
 800c2d2:	9b08      	ldr	r3, [sp, #32]
 800c2d4:	ee08 0a10 	vmov	s16, r0
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	f000 81b1 	beq.w	800c640 <_dtoa_r+0xbc0>
 800c2de:	2300      	movs	r3, #0
 800c2e0:	4639      	mov	r1, r7
 800c2e2:	220a      	movs	r2, #10
 800c2e4:	4620      	mov	r0, r4
 800c2e6:	f000 ffc7 	bl	800d278 <__multadd>
 800c2ea:	9b02      	ldr	r3, [sp, #8]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	4607      	mov	r7, r0
 800c2f0:	f300 808e 	bgt.w	800c410 <_dtoa_r+0x990>
 800c2f4:	9b06      	ldr	r3, [sp, #24]
 800c2f6:	2b02      	cmp	r3, #2
 800c2f8:	dc51      	bgt.n	800c39e <_dtoa_r+0x91e>
 800c2fa:	e089      	b.n	800c410 <_dtoa_r+0x990>
 800c2fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c2fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c302:	e74b      	b.n	800c19c <_dtoa_r+0x71c>
 800c304:	9b03      	ldr	r3, [sp, #12]
 800c306:	1e5e      	subs	r6, r3, #1
 800c308:	9b07      	ldr	r3, [sp, #28]
 800c30a:	42b3      	cmp	r3, r6
 800c30c:	bfbf      	itttt	lt
 800c30e:	9b07      	ldrlt	r3, [sp, #28]
 800c310:	9607      	strlt	r6, [sp, #28]
 800c312:	1af2      	sublt	r2, r6, r3
 800c314:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c316:	bfb6      	itet	lt
 800c318:	189b      	addlt	r3, r3, r2
 800c31a:	1b9e      	subge	r6, r3, r6
 800c31c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c31e:	9b03      	ldr	r3, [sp, #12]
 800c320:	bfb8      	it	lt
 800c322:	2600      	movlt	r6, #0
 800c324:	2b00      	cmp	r3, #0
 800c326:	bfb7      	itett	lt
 800c328:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c32c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c330:	1a9d      	sublt	r5, r3, r2
 800c332:	2300      	movlt	r3, #0
 800c334:	e734      	b.n	800c1a0 <_dtoa_r+0x720>
 800c336:	9e07      	ldr	r6, [sp, #28]
 800c338:	9d04      	ldr	r5, [sp, #16]
 800c33a:	9f08      	ldr	r7, [sp, #32]
 800c33c:	e73b      	b.n	800c1b6 <_dtoa_r+0x736>
 800c33e:	9a07      	ldr	r2, [sp, #28]
 800c340:	e767      	b.n	800c212 <_dtoa_r+0x792>
 800c342:	9b06      	ldr	r3, [sp, #24]
 800c344:	2b01      	cmp	r3, #1
 800c346:	dc18      	bgt.n	800c37a <_dtoa_r+0x8fa>
 800c348:	f1ba 0f00 	cmp.w	sl, #0
 800c34c:	d115      	bne.n	800c37a <_dtoa_r+0x8fa>
 800c34e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c352:	b993      	cbnz	r3, 800c37a <_dtoa_r+0x8fa>
 800c354:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c358:	0d1b      	lsrs	r3, r3, #20
 800c35a:	051b      	lsls	r3, r3, #20
 800c35c:	b183      	cbz	r3, 800c380 <_dtoa_r+0x900>
 800c35e:	9b04      	ldr	r3, [sp, #16]
 800c360:	3301      	adds	r3, #1
 800c362:	9304      	str	r3, [sp, #16]
 800c364:	9b05      	ldr	r3, [sp, #20]
 800c366:	3301      	adds	r3, #1
 800c368:	9305      	str	r3, [sp, #20]
 800c36a:	f04f 0801 	mov.w	r8, #1
 800c36e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c370:	2b00      	cmp	r3, #0
 800c372:	f47f af6a 	bne.w	800c24a <_dtoa_r+0x7ca>
 800c376:	2001      	movs	r0, #1
 800c378:	e76f      	b.n	800c25a <_dtoa_r+0x7da>
 800c37a:	f04f 0800 	mov.w	r8, #0
 800c37e:	e7f6      	b.n	800c36e <_dtoa_r+0x8ee>
 800c380:	4698      	mov	r8, r3
 800c382:	e7f4      	b.n	800c36e <_dtoa_r+0x8ee>
 800c384:	f43f af7d 	beq.w	800c282 <_dtoa_r+0x802>
 800c388:	4618      	mov	r0, r3
 800c38a:	301c      	adds	r0, #28
 800c38c:	e772      	b.n	800c274 <_dtoa_r+0x7f4>
 800c38e:	9b03      	ldr	r3, [sp, #12]
 800c390:	2b00      	cmp	r3, #0
 800c392:	dc37      	bgt.n	800c404 <_dtoa_r+0x984>
 800c394:	9b06      	ldr	r3, [sp, #24]
 800c396:	2b02      	cmp	r3, #2
 800c398:	dd34      	ble.n	800c404 <_dtoa_r+0x984>
 800c39a:	9b03      	ldr	r3, [sp, #12]
 800c39c:	9302      	str	r3, [sp, #8]
 800c39e:	9b02      	ldr	r3, [sp, #8]
 800c3a0:	b96b      	cbnz	r3, 800c3be <_dtoa_r+0x93e>
 800c3a2:	4631      	mov	r1, r6
 800c3a4:	2205      	movs	r2, #5
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	f000 ff66 	bl	800d278 <__multadd>
 800c3ac:	4601      	mov	r1, r0
 800c3ae:	4606      	mov	r6, r0
 800c3b0:	ee18 0a10 	vmov	r0, s16
 800c3b4:	f001 f9ca 	bl	800d74c <__mcmp>
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	f73f adbb 	bgt.w	800bf34 <_dtoa_r+0x4b4>
 800c3be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3c0:	9d01      	ldr	r5, [sp, #4]
 800c3c2:	43db      	mvns	r3, r3
 800c3c4:	9300      	str	r3, [sp, #0]
 800c3c6:	f04f 0800 	mov.w	r8, #0
 800c3ca:	4631      	mov	r1, r6
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	f000 ff31 	bl	800d234 <_Bfree>
 800c3d2:	2f00      	cmp	r7, #0
 800c3d4:	f43f aea4 	beq.w	800c120 <_dtoa_r+0x6a0>
 800c3d8:	f1b8 0f00 	cmp.w	r8, #0
 800c3dc:	d005      	beq.n	800c3ea <_dtoa_r+0x96a>
 800c3de:	45b8      	cmp	r8, r7
 800c3e0:	d003      	beq.n	800c3ea <_dtoa_r+0x96a>
 800c3e2:	4641      	mov	r1, r8
 800c3e4:	4620      	mov	r0, r4
 800c3e6:	f000 ff25 	bl	800d234 <_Bfree>
 800c3ea:	4639      	mov	r1, r7
 800c3ec:	4620      	mov	r0, r4
 800c3ee:	f000 ff21 	bl	800d234 <_Bfree>
 800c3f2:	e695      	b.n	800c120 <_dtoa_r+0x6a0>
 800c3f4:	2600      	movs	r6, #0
 800c3f6:	4637      	mov	r7, r6
 800c3f8:	e7e1      	b.n	800c3be <_dtoa_r+0x93e>
 800c3fa:	9700      	str	r7, [sp, #0]
 800c3fc:	4637      	mov	r7, r6
 800c3fe:	e599      	b.n	800bf34 <_dtoa_r+0x4b4>
 800c400:	40240000 	.word	0x40240000
 800c404:	9b08      	ldr	r3, [sp, #32]
 800c406:	2b00      	cmp	r3, #0
 800c408:	f000 80ca 	beq.w	800c5a0 <_dtoa_r+0xb20>
 800c40c:	9b03      	ldr	r3, [sp, #12]
 800c40e:	9302      	str	r3, [sp, #8]
 800c410:	2d00      	cmp	r5, #0
 800c412:	dd05      	ble.n	800c420 <_dtoa_r+0x9a0>
 800c414:	4639      	mov	r1, r7
 800c416:	462a      	mov	r2, r5
 800c418:	4620      	mov	r0, r4
 800c41a:	f001 f927 	bl	800d66c <__lshift>
 800c41e:	4607      	mov	r7, r0
 800c420:	f1b8 0f00 	cmp.w	r8, #0
 800c424:	d05b      	beq.n	800c4de <_dtoa_r+0xa5e>
 800c426:	6879      	ldr	r1, [r7, #4]
 800c428:	4620      	mov	r0, r4
 800c42a:	f000 fec3 	bl	800d1b4 <_Balloc>
 800c42e:	4605      	mov	r5, r0
 800c430:	b928      	cbnz	r0, 800c43e <_dtoa_r+0x9be>
 800c432:	4b87      	ldr	r3, [pc, #540]	; (800c650 <_dtoa_r+0xbd0>)
 800c434:	4602      	mov	r2, r0
 800c436:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c43a:	f7ff bb3b 	b.w	800bab4 <_dtoa_r+0x34>
 800c43e:	693a      	ldr	r2, [r7, #16]
 800c440:	3202      	adds	r2, #2
 800c442:	0092      	lsls	r2, r2, #2
 800c444:	f107 010c 	add.w	r1, r7, #12
 800c448:	300c      	adds	r0, #12
 800c44a:	f7fd fba1 	bl	8009b90 <memcpy>
 800c44e:	2201      	movs	r2, #1
 800c450:	4629      	mov	r1, r5
 800c452:	4620      	mov	r0, r4
 800c454:	f001 f90a 	bl	800d66c <__lshift>
 800c458:	9b01      	ldr	r3, [sp, #4]
 800c45a:	f103 0901 	add.w	r9, r3, #1
 800c45e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c462:	4413      	add	r3, r2
 800c464:	9305      	str	r3, [sp, #20]
 800c466:	f00a 0301 	and.w	r3, sl, #1
 800c46a:	46b8      	mov	r8, r7
 800c46c:	9304      	str	r3, [sp, #16]
 800c46e:	4607      	mov	r7, r0
 800c470:	4631      	mov	r1, r6
 800c472:	ee18 0a10 	vmov	r0, s16
 800c476:	f7ff fa75 	bl	800b964 <quorem>
 800c47a:	4641      	mov	r1, r8
 800c47c:	9002      	str	r0, [sp, #8]
 800c47e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c482:	ee18 0a10 	vmov	r0, s16
 800c486:	f001 f961 	bl	800d74c <__mcmp>
 800c48a:	463a      	mov	r2, r7
 800c48c:	9003      	str	r0, [sp, #12]
 800c48e:	4631      	mov	r1, r6
 800c490:	4620      	mov	r0, r4
 800c492:	f001 f977 	bl	800d784 <__mdiff>
 800c496:	68c2      	ldr	r2, [r0, #12]
 800c498:	f109 3bff 	add.w	fp, r9, #4294967295
 800c49c:	4605      	mov	r5, r0
 800c49e:	bb02      	cbnz	r2, 800c4e2 <_dtoa_r+0xa62>
 800c4a0:	4601      	mov	r1, r0
 800c4a2:	ee18 0a10 	vmov	r0, s16
 800c4a6:	f001 f951 	bl	800d74c <__mcmp>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	4629      	mov	r1, r5
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	9207      	str	r2, [sp, #28]
 800c4b2:	f000 febf 	bl	800d234 <_Bfree>
 800c4b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c4ba:	ea43 0102 	orr.w	r1, r3, r2
 800c4be:	9b04      	ldr	r3, [sp, #16]
 800c4c0:	430b      	orrs	r3, r1
 800c4c2:	464d      	mov	r5, r9
 800c4c4:	d10f      	bne.n	800c4e6 <_dtoa_r+0xa66>
 800c4c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c4ca:	d02a      	beq.n	800c522 <_dtoa_r+0xaa2>
 800c4cc:	9b03      	ldr	r3, [sp, #12]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	dd02      	ble.n	800c4d8 <_dtoa_r+0xa58>
 800c4d2:	9b02      	ldr	r3, [sp, #8]
 800c4d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c4d8:	f88b a000 	strb.w	sl, [fp]
 800c4dc:	e775      	b.n	800c3ca <_dtoa_r+0x94a>
 800c4de:	4638      	mov	r0, r7
 800c4e0:	e7ba      	b.n	800c458 <_dtoa_r+0x9d8>
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	e7e2      	b.n	800c4ac <_dtoa_r+0xa2c>
 800c4e6:	9b03      	ldr	r3, [sp, #12]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	db04      	blt.n	800c4f6 <_dtoa_r+0xa76>
 800c4ec:	9906      	ldr	r1, [sp, #24]
 800c4ee:	430b      	orrs	r3, r1
 800c4f0:	9904      	ldr	r1, [sp, #16]
 800c4f2:	430b      	orrs	r3, r1
 800c4f4:	d122      	bne.n	800c53c <_dtoa_r+0xabc>
 800c4f6:	2a00      	cmp	r2, #0
 800c4f8:	ddee      	ble.n	800c4d8 <_dtoa_r+0xa58>
 800c4fa:	ee18 1a10 	vmov	r1, s16
 800c4fe:	2201      	movs	r2, #1
 800c500:	4620      	mov	r0, r4
 800c502:	f001 f8b3 	bl	800d66c <__lshift>
 800c506:	4631      	mov	r1, r6
 800c508:	ee08 0a10 	vmov	s16, r0
 800c50c:	f001 f91e 	bl	800d74c <__mcmp>
 800c510:	2800      	cmp	r0, #0
 800c512:	dc03      	bgt.n	800c51c <_dtoa_r+0xa9c>
 800c514:	d1e0      	bne.n	800c4d8 <_dtoa_r+0xa58>
 800c516:	f01a 0f01 	tst.w	sl, #1
 800c51a:	d0dd      	beq.n	800c4d8 <_dtoa_r+0xa58>
 800c51c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c520:	d1d7      	bne.n	800c4d2 <_dtoa_r+0xa52>
 800c522:	2339      	movs	r3, #57	; 0x39
 800c524:	f88b 3000 	strb.w	r3, [fp]
 800c528:	462b      	mov	r3, r5
 800c52a:	461d      	mov	r5, r3
 800c52c:	3b01      	subs	r3, #1
 800c52e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c532:	2a39      	cmp	r2, #57	; 0x39
 800c534:	d071      	beq.n	800c61a <_dtoa_r+0xb9a>
 800c536:	3201      	adds	r2, #1
 800c538:	701a      	strb	r2, [r3, #0]
 800c53a:	e746      	b.n	800c3ca <_dtoa_r+0x94a>
 800c53c:	2a00      	cmp	r2, #0
 800c53e:	dd07      	ble.n	800c550 <_dtoa_r+0xad0>
 800c540:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c544:	d0ed      	beq.n	800c522 <_dtoa_r+0xaa2>
 800c546:	f10a 0301 	add.w	r3, sl, #1
 800c54a:	f88b 3000 	strb.w	r3, [fp]
 800c54e:	e73c      	b.n	800c3ca <_dtoa_r+0x94a>
 800c550:	9b05      	ldr	r3, [sp, #20]
 800c552:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c556:	4599      	cmp	r9, r3
 800c558:	d047      	beq.n	800c5ea <_dtoa_r+0xb6a>
 800c55a:	ee18 1a10 	vmov	r1, s16
 800c55e:	2300      	movs	r3, #0
 800c560:	220a      	movs	r2, #10
 800c562:	4620      	mov	r0, r4
 800c564:	f000 fe88 	bl	800d278 <__multadd>
 800c568:	45b8      	cmp	r8, r7
 800c56a:	ee08 0a10 	vmov	s16, r0
 800c56e:	f04f 0300 	mov.w	r3, #0
 800c572:	f04f 020a 	mov.w	r2, #10
 800c576:	4641      	mov	r1, r8
 800c578:	4620      	mov	r0, r4
 800c57a:	d106      	bne.n	800c58a <_dtoa_r+0xb0a>
 800c57c:	f000 fe7c 	bl	800d278 <__multadd>
 800c580:	4680      	mov	r8, r0
 800c582:	4607      	mov	r7, r0
 800c584:	f109 0901 	add.w	r9, r9, #1
 800c588:	e772      	b.n	800c470 <_dtoa_r+0x9f0>
 800c58a:	f000 fe75 	bl	800d278 <__multadd>
 800c58e:	4639      	mov	r1, r7
 800c590:	4680      	mov	r8, r0
 800c592:	2300      	movs	r3, #0
 800c594:	220a      	movs	r2, #10
 800c596:	4620      	mov	r0, r4
 800c598:	f000 fe6e 	bl	800d278 <__multadd>
 800c59c:	4607      	mov	r7, r0
 800c59e:	e7f1      	b.n	800c584 <_dtoa_r+0xb04>
 800c5a0:	9b03      	ldr	r3, [sp, #12]
 800c5a2:	9302      	str	r3, [sp, #8]
 800c5a4:	9d01      	ldr	r5, [sp, #4]
 800c5a6:	ee18 0a10 	vmov	r0, s16
 800c5aa:	4631      	mov	r1, r6
 800c5ac:	f7ff f9da 	bl	800b964 <quorem>
 800c5b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c5b4:	9b01      	ldr	r3, [sp, #4]
 800c5b6:	f805 ab01 	strb.w	sl, [r5], #1
 800c5ba:	1aea      	subs	r2, r5, r3
 800c5bc:	9b02      	ldr	r3, [sp, #8]
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	dd09      	ble.n	800c5d6 <_dtoa_r+0xb56>
 800c5c2:	ee18 1a10 	vmov	r1, s16
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	220a      	movs	r2, #10
 800c5ca:	4620      	mov	r0, r4
 800c5cc:	f000 fe54 	bl	800d278 <__multadd>
 800c5d0:	ee08 0a10 	vmov	s16, r0
 800c5d4:	e7e7      	b.n	800c5a6 <_dtoa_r+0xb26>
 800c5d6:	9b02      	ldr	r3, [sp, #8]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	bfc8      	it	gt
 800c5dc:	461d      	movgt	r5, r3
 800c5de:	9b01      	ldr	r3, [sp, #4]
 800c5e0:	bfd8      	it	le
 800c5e2:	2501      	movle	r5, #1
 800c5e4:	441d      	add	r5, r3
 800c5e6:	f04f 0800 	mov.w	r8, #0
 800c5ea:	ee18 1a10 	vmov	r1, s16
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	f001 f83b 	bl	800d66c <__lshift>
 800c5f6:	4631      	mov	r1, r6
 800c5f8:	ee08 0a10 	vmov	s16, r0
 800c5fc:	f001 f8a6 	bl	800d74c <__mcmp>
 800c600:	2800      	cmp	r0, #0
 800c602:	dc91      	bgt.n	800c528 <_dtoa_r+0xaa8>
 800c604:	d102      	bne.n	800c60c <_dtoa_r+0xb8c>
 800c606:	f01a 0f01 	tst.w	sl, #1
 800c60a:	d18d      	bne.n	800c528 <_dtoa_r+0xaa8>
 800c60c:	462b      	mov	r3, r5
 800c60e:	461d      	mov	r5, r3
 800c610:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c614:	2a30      	cmp	r2, #48	; 0x30
 800c616:	d0fa      	beq.n	800c60e <_dtoa_r+0xb8e>
 800c618:	e6d7      	b.n	800c3ca <_dtoa_r+0x94a>
 800c61a:	9a01      	ldr	r2, [sp, #4]
 800c61c:	429a      	cmp	r2, r3
 800c61e:	d184      	bne.n	800c52a <_dtoa_r+0xaaa>
 800c620:	9b00      	ldr	r3, [sp, #0]
 800c622:	3301      	adds	r3, #1
 800c624:	9300      	str	r3, [sp, #0]
 800c626:	2331      	movs	r3, #49	; 0x31
 800c628:	7013      	strb	r3, [r2, #0]
 800c62a:	e6ce      	b.n	800c3ca <_dtoa_r+0x94a>
 800c62c:	4b09      	ldr	r3, [pc, #36]	; (800c654 <_dtoa_r+0xbd4>)
 800c62e:	f7ff ba95 	b.w	800bb5c <_dtoa_r+0xdc>
 800c632:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c634:	2b00      	cmp	r3, #0
 800c636:	f47f aa6e 	bne.w	800bb16 <_dtoa_r+0x96>
 800c63a:	4b07      	ldr	r3, [pc, #28]	; (800c658 <_dtoa_r+0xbd8>)
 800c63c:	f7ff ba8e 	b.w	800bb5c <_dtoa_r+0xdc>
 800c640:	9b02      	ldr	r3, [sp, #8]
 800c642:	2b00      	cmp	r3, #0
 800c644:	dcae      	bgt.n	800c5a4 <_dtoa_r+0xb24>
 800c646:	9b06      	ldr	r3, [sp, #24]
 800c648:	2b02      	cmp	r3, #2
 800c64a:	f73f aea8 	bgt.w	800c39e <_dtoa_r+0x91e>
 800c64e:	e7a9      	b.n	800c5a4 <_dtoa_r+0xb24>
 800c650:	08010d28 	.word	0x08010d28
 800c654:	08010b2c 	.word	0x08010b2c
 800c658:	08010ca9 	.word	0x08010ca9

0800c65c <__sflush_r>:
 800c65c:	898a      	ldrh	r2, [r1, #12]
 800c65e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c662:	4605      	mov	r5, r0
 800c664:	0710      	lsls	r0, r2, #28
 800c666:	460c      	mov	r4, r1
 800c668:	d458      	bmi.n	800c71c <__sflush_r+0xc0>
 800c66a:	684b      	ldr	r3, [r1, #4]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	dc05      	bgt.n	800c67c <__sflush_r+0x20>
 800c670:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c672:	2b00      	cmp	r3, #0
 800c674:	dc02      	bgt.n	800c67c <__sflush_r+0x20>
 800c676:	2000      	movs	r0, #0
 800c678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c67c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c67e:	2e00      	cmp	r6, #0
 800c680:	d0f9      	beq.n	800c676 <__sflush_r+0x1a>
 800c682:	2300      	movs	r3, #0
 800c684:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c688:	682f      	ldr	r7, [r5, #0]
 800c68a:	602b      	str	r3, [r5, #0]
 800c68c:	d032      	beq.n	800c6f4 <__sflush_r+0x98>
 800c68e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c690:	89a3      	ldrh	r3, [r4, #12]
 800c692:	075a      	lsls	r2, r3, #29
 800c694:	d505      	bpl.n	800c6a2 <__sflush_r+0x46>
 800c696:	6863      	ldr	r3, [r4, #4]
 800c698:	1ac0      	subs	r0, r0, r3
 800c69a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c69c:	b10b      	cbz	r3, 800c6a2 <__sflush_r+0x46>
 800c69e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c6a0:	1ac0      	subs	r0, r0, r3
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c6a8:	6a21      	ldr	r1, [r4, #32]
 800c6aa:	4628      	mov	r0, r5
 800c6ac:	47b0      	blx	r6
 800c6ae:	1c43      	adds	r3, r0, #1
 800c6b0:	89a3      	ldrh	r3, [r4, #12]
 800c6b2:	d106      	bne.n	800c6c2 <__sflush_r+0x66>
 800c6b4:	6829      	ldr	r1, [r5, #0]
 800c6b6:	291d      	cmp	r1, #29
 800c6b8:	d82c      	bhi.n	800c714 <__sflush_r+0xb8>
 800c6ba:	4a2a      	ldr	r2, [pc, #168]	; (800c764 <__sflush_r+0x108>)
 800c6bc:	40ca      	lsrs	r2, r1
 800c6be:	07d6      	lsls	r6, r2, #31
 800c6c0:	d528      	bpl.n	800c714 <__sflush_r+0xb8>
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	6062      	str	r2, [r4, #4]
 800c6c6:	04d9      	lsls	r1, r3, #19
 800c6c8:	6922      	ldr	r2, [r4, #16]
 800c6ca:	6022      	str	r2, [r4, #0]
 800c6cc:	d504      	bpl.n	800c6d8 <__sflush_r+0x7c>
 800c6ce:	1c42      	adds	r2, r0, #1
 800c6d0:	d101      	bne.n	800c6d6 <__sflush_r+0x7a>
 800c6d2:	682b      	ldr	r3, [r5, #0]
 800c6d4:	b903      	cbnz	r3, 800c6d8 <__sflush_r+0x7c>
 800c6d6:	6560      	str	r0, [r4, #84]	; 0x54
 800c6d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c6da:	602f      	str	r7, [r5, #0]
 800c6dc:	2900      	cmp	r1, #0
 800c6de:	d0ca      	beq.n	800c676 <__sflush_r+0x1a>
 800c6e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c6e4:	4299      	cmp	r1, r3
 800c6e6:	d002      	beq.n	800c6ee <__sflush_r+0x92>
 800c6e8:	4628      	mov	r0, r5
 800c6ea:	f001 fa3b 	bl	800db64 <_free_r>
 800c6ee:	2000      	movs	r0, #0
 800c6f0:	6360      	str	r0, [r4, #52]	; 0x34
 800c6f2:	e7c1      	b.n	800c678 <__sflush_r+0x1c>
 800c6f4:	6a21      	ldr	r1, [r4, #32]
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	4628      	mov	r0, r5
 800c6fa:	47b0      	blx	r6
 800c6fc:	1c41      	adds	r1, r0, #1
 800c6fe:	d1c7      	bne.n	800c690 <__sflush_r+0x34>
 800c700:	682b      	ldr	r3, [r5, #0]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d0c4      	beq.n	800c690 <__sflush_r+0x34>
 800c706:	2b1d      	cmp	r3, #29
 800c708:	d001      	beq.n	800c70e <__sflush_r+0xb2>
 800c70a:	2b16      	cmp	r3, #22
 800c70c:	d101      	bne.n	800c712 <__sflush_r+0xb6>
 800c70e:	602f      	str	r7, [r5, #0]
 800c710:	e7b1      	b.n	800c676 <__sflush_r+0x1a>
 800c712:	89a3      	ldrh	r3, [r4, #12]
 800c714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c718:	81a3      	strh	r3, [r4, #12]
 800c71a:	e7ad      	b.n	800c678 <__sflush_r+0x1c>
 800c71c:	690f      	ldr	r7, [r1, #16]
 800c71e:	2f00      	cmp	r7, #0
 800c720:	d0a9      	beq.n	800c676 <__sflush_r+0x1a>
 800c722:	0793      	lsls	r3, r2, #30
 800c724:	680e      	ldr	r6, [r1, #0]
 800c726:	bf08      	it	eq
 800c728:	694b      	ldreq	r3, [r1, #20]
 800c72a:	600f      	str	r7, [r1, #0]
 800c72c:	bf18      	it	ne
 800c72e:	2300      	movne	r3, #0
 800c730:	eba6 0807 	sub.w	r8, r6, r7
 800c734:	608b      	str	r3, [r1, #8]
 800c736:	f1b8 0f00 	cmp.w	r8, #0
 800c73a:	dd9c      	ble.n	800c676 <__sflush_r+0x1a>
 800c73c:	6a21      	ldr	r1, [r4, #32]
 800c73e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c740:	4643      	mov	r3, r8
 800c742:	463a      	mov	r2, r7
 800c744:	4628      	mov	r0, r5
 800c746:	47b0      	blx	r6
 800c748:	2800      	cmp	r0, #0
 800c74a:	dc06      	bgt.n	800c75a <__sflush_r+0xfe>
 800c74c:	89a3      	ldrh	r3, [r4, #12]
 800c74e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c752:	81a3      	strh	r3, [r4, #12]
 800c754:	f04f 30ff 	mov.w	r0, #4294967295
 800c758:	e78e      	b.n	800c678 <__sflush_r+0x1c>
 800c75a:	4407      	add	r7, r0
 800c75c:	eba8 0800 	sub.w	r8, r8, r0
 800c760:	e7e9      	b.n	800c736 <__sflush_r+0xda>
 800c762:	bf00      	nop
 800c764:	20400001 	.word	0x20400001

0800c768 <_fflush_r>:
 800c768:	b538      	push	{r3, r4, r5, lr}
 800c76a:	690b      	ldr	r3, [r1, #16]
 800c76c:	4605      	mov	r5, r0
 800c76e:	460c      	mov	r4, r1
 800c770:	b913      	cbnz	r3, 800c778 <_fflush_r+0x10>
 800c772:	2500      	movs	r5, #0
 800c774:	4628      	mov	r0, r5
 800c776:	bd38      	pop	{r3, r4, r5, pc}
 800c778:	b118      	cbz	r0, 800c782 <_fflush_r+0x1a>
 800c77a:	6983      	ldr	r3, [r0, #24]
 800c77c:	b90b      	cbnz	r3, 800c782 <_fflush_r+0x1a>
 800c77e:	f000 f887 	bl	800c890 <__sinit>
 800c782:	4b14      	ldr	r3, [pc, #80]	; (800c7d4 <_fflush_r+0x6c>)
 800c784:	429c      	cmp	r4, r3
 800c786:	d11b      	bne.n	800c7c0 <_fflush_r+0x58>
 800c788:	686c      	ldr	r4, [r5, #4]
 800c78a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d0ef      	beq.n	800c772 <_fflush_r+0xa>
 800c792:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c794:	07d0      	lsls	r0, r2, #31
 800c796:	d404      	bmi.n	800c7a2 <_fflush_r+0x3a>
 800c798:	0599      	lsls	r1, r3, #22
 800c79a:	d402      	bmi.n	800c7a2 <_fflush_r+0x3a>
 800c79c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c79e:	f000 fc88 	bl	800d0b2 <__retarget_lock_acquire_recursive>
 800c7a2:	4628      	mov	r0, r5
 800c7a4:	4621      	mov	r1, r4
 800c7a6:	f7ff ff59 	bl	800c65c <__sflush_r>
 800c7aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c7ac:	07da      	lsls	r2, r3, #31
 800c7ae:	4605      	mov	r5, r0
 800c7b0:	d4e0      	bmi.n	800c774 <_fflush_r+0xc>
 800c7b2:	89a3      	ldrh	r3, [r4, #12]
 800c7b4:	059b      	lsls	r3, r3, #22
 800c7b6:	d4dd      	bmi.n	800c774 <_fflush_r+0xc>
 800c7b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7ba:	f000 fc7b 	bl	800d0b4 <__retarget_lock_release_recursive>
 800c7be:	e7d9      	b.n	800c774 <_fflush_r+0xc>
 800c7c0:	4b05      	ldr	r3, [pc, #20]	; (800c7d8 <_fflush_r+0x70>)
 800c7c2:	429c      	cmp	r4, r3
 800c7c4:	d101      	bne.n	800c7ca <_fflush_r+0x62>
 800c7c6:	68ac      	ldr	r4, [r5, #8]
 800c7c8:	e7df      	b.n	800c78a <_fflush_r+0x22>
 800c7ca:	4b04      	ldr	r3, [pc, #16]	; (800c7dc <_fflush_r+0x74>)
 800c7cc:	429c      	cmp	r4, r3
 800c7ce:	bf08      	it	eq
 800c7d0:	68ec      	ldreq	r4, [r5, #12]
 800c7d2:	e7da      	b.n	800c78a <_fflush_r+0x22>
 800c7d4:	08010d5c 	.word	0x08010d5c
 800c7d8:	08010d7c 	.word	0x08010d7c
 800c7dc:	08010d3c 	.word	0x08010d3c

0800c7e0 <std>:
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	b510      	push	{r4, lr}
 800c7e4:	4604      	mov	r4, r0
 800c7e6:	e9c0 3300 	strd	r3, r3, [r0]
 800c7ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c7ee:	6083      	str	r3, [r0, #8]
 800c7f0:	8181      	strh	r1, [r0, #12]
 800c7f2:	6643      	str	r3, [r0, #100]	; 0x64
 800c7f4:	81c2      	strh	r2, [r0, #14]
 800c7f6:	6183      	str	r3, [r0, #24]
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	2208      	movs	r2, #8
 800c7fc:	305c      	adds	r0, #92	; 0x5c
 800c7fe:	f7fd f9d5 	bl	8009bac <memset>
 800c802:	4b05      	ldr	r3, [pc, #20]	; (800c818 <std+0x38>)
 800c804:	6263      	str	r3, [r4, #36]	; 0x24
 800c806:	4b05      	ldr	r3, [pc, #20]	; (800c81c <std+0x3c>)
 800c808:	62a3      	str	r3, [r4, #40]	; 0x28
 800c80a:	4b05      	ldr	r3, [pc, #20]	; (800c820 <std+0x40>)
 800c80c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c80e:	4b05      	ldr	r3, [pc, #20]	; (800c824 <std+0x44>)
 800c810:	6224      	str	r4, [r4, #32]
 800c812:	6323      	str	r3, [r4, #48]	; 0x30
 800c814:	bd10      	pop	{r4, pc}
 800c816:	bf00      	nop
 800c818:	0800e2c1 	.word	0x0800e2c1
 800c81c:	0800e2e3 	.word	0x0800e2e3
 800c820:	0800e31b 	.word	0x0800e31b
 800c824:	0800e33f 	.word	0x0800e33f

0800c828 <_cleanup_r>:
 800c828:	4901      	ldr	r1, [pc, #4]	; (800c830 <_cleanup_r+0x8>)
 800c82a:	f000 b8af 	b.w	800c98c <_fwalk_reent>
 800c82e:	bf00      	nop
 800c830:	0800c769 	.word	0x0800c769

0800c834 <__sfmoreglue>:
 800c834:	b570      	push	{r4, r5, r6, lr}
 800c836:	2268      	movs	r2, #104	; 0x68
 800c838:	1e4d      	subs	r5, r1, #1
 800c83a:	4355      	muls	r5, r2
 800c83c:	460e      	mov	r6, r1
 800c83e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c842:	f001 f9fb 	bl	800dc3c <_malloc_r>
 800c846:	4604      	mov	r4, r0
 800c848:	b140      	cbz	r0, 800c85c <__sfmoreglue+0x28>
 800c84a:	2100      	movs	r1, #0
 800c84c:	e9c0 1600 	strd	r1, r6, [r0]
 800c850:	300c      	adds	r0, #12
 800c852:	60a0      	str	r0, [r4, #8]
 800c854:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c858:	f7fd f9a8 	bl	8009bac <memset>
 800c85c:	4620      	mov	r0, r4
 800c85e:	bd70      	pop	{r4, r5, r6, pc}

0800c860 <__sfp_lock_acquire>:
 800c860:	4801      	ldr	r0, [pc, #4]	; (800c868 <__sfp_lock_acquire+0x8>)
 800c862:	f000 bc26 	b.w	800d0b2 <__retarget_lock_acquire_recursive>
 800c866:	bf00      	nop
 800c868:	20004f75 	.word	0x20004f75

0800c86c <__sfp_lock_release>:
 800c86c:	4801      	ldr	r0, [pc, #4]	; (800c874 <__sfp_lock_release+0x8>)
 800c86e:	f000 bc21 	b.w	800d0b4 <__retarget_lock_release_recursive>
 800c872:	bf00      	nop
 800c874:	20004f75 	.word	0x20004f75

0800c878 <__sinit_lock_acquire>:
 800c878:	4801      	ldr	r0, [pc, #4]	; (800c880 <__sinit_lock_acquire+0x8>)
 800c87a:	f000 bc1a 	b.w	800d0b2 <__retarget_lock_acquire_recursive>
 800c87e:	bf00      	nop
 800c880:	20004f76 	.word	0x20004f76

0800c884 <__sinit_lock_release>:
 800c884:	4801      	ldr	r0, [pc, #4]	; (800c88c <__sinit_lock_release+0x8>)
 800c886:	f000 bc15 	b.w	800d0b4 <__retarget_lock_release_recursive>
 800c88a:	bf00      	nop
 800c88c:	20004f76 	.word	0x20004f76

0800c890 <__sinit>:
 800c890:	b510      	push	{r4, lr}
 800c892:	4604      	mov	r4, r0
 800c894:	f7ff fff0 	bl	800c878 <__sinit_lock_acquire>
 800c898:	69a3      	ldr	r3, [r4, #24]
 800c89a:	b11b      	cbz	r3, 800c8a4 <__sinit+0x14>
 800c89c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8a0:	f7ff bff0 	b.w	800c884 <__sinit_lock_release>
 800c8a4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c8a8:	6523      	str	r3, [r4, #80]	; 0x50
 800c8aa:	4b13      	ldr	r3, [pc, #76]	; (800c8f8 <__sinit+0x68>)
 800c8ac:	4a13      	ldr	r2, [pc, #76]	; (800c8fc <__sinit+0x6c>)
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	62a2      	str	r2, [r4, #40]	; 0x28
 800c8b2:	42a3      	cmp	r3, r4
 800c8b4:	bf04      	itt	eq
 800c8b6:	2301      	moveq	r3, #1
 800c8b8:	61a3      	streq	r3, [r4, #24]
 800c8ba:	4620      	mov	r0, r4
 800c8bc:	f000 f820 	bl	800c900 <__sfp>
 800c8c0:	6060      	str	r0, [r4, #4]
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	f000 f81c 	bl	800c900 <__sfp>
 800c8c8:	60a0      	str	r0, [r4, #8]
 800c8ca:	4620      	mov	r0, r4
 800c8cc:	f000 f818 	bl	800c900 <__sfp>
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	60e0      	str	r0, [r4, #12]
 800c8d4:	2104      	movs	r1, #4
 800c8d6:	6860      	ldr	r0, [r4, #4]
 800c8d8:	f7ff ff82 	bl	800c7e0 <std>
 800c8dc:	68a0      	ldr	r0, [r4, #8]
 800c8de:	2201      	movs	r2, #1
 800c8e0:	2109      	movs	r1, #9
 800c8e2:	f7ff ff7d 	bl	800c7e0 <std>
 800c8e6:	68e0      	ldr	r0, [r4, #12]
 800c8e8:	2202      	movs	r2, #2
 800c8ea:	2112      	movs	r1, #18
 800c8ec:	f7ff ff78 	bl	800c7e0 <std>
 800c8f0:	2301      	movs	r3, #1
 800c8f2:	61a3      	str	r3, [r4, #24]
 800c8f4:	e7d2      	b.n	800c89c <__sinit+0xc>
 800c8f6:	bf00      	nop
 800c8f8:	08010b18 	.word	0x08010b18
 800c8fc:	0800c829 	.word	0x0800c829

0800c900 <__sfp>:
 800c900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c902:	4607      	mov	r7, r0
 800c904:	f7ff ffac 	bl	800c860 <__sfp_lock_acquire>
 800c908:	4b1e      	ldr	r3, [pc, #120]	; (800c984 <__sfp+0x84>)
 800c90a:	681e      	ldr	r6, [r3, #0]
 800c90c:	69b3      	ldr	r3, [r6, #24]
 800c90e:	b913      	cbnz	r3, 800c916 <__sfp+0x16>
 800c910:	4630      	mov	r0, r6
 800c912:	f7ff ffbd 	bl	800c890 <__sinit>
 800c916:	3648      	adds	r6, #72	; 0x48
 800c918:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c91c:	3b01      	subs	r3, #1
 800c91e:	d503      	bpl.n	800c928 <__sfp+0x28>
 800c920:	6833      	ldr	r3, [r6, #0]
 800c922:	b30b      	cbz	r3, 800c968 <__sfp+0x68>
 800c924:	6836      	ldr	r6, [r6, #0]
 800c926:	e7f7      	b.n	800c918 <__sfp+0x18>
 800c928:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c92c:	b9d5      	cbnz	r5, 800c964 <__sfp+0x64>
 800c92e:	4b16      	ldr	r3, [pc, #88]	; (800c988 <__sfp+0x88>)
 800c930:	60e3      	str	r3, [r4, #12]
 800c932:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c936:	6665      	str	r5, [r4, #100]	; 0x64
 800c938:	f000 fbba 	bl	800d0b0 <__retarget_lock_init_recursive>
 800c93c:	f7ff ff96 	bl	800c86c <__sfp_lock_release>
 800c940:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c944:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c948:	6025      	str	r5, [r4, #0]
 800c94a:	61a5      	str	r5, [r4, #24]
 800c94c:	2208      	movs	r2, #8
 800c94e:	4629      	mov	r1, r5
 800c950:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c954:	f7fd f92a 	bl	8009bac <memset>
 800c958:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c95c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c960:	4620      	mov	r0, r4
 800c962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c964:	3468      	adds	r4, #104	; 0x68
 800c966:	e7d9      	b.n	800c91c <__sfp+0x1c>
 800c968:	2104      	movs	r1, #4
 800c96a:	4638      	mov	r0, r7
 800c96c:	f7ff ff62 	bl	800c834 <__sfmoreglue>
 800c970:	4604      	mov	r4, r0
 800c972:	6030      	str	r0, [r6, #0]
 800c974:	2800      	cmp	r0, #0
 800c976:	d1d5      	bne.n	800c924 <__sfp+0x24>
 800c978:	f7ff ff78 	bl	800c86c <__sfp_lock_release>
 800c97c:	230c      	movs	r3, #12
 800c97e:	603b      	str	r3, [r7, #0]
 800c980:	e7ee      	b.n	800c960 <__sfp+0x60>
 800c982:	bf00      	nop
 800c984:	08010b18 	.word	0x08010b18
 800c988:	ffff0001 	.word	0xffff0001

0800c98c <_fwalk_reent>:
 800c98c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c990:	4606      	mov	r6, r0
 800c992:	4688      	mov	r8, r1
 800c994:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c998:	2700      	movs	r7, #0
 800c99a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c99e:	f1b9 0901 	subs.w	r9, r9, #1
 800c9a2:	d505      	bpl.n	800c9b0 <_fwalk_reent+0x24>
 800c9a4:	6824      	ldr	r4, [r4, #0]
 800c9a6:	2c00      	cmp	r4, #0
 800c9a8:	d1f7      	bne.n	800c99a <_fwalk_reent+0xe>
 800c9aa:	4638      	mov	r0, r7
 800c9ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9b0:	89ab      	ldrh	r3, [r5, #12]
 800c9b2:	2b01      	cmp	r3, #1
 800c9b4:	d907      	bls.n	800c9c6 <_fwalk_reent+0x3a>
 800c9b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c9ba:	3301      	adds	r3, #1
 800c9bc:	d003      	beq.n	800c9c6 <_fwalk_reent+0x3a>
 800c9be:	4629      	mov	r1, r5
 800c9c0:	4630      	mov	r0, r6
 800c9c2:	47c0      	blx	r8
 800c9c4:	4307      	orrs	r7, r0
 800c9c6:	3568      	adds	r5, #104	; 0x68
 800c9c8:	e7e9      	b.n	800c99e <_fwalk_reent+0x12>

0800c9ca <rshift>:
 800c9ca:	6903      	ldr	r3, [r0, #16]
 800c9cc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c9d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9d4:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c9d8:	f100 0414 	add.w	r4, r0, #20
 800c9dc:	dd45      	ble.n	800ca6a <rshift+0xa0>
 800c9de:	f011 011f 	ands.w	r1, r1, #31
 800c9e2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c9e6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c9ea:	d10c      	bne.n	800ca06 <rshift+0x3c>
 800c9ec:	f100 0710 	add.w	r7, r0, #16
 800c9f0:	4629      	mov	r1, r5
 800c9f2:	42b1      	cmp	r1, r6
 800c9f4:	d334      	bcc.n	800ca60 <rshift+0x96>
 800c9f6:	1a9b      	subs	r3, r3, r2
 800c9f8:	009b      	lsls	r3, r3, #2
 800c9fa:	1eea      	subs	r2, r5, #3
 800c9fc:	4296      	cmp	r6, r2
 800c9fe:	bf38      	it	cc
 800ca00:	2300      	movcc	r3, #0
 800ca02:	4423      	add	r3, r4
 800ca04:	e015      	b.n	800ca32 <rshift+0x68>
 800ca06:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ca0a:	f1c1 0820 	rsb	r8, r1, #32
 800ca0e:	40cf      	lsrs	r7, r1
 800ca10:	f105 0e04 	add.w	lr, r5, #4
 800ca14:	46a1      	mov	r9, r4
 800ca16:	4576      	cmp	r6, lr
 800ca18:	46f4      	mov	ip, lr
 800ca1a:	d815      	bhi.n	800ca48 <rshift+0x7e>
 800ca1c:	1a9a      	subs	r2, r3, r2
 800ca1e:	0092      	lsls	r2, r2, #2
 800ca20:	3a04      	subs	r2, #4
 800ca22:	3501      	adds	r5, #1
 800ca24:	42ae      	cmp	r6, r5
 800ca26:	bf38      	it	cc
 800ca28:	2200      	movcc	r2, #0
 800ca2a:	18a3      	adds	r3, r4, r2
 800ca2c:	50a7      	str	r7, [r4, r2]
 800ca2e:	b107      	cbz	r7, 800ca32 <rshift+0x68>
 800ca30:	3304      	adds	r3, #4
 800ca32:	1b1a      	subs	r2, r3, r4
 800ca34:	42a3      	cmp	r3, r4
 800ca36:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ca3a:	bf08      	it	eq
 800ca3c:	2300      	moveq	r3, #0
 800ca3e:	6102      	str	r2, [r0, #16]
 800ca40:	bf08      	it	eq
 800ca42:	6143      	streq	r3, [r0, #20]
 800ca44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca48:	f8dc c000 	ldr.w	ip, [ip]
 800ca4c:	fa0c fc08 	lsl.w	ip, ip, r8
 800ca50:	ea4c 0707 	orr.w	r7, ip, r7
 800ca54:	f849 7b04 	str.w	r7, [r9], #4
 800ca58:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ca5c:	40cf      	lsrs	r7, r1
 800ca5e:	e7da      	b.n	800ca16 <rshift+0x4c>
 800ca60:	f851 cb04 	ldr.w	ip, [r1], #4
 800ca64:	f847 cf04 	str.w	ip, [r7, #4]!
 800ca68:	e7c3      	b.n	800c9f2 <rshift+0x28>
 800ca6a:	4623      	mov	r3, r4
 800ca6c:	e7e1      	b.n	800ca32 <rshift+0x68>

0800ca6e <__hexdig_fun>:
 800ca6e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ca72:	2b09      	cmp	r3, #9
 800ca74:	d802      	bhi.n	800ca7c <__hexdig_fun+0xe>
 800ca76:	3820      	subs	r0, #32
 800ca78:	b2c0      	uxtb	r0, r0
 800ca7a:	4770      	bx	lr
 800ca7c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ca80:	2b05      	cmp	r3, #5
 800ca82:	d801      	bhi.n	800ca88 <__hexdig_fun+0x1a>
 800ca84:	3847      	subs	r0, #71	; 0x47
 800ca86:	e7f7      	b.n	800ca78 <__hexdig_fun+0xa>
 800ca88:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ca8c:	2b05      	cmp	r3, #5
 800ca8e:	d801      	bhi.n	800ca94 <__hexdig_fun+0x26>
 800ca90:	3827      	subs	r0, #39	; 0x27
 800ca92:	e7f1      	b.n	800ca78 <__hexdig_fun+0xa>
 800ca94:	2000      	movs	r0, #0
 800ca96:	4770      	bx	lr

0800ca98 <__gethex>:
 800ca98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca9c:	ed2d 8b02 	vpush	{d8}
 800caa0:	b089      	sub	sp, #36	; 0x24
 800caa2:	ee08 0a10 	vmov	s16, r0
 800caa6:	9304      	str	r3, [sp, #16]
 800caa8:	4bb4      	ldr	r3, [pc, #720]	; (800cd7c <__gethex+0x2e4>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	9301      	str	r3, [sp, #4]
 800caae:	4618      	mov	r0, r3
 800cab0:	468b      	mov	fp, r1
 800cab2:	4690      	mov	r8, r2
 800cab4:	f7f3 fb8c 	bl	80001d0 <strlen>
 800cab8:	9b01      	ldr	r3, [sp, #4]
 800caba:	f8db 2000 	ldr.w	r2, [fp]
 800cabe:	4403      	add	r3, r0
 800cac0:	4682      	mov	sl, r0
 800cac2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800cac6:	9305      	str	r3, [sp, #20]
 800cac8:	1c93      	adds	r3, r2, #2
 800caca:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cace:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cad2:	32fe      	adds	r2, #254	; 0xfe
 800cad4:	18d1      	adds	r1, r2, r3
 800cad6:	461f      	mov	r7, r3
 800cad8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cadc:	9100      	str	r1, [sp, #0]
 800cade:	2830      	cmp	r0, #48	; 0x30
 800cae0:	d0f8      	beq.n	800cad4 <__gethex+0x3c>
 800cae2:	f7ff ffc4 	bl	800ca6e <__hexdig_fun>
 800cae6:	4604      	mov	r4, r0
 800cae8:	2800      	cmp	r0, #0
 800caea:	d13a      	bne.n	800cb62 <__gethex+0xca>
 800caec:	9901      	ldr	r1, [sp, #4]
 800caee:	4652      	mov	r2, sl
 800caf0:	4638      	mov	r0, r7
 800caf2:	f001 fc28 	bl	800e346 <strncmp>
 800caf6:	4605      	mov	r5, r0
 800caf8:	2800      	cmp	r0, #0
 800cafa:	d168      	bne.n	800cbce <__gethex+0x136>
 800cafc:	f817 000a 	ldrb.w	r0, [r7, sl]
 800cb00:	eb07 060a 	add.w	r6, r7, sl
 800cb04:	f7ff ffb3 	bl	800ca6e <__hexdig_fun>
 800cb08:	2800      	cmp	r0, #0
 800cb0a:	d062      	beq.n	800cbd2 <__gethex+0x13a>
 800cb0c:	4633      	mov	r3, r6
 800cb0e:	7818      	ldrb	r0, [r3, #0]
 800cb10:	2830      	cmp	r0, #48	; 0x30
 800cb12:	461f      	mov	r7, r3
 800cb14:	f103 0301 	add.w	r3, r3, #1
 800cb18:	d0f9      	beq.n	800cb0e <__gethex+0x76>
 800cb1a:	f7ff ffa8 	bl	800ca6e <__hexdig_fun>
 800cb1e:	2301      	movs	r3, #1
 800cb20:	fab0 f480 	clz	r4, r0
 800cb24:	0964      	lsrs	r4, r4, #5
 800cb26:	4635      	mov	r5, r6
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	463a      	mov	r2, r7
 800cb2c:	4616      	mov	r6, r2
 800cb2e:	3201      	adds	r2, #1
 800cb30:	7830      	ldrb	r0, [r6, #0]
 800cb32:	f7ff ff9c 	bl	800ca6e <__hexdig_fun>
 800cb36:	2800      	cmp	r0, #0
 800cb38:	d1f8      	bne.n	800cb2c <__gethex+0x94>
 800cb3a:	9901      	ldr	r1, [sp, #4]
 800cb3c:	4652      	mov	r2, sl
 800cb3e:	4630      	mov	r0, r6
 800cb40:	f001 fc01 	bl	800e346 <strncmp>
 800cb44:	b980      	cbnz	r0, 800cb68 <__gethex+0xd0>
 800cb46:	b94d      	cbnz	r5, 800cb5c <__gethex+0xc4>
 800cb48:	eb06 050a 	add.w	r5, r6, sl
 800cb4c:	462a      	mov	r2, r5
 800cb4e:	4616      	mov	r6, r2
 800cb50:	3201      	adds	r2, #1
 800cb52:	7830      	ldrb	r0, [r6, #0]
 800cb54:	f7ff ff8b 	bl	800ca6e <__hexdig_fun>
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d1f8      	bne.n	800cb4e <__gethex+0xb6>
 800cb5c:	1bad      	subs	r5, r5, r6
 800cb5e:	00ad      	lsls	r5, r5, #2
 800cb60:	e004      	b.n	800cb6c <__gethex+0xd4>
 800cb62:	2400      	movs	r4, #0
 800cb64:	4625      	mov	r5, r4
 800cb66:	e7e0      	b.n	800cb2a <__gethex+0x92>
 800cb68:	2d00      	cmp	r5, #0
 800cb6a:	d1f7      	bne.n	800cb5c <__gethex+0xc4>
 800cb6c:	7833      	ldrb	r3, [r6, #0]
 800cb6e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cb72:	2b50      	cmp	r3, #80	; 0x50
 800cb74:	d13b      	bne.n	800cbee <__gethex+0x156>
 800cb76:	7873      	ldrb	r3, [r6, #1]
 800cb78:	2b2b      	cmp	r3, #43	; 0x2b
 800cb7a:	d02c      	beq.n	800cbd6 <__gethex+0x13e>
 800cb7c:	2b2d      	cmp	r3, #45	; 0x2d
 800cb7e:	d02e      	beq.n	800cbde <__gethex+0x146>
 800cb80:	1c71      	adds	r1, r6, #1
 800cb82:	f04f 0900 	mov.w	r9, #0
 800cb86:	7808      	ldrb	r0, [r1, #0]
 800cb88:	f7ff ff71 	bl	800ca6e <__hexdig_fun>
 800cb8c:	1e43      	subs	r3, r0, #1
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	2b18      	cmp	r3, #24
 800cb92:	d82c      	bhi.n	800cbee <__gethex+0x156>
 800cb94:	f1a0 0210 	sub.w	r2, r0, #16
 800cb98:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cb9c:	f7ff ff67 	bl	800ca6e <__hexdig_fun>
 800cba0:	1e43      	subs	r3, r0, #1
 800cba2:	b2db      	uxtb	r3, r3
 800cba4:	2b18      	cmp	r3, #24
 800cba6:	d91d      	bls.n	800cbe4 <__gethex+0x14c>
 800cba8:	f1b9 0f00 	cmp.w	r9, #0
 800cbac:	d000      	beq.n	800cbb0 <__gethex+0x118>
 800cbae:	4252      	negs	r2, r2
 800cbb0:	4415      	add	r5, r2
 800cbb2:	f8cb 1000 	str.w	r1, [fp]
 800cbb6:	b1e4      	cbz	r4, 800cbf2 <__gethex+0x15a>
 800cbb8:	9b00      	ldr	r3, [sp, #0]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	bf14      	ite	ne
 800cbbe:	2700      	movne	r7, #0
 800cbc0:	2706      	moveq	r7, #6
 800cbc2:	4638      	mov	r0, r7
 800cbc4:	b009      	add	sp, #36	; 0x24
 800cbc6:	ecbd 8b02 	vpop	{d8}
 800cbca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbce:	463e      	mov	r6, r7
 800cbd0:	4625      	mov	r5, r4
 800cbd2:	2401      	movs	r4, #1
 800cbd4:	e7ca      	b.n	800cb6c <__gethex+0xd4>
 800cbd6:	f04f 0900 	mov.w	r9, #0
 800cbda:	1cb1      	adds	r1, r6, #2
 800cbdc:	e7d3      	b.n	800cb86 <__gethex+0xee>
 800cbde:	f04f 0901 	mov.w	r9, #1
 800cbe2:	e7fa      	b.n	800cbda <__gethex+0x142>
 800cbe4:	230a      	movs	r3, #10
 800cbe6:	fb03 0202 	mla	r2, r3, r2, r0
 800cbea:	3a10      	subs	r2, #16
 800cbec:	e7d4      	b.n	800cb98 <__gethex+0x100>
 800cbee:	4631      	mov	r1, r6
 800cbf0:	e7df      	b.n	800cbb2 <__gethex+0x11a>
 800cbf2:	1bf3      	subs	r3, r6, r7
 800cbf4:	3b01      	subs	r3, #1
 800cbf6:	4621      	mov	r1, r4
 800cbf8:	2b07      	cmp	r3, #7
 800cbfa:	dc0b      	bgt.n	800cc14 <__gethex+0x17c>
 800cbfc:	ee18 0a10 	vmov	r0, s16
 800cc00:	f000 fad8 	bl	800d1b4 <_Balloc>
 800cc04:	4604      	mov	r4, r0
 800cc06:	b940      	cbnz	r0, 800cc1a <__gethex+0x182>
 800cc08:	4b5d      	ldr	r3, [pc, #372]	; (800cd80 <__gethex+0x2e8>)
 800cc0a:	4602      	mov	r2, r0
 800cc0c:	21de      	movs	r1, #222	; 0xde
 800cc0e:	485d      	ldr	r0, [pc, #372]	; (800cd84 <__gethex+0x2ec>)
 800cc10:	f001 fbcc 	bl	800e3ac <__assert_func>
 800cc14:	3101      	adds	r1, #1
 800cc16:	105b      	asrs	r3, r3, #1
 800cc18:	e7ee      	b.n	800cbf8 <__gethex+0x160>
 800cc1a:	f100 0914 	add.w	r9, r0, #20
 800cc1e:	f04f 0b00 	mov.w	fp, #0
 800cc22:	f1ca 0301 	rsb	r3, sl, #1
 800cc26:	f8cd 9008 	str.w	r9, [sp, #8]
 800cc2a:	f8cd b000 	str.w	fp, [sp]
 800cc2e:	9306      	str	r3, [sp, #24]
 800cc30:	42b7      	cmp	r7, r6
 800cc32:	d340      	bcc.n	800ccb6 <__gethex+0x21e>
 800cc34:	9802      	ldr	r0, [sp, #8]
 800cc36:	9b00      	ldr	r3, [sp, #0]
 800cc38:	f840 3b04 	str.w	r3, [r0], #4
 800cc3c:	eba0 0009 	sub.w	r0, r0, r9
 800cc40:	1080      	asrs	r0, r0, #2
 800cc42:	0146      	lsls	r6, r0, #5
 800cc44:	6120      	str	r0, [r4, #16]
 800cc46:	4618      	mov	r0, r3
 800cc48:	f000 fba6 	bl	800d398 <__hi0bits>
 800cc4c:	1a30      	subs	r0, r6, r0
 800cc4e:	f8d8 6000 	ldr.w	r6, [r8]
 800cc52:	42b0      	cmp	r0, r6
 800cc54:	dd63      	ble.n	800cd1e <__gethex+0x286>
 800cc56:	1b87      	subs	r7, r0, r6
 800cc58:	4639      	mov	r1, r7
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	f000 ff4a 	bl	800daf4 <__any_on>
 800cc60:	4682      	mov	sl, r0
 800cc62:	b1a8      	cbz	r0, 800cc90 <__gethex+0x1f8>
 800cc64:	1e7b      	subs	r3, r7, #1
 800cc66:	1159      	asrs	r1, r3, #5
 800cc68:	f003 021f 	and.w	r2, r3, #31
 800cc6c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cc70:	f04f 0a01 	mov.w	sl, #1
 800cc74:	fa0a f202 	lsl.w	r2, sl, r2
 800cc78:	420a      	tst	r2, r1
 800cc7a:	d009      	beq.n	800cc90 <__gethex+0x1f8>
 800cc7c:	4553      	cmp	r3, sl
 800cc7e:	dd05      	ble.n	800cc8c <__gethex+0x1f4>
 800cc80:	1eb9      	subs	r1, r7, #2
 800cc82:	4620      	mov	r0, r4
 800cc84:	f000 ff36 	bl	800daf4 <__any_on>
 800cc88:	2800      	cmp	r0, #0
 800cc8a:	d145      	bne.n	800cd18 <__gethex+0x280>
 800cc8c:	f04f 0a02 	mov.w	sl, #2
 800cc90:	4639      	mov	r1, r7
 800cc92:	4620      	mov	r0, r4
 800cc94:	f7ff fe99 	bl	800c9ca <rshift>
 800cc98:	443d      	add	r5, r7
 800cc9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cc9e:	42ab      	cmp	r3, r5
 800cca0:	da4c      	bge.n	800cd3c <__gethex+0x2a4>
 800cca2:	ee18 0a10 	vmov	r0, s16
 800cca6:	4621      	mov	r1, r4
 800cca8:	f000 fac4 	bl	800d234 <_Bfree>
 800ccac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ccae:	2300      	movs	r3, #0
 800ccb0:	6013      	str	r3, [r2, #0]
 800ccb2:	27a3      	movs	r7, #163	; 0xa3
 800ccb4:	e785      	b.n	800cbc2 <__gethex+0x12a>
 800ccb6:	1e73      	subs	r3, r6, #1
 800ccb8:	9a05      	ldr	r2, [sp, #20]
 800ccba:	9303      	str	r3, [sp, #12]
 800ccbc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ccc0:	4293      	cmp	r3, r2
 800ccc2:	d019      	beq.n	800ccf8 <__gethex+0x260>
 800ccc4:	f1bb 0f20 	cmp.w	fp, #32
 800ccc8:	d107      	bne.n	800ccda <__gethex+0x242>
 800ccca:	9b02      	ldr	r3, [sp, #8]
 800cccc:	9a00      	ldr	r2, [sp, #0]
 800ccce:	f843 2b04 	str.w	r2, [r3], #4
 800ccd2:	9302      	str	r3, [sp, #8]
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	9300      	str	r3, [sp, #0]
 800ccd8:	469b      	mov	fp, r3
 800ccda:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ccde:	f7ff fec6 	bl	800ca6e <__hexdig_fun>
 800cce2:	9b00      	ldr	r3, [sp, #0]
 800cce4:	f000 000f 	and.w	r0, r0, #15
 800cce8:	fa00 f00b 	lsl.w	r0, r0, fp
 800ccec:	4303      	orrs	r3, r0
 800ccee:	9300      	str	r3, [sp, #0]
 800ccf0:	f10b 0b04 	add.w	fp, fp, #4
 800ccf4:	9b03      	ldr	r3, [sp, #12]
 800ccf6:	e00d      	b.n	800cd14 <__gethex+0x27c>
 800ccf8:	9b03      	ldr	r3, [sp, #12]
 800ccfa:	9a06      	ldr	r2, [sp, #24]
 800ccfc:	4413      	add	r3, r2
 800ccfe:	42bb      	cmp	r3, r7
 800cd00:	d3e0      	bcc.n	800ccc4 <__gethex+0x22c>
 800cd02:	4618      	mov	r0, r3
 800cd04:	9901      	ldr	r1, [sp, #4]
 800cd06:	9307      	str	r3, [sp, #28]
 800cd08:	4652      	mov	r2, sl
 800cd0a:	f001 fb1c 	bl	800e346 <strncmp>
 800cd0e:	9b07      	ldr	r3, [sp, #28]
 800cd10:	2800      	cmp	r0, #0
 800cd12:	d1d7      	bne.n	800ccc4 <__gethex+0x22c>
 800cd14:	461e      	mov	r6, r3
 800cd16:	e78b      	b.n	800cc30 <__gethex+0x198>
 800cd18:	f04f 0a03 	mov.w	sl, #3
 800cd1c:	e7b8      	b.n	800cc90 <__gethex+0x1f8>
 800cd1e:	da0a      	bge.n	800cd36 <__gethex+0x29e>
 800cd20:	1a37      	subs	r7, r6, r0
 800cd22:	4621      	mov	r1, r4
 800cd24:	ee18 0a10 	vmov	r0, s16
 800cd28:	463a      	mov	r2, r7
 800cd2a:	f000 fc9f 	bl	800d66c <__lshift>
 800cd2e:	1bed      	subs	r5, r5, r7
 800cd30:	4604      	mov	r4, r0
 800cd32:	f100 0914 	add.w	r9, r0, #20
 800cd36:	f04f 0a00 	mov.w	sl, #0
 800cd3a:	e7ae      	b.n	800cc9a <__gethex+0x202>
 800cd3c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cd40:	42a8      	cmp	r0, r5
 800cd42:	dd72      	ble.n	800ce2a <__gethex+0x392>
 800cd44:	1b45      	subs	r5, r0, r5
 800cd46:	42ae      	cmp	r6, r5
 800cd48:	dc36      	bgt.n	800cdb8 <__gethex+0x320>
 800cd4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cd4e:	2b02      	cmp	r3, #2
 800cd50:	d02a      	beq.n	800cda8 <__gethex+0x310>
 800cd52:	2b03      	cmp	r3, #3
 800cd54:	d02c      	beq.n	800cdb0 <__gethex+0x318>
 800cd56:	2b01      	cmp	r3, #1
 800cd58:	d11c      	bne.n	800cd94 <__gethex+0x2fc>
 800cd5a:	42ae      	cmp	r6, r5
 800cd5c:	d11a      	bne.n	800cd94 <__gethex+0x2fc>
 800cd5e:	2e01      	cmp	r6, #1
 800cd60:	d112      	bne.n	800cd88 <__gethex+0x2f0>
 800cd62:	9a04      	ldr	r2, [sp, #16]
 800cd64:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cd68:	6013      	str	r3, [r2, #0]
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	6123      	str	r3, [r4, #16]
 800cd6e:	f8c9 3000 	str.w	r3, [r9]
 800cd72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cd74:	2762      	movs	r7, #98	; 0x62
 800cd76:	601c      	str	r4, [r3, #0]
 800cd78:	e723      	b.n	800cbc2 <__gethex+0x12a>
 800cd7a:	bf00      	nop
 800cd7c:	08010e04 	.word	0x08010e04
 800cd80:	08010d28 	.word	0x08010d28
 800cd84:	08010d9c 	.word	0x08010d9c
 800cd88:	1e71      	subs	r1, r6, #1
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	f000 feb2 	bl	800daf4 <__any_on>
 800cd90:	2800      	cmp	r0, #0
 800cd92:	d1e6      	bne.n	800cd62 <__gethex+0x2ca>
 800cd94:	ee18 0a10 	vmov	r0, s16
 800cd98:	4621      	mov	r1, r4
 800cd9a:	f000 fa4b 	bl	800d234 <_Bfree>
 800cd9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cda0:	2300      	movs	r3, #0
 800cda2:	6013      	str	r3, [r2, #0]
 800cda4:	2750      	movs	r7, #80	; 0x50
 800cda6:	e70c      	b.n	800cbc2 <__gethex+0x12a>
 800cda8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d1f2      	bne.n	800cd94 <__gethex+0x2fc>
 800cdae:	e7d8      	b.n	800cd62 <__gethex+0x2ca>
 800cdb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d1d5      	bne.n	800cd62 <__gethex+0x2ca>
 800cdb6:	e7ed      	b.n	800cd94 <__gethex+0x2fc>
 800cdb8:	1e6f      	subs	r7, r5, #1
 800cdba:	f1ba 0f00 	cmp.w	sl, #0
 800cdbe:	d131      	bne.n	800ce24 <__gethex+0x38c>
 800cdc0:	b127      	cbz	r7, 800cdcc <__gethex+0x334>
 800cdc2:	4639      	mov	r1, r7
 800cdc4:	4620      	mov	r0, r4
 800cdc6:	f000 fe95 	bl	800daf4 <__any_on>
 800cdca:	4682      	mov	sl, r0
 800cdcc:	117b      	asrs	r3, r7, #5
 800cdce:	2101      	movs	r1, #1
 800cdd0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cdd4:	f007 071f 	and.w	r7, r7, #31
 800cdd8:	fa01 f707 	lsl.w	r7, r1, r7
 800cddc:	421f      	tst	r7, r3
 800cdde:	4629      	mov	r1, r5
 800cde0:	4620      	mov	r0, r4
 800cde2:	bf18      	it	ne
 800cde4:	f04a 0a02 	orrne.w	sl, sl, #2
 800cde8:	1b76      	subs	r6, r6, r5
 800cdea:	f7ff fdee 	bl	800c9ca <rshift>
 800cdee:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cdf2:	2702      	movs	r7, #2
 800cdf4:	f1ba 0f00 	cmp.w	sl, #0
 800cdf8:	d048      	beq.n	800ce8c <__gethex+0x3f4>
 800cdfa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cdfe:	2b02      	cmp	r3, #2
 800ce00:	d015      	beq.n	800ce2e <__gethex+0x396>
 800ce02:	2b03      	cmp	r3, #3
 800ce04:	d017      	beq.n	800ce36 <__gethex+0x39e>
 800ce06:	2b01      	cmp	r3, #1
 800ce08:	d109      	bne.n	800ce1e <__gethex+0x386>
 800ce0a:	f01a 0f02 	tst.w	sl, #2
 800ce0e:	d006      	beq.n	800ce1e <__gethex+0x386>
 800ce10:	f8d9 0000 	ldr.w	r0, [r9]
 800ce14:	ea4a 0a00 	orr.w	sl, sl, r0
 800ce18:	f01a 0f01 	tst.w	sl, #1
 800ce1c:	d10e      	bne.n	800ce3c <__gethex+0x3a4>
 800ce1e:	f047 0710 	orr.w	r7, r7, #16
 800ce22:	e033      	b.n	800ce8c <__gethex+0x3f4>
 800ce24:	f04f 0a01 	mov.w	sl, #1
 800ce28:	e7d0      	b.n	800cdcc <__gethex+0x334>
 800ce2a:	2701      	movs	r7, #1
 800ce2c:	e7e2      	b.n	800cdf4 <__gethex+0x35c>
 800ce2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce30:	f1c3 0301 	rsb	r3, r3, #1
 800ce34:	9315      	str	r3, [sp, #84]	; 0x54
 800ce36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d0f0      	beq.n	800ce1e <__gethex+0x386>
 800ce3c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ce40:	f104 0314 	add.w	r3, r4, #20
 800ce44:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ce48:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ce4c:	f04f 0c00 	mov.w	ip, #0
 800ce50:	4618      	mov	r0, r3
 800ce52:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce56:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ce5a:	d01c      	beq.n	800ce96 <__gethex+0x3fe>
 800ce5c:	3201      	adds	r2, #1
 800ce5e:	6002      	str	r2, [r0, #0]
 800ce60:	2f02      	cmp	r7, #2
 800ce62:	f104 0314 	add.w	r3, r4, #20
 800ce66:	d13f      	bne.n	800cee8 <__gethex+0x450>
 800ce68:	f8d8 2000 	ldr.w	r2, [r8]
 800ce6c:	3a01      	subs	r2, #1
 800ce6e:	42b2      	cmp	r2, r6
 800ce70:	d10a      	bne.n	800ce88 <__gethex+0x3f0>
 800ce72:	1171      	asrs	r1, r6, #5
 800ce74:	2201      	movs	r2, #1
 800ce76:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce7a:	f006 061f 	and.w	r6, r6, #31
 800ce7e:	fa02 f606 	lsl.w	r6, r2, r6
 800ce82:	421e      	tst	r6, r3
 800ce84:	bf18      	it	ne
 800ce86:	4617      	movne	r7, r2
 800ce88:	f047 0720 	orr.w	r7, r7, #32
 800ce8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ce8e:	601c      	str	r4, [r3, #0]
 800ce90:	9b04      	ldr	r3, [sp, #16]
 800ce92:	601d      	str	r5, [r3, #0]
 800ce94:	e695      	b.n	800cbc2 <__gethex+0x12a>
 800ce96:	4299      	cmp	r1, r3
 800ce98:	f843 cc04 	str.w	ip, [r3, #-4]
 800ce9c:	d8d8      	bhi.n	800ce50 <__gethex+0x3b8>
 800ce9e:	68a3      	ldr	r3, [r4, #8]
 800cea0:	459b      	cmp	fp, r3
 800cea2:	db19      	blt.n	800ced8 <__gethex+0x440>
 800cea4:	6861      	ldr	r1, [r4, #4]
 800cea6:	ee18 0a10 	vmov	r0, s16
 800ceaa:	3101      	adds	r1, #1
 800ceac:	f000 f982 	bl	800d1b4 <_Balloc>
 800ceb0:	4681      	mov	r9, r0
 800ceb2:	b918      	cbnz	r0, 800cebc <__gethex+0x424>
 800ceb4:	4b1a      	ldr	r3, [pc, #104]	; (800cf20 <__gethex+0x488>)
 800ceb6:	4602      	mov	r2, r0
 800ceb8:	2184      	movs	r1, #132	; 0x84
 800ceba:	e6a8      	b.n	800cc0e <__gethex+0x176>
 800cebc:	6922      	ldr	r2, [r4, #16]
 800cebe:	3202      	adds	r2, #2
 800cec0:	f104 010c 	add.w	r1, r4, #12
 800cec4:	0092      	lsls	r2, r2, #2
 800cec6:	300c      	adds	r0, #12
 800cec8:	f7fc fe62 	bl	8009b90 <memcpy>
 800cecc:	4621      	mov	r1, r4
 800cece:	ee18 0a10 	vmov	r0, s16
 800ced2:	f000 f9af 	bl	800d234 <_Bfree>
 800ced6:	464c      	mov	r4, r9
 800ced8:	6923      	ldr	r3, [r4, #16]
 800ceda:	1c5a      	adds	r2, r3, #1
 800cedc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cee0:	6122      	str	r2, [r4, #16]
 800cee2:	2201      	movs	r2, #1
 800cee4:	615a      	str	r2, [r3, #20]
 800cee6:	e7bb      	b.n	800ce60 <__gethex+0x3c8>
 800cee8:	6922      	ldr	r2, [r4, #16]
 800ceea:	455a      	cmp	r2, fp
 800ceec:	dd0b      	ble.n	800cf06 <__gethex+0x46e>
 800ceee:	2101      	movs	r1, #1
 800cef0:	4620      	mov	r0, r4
 800cef2:	f7ff fd6a 	bl	800c9ca <rshift>
 800cef6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cefa:	3501      	adds	r5, #1
 800cefc:	42ab      	cmp	r3, r5
 800cefe:	f6ff aed0 	blt.w	800cca2 <__gethex+0x20a>
 800cf02:	2701      	movs	r7, #1
 800cf04:	e7c0      	b.n	800ce88 <__gethex+0x3f0>
 800cf06:	f016 061f 	ands.w	r6, r6, #31
 800cf0a:	d0fa      	beq.n	800cf02 <__gethex+0x46a>
 800cf0c:	4453      	add	r3, sl
 800cf0e:	f1c6 0620 	rsb	r6, r6, #32
 800cf12:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cf16:	f000 fa3f 	bl	800d398 <__hi0bits>
 800cf1a:	42b0      	cmp	r0, r6
 800cf1c:	dbe7      	blt.n	800ceee <__gethex+0x456>
 800cf1e:	e7f0      	b.n	800cf02 <__gethex+0x46a>
 800cf20:	08010d28 	.word	0x08010d28

0800cf24 <L_shift>:
 800cf24:	f1c2 0208 	rsb	r2, r2, #8
 800cf28:	0092      	lsls	r2, r2, #2
 800cf2a:	b570      	push	{r4, r5, r6, lr}
 800cf2c:	f1c2 0620 	rsb	r6, r2, #32
 800cf30:	6843      	ldr	r3, [r0, #4]
 800cf32:	6804      	ldr	r4, [r0, #0]
 800cf34:	fa03 f506 	lsl.w	r5, r3, r6
 800cf38:	432c      	orrs	r4, r5
 800cf3a:	40d3      	lsrs	r3, r2
 800cf3c:	6004      	str	r4, [r0, #0]
 800cf3e:	f840 3f04 	str.w	r3, [r0, #4]!
 800cf42:	4288      	cmp	r0, r1
 800cf44:	d3f4      	bcc.n	800cf30 <L_shift+0xc>
 800cf46:	bd70      	pop	{r4, r5, r6, pc}

0800cf48 <__match>:
 800cf48:	b530      	push	{r4, r5, lr}
 800cf4a:	6803      	ldr	r3, [r0, #0]
 800cf4c:	3301      	adds	r3, #1
 800cf4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf52:	b914      	cbnz	r4, 800cf5a <__match+0x12>
 800cf54:	6003      	str	r3, [r0, #0]
 800cf56:	2001      	movs	r0, #1
 800cf58:	bd30      	pop	{r4, r5, pc}
 800cf5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf5e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cf62:	2d19      	cmp	r5, #25
 800cf64:	bf98      	it	ls
 800cf66:	3220      	addls	r2, #32
 800cf68:	42a2      	cmp	r2, r4
 800cf6a:	d0f0      	beq.n	800cf4e <__match+0x6>
 800cf6c:	2000      	movs	r0, #0
 800cf6e:	e7f3      	b.n	800cf58 <__match+0x10>

0800cf70 <__hexnan>:
 800cf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf74:	680b      	ldr	r3, [r1, #0]
 800cf76:	115e      	asrs	r6, r3, #5
 800cf78:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cf7c:	f013 031f 	ands.w	r3, r3, #31
 800cf80:	b087      	sub	sp, #28
 800cf82:	bf18      	it	ne
 800cf84:	3604      	addne	r6, #4
 800cf86:	2500      	movs	r5, #0
 800cf88:	1f37      	subs	r7, r6, #4
 800cf8a:	4690      	mov	r8, r2
 800cf8c:	6802      	ldr	r2, [r0, #0]
 800cf8e:	9301      	str	r3, [sp, #4]
 800cf90:	4682      	mov	sl, r0
 800cf92:	f846 5c04 	str.w	r5, [r6, #-4]
 800cf96:	46b9      	mov	r9, r7
 800cf98:	463c      	mov	r4, r7
 800cf9a:	9502      	str	r5, [sp, #8]
 800cf9c:	46ab      	mov	fp, r5
 800cf9e:	7851      	ldrb	r1, [r2, #1]
 800cfa0:	1c53      	adds	r3, r2, #1
 800cfa2:	9303      	str	r3, [sp, #12]
 800cfa4:	b341      	cbz	r1, 800cff8 <__hexnan+0x88>
 800cfa6:	4608      	mov	r0, r1
 800cfa8:	9205      	str	r2, [sp, #20]
 800cfaa:	9104      	str	r1, [sp, #16]
 800cfac:	f7ff fd5f 	bl	800ca6e <__hexdig_fun>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	d14f      	bne.n	800d054 <__hexnan+0xe4>
 800cfb4:	9904      	ldr	r1, [sp, #16]
 800cfb6:	9a05      	ldr	r2, [sp, #20]
 800cfb8:	2920      	cmp	r1, #32
 800cfba:	d818      	bhi.n	800cfee <__hexnan+0x7e>
 800cfbc:	9b02      	ldr	r3, [sp, #8]
 800cfbe:	459b      	cmp	fp, r3
 800cfc0:	dd13      	ble.n	800cfea <__hexnan+0x7a>
 800cfc2:	454c      	cmp	r4, r9
 800cfc4:	d206      	bcs.n	800cfd4 <__hexnan+0x64>
 800cfc6:	2d07      	cmp	r5, #7
 800cfc8:	dc04      	bgt.n	800cfd4 <__hexnan+0x64>
 800cfca:	462a      	mov	r2, r5
 800cfcc:	4649      	mov	r1, r9
 800cfce:	4620      	mov	r0, r4
 800cfd0:	f7ff ffa8 	bl	800cf24 <L_shift>
 800cfd4:	4544      	cmp	r4, r8
 800cfd6:	d950      	bls.n	800d07a <__hexnan+0x10a>
 800cfd8:	2300      	movs	r3, #0
 800cfda:	f1a4 0904 	sub.w	r9, r4, #4
 800cfde:	f844 3c04 	str.w	r3, [r4, #-4]
 800cfe2:	f8cd b008 	str.w	fp, [sp, #8]
 800cfe6:	464c      	mov	r4, r9
 800cfe8:	461d      	mov	r5, r3
 800cfea:	9a03      	ldr	r2, [sp, #12]
 800cfec:	e7d7      	b.n	800cf9e <__hexnan+0x2e>
 800cfee:	2929      	cmp	r1, #41	; 0x29
 800cff0:	d156      	bne.n	800d0a0 <__hexnan+0x130>
 800cff2:	3202      	adds	r2, #2
 800cff4:	f8ca 2000 	str.w	r2, [sl]
 800cff8:	f1bb 0f00 	cmp.w	fp, #0
 800cffc:	d050      	beq.n	800d0a0 <__hexnan+0x130>
 800cffe:	454c      	cmp	r4, r9
 800d000:	d206      	bcs.n	800d010 <__hexnan+0xa0>
 800d002:	2d07      	cmp	r5, #7
 800d004:	dc04      	bgt.n	800d010 <__hexnan+0xa0>
 800d006:	462a      	mov	r2, r5
 800d008:	4649      	mov	r1, r9
 800d00a:	4620      	mov	r0, r4
 800d00c:	f7ff ff8a 	bl	800cf24 <L_shift>
 800d010:	4544      	cmp	r4, r8
 800d012:	d934      	bls.n	800d07e <__hexnan+0x10e>
 800d014:	f1a8 0204 	sub.w	r2, r8, #4
 800d018:	4623      	mov	r3, r4
 800d01a:	f853 1b04 	ldr.w	r1, [r3], #4
 800d01e:	f842 1f04 	str.w	r1, [r2, #4]!
 800d022:	429f      	cmp	r7, r3
 800d024:	d2f9      	bcs.n	800d01a <__hexnan+0xaa>
 800d026:	1b3b      	subs	r3, r7, r4
 800d028:	f023 0303 	bic.w	r3, r3, #3
 800d02c:	3304      	adds	r3, #4
 800d02e:	3401      	adds	r4, #1
 800d030:	3e03      	subs	r6, #3
 800d032:	42b4      	cmp	r4, r6
 800d034:	bf88      	it	hi
 800d036:	2304      	movhi	r3, #4
 800d038:	4443      	add	r3, r8
 800d03a:	2200      	movs	r2, #0
 800d03c:	f843 2b04 	str.w	r2, [r3], #4
 800d040:	429f      	cmp	r7, r3
 800d042:	d2fb      	bcs.n	800d03c <__hexnan+0xcc>
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	b91b      	cbnz	r3, 800d050 <__hexnan+0xe0>
 800d048:	4547      	cmp	r7, r8
 800d04a:	d127      	bne.n	800d09c <__hexnan+0x12c>
 800d04c:	2301      	movs	r3, #1
 800d04e:	603b      	str	r3, [r7, #0]
 800d050:	2005      	movs	r0, #5
 800d052:	e026      	b.n	800d0a2 <__hexnan+0x132>
 800d054:	3501      	adds	r5, #1
 800d056:	2d08      	cmp	r5, #8
 800d058:	f10b 0b01 	add.w	fp, fp, #1
 800d05c:	dd06      	ble.n	800d06c <__hexnan+0xfc>
 800d05e:	4544      	cmp	r4, r8
 800d060:	d9c3      	bls.n	800cfea <__hexnan+0x7a>
 800d062:	2300      	movs	r3, #0
 800d064:	f844 3c04 	str.w	r3, [r4, #-4]
 800d068:	2501      	movs	r5, #1
 800d06a:	3c04      	subs	r4, #4
 800d06c:	6822      	ldr	r2, [r4, #0]
 800d06e:	f000 000f 	and.w	r0, r0, #15
 800d072:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d076:	6022      	str	r2, [r4, #0]
 800d078:	e7b7      	b.n	800cfea <__hexnan+0x7a>
 800d07a:	2508      	movs	r5, #8
 800d07c:	e7b5      	b.n	800cfea <__hexnan+0x7a>
 800d07e:	9b01      	ldr	r3, [sp, #4]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d0df      	beq.n	800d044 <__hexnan+0xd4>
 800d084:	f04f 32ff 	mov.w	r2, #4294967295
 800d088:	f1c3 0320 	rsb	r3, r3, #32
 800d08c:	fa22 f303 	lsr.w	r3, r2, r3
 800d090:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d094:	401a      	ands	r2, r3
 800d096:	f846 2c04 	str.w	r2, [r6, #-4]
 800d09a:	e7d3      	b.n	800d044 <__hexnan+0xd4>
 800d09c:	3f04      	subs	r7, #4
 800d09e:	e7d1      	b.n	800d044 <__hexnan+0xd4>
 800d0a0:	2004      	movs	r0, #4
 800d0a2:	b007      	add	sp, #28
 800d0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d0a8 <_localeconv_r>:
 800d0a8:	4800      	ldr	r0, [pc, #0]	; (800d0ac <_localeconv_r+0x4>)
 800d0aa:	4770      	bx	lr
 800d0ac:	20000168 	.word	0x20000168

0800d0b0 <__retarget_lock_init_recursive>:
 800d0b0:	4770      	bx	lr

0800d0b2 <__retarget_lock_acquire_recursive>:
 800d0b2:	4770      	bx	lr

0800d0b4 <__retarget_lock_release_recursive>:
 800d0b4:	4770      	bx	lr

0800d0b6 <__swhatbuf_r>:
 800d0b6:	b570      	push	{r4, r5, r6, lr}
 800d0b8:	460e      	mov	r6, r1
 800d0ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0be:	2900      	cmp	r1, #0
 800d0c0:	b096      	sub	sp, #88	; 0x58
 800d0c2:	4614      	mov	r4, r2
 800d0c4:	461d      	mov	r5, r3
 800d0c6:	da08      	bge.n	800d0da <__swhatbuf_r+0x24>
 800d0c8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	602a      	str	r2, [r5, #0]
 800d0d0:	061a      	lsls	r2, r3, #24
 800d0d2:	d410      	bmi.n	800d0f6 <__swhatbuf_r+0x40>
 800d0d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0d8:	e00e      	b.n	800d0f8 <__swhatbuf_r+0x42>
 800d0da:	466a      	mov	r2, sp
 800d0dc:	f001 f9a6 	bl	800e42c <_fstat_r>
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	dbf1      	blt.n	800d0c8 <__swhatbuf_r+0x12>
 800d0e4:	9a01      	ldr	r2, [sp, #4]
 800d0e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d0ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d0ee:	425a      	negs	r2, r3
 800d0f0:	415a      	adcs	r2, r3
 800d0f2:	602a      	str	r2, [r5, #0]
 800d0f4:	e7ee      	b.n	800d0d4 <__swhatbuf_r+0x1e>
 800d0f6:	2340      	movs	r3, #64	; 0x40
 800d0f8:	2000      	movs	r0, #0
 800d0fa:	6023      	str	r3, [r4, #0]
 800d0fc:	b016      	add	sp, #88	; 0x58
 800d0fe:	bd70      	pop	{r4, r5, r6, pc}

0800d100 <__smakebuf_r>:
 800d100:	898b      	ldrh	r3, [r1, #12]
 800d102:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d104:	079d      	lsls	r5, r3, #30
 800d106:	4606      	mov	r6, r0
 800d108:	460c      	mov	r4, r1
 800d10a:	d507      	bpl.n	800d11c <__smakebuf_r+0x1c>
 800d10c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d110:	6023      	str	r3, [r4, #0]
 800d112:	6123      	str	r3, [r4, #16]
 800d114:	2301      	movs	r3, #1
 800d116:	6163      	str	r3, [r4, #20]
 800d118:	b002      	add	sp, #8
 800d11a:	bd70      	pop	{r4, r5, r6, pc}
 800d11c:	ab01      	add	r3, sp, #4
 800d11e:	466a      	mov	r2, sp
 800d120:	f7ff ffc9 	bl	800d0b6 <__swhatbuf_r>
 800d124:	9900      	ldr	r1, [sp, #0]
 800d126:	4605      	mov	r5, r0
 800d128:	4630      	mov	r0, r6
 800d12a:	f000 fd87 	bl	800dc3c <_malloc_r>
 800d12e:	b948      	cbnz	r0, 800d144 <__smakebuf_r+0x44>
 800d130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d134:	059a      	lsls	r2, r3, #22
 800d136:	d4ef      	bmi.n	800d118 <__smakebuf_r+0x18>
 800d138:	f023 0303 	bic.w	r3, r3, #3
 800d13c:	f043 0302 	orr.w	r3, r3, #2
 800d140:	81a3      	strh	r3, [r4, #12]
 800d142:	e7e3      	b.n	800d10c <__smakebuf_r+0xc>
 800d144:	4b0d      	ldr	r3, [pc, #52]	; (800d17c <__smakebuf_r+0x7c>)
 800d146:	62b3      	str	r3, [r6, #40]	; 0x28
 800d148:	89a3      	ldrh	r3, [r4, #12]
 800d14a:	6020      	str	r0, [r4, #0]
 800d14c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d150:	81a3      	strh	r3, [r4, #12]
 800d152:	9b00      	ldr	r3, [sp, #0]
 800d154:	6163      	str	r3, [r4, #20]
 800d156:	9b01      	ldr	r3, [sp, #4]
 800d158:	6120      	str	r0, [r4, #16]
 800d15a:	b15b      	cbz	r3, 800d174 <__smakebuf_r+0x74>
 800d15c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d160:	4630      	mov	r0, r6
 800d162:	f001 f975 	bl	800e450 <_isatty_r>
 800d166:	b128      	cbz	r0, 800d174 <__smakebuf_r+0x74>
 800d168:	89a3      	ldrh	r3, [r4, #12]
 800d16a:	f023 0303 	bic.w	r3, r3, #3
 800d16e:	f043 0301 	orr.w	r3, r3, #1
 800d172:	81a3      	strh	r3, [r4, #12]
 800d174:	89a0      	ldrh	r0, [r4, #12]
 800d176:	4305      	orrs	r5, r0
 800d178:	81a5      	strh	r5, [r4, #12]
 800d17a:	e7cd      	b.n	800d118 <__smakebuf_r+0x18>
 800d17c:	0800c829 	.word	0x0800c829

0800d180 <malloc>:
 800d180:	4b02      	ldr	r3, [pc, #8]	; (800d18c <malloc+0xc>)
 800d182:	4601      	mov	r1, r0
 800d184:	6818      	ldr	r0, [r3, #0]
 800d186:	f000 bd59 	b.w	800dc3c <_malloc_r>
 800d18a:	bf00      	nop
 800d18c:	20000010 	.word	0x20000010

0800d190 <__ascii_mbtowc>:
 800d190:	b082      	sub	sp, #8
 800d192:	b901      	cbnz	r1, 800d196 <__ascii_mbtowc+0x6>
 800d194:	a901      	add	r1, sp, #4
 800d196:	b142      	cbz	r2, 800d1aa <__ascii_mbtowc+0x1a>
 800d198:	b14b      	cbz	r3, 800d1ae <__ascii_mbtowc+0x1e>
 800d19a:	7813      	ldrb	r3, [r2, #0]
 800d19c:	600b      	str	r3, [r1, #0]
 800d19e:	7812      	ldrb	r2, [r2, #0]
 800d1a0:	1e10      	subs	r0, r2, #0
 800d1a2:	bf18      	it	ne
 800d1a4:	2001      	movne	r0, #1
 800d1a6:	b002      	add	sp, #8
 800d1a8:	4770      	bx	lr
 800d1aa:	4610      	mov	r0, r2
 800d1ac:	e7fb      	b.n	800d1a6 <__ascii_mbtowc+0x16>
 800d1ae:	f06f 0001 	mvn.w	r0, #1
 800d1b2:	e7f8      	b.n	800d1a6 <__ascii_mbtowc+0x16>

0800d1b4 <_Balloc>:
 800d1b4:	b570      	push	{r4, r5, r6, lr}
 800d1b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d1b8:	4604      	mov	r4, r0
 800d1ba:	460d      	mov	r5, r1
 800d1bc:	b976      	cbnz	r6, 800d1dc <_Balloc+0x28>
 800d1be:	2010      	movs	r0, #16
 800d1c0:	f7ff ffde 	bl	800d180 <malloc>
 800d1c4:	4602      	mov	r2, r0
 800d1c6:	6260      	str	r0, [r4, #36]	; 0x24
 800d1c8:	b920      	cbnz	r0, 800d1d4 <_Balloc+0x20>
 800d1ca:	4b18      	ldr	r3, [pc, #96]	; (800d22c <_Balloc+0x78>)
 800d1cc:	4818      	ldr	r0, [pc, #96]	; (800d230 <_Balloc+0x7c>)
 800d1ce:	2166      	movs	r1, #102	; 0x66
 800d1d0:	f001 f8ec 	bl	800e3ac <__assert_func>
 800d1d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1d8:	6006      	str	r6, [r0, #0]
 800d1da:	60c6      	str	r6, [r0, #12]
 800d1dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d1de:	68f3      	ldr	r3, [r6, #12]
 800d1e0:	b183      	cbz	r3, 800d204 <_Balloc+0x50>
 800d1e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d1ea:	b9b8      	cbnz	r0, 800d21c <_Balloc+0x68>
 800d1ec:	2101      	movs	r1, #1
 800d1ee:	fa01 f605 	lsl.w	r6, r1, r5
 800d1f2:	1d72      	adds	r2, r6, #5
 800d1f4:	0092      	lsls	r2, r2, #2
 800d1f6:	4620      	mov	r0, r4
 800d1f8:	f000 fc9d 	bl	800db36 <_calloc_r>
 800d1fc:	b160      	cbz	r0, 800d218 <_Balloc+0x64>
 800d1fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d202:	e00e      	b.n	800d222 <_Balloc+0x6e>
 800d204:	2221      	movs	r2, #33	; 0x21
 800d206:	2104      	movs	r1, #4
 800d208:	4620      	mov	r0, r4
 800d20a:	f000 fc94 	bl	800db36 <_calloc_r>
 800d20e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d210:	60f0      	str	r0, [r6, #12]
 800d212:	68db      	ldr	r3, [r3, #12]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d1e4      	bne.n	800d1e2 <_Balloc+0x2e>
 800d218:	2000      	movs	r0, #0
 800d21a:	bd70      	pop	{r4, r5, r6, pc}
 800d21c:	6802      	ldr	r2, [r0, #0]
 800d21e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d222:	2300      	movs	r3, #0
 800d224:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d228:	e7f7      	b.n	800d21a <_Balloc+0x66>
 800d22a:	bf00      	nop
 800d22c:	08010cb6 	.word	0x08010cb6
 800d230:	08010e18 	.word	0x08010e18

0800d234 <_Bfree>:
 800d234:	b570      	push	{r4, r5, r6, lr}
 800d236:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d238:	4605      	mov	r5, r0
 800d23a:	460c      	mov	r4, r1
 800d23c:	b976      	cbnz	r6, 800d25c <_Bfree+0x28>
 800d23e:	2010      	movs	r0, #16
 800d240:	f7ff ff9e 	bl	800d180 <malloc>
 800d244:	4602      	mov	r2, r0
 800d246:	6268      	str	r0, [r5, #36]	; 0x24
 800d248:	b920      	cbnz	r0, 800d254 <_Bfree+0x20>
 800d24a:	4b09      	ldr	r3, [pc, #36]	; (800d270 <_Bfree+0x3c>)
 800d24c:	4809      	ldr	r0, [pc, #36]	; (800d274 <_Bfree+0x40>)
 800d24e:	218a      	movs	r1, #138	; 0x8a
 800d250:	f001 f8ac 	bl	800e3ac <__assert_func>
 800d254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d258:	6006      	str	r6, [r0, #0]
 800d25a:	60c6      	str	r6, [r0, #12]
 800d25c:	b13c      	cbz	r4, 800d26e <_Bfree+0x3a>
 800d25e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d260:	6862      	ldr	r2, [r4, #4]
 800d262:	68db      	ldr	r3, [r3, #12]
 800d264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d268:	6021      	str	r1, [r4, #0]
 800d26a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d26e:	bd70      	pop	{r4, r5, r6, pc}
 800d270:	08010cb6 	.word	0x08010cb6
 800d274:	08010e18 	.word	0x08010e18

0800d278 <__multadd>:
 800d278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d27c:	690d      	ldr	r5, [r1, #16]
 800d27e:	4607      	mov	r7, r0
 800d280:	460c      	mov	r4, r1
 800d282:	461e      	mov	r6, r3
 800d284:	f101 0c14 	add.w	ip, r1, #20
 800d288:	2000      	movs	r0, #0
 800d28a:	f8dc 3000 	ldr.w	r3, [ip]
 800d28e:	b299      	uxth	r1, r3
 800d290:	fb02 6101 	mla	r1, r2, r1, r6
 800d294:	0c1e      	lsrs	r6, r3, #16
 800d296:	0c0b      	lsrs	r3, r1, #16
 800d298:	fb02 3306 	mla	r3, r2, r6, r3
 800d29c:	b289      	uxth	r1, r1
 800d29e:	3001      	adds	r0, #1
 800d2a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d2a4:	4285      	cmp	r5, r0
 800d2a6:	f84c 1b04 	str.w	r1, [ip], #4
 800d2aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d2ae:	dcec      	bgt.n	800d28a <__multadd+0x12>
 800d2b0:	b30e      	cbz	r6, 800d2f6 <__multadd+0x7e>
 800d2b2:	68a3      	ldr	r3, [r4, #8]
 800d2b4:	42ab      	cmp	r3, r5
 800d2b6:	dc19      	bgt.n	800d2ec <__multadd+0x74>
 800d2b8:	6861      	ldr	r1, [r4, #4]
 800d2ba:	4638      	mov	r0, r7
 800d2bc:	3101      	adds	r1, #1
 800d2be:	f7ff ff79 	bl	800d1b4 <_Balloc>
 800d2c2:	4680      	mov	r8, r0
 800d2c4:	b928      	cbnz	r0, 800d2d2 <__multadd+0x5a>
 800d2c6:	4602      	mov	r2, r0
 800d2c8:	4b0c      	ldr	r3, [pc, #48]	; (800d2fc <__multadd+0x84>)
 800d2ca:	480d      	ldr	r0, [pc, #52]	; (800d300 <__multadd+0x88>)
 800d2cc:	21b5      	movs	r1, #181	; 0xb5
 800d2ce:	f001 f86d 	bl	800e3ac <__assert_func>
 800d2d2:	6922      	ldr	r2, [r4, #16]
 800d2d4:	3202      	adds	r2, #2
 800d2d6:	f104 010c 	add.w	r1, r4, #12
 800d2da:	0092      	lsls	r2, r2, #2
 800d2dc:	300c      	adds	r0, #12
 800d2de:	f7fc fc57 	bl	8009b90 <memcpy>
 800d2e2:	4621      	mov	r1, r4
 800d2e4:	4638      	mov	r0, r7
 800d2e6:	f7ff ffa5 	bl	800d234 <_Bfree>
 800d2ea:	4644      	mov	r4, r8
 800d2ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d2f0:	3501      	adds	r5, #1
 800d2f2:	615e      	str	r6, [r3, #20]
 800d2f4:	6125      	str	r5, [r4, #16]
 800d2f6:	4620      	mov	r0, r4
 800d2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2fc:	08010d28 	.word	0x08010d28
 800d300:	08010e18 	.word	0x08010e18

0800d304 <__s2b>:
 800d304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d308:	460c      	mov	r4, r1
 800d30a:	4615      	mov	r5, r2
 800d30c:	461f      	mov	r7, r3
 800d30e:	2209      	movs	r2, #9
 800d310:	3308      	adds	r3, #8
 800d312:	4606      	mov	r6, r0
 800d314:	fb93 f3f2 	sdiv	r3, r3, r2
 800d318:	2100      	movs	r1, #0
 800d31a:	2201      	movs	r2, #1
 800d31c:	429a      	cmp	r2, r3
 800d31e:	db09      	blt.n	800d334 <__s2b+0x30>
 800d320:	4630      	mov	r0, r6
 800d322:	f7ff ff47 	bl	800d1b4 <_Balloc>
 800d326:	b940      	cbnz	r0, 800d33a <__s2b+0x36>
 800d328:	4602      	mov	r2, r0
 800d32a:	4b19      	ldr	r3, [pc, #100]	; (800d390 <__s2b+0x8c>)
 800d32c:	4819      	ldr	r0, [pc, #100]	; (800d394 <__s2b+0x90>)
 800d32e:	21ce      	movs	r1, #206	; 0xce
 800d330:	f001 f83c 	bl	800e3ac <__assert_func>
 800d334:	0052      	lsls	r2, r2, #1
 800d336:	3101      	adds	r1, #1
 800d338:	e7f0      	b.n	800d31c <__s2b+0x18>
 800d33a:	9b08      	ldr	r3, [sp, #32]
 800d33c:	6143      	str	r3, [r0, #20]
 800d33e:	2d09      	cmp	r5, #9
 800d340:	f04f 0301 	mov.w	r3, #1
 800d344:	6103      	str	r3, [r0, #16]
 800d346:	dd16      	ble.n	800d376 <__s2b+0x72>
 800d348:	f104 0909 	add.w	r9, r4, #9
 800d34c:	46c8      	mov	r8, r9
 800d34e:	442c      	add	r4, r5
 800d350:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d354:	4601      	mov	r1, r0
 800d356:	3b30      	subs	r3, #48	; 0x30
 800d358:	220a      	movs	r2, #10
 800d35a:	4630      	mov	r0, r6
 800d35c:	f7ff ff8c 	bl	800d278 <__multadd>
 800d360:	45a0      	cmp	r8, r4
 800d362:	d1f5      	bne.n	800d350 <__s2b+0x4c>
 800d364:	f1a5 0408 	sub.w	r4, r5, #8
 800d368:	444c      	add	r4, r9
 800d36a:	1b2d      	subs	r5, r5, r4
 800d36c:	1963      	adds	r3, r4, r5
 800d36e:	42bb      	cmp	r3, r7
 800d370:	db04      	blt.n	800d37c <__s2b+0x78>
 800d372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d376:	340a      	adds	r4, #10
 800d378:	2509      	movs	r5, #9
 800d37a:	e7f6      	b.n	800d36a <__s2b+0x66>
 800d37c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d380:	4601      	mov	r1, r0
 800d382:	3b30      	subs	r3, #48	; 0x30
 800d384:	220a      	movs	r2, #10
 800d386:	4630      	mov	r0, r6
 800d388:	f7ff ff76 	bl	800d278 <__multadd>
 800d38c:	e7ee      	b.n	800d36c <__s2b+0x68>
 800d38e:	bf00      	nop
 800d390:	08010d28 	.word	0x08010d28
 800d394:	08010e18 	.word	0x08010e18

0800d398 <__hi0bits>:
 800d398:	0c03      	lsrs	r3, r0, #16
 800d39a:	041b      	lsls	r3, r3, #16
 800d39c:	b9d3      	cbnz	r3, 800d3d4 <__hi0bits+0x3c>
 800d39e:	0400      	lsls	r0, r0, #16
 800d3a0:	2310      	movs	r3, #16
 800d3a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d3a6:	bf04      	itt	eq
 800d3a8:	0200      	lsleq	r0, r0, #8
 800d3aa:	3308      	addeq	r3, #8
 800d3ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d3b0:	bf04      	itt	eq
 800d3b2:	0100      	lsleq	r0, r0, #4
 800d3b4:	3304      	addeq	r3, #4
 800d3b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d3ba:	bf04      	itt	eq
 800d3bc:	0080      	lsleq	r0, r0, #2
 800d3be:	3302      	addeq	r3, #2
 800d3c0:	2800      	cmp	r0, #0
 800d3c2:	db05      	blt.n	800d3d0 <__hi0bits+0x38>
 800d3c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d3c8:	f103 0301 	add.w	r3, r3, #1
 800d3cc:	bf08      	it	eq
 800d3ce:	2320      	moveq	r3, #32
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	4770      	bx	lr
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	e7e4      	b.n	800d3a2 <__hi0bits+0xa>

0800d3d8 <__lo0bits>:
 800d3d8:	6803      	ldr	r3, [r0, #0]
 800d3da:	f013 0207 	ands.w	r2, r3, #7
 800d3de:	4601      	mov	r1, r0
 800d3e0:	d00b      	beq.n	800d3fa <__lo0bits+0x22>
 800d3e2:	07da      	lsls	r2, r3, #31
 800d3e4:	d423      	bmi.n	800d42e <__lo0bits+0x56>
 800d3e6:	0798      	lsls	r0, r3, #30
 800d3e8:	bf49      	itett	mi
 800d3ea:	085b      	lsrmi	r3, r3, #1
 800d3ec:	089b      	lsrpl	r3, r3, #2
 800d3ee:	2001      	movmi	r0, #1
 800d3f0:	600b      	strmi	r3, [r1, #0]
 800d3f2:	bf5c      	itt	pl
 800d3f4:	600b      	strpl	r3, [r1, #0]
 800d3f6:	2002      	movpl	r0, #2
 800d3f8:	4770      	bx	lr
 800d3fa:	b298      	uxth	r0, r3
 800d3fc:	b9a8      	cbnz	r0, 800d42a <__lo0bits+0x52>
 800d3fe:	0c1b      	lsrs	r3, r3, #16
 800d400:	2010      	movs	r0, #16
 800d402:	b2da      	uxtb	r2, r3
 800d404:	b90a      	cbnz	r2, 800d40a <__lo0bits+0x32>
 800d406:	3008      	adds	r0, #8
 800d408:	0a1b      	lsrs	r3, r3, #8
 800d40a:	071a      	lsls	r2, r3, #28
 800d40c:	bf04      	itt	eq
 800d40e:	091b      	lsreq	r3, r3, #4
 800d410:	3004      	addeq	r0, #4
 800d412:	079a      	lsls	r2, r3, #30
 800d414:	bf04      	itt	eq
 800d416:	089b      	lsreq	r3, r3, #2
 800d418:	3002      	addeq	r0, #2
 800d41a:	07da      	lsls	r2, r3, #31
 800d41c:	d403      	bmi.n	800d426 <__lo0bits+0x4e>
 800d41e:	085b      	lsrs	r3, r3, #1
 800d420:	f100 0001 	add.w	r0, r0, #1
 800d424:	d005      	beq.n	800d432 <__lo0bits+0x5a>
 800d426:	600b      	str	r3, [r1, #0]
 800d428:	4770      	bx	lr
 800d42a:	4610      	mov	r0, r2
 800d42c:	e7e9      	b.n	800d402 <__lo0bits+0x2a>
 800d42e:	2000      	movs	r0, #0
 800d430:	4770      	bx	lr
 800d432:	2020      	movs	r0, #32
 800d434:	4770      	bx	lr
	...

0800d438 <__i2b>:
 800d438:	b510      	push	{r4, lr}
 800d43a:	460c      	mov	r4, r1
 800d43c:	2101      	movs	r1, #1
 800d43e:	f7ff feb9 	bl	800d1b4 <_Balloc>
 800d442:	4602      	mov	r2, r0
 800d444:	b928      	cbnz	r0, 800d452 <__i2b+0x1a>
 800d446:	4b05      	ldr	r3, [pc, #20]	; (800d45c <__i2b+0x24>)
 800d448:	4805      	ldr	r0, [pc, #20]	; (800d460 <__i2b+0x28>)
 800d44a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d44e:	f000 ffad 	bl	800e3ac <__assert_func>
 800d452:	2301      	movs	r3, #1
 800d454:	6144      	str	r4, [r0, #20]
 800d456:	6103      	str	r3, [r0, #16]
 800d458:	bd10      	pop	{r4, pc}
 800d45a:	bf00      	nop
 800d45c:	08010d28 	.word	0x08010d28
 800d460:	08010e18 	.word	0x08010e18

0800d464 <__multiply>:
 800d464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d468:	4691      	mov	r9, r2
 800d46a:	690a      	ldr	r2, [r1, #16]
 800d46c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d470:	429a      	cmp	r2, r3
 800d472:	bfb8      	it	lt
 800d474:	460b      	movlt	r3, r1
 800d476:	460c      	mov	r4, r1
 800d478:	bfbc      	itt	lt
 800d47a:	464c      	movlt	r4, r9
 800d47c:	4699      	movlt	r9, r3
 800d47e:	6927      	ldr	r7, [r4, #16]
 800d480:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d484:	68a3      	ldr	r3, [r4, #8]
 800d486:	6861      	ldr	r1, [r4, #4]
 800d488:	eb07 060a 	add.w	r6, r7, sl
 800d48c:	42b3      	cmp	r3, r6
 800d48e:	b085      	sub	sp, #20
 800d490:	bfb8      	it	lt
 800d492:	3101      	addlt	r1, #1
 800d494:	f7ff fe8e 	bl	800d1b4 <_Balloc>
 800d498:	b930      	cbnz	r0, 800d4a8 <__multiply+0x44>
 800d49a:	4602      	mov	r2, r0
 800d49c:	4b44      	ldr	r3, [pc, #272]	; (800d5b0 <__multiply+0x14c>)
 800d49e:	4845      	ldr	r0, [pc, #276]	; (800d5b4 <__multiply+0x150>)
 800d4a0:	f240 115d 	movw	r1, #349	; 0x15d
 800d4a4:	f000 ff82 	bl	800e3ac <__assert_func>
 800d4a8:	f100 0514 	add.w	r5, r0, #20
 800d4ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d4b0:	462b      	mov	r3, r5
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	4543      	cmp	r3, r8
 800d4b6:	d321      	bcc.n	800d4fc <__multiply+0x98>
 800d4b8:	f104 0314 	add.w	r3, r4, #20
 800d4bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d4c0:	f109 0314 	add.w	r3, r9, #20
 800d4c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d4c8:	9202      	str	r2, [sp, #8]
 800d4ca:	1b3a      	subs	r2, r7, r4
 800d4cc:	3a15      	subs	r2, #21
 800d4ce:	f022 0203 	bic.w	r2, r2, #3
 800d4d2:	3204      	adds	r2, #4
 800d4d4:	f104 0115 	add.w	r1, r4, #21
 800d4d8:	428f      	cmp	r7, r1
 800d4da:	bf38      	it	cc
 800d4dc:	2204      	movcc	r2, #4
 800d4de:	9201      	str	r2, [sp, #4]
 800d4e0:	9a02      	ldr	r2, [sp, #8]
 800d4e2:	9303      	str	r3, [sp, #12]
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d80c      	bhi.n	800d502 <__multiply+0x9e>
 800d4e8:	2e00      	cmp	r6, #0
 800d4ea:	dd03      	ble.n	800d4f4 <__multiply+0x90>
 800d4ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d05a      	beq.n	800d5aa <__multiply+0x146>
 800d4f4:	6106      	str	r6, [r0, #16]
 800d4f6:	b005      	add	sp, #20
 800d4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4fc:	f843 2b04 	str.w	r2, [r3], #4
 800d500:	e7d8      	b.n	800d4b4 <__multiply+0x50>
 800d502:	f8b3 a000 	ldrh.w	sl, [r3]
 800d506:	f1ba 0f00 	cmp.w	sl, #0
 800d50a:	d024      	beq.n	800d556 <__multiply+0xf2>
 800d50c:	f104 0e14 	add.w	lr, r4, #20
 800d510:	46a9      	mov	r9, r5
 800d512:	f04f 0c00 	mov.w	ip, #0
 800d516:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d51a:	f8d9 1000 	ldr.w	r1, [r9]
 800d51e:	fa1f fb82 	uxth.w	fp, r2
 800d522:	b289      	uxth	r1, r1
 800d524:	fb0a 110b 	mla	r1, sl, fp, r1
 800d528:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d52c:	f8d9 2000 	ldr.w	r2, [r9]
 800d530:	4461      	add	r1, ip
 800d532:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d536:	fb0a c20b 	mla	r2, sl, fp, ip
 800d53a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d53e:	b289      	uxth	r1, r1
 800d540:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d544:	4577      	cmp	r7, lr
 800d546:	f849 1b04 	str.w	r1, [r9], #4
 800d54a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d54e:	d8e2      	bhi.n	800d516 <__multiply+0xb2>
 800d550:	9a01      	ldr	r2, [sp, #4]
 800d552:	f845 c002 	str.w	ip, [r5, r2]
 800d556:	9a03      	ldr	r2, [sp, #12]
 800d558:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d55c:	3304      	adds	r3, #4
 800d55e:	f1b9 0f00 	cmp.w	r9, #0
 800d562:	d020      	beq.n	800d5a6 <__multiply+0x142>
 800d564:	6829      	ldr	r1, [r5, #0]
 800d566:	f104 0c14 	add.w	ip, r4, #20
 800d56a:	46ae      	mov	lr, r5
 800d56c:	f04f 0a00 	mov.w	sl, #0
 800d570:	f8bc b000 	ldrh.w	fp, [ip]
 800d574:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d578:	fb09 220b 	mla	r2, r9, fp, r2
 800d57c:	4492      	add	sl, r2
 800d57e:	b289      	uxth	r1, r1
 800d580:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d584:	f84e 1b04 	str.w	r1, [lr], #4
 800d588:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d58c:	f8be 1000 	ldrh.w	r1, [lr]
 800d590:	0c12      	lsrs	r2, r2, #16
 800d592:	fb09 1102 	mla	r1, r9, r2, r1
 800d596:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d59a:	4567      	cmp	r7, ip
 800d59c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d5a0:	d8e6      	bhi.n	800d570 <__multiply+0x10c>
 800d5a2:	9a01      	ldr	r2, [sp, #4]
 800d5a4:	50a9      	str	r1, [r5, r2]
 800d5a6:	3504      	adds	r5, #4
 800d5a8:	e79a      	b.n	800d4e0 <__multiply+0x7c>
 800d5aa:	3e01      	subs	r6, #1
 800d5ac:	e79c      	b.n	800d4e8 <__multiply+0x84>
 800d5ae:	bf00      	nop
 800d5b0:	08010d28 	.word	0x08010d28
 800d5b4:	08010e18 	.word	0x08010e18

0800d5b8 <__pow5mult>:
 800d5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5bc:	4615      	mov	r5, r2
 800d5be:	f012 0203 	ands.w	r2, r2, #3
 800d5c2:	4606      	mov	r6, r0
 800d5c4:	460f      	mov	r7, r1
 800d5c6:	d007      	beq.n	800d5d8 <__pow5mult+0x20>
 800d5c8:	4c25      	ldr	r4, [pc, #148]	; (800d660 <__pow5mult+0xa8>)
 800d5ca:	3a01      	subs	r2, #1
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d5d2:	f7ff fe51 	bl	800d278 <__multadd>
 800d5d6:	4607      	mov	r7, r0
 800d5d8:	10ad      	asrs	r5, r5, #2
 800d5da:	d03d      	beq.n	800d658 <__pow5mult+0xa0>
 800d5dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d5de:	b97c      	cbnz	r4, 800d600 <__pow5mult+0x48>
 800d5e0:	2010      	movs	r0, #16
 800d5e2:	f7ff fdcd 	bl	800d180 <malloc>
 800d5e6:	4602      	mov	r2, r0
 800d5e8:	6270      	str	r0, [r6, #36]	; 0x24
 800d5ea:	b928      	cbnz	r0, 800d5f8 <__pow5mult+0x40>
 800d5ec:	4b1d      	ldr	r3, [pc, #116]	; (800d664 <__pow5mult+0xac>)
 800d5ee:	481e      	ldr	r0, [pc, #120]	; (800d668 <__pow5mult+0xb0>)
 800d5f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d5f4:	f000 feda 	bl	800e3ac <__assert_func>
 800d5f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5fc:	6004      	str	r4, [r0, #0]
 800d5fe:	60c4      	str	r4, [r0, #12]
 800d600:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d604:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d608:	b94c      	cbnz	r4, 800d61e <__pow5mult+0x66>
 800d60a:	f240 2171 	movw	r1, #625	; 0x271
 800d60e:	4630      	mov	r0, r6
 800d610:	f7ff ff12 	bl	800d438 <__i2b>
 800d614:	2300      	movs	r3, #0
 800d616:	f8c8 0008 	str.w	r0, [r8, #8]
 800d61a:	4604      	mov	r4, r0
 800d61c:	6003      	str	r3, [r0, #0]
 800d61e:	f04f 0900 	mov.w	r9, #0
 800d622:	07eb      	lsls	r3, r5, #31
 800d624:	d50a      	bpl.n	800d63c <__pow5mult+0x84>
 800d626:	4639      	mov	r1, r7
 800d628:	4622      	mov	r2, r4
 800d62a:	4630      	mov	r0, r6
 800d62c:	f7ff ff1a 	bl	800d464 <__multiply>
 800d630:	4639      	mov	r1, r7
 800d632:	4680      	mov	r8, r0
 800d634:	4630      	mov	r0, r6
 800d636:	f7ff fdfd 	bl	800d234 <_Bfree>
 800d63a:	4647      	mov	r7, r8
 800d63c:	106d      	asrs	r5, r5, #1
 800d63e:	d00b      	beq.n	800d658 <__pow5mult+0xa0>
 800d640:	6820      	ldr	r0, [r4, #0]
 800d642:	b938      	cbnz	r0, 800d654 <__pow5mult+0x9c>
 800d644:	4622      	mov	r2, r4
 800d646:	4621      	mov	r1, r4
 800d648:	4630      	mov	r0, r6
 800d64a:	f7ff ff0b 	bl	800d464 <__multiply>
 800d64e:	6020      	str	r0, [r4, #0]
 800d650:	f8c0 9000 	str.w	r9, [r0]
 800d654:	4604      	mov	r4, r0
 800d656:	e7e4      	b.n	800d622 <__pow5mult+0x6a>
 800d658:	4638      	mov	r0, r7
 800d65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d65e:	bf00      	nop
 800d660:	08010f68 	.word	0x08010f68
 800d664:	08010cb6 	.word	0x08010cb6
 800d668:	08010e18 	.word	0x08010e18

0800d66c <__lshift>:
 800d66c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d670:	460c      	mov	r4, r1
 800d672:	6849      	ldr	r1, [r1, #4]
 800d674:	6923      	ldr	r3, [r4, #16]
 800d676:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d67a:	68a3      	ldr	r3, [r4, #8]
 800d67c:	4607      	mov	r7, r0
 800d67e:	4691      	mov	r9, r2
 800d680:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d684:	f108 0601 	add.w	r6, r8, #1
 800d688:	42b3      	cmp	r3, r6
 800d68a:	db0b      	blt.n	800d6a4 <__lshift+0x38>
 800d68c:	4638      	mov	r0, r7
 800d68e:	f7ff fd91 	bl	800d1b4 <_Balloc>
 800d692:	4605      	mov	r5, r0
 800d694:	b948      	cbnz	r0, 800d6aa <__lshift+0x3e>
 800d696:	4602      	mov	r2, r0
 800d698:	4b2a      	ldr	r3, [pc, #168]	; (800d744 <__lshift+0xd8>)
 800d69a:	482b      	ldr	r0, [pc, #172]	; (800d748 <__lshift+0xdc>)
 800d69c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d6a0:	f000 fe84 	bl	800e3ac <__assert_func>
 800d6a4:	3101      	adds	r1, #1
 800d6a6:	005b      	lsls	r3, r3, #1
 800d6a8:	e7ee      	b.n	800d688 <__lshift+0x1c>
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	f100 0114 	add.w	r1, r0, #20
 800d6b0:	f100 0210 	add.w	r2, r0, #16
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	4553      	cmp	r3, sl
 800d6b8:	db37      	blt.n	800d72a <__lshift+0xbe>
 800d6ba:	6920      	ldr	r0, [r4, #16]
 800d6bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d6c0:	f104 0314 	add.w	r3, r4, #20
 800d6c4:	f019 091f 	ands.w	r9, r9, #31
 800d6c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d6cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d6d0:	d02f      	beq.n	800d732 <__lshift+0xc6>
 800d6d2:	f1c9 0e20 	rsb	lr, r9, #32
 800d6d6:	468a      	mov	sl, r1
 800d6d8:	f04f 0c00 	mov.w	ip, #0
 800d6dc:	681a      	ldr	r2, [r3, #0]
 800d6de:	fa02 f209 	lsl.w	r2, r2, r9
 800d6e2:	ea42 020c 	orr.w	r2, r2, ip
 800d6e6:	f84a 2b04 	str.w	r2, [sl], #4
 800d6ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6ee:	4298      	cmp	r0, r3
 800d6f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d6f4:	d8f2      	bhi.n	800d6dc <__lshift+0x70>
 800d6f6:	1b03      	subs	r3, r0, r4
 800d6f8:	3b15      	subs	r3, #21
 800d6fa:	f023 0303 	bic.w	r3, r3, #3
 800d6fe:	3304      	adds	r3, #4
 800d700:	f104 0215 	add.w	r2, r4, #21
 800d704:	4290      	cmp	r0, r2
 800d706:	bf38      	it	cc
 800d708:	2304      	movcc	r3, #4
 800d70a:	f841 c003 	str.w	ip, [r1, r3]
 800d70e:	f1bc 0f00 	cmp.w	ip, #0
 800d712:	d001      	beq.n	800d718 <__lshift+0xac>
 800d714:	f108 0602 	add.w	r6, r8, #2
 800d718:	3e01      	subs	r6, #1
 800d71a:	4638      	mov	r0, r7
 800d71c:	612e      	str	r6, [r5, #16]
 800d71e:	4621      	mov	r1, r4
 800d720:	f7ff fd88 	bl	800d234 <_Bfree>
 800d724:	4628      	mov	r0, r5
 800d726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d72a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d72e:	3301      	adds	r3, #1
 800d730:	e7c1      	b.n	800d6b6 <__lshift+0x4a>
 800d732:	3904      	subs	r1, #4
 800d734:	f853 2b04 	ldr.w	r2, [r3], #4
 800d738:	f841 2f04 	str.w	r2, [r1, #4]!
 800d73c:	4298      	cmp	r0, r3
 800d73e:	d8f9      	bhi.n	800d734 <__lshift+0xc8>
 800d740:	e7ea      	b.n	800d718 <__lshift+0xac>
 800d742:	bf00      	nop
 800d744:	08010d28 	.word	0x08010d28
 800d748:	08010e18 	.word	0x08010e18

0800d74c <__mcmp>:
 800d74c:	b530      	push	{r4, r5, lr}
 800d74e:	6902      	ldr	r2, [r0, #16]
 800d750:	690c      	ldr	r4, [r1, #16]
 800d752:	1b12      	subs	r2, r2, r4
 800d754:	d10e      	bne.n	800d774 <__mcmp+0x28>
 800d756:	f100 0314 	add.w	r3, r0, #20
 800d75a:	3114      	adds	r1, #20
 800d75c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d760:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d764:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d768:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d76c:	42a5      	cmp	r5, r4
 800d76e:	d003      	beq.n	800d778 <__mcmp+0x2c>
 800d770:	d305      	bcc.n	800d77e <__mcmp+0x32>
 800d772:	2201      	movs	r2, #1
 800d774:	4610      	mov	r0, r2
 800d776:	bd30      	pop	{r4, r5, pc}
 800d778:	4283      	cmp	r3, r0
 800d77a:	d3f3      	bcc.n	800d764 <__mcmp+0x18>
 800d77c:	e7fa      	b.n	800d774 <__mcmp+0x28>
 800d77e:	f04f 32ff 	mov.w	r2, #4294967295
 800d782:	e7f7      	b.n	800d774 <__mcmp+0x28>

0800d784 <__mdiff>:
 800d784:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d788:	460c      	mov	r4, r1
 800d78a:	4606      	mov	r6, r0
 800d78c:	4611      	mov	r1, r2
 800d78e:	4620      	mov	r0, r4
 800d790:	4690      	mov	r8, r2
 800d792:	f7ff ffdb 	bl	800d74c <__mcmp>
 800d796:	1e05      	subs	r5, r0, #0
 800d798:	d110      	bne.n	800d7bc <__mdiff+0x38>
 800d79a:	4629      	mov	r1, r5
 800d79c:	4630      	mov	r0, r6
 800d79e:	f7ff fd09 	bl	800d1b4 <_Balloc>
 800d7a2:	b930      	cbnz	r0, 800d7b2 <__mdiff+0x2e>
 800d7a4:	4b3a      	ldr	r3, [pc, #232]	; (800d890 <__mdiff+0x10c>)
 800d7a6:	4602      	mov	r2, r0
 800d7a8:	f240 2132 	movw	r1, #562	; 0x232
 800d7ac:	4839      	ldr	r0, [pc, #228]	; (800d894 <__mdiff+0x110>)
 800d7ae:	f000 fdfd 	bl	800e3ac <__assert_func>
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d7b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7bc:	bfa4      	itt	ge
 800d7be:	4643      	movge	r3, r8
 800d7c0:	46a0      	movge	r8, r4
 800d7c2:	4630      	mov	r0, r6
 800d7c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d7c8:	bfa6      	itte	ge
 800d7ca:	461c      	movge	r4, r3
 800d7cc:	2500      	movge	r5, #0
 800d7ce:	2501      	movlt	r5, #1
 800d7d0:	f7ff fcf0 	bl	800d1b4 <_Balloc>
 800d7d4:	b920      	cbnz	r0, 800d7e0 <__mdiff+0x5c>
 800d7d6:	4b2e      	ldr	r3, [pc, #184]	; (800d890 <__mdiff+0x10c>)
 800d7d8:	4602      	mov	r2, r0
 800d7da:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d7de:	e7e5      	b.n	800d7ac <__mdiff+0x28>
 800d7e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d7e4:	6926      	ldr	r6, [r4, #16]
 800d7e6:	60c5      	str	r5, [r0, #12]
 800d7e8:	f104 0914 	add.w	r9, r4, #20
 800d7ec:	f108 0514 	add.w	r5, r8, #20
 800d7f0:	f100 0e14 	add.w	lr, r0, #20
 800d7f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d7f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d7fc:	f108 0210 	add.w	r2, r8, #16
 800d800:	46f2      	mov	sl, lr
 800d802:	2100      	movs	r1, #0
 800d804:	f859 3b04 	ldr.w	r3, [r9], #4
 800d808:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d80c:	fa1f f883 	uxth.w	r8, r3
 800d810:	fa11 f18b 	uxtah	r1, r1, fp
 800d814:	0c1b      	lsrs	r3, r3, #16
 800d816:	eba1 0808 	sub.w	r8, r1, r8
 800d81a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d81e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d822:	fa1f f888 	uxth.w	r8, r8
 800d826:	1419      	asrs	r1, r3, #16
 800d828:	454e      	cmp	r6, r9
 800d82a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d82e:	f84a 3b04 	str.w	r3, [sl], #4
 800d832:	d8e7      	bhi.n	800d804 <__mdiff+0x80>
 800d834:	1b33      	subs	r3, r6, r4
 800d836:	3b15      	subs	r3, #21
 800d838:	f023 0303 	bic.w	r3, r3, #3
 800d83c:	3304      	adds	r3, #4
 800d83e:	3415      	adds	r4, #21
 800d840:	42a6      	cmp	r6, r4
 800d842:	bf38      	it	cc
 800d844:	2304      	movcc	r3, #4
 800d846:	441d      	add	r5, r3
 800d848:	4473      	add	r3, lr
 800d84a:	469e      	mov	lr, r3
 800d84c:	462e      	mov	r6, r5
 800d84e:	4566      	cmp	r6, ip
 800d850:	d30e      	bcc.n	800d870 <__mdiff+0xec>
 800d852:	f10c 0203 	add.w	r2, ip, #3
 800d856:	1b52      	subs	r2, r2, r5
 800d858:	f022 0203 	bic.w	r2, r2, #3
 800d85c:	3d03      	subs	r5, #3
 800d85e:	45ac      	cmp	ip, r5
 800d860:	bf38      	it	cc
 800d862:	2200      	movcc	r2, #0
 800d864:	441a      	add	r2, r3
 800d866:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d86a:	b17b      	cbz	r3, 800d88c <__mdiff+0x108>
 800d86c:	6107      	str	r7, [r0, #16]
 800d86e:	e7a3      	b.n	800d7b8 <__mdiff+0x34>
 800d870:	f856 8b04 	ldr.w	r8, [r6], #4
 800d874:	fa11 f288 	uxtah	r2, r1, r8
 800d878:	1414      	asrs	r4, r2, #16
 800d87a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d87e:	b292      	uxth	r2, r2
 800d880:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d884:	f84e 2b04 	str.w	r2, [lr], #4
 800d888:	1421      	asrs	r1, r4, #16
 800d88a:	e7e0      	b.n	800d84e <__mdiff+0xca>
 800d88c:	3f01      	subs	r7, #1
 800d88e:	e7ea      	b.n	800d866 <__mdiff+0xe2>
 800d890:	08010d28 	.word	0x08010d28
 800d894:	08010e18 	.word	0x08010e18

0800d898 <__ulp>:
 800d898:	b082      	sub	sp, #8
 800d89a:	ed8d 0b00 	vstr	d0, [sp]
 800d89e:	9b01      	ldr	r3, [sp, #4]
 800d8a0:	4912      	ldr	r1, [pc, #72]	; (800d8ec <__ulp+0x54>)
 800d8a2:	4019      	ands	r1, r3
 800d8a4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d8a8:	2900      	cmp	r1, #0
 800d8aa:	dd05      	ble.n	800d8b8 <__ulp+0x20>
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	460b      	mov	r3, r1
 800d8b0:	ec43 2b10 	vmov	d0, r2, r3
 800d8b4:	b002      	add	sp, #8
 800d8b6:	4770      	bx	lr
 800d8b8:	4249      	negs	r1, r1
 800d8ba:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d8be:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d8c2:	f04f 0200 	mov.w	r2, #0
 800d8c6:	f04f 0300 	mov.w	r3, #0
 800d8ca:	da04      	bge.n	800d8d6 <__ulp+0x3e>
 800d8cc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d8d0:	fa41 f300 	asr.w	r3, r1, r0
 800d8d4:	e7ec      	b.n	800d8b0 <__ulp+0x18>
 800d8d6:	f1a0 0114 	sub.w	r1, r0, #20
 800d8da:	291e      	cmp	r1, #30
 800d8dc:	bfda      	itte	le
 800d8de:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d8e2:	fa20 f101 	lsrle.w	r1, r0, r1
 800d8e6:	2101      	movgt	r1, #1
 800d8e8:	460a      	mov	r2, r1
 800d8ea:	e7e1      	b.n	800d8b0 <__ulp+0x18>
 800d8ec:	7ff00000 	.word	0x7ff00000

0800d8f0 <__b2d>:
 800d8f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8f2:	6905      	ldr	r5, [r0, #16]
 800d8f4:	f100 0714 	add.w	r7, r0, #20
 800d8f8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d8fc:	1f2e      	subs	r6, r5, #4
 800d8fe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d902:	4620      	mov	r0, r4
 800d904:	f7ff fd48 	bl	800d398 <__hi0bits>
 800d908:	f1c0 0320 	rsb	r3, r0, #32
 800d90c:	280a      	cmp	r0, #10
 800d90e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d98c <__b2d+0x9c>
 800d912:	600b      	str	r3, [r1, #0]
 800d914:	dc14      	bgt.n	800d940 <__b2d+0x50>
 800d916:	f1c0 0e0b 	rsb	lr, r0, #11
 800d91a:	fa24 f10e 	lsr.w	r1, r4, lr
 800d91e:	42b7      	cmp	r7, r6
 800d920:	ea41 030c 	orr.w	r3, r1, ip
 800d924:	bf34      	ite	cc
 800d926:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d92a:	2100      	movcs	r1, #0
 800d92c:	3015      	adds	r0, #21
 800d92e:	fa04 f000 	lsl.w	r0, r4, r0
 800d932:	fa21 f10e 	lsr.w	r1, r1, lr
 800d936:	ea40 0201 	orr.w	r2, r0, r1
 800d93a:	ec43 2b10 	vmov	d0, r2, r3
 800d93e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d940:	42b7      	cmp	r7, r6
 800d942:	bf3a      	itte	cc
 800d944:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d948:	f1a5 0608 	subcc.w	r6, r5, #8
 800d94c:	2100      	movcs	r1, #0
 800d94e:	380b      	subs	r0, #11
 800d950:	d017      	beq.n	800d982 <__b2d+0x92>
 800d952:	f1c0 0c20 	rsb	ip, r0, #32
 800d956:	fa04 f500 	lsl.w	r5, r4, r0
 800d95a:	42be      	cmp	r6, r7
 800d95c:	fa21 f40c 	lsr.w	r4, r1, ip
 800d960:	ea45 0504 	orr.w	r5, r5, r4
 800d964:	bf8c      	ite	hi
 800d966:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d96a:	2400      	movls	r4, #0
 800d96c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d970:	fa01 f000 	lsl.w	r0, r1, r0
 800d974:	fa24 f40c 	lsr.w	r4, r4, ip
 800d978:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d97c:	ea40 0204 	orr.w	r2, r0, r4
 800d980:	e7db      	b.n	800d93a <__b2d+0x4a>
 800d982:	ea44 030c 	orr.w	r3, r4, ip
 800d986:	460a      	mov	r2, r1
 800d988:	e7d7      	b.n	800d93a <__b2d+0x4a>
 800d98a:	bf00      	nop
 800d98c:	3ff00000 	.word	0x3ff00000

0800d990 <__d2b>:
 800d990:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d994:	4689      	mov	r9, r1
 800d996:	2101      	movs	r1, #1
 800d998:	ec57 6b10 	vmov	r6, r7, d0
 800d99c:	4690      	mov	r8, r2
 800d99e:	f7ff fc09 	bl	800d1b4 <_Balloc>
 800d9a2:	4604      	mov	r4, r0
 800d9a4:	b930      	cbnz	r0, 800d9b4 <__d2b+0x24>
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	4b25      	ldr	r3, [pc, #148]	; (800da40 <__d2b+0xb0>)
 800d9aa:	4826      	ldr	r0, [pc, #152]	; (800da44 <__d2b+0xb4>)
 800d9ac:	f240 310a 	movw	r1, #778	; 0x30a
 800d9b0:	f000 fcfc 	bl	800e3ac <__assert_func>
 800d9b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d9b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d9bc:	bb35      	cbnz	r5, 800da0c <__d2b+0x7c>
 800d9be:	2e00      	cmp	r6, #0
 800d9c0:	9301      	str	r3, [sp, #4]
 800d9c2:	d028      	beq.n	800da16 <__d2b+0x86>
 800d9c4:	4668      	mov	r0, sp
 800d9c6:	9600      	str	r6, [sp, #0]
 800d9c8:	f7ff fd06 	bl	800d3d8 <__lo0bits>
 800d9cc:	9900      	ldr	r1, [sp, #0]
 800d9ce:	b300      	cbz	r0, 800da12 <__d2b+0x82>
 800d9d0:	9a01      	ldr	r2, [sp, #4]
 800d9d2:	f1c0 0320 	rsb	r3, r0, #32
 800d9d6:	fa02 f303 	lsl.w	r3, r2, r3
 800d9da:	430b      	orrs	r3, r1
 800d9dc:	40c2      	lsrs	r2, r0
 800d9de:	6163      	str	r3, [r4, #20]
 800d9e0:	9201      	str	r2, [sp, #4]
 800d9e2:	9b01      	ldr	r3, [sp, #4]
 800d9e4:	61a3      	str	r3, [r4, #24]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	bf14      	ite	ne
 800d9ea:	2202      	movne	r2, #2
 800d9ec:	2201      	moveq	r2, #1
 800d9ee:	6122      	str	r2, [r4, #16]
 800d9f0:	b1d5      	cbz	r5, 800da28 <__d2b+0x98>
 800d9f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d9f6:	4405      	add	r5, r0
 800d9f8:	f8c9 5000 	str.w	r5, [r9]
 800d9fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800da00:	f8c8 0000 	str.w	r0, [r8]
 800da04:	4620      	mov	r0, r4
 800da06:	b003      	add	sp, #12
 800da08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da10:	e7d5      	b.n	800d9be <__d2b+0x2e>
 800da12:	6161      	str	r1, [r4, #20]
 800da14:	e7e5      	b.n	800d9e2 <__d2b+0x52>
 800da16:	a801      	add	r0, sp, #4
 800da18:	f7ff fcde 	bl	800d3d8 <__lo0bits>
 800da1c:	9b01      	ldr	r3, [sp, #4]
 800da1e:	6163      	str	r3, [r4, #20]
 800da20:	2201      	movs	r2, #1
 800da22:	6122      	str	r2, [r4, #16]
 800da24:	3020      	adds	r0, #32
 800da26:	e7e3      	b.n	800d9f0 <__d2b+0x60>
 800da28:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800da2c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800da30:	f8c9 0000 	str.w	r0, [r9]
 800da34:	6918      	ldr	r0, [r3, #16]
 800da36:	f7ff fcaf 	bl	800d398 <__hi0bits>
 800da3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800da3e:	e7df      	b.n	800da00 <__d2b+0x70>
 800da40:	08010d28 	.word	0x08010d28
 800da44:	08010e18 	.word	0x08010e18

0800da48 <__ratio>:
 800da48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da4c:	4688      	mov	r8, r1
 800da4e:	4669      	mov	r1, sp
 800da50:	4681      	mov	r9, r0
 800da52:	f7ff ff4d 	bl	800d8f0 <__b2d>
 800da56:	a901      	add	r1, sp, #4
 800da58:	4640      	mov	r0, r8
 800da5a:	ec55 4b10 	vmov	r4, r5, d0
 800da5e:	f7ff ff47 	bl	800d8f0 <__b2d>
 800da62:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800da66:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800da6a:	eba3 0c02 	sub.w	ip, r3, r2
 800da6e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800da72:	1a9b      	subs	r3, r3, r2
 800da74:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800da78:	ec51 0b10 	vmov	r0, r1, d0
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	bfd6      	itet	le
 800da80:	460a      	movle	r2, r1
 800da82:	462a      	movgt	r2, r5
 800da84:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800da88:	468b      	mov	fp, r1
 800da8a:	462f      	mov	r7, r5
 800da8c:	bfd4      	ite	le
 800da8e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800da92:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800da96:	4620      	mov	r0, r4
 800da98:	ee10 2a10 	vmov	r2, s0
 800da9c:	465b      	mov	r3, fp
 800da9e:	4639      	mov	r1, r7
 800daa0:	f7f2 fed4 	bl	800084c <__aeabi_ddiv>
 800daa4:	ec41 0b10 	vmov	d0, r0, r1
 800daa8:	b003      	add	sp, #12
 800daaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800daae <__copybits>:
 800daae:	3901      	subs	r1, #1
 800dab0:	b570      	push	{r4, r5, r6, lr}
 800dab2:	1149      	asrs	r1, r1, #5
 800dab4:	6914      	ldr	r4, [r2, #16]
 800dab6:	3101      	adds	r1, #1
 800dab8:	f102 0314 	add.w	r3, r2, #20
 800dabc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dac0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dac4:	1f05      	subs	r5, r0, #4
 800dac6:	42a3      	cmp	r3, r4
 800dac8:	d30c      	bcc.n	800dae4 <__copybits+0x36>
 800daca:	1aa3      	subs	r3, r4, r2
 800dacc:	3b11      	subs	r3, #17
 800dace:	f023 0303 	bic.w	r3, r3, #3
 800dad2:	3211      	adds	r2, #17
 800dad4:	42a2      	cmp	r2, r4
 800dad6:	bf88      	it	hi
 800dad8:	2300      	movhi	r3, #0
 800dada:	4418      	add	r0, r3
 800dadc:	2300      	movs	r3, #0
 800dade:	4288      	cmp	r0, r1
 800dae0:	d305      	bcc.n	800daee <__copybits+0x40>
 800dae2:	bd70      	pop	{r4, r5, r6, pc}
 800dae4:	f853 6b04 	ldr.w	r6, [r3], #4
 800dae8:	f845 6f04 	str.w	r6, [r5, #4]!
 800daec:	e7eb      	b.n	800dac6 <__copybits+0x18>
 800daee:	f840 3b04 	str.w	r3, [r0], #4
 800daf2:	e7f4      	b.n	800dade <__copybits+0x30>

0800daf4 <__any_on>:
 800daf4:	f100 0214 	add.w	r2, r0, #20
 800daf8:	6900      	ldr	r0, [r0, #16]
 800dafa:	114b      	asrs	r3, r1, #5
 800dafc:	4298      	cmp	r0, r3
 800dafe:	b510      	push	{r4, lr}
 800db00:	db11      	blt.n	800db26 <__any_on+0x32>
 800db02:	dd0a      	ble.n	800db1a <__any_on+0x26>
 800db04:	f011 011f 	ands.w	r1, r1, #31
 800db08:	d007      	beq.n	800db1a <__any_on+0x26>
 800db0a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800db0e:	fa24 f001 	lsr.w	r0, r4, r1
 800db12:	fa00 f101 	lsl.w	r1, r0, r1
 800db16:	428c      	cmp	r4, r1
 800db18:	d10b      	bne.n	800db32 <__any_on+0x3e>
 800db1a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800db1e:	4293      	cmp	r3, r2
 800db20:	d803      	bhi.n	800db2a <__any_on+0x36>
 800db22:	2000      	movs	r0, #0
 800db24:	bd10      	pop	{r4, pc}
 800db26:	4603      	mov	r3, r0
 800db28:	e7f7      	b.n	800db1a <__any_on+0x26>
 800db2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db2e:	2900      	cmp	r1, #0
 800db30:	d0f5      	beq.n	800db1e <__any_on+0x2a>
 800db32:	2001      	movs	r0, #1
 800db34:	e7f6      	b.n	800db24 <__any_on+0x30>

0800db36 <_calloc_r>:
 800db36:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db38:	fba1 2402 	umull	r2, r4, r1, r2
 800db3c:	b94c      	cbnz	r4, 800db52 <_calloc_r+0x1c>
 800db3e:	4611      	mov	r1, r2
 800db40:	9201      	str	r2, [sp, #4]
 800db42:	f000 f87b 	bl	800dc3c <_malloc_r>
 800db46:	9a01      	ldr	r2, [sp, #4]
 800db48:	4605      	mov	r5, r0
 800db4a:	b930      	cbnz	r0, 800db5a <_calloc_r+0x24>
 800db4c:	4628      	mov	r0, r5
 800db4e:	b003      	add	sp, #12
 800db50:	bd30      	pop	{r4, r5, pc}
 800db52:	220c      	movs	r2, #12
 800db54:	6002      	str	r2, [r0, #0]
 800db56:	2500      	movs	r5, #0
 800db58:	e7f8      	b.n	800db4c <_calloc_r+0x16>
 800db5a:	4621      	mov	r1, r4
 800db5c:	f7fc f826 	bl	8009bac <memset>
 800db60:	e7f4      	b.n	800db4c <_calloc_r+0x16>
	...

0800db64 <_free_r>:
 800db64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db66:	2900      	cmp	r1, #0
 800db68:	d044      	beq.n	800dbf4 <_free_r+0x90>
 800db6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db6e:	9001      	str	r0, [sp, #4]
 800db70:	2b00      	cmp	r3, #0
 800db72:	f1a1 0404 	sub.w	r4, r1, #4
 800db76:	bfb8      	it	lt
 800db78:	18e4      	addlt	r4, r4, r3
 800db7a:	f000 fca5 	bl	800e4c8 <__malloc_lock>
 800db7e:	4a1e      	ldr	r2, [pc, #120]	; (800dbf8 <_free_r+0x94>)
 800db80:	9801      	ldr	r0, [sp, #4]
 800db82:	6813      	ldr	r3, [r2, #0]
 800db84:	b933      	cbnz	r3, 800db94 <_free_r+0x30>
 800db86:	6063      	str	r3, [r4, #4]
 800db88:	6014      	str	r4, [r2, #0]
 800db8a:	b003      	add	sp, #12
 800db8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800db90:	f000 bca0 	b.w	800e4d4 <__malloc_unlock>
 800db94:	42a3      	cmp	r3, r4
 800db96:	d908      	bls.n	800dbaa <_free_r+0x46>
 800db98:	6825      	ldr	r5, [r4, #0]
 800db9a:	1961      	adds	r1, r4, r5
 800db9c:	428b      	cmp	r3, r1
 800db9e:	bf01      	itttt	eq
 800dba0:	6819      	ldreq	r1, [r3, #0]
 800dba2:	685b      	ldreq	r3, [r3, #4]
 800dba4:	1949      	addeq	r1, r1, r5
 800dba6:	6021      	streq	r1, [r4, #0]
 800dba8:	e7ed      	b.n	800db86 <_free_r+0x22>
 800dbaa:	461a      	mov	r2, r3
 800dbac:	685b      	ldr	r3, [r3, #4]
 800dbae:	b10b      	cbz	r3, 800dbb4 <_free_r+0x50>
 800dbb0:	42a3      	cmp	r3, r4
 800dbb2:	d9fa      	bls.n	800dbaa <_free_r+0x46>
 800dbb4:	6811      	ldr	r1, [r2, #0]
 800dbb6:	1855      	adds	r5, r2, r1
 800dbb8:	42a5      	cmp	r5, r4
 800dbba:	d10b      	bne.n	800dbd4 <_free_r+0x70>
 800dbbc:	6824      	ldr	r4, [r4, #0]
 800dbbe:	4421      	add	r1, r4
 800dbc0:	1854      	adds	r4, r2, r1
 800dbc2:	42a3      	cmp	r3, r4
 800dbc4:	6011      	str	r1, [r2, #0]
 800dbc6:	d1e0      	bne.n	800db8a <_free_r+0x26>
 800dbc8:	681c      	ldr	r4, [r3, #0]
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	6053      	str	r3, [r2, #4]
 800dbce:	4421      	add	r1, r4
 800dbd0:	6011      	str	r1, [r2, #0]
 800dbd2:	e7da      	b.n	800db8a <_free_r+0x26>
 800dbd4:	d902      	bls.n	800dbdc <_free_r+0x78>
 800dbd6:	230c      	movs	r3, #12
 800dbd8:	6003      	str	r3, [r0, #0]
 800dbda:	e7d6      	b.n	800db8a <_free_r+0x26>
 800dbdc:	6825      	ldr	r5, [r4, #0]
 800dbde:	1961      	adds	r1, r4, r5
 800dbe0:	428b      	cmp	r3, r1
 800dbe2:	bf04      	itt	eq
 800dbe4:	6819      	ldreq	r1, [r3, #0]
 800dbe6:	685b      	ldreq	r3, [r3, #4]
 800dbe8:	6063      	str	r3, [r4, #4]
 800dbea:	bf04      	itt	eq
 800dbec:	1949      	addeq	r1, r1, r5
 800dbee:	6021      	streq	r1, [r4, #0]
 800dbf0:	6054      	str	r4, [r2, #4]
 800dbf2:	e7ca      	b.n	800db8a <_free_r+0x26>
 800dbf4:	b003      	add	sp, #12
 800dbf6:	bd30      	pop	{r4, r5, pc}
 800dbf8:	20004f78 	.word	0x20004f78

0800dbfc <sbrk_aligned>:
 800dbfc:	b570      	push	{r4, r5, r6, lr}
 800dbfe:	4e0e      	ldr	r6, [pc, #56]	; (800dc38 <sbrk_aligned+0x3c>)
 800dc00:	460c      	mov	r4, r1
 800dc02:	6831      	ldr	r1, [r6, #0]
 800dc04:	4605      	mov	r5, r0
 800dc06:	b911      	cbnz	r1, 800dc0e <sbrk_aligned+0x12>
 800dc08:	f000 fb4a 	bl	800e2a0 <_sbrk_r>
 800dc0c:	6030      	str	r0, [r6, #0]
 800dc0e:	4621      	mov	r1, r4
 800dc10:	4628      	mov	r0, r5
 800dc12:	f000 fb45 	bl	800e2a0 <_sbrk_r>
 800dc16:	1c43      	adds	r3, r0, #1
 800dc18:	d00a      	beq.n	800dc30 <sbrk_aligned+0x34>
 800dc1a:	1cc4      	adds	r4, r0, #3
 800dc1c:	f024 0403 	bic.w	r4, r4, #3
 800dc20:	42a0      	cmp	r0, r4
 800dc22:	d007      	beq.n	800dc34 <sbrk_aligned+0x38>
 800dc24:	1a21      	subs	r1, r4, r0
 800dc26:	4628      	mov	r0, r5
 800dc28:	f000 fb3a 	bl	800e2a0 <_sbrk_r>
 800dc2c:	3001      	adds	r0, #1
 800dc2e:	d101      	bne.n	800dc34 <sbrk_aligned+0x38>
 800dc30:	f04f 34ff 	mov.w	r4, #4294967295
 800dc34:	4620      	mov	r0, r4
 800dc36:	bd70      	pop	{r4, r5, r6, pc}
 800dc38:	20004f7c 	.word	0x20004f7c

0800dc3c <_malloc_r>:
 800dc3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc40:	1ccd      	adds	r5, r1, #3
 800dc42:	f025 0503 	bic.w	r5, r5, #3
 800dc46:	3508      	adds	r5, #8
 800dc48:	2d0c      	cmp	r5, #12
 800dc4a:	bf38      	it	cc
 800dc4c:	250c      	movcc	r5, #12
 800dc4e:	2d00      	cmp	r5, #0
 800dc50:	4607      	mov	r7, r0
 800dc52:	db01      	blt.n	800dc58 <_malloc_r+0x1c>
 800dc54:	42a9      	cmp	r1, r5
 800dc56:	d905      	bls.n	800dc64 <_malloc_r+0x28>
 800dc58:	230c      	movs	r3, #12
 800dc5a:	603b      	str	r3, [r7, #0]
 800dc5c:	2600      	movs	r6, #0
 800dc5e:	4630      	mov	r0, r6
 800dc60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc64:	4e2e      	ldr	r6, [pc, #184]	; (800dd20 <_malloc_r+0xe4>)
 800dc66:	f000 fc2f 	bl	800e4c8 <__malloc_lock>
 800dc6a:	6833      	ldr	r3, [r6, #0]
 800dc6c:	461c      	mov	r4, r3
 800dc6e:	bb34      	cbnz	r4, 800dcbe <_malloc_r+0x82>
 800dc70:	4629      	mov	r1, r5
 800dc72:	4638      	mov	r0, r7
 800dc74:	f7ff ffc2 	bl	800dbfc <sbrk_aligned>
 800dc78:	1c43      	adds	r3, r0, #1
 800dc7a:	4604      	mov	r4, r0
 800dc7c:	d14d      	bne.n	800dd1a <_malloc_r+0xde>
 800dc7e:	6834      	ldr	r4, [r6, #0]
 800dc80:	4626      	mov	r6, r4
 800dc82:	2e00      	cmp	r6, #0
 800dc84:	d140      	bne.n	800dd08 <_malloc_r+0xcc>
 800dc86:	6823      	ldr	r3, [r4, #0]
 800dc88:	4631      	mov	r1, r6
 800dc8a:	4638      	mov	r0, r7
 800dc8c:	eb04 0803 	add.w	r8, r4, r3
 800dc90:	f000 fb06 	bl	800e2a0 <_sbrk_r>
 800dc94:	4580      	cmp	r8, r0
 800dc96:	d13a      	bne.n	800dd0e <_malloc_r+0xd2>
 800dc98:	6821      	ldr	r1, [r4, #0]
 800dc9a:	3503      	adds	r5, #3
 800dc9c:	1a6d      	subs	r5, r5, r1
 800dc9e:	f025 0503 	bic.w	r5, r5, #3
 800dca2:	3508      	adds	r5, #8
 800dca4:	2d0c      	cmp	r5, #12
 800dca6:	bf38      	it	cc
 800dca8:	250c      	movcc	r5, #12
 800dcaa:	4629      	mov	r1, r5
 800dcac:	4638      	mov	r0, r7
 800dcae:	f7ff ffa5 	bl	800dbfc <sbrk_aligned>
 800dcb2:	3001      	adds	r0, #1
 800dcb4:	d02b      	beq.n	800dd0e <_malloc_r+0xd2>
 800dcb6:	6823      	ldr	r3, [r4, #0]
 800dcb8:	442b      	add	r3, r5
 800dcba:	6023      	str	r3, [r4, #0]
 800dcbc:	e00e      	b.n	800dcdc <_malloc_r+0xa0>
 800dcbe:	6822      	ldr	r2, [r4, #0]
 800dcc0:	1b52      	subs	r2, r2, r5
 800dcc2:	d41e      	bmi.n	800dd02 <_malloc_r+0xc6>
 800dcc4:	2a0b      	cmp	r2, #11
 800dcc6:	d916      	bls.n	800dcf6 <_malloc_r+0xba>
 800dcc8:	1961      	adds	r1, r4, r5
 800dcca:	42a3      	cmp	r3, r4
 800dccc:	6025      	str	r5, [r4, #0]
 800dcce:	bf18      	it	ne
 800dcd0:	6059      	strne	r1, [r3, #4]
 800dcd2:	6863      	ldr	r3, [r4, #4]
 800dcd4:	bf08      	it	eq
 800dcd6:	6031      	streq	r1, [r6, #0]
 800dcd8:	5162      	str	r2, [r4, r5]
 800dcda:	604b      	str	r3, [r1, #4]
 800dcdc:	4638      	mov	r0, r7
 800dcde:	f104 060b 	add.w	r6, r4, #11
 800dce2:	f000 fbf7 	bl	800e4d4 <__malloc_unlock>
 800dce6:	f026 0607 	bic.w	r6, r6, #7
 800dcea:	1d23      	adds	r3, r4, #4
 800dcec:	1af2      	subs	r2, r6, r3
 800dcee:	d0b6      	beq.n	800dc5e <_malloc_r+0x22>
 800dcf0:	1b9b      	subs	r3, r3, r6
 800dcf2:	50a3      	str	r3, [r4, r2]
 800dcf4:	e7b3      	b.n	800dc5e <_malloc_r+0x22>
 800dcf6:	6862      	ldr	r2, [r4, #4]
 800dcf8:	42a3      	cmp	r3, r4
 800dcfa:	bf0c      	ite	eq
 800dcfc:	6032      	streq	r2, [r6, #0]
 800dcfe:	605a      	strne	r2, [r3, #4]
 800dd00:	e7ec      	b.n	800dcdc <_malloc_r+0xa0>
 800dd02:	4623      	mov	r3, r4
 800dd04:	6864      	ldr	r4, [r4, #4]
 800dd06:	e7b2      	b.n	800dc6e <_malloc_r+0x32>
 800dd08:	4634      	mov	r4, r6
 800dd0a:	6876      	ldr	r6, [r6, #4]
 800dd0c:	e7b9      	b.n	800dc82 <_malloc_r+0x46>
 800dd0e:	230c      	movs	r3, #12
 800dd10:	603b      	str	r3, [r7, #0]
 800dd12:	4638      	mov	r0, r7
 800dd14:	f000 fbde 	bl	800e4d4 <__malloc_unlock>
 800dd18:	e7a1      	b.n	800dc5e <_malloc_r+0x22>
 800dd1a:	6025      	str	r5, [r4, #0]
 800dd1c:	e7de      	b.n	800dcdc <_malloc_r+0xa0>
 800dd1e:	bf00      	nop
 800dd20:	20004f78 	.word	0x20004f78

0800dd24 <__ssputs_r>:
 800dd24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd28:	688e      	ldr	r6, [r1, #8]
 800dd2a:	429e      	cmp	r6, r3
 800dd2c:	4682      	mov	sl, r0
 800dd2e:	460c      	mov	r4, r1
 800dd30:	4690      	mov	r8, r2
 800dd32:	461f      	mov	r7, r3
 800dd34:	d838      	bhi.n	800dda8 <__ssputs_r+0x84>
 800dd36:	898a      	ldrh	r2, [r1, #12]
 800dd38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dd3c:	d032      	beq.n	800dda4 <__ssputs_r+0x80>
 800dd3e:	6825      	ldr	r5, [r4, #0]
 800dd40:	6909      	ldr	r1, [r1, #16]
 800dd42:	eba5 0901 	sub.w	r9, r5, r1
 800dd46:	6965      	ldr	r5, [r4, #20]
 800dd48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dd4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dd50:	3301      	adds	r3, #1
 800dd52:	444b      	add	r3, r9
 800dd54:	106d      	asrs	r5, r5, #1
 800dd56:	429d      	cmp	r5, r3
 800dd58:	bf38      	it	cc
 800dd5a:	461d      	movcc	r5, r3
 800dd5c:	0553      	lsls	r3, r2, #21
 800dd5e:	d531      	bpl.n	800ddc4 <__ssputs_r+0xa0>
 800dd60:	4629      	mov	r1, r5
 800dd62:	f7ff ff6b 	bl	800dc3c <_malloc_r>
 800dd66:	4606      	mov	r6, r0
 800dd68:	b950      	cbnz	r0, 800dd80 <__ssputs_r+0x5c>
 800dd6a:	230c      	movs	r3, #12
 800dd6c:	f8ca 3000 	str.w	r3, [sl]
 800dd70:	89a3      	ldrh	r3, [r4, #12]
 800dd72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd76:	81a3      	strh	r3, [r4, #12]
 800dd78:	f04f 30ff 	mov.w	r0, #4294967295
 800dd7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd80:	6921      	ldr	r1, [r4, #16]
 800dd82:	464a      	mov	r2, r9
 800dd84:	f7fb ff04 	bl	8009b90 <memcpy>
 800dd88:	89a3      	ldrh	r3, [r4, #12]
 800dd8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dd8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd92:	81a3      	strh	r3, [r4, #12]
 800dd94:	6126      	str	r6, [r4, #16]
 800dd96:	6165      	str	r5, [r4, #20]
 800dd98:	444e      	add	r6, r9
 800dd9a:	eba5 0509 	sub.w	r5, r5, r9
 800dd9e:	6026      	str	r6, [r4, #0]
 800dda0:	60a5      	str	r5, [r4, #8]
 800dda2:	463e      	mov	r6, r7
 800dda4:	42be      	cmp	r6, r7
 800dda6:	d900      	bls.n	800ddaa <__ssputs_r+0x86>
 800dda8:	463e      	mov	r6, r7
 800ddaa:	6820      	ldr	r0, [r4, #0]
 800ddac:	4632      	mov	r2, r6
 800ddae:	4641      	mov	r1, r8
 800ddb0:	f000 fb70 	bl	800e494 <memmove>
 800ddb4:	68a3      	ldr	r3, [r4, #8]
 800ddb6:	1b9b      	subs	r3, r3, r6
 800ddb8:	60a3      	str	r3, [r4, #8]
 800ddba:	6823      	ldr	r3, [r4, #0]
 800ddbc:	4433      	add	r3, r6
 800ddbe:	6023      	str	r3, [r4, #0]
 800ddc0:	2000      	movs	r0, #0
 800ddc2:	e7db      	b.n	800dd7c <__ssputs_r+0x58>
 800ddc4:	462a      	mov	r2, r5
 800ddc6:	f000 fb8b 	bl	800e4e0 <_realloc_r>
 800ddca:	4606      	mov	r6, r0
 800ddcc:	2800      	cmp	r0, #0
 800ddce:	d1e1      	bne.n	800dd94 <__ssputs_r+0x70>
 800ddd0:	6921      	ldr	r1, [r4, #16]
 800ddd2:	4650      	mov	r0, sl
 800ddd4:	f7ff fec6 	bl	800db64 <_free_r>
 800ddd8:	e7c7      	b.n	800dd6a <__ssputs_r+0x46>
	...

0800dddc <_svfiprintf_r>:
 800dddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dde0:	4698      	mov	r8, r3
 800dde2:	898b      	ldrh	r3, [r1, #12]
 800dde4:	061b      	lsls	r3, r3, #24
 800dde6:	b09d      	sub	sp, #116	; 0x74
 800dde8:	4607      	mov	r7, r0
 800ddea:	460d      	mov	r5, r1
 800ddec:	4614      	mov	r4, r2
 800ddee:	d50e      	bpl.n	800de0e <_svfiprintf_r+0x32>
 800ddf0:	690b      	ldr	r3, [r1, #16]
 800ddf2:	b963      	cbnz	r3, 800de0e <_svfiprintf_r+0x32>
 800ddf4:	2140      	movs	r1, #64	; 0x40
 800ddf6:	f7ff ff21 	bl	800dc3c <_malloc_r>
 800ddfa:	6028      	str	r0, [r5, #0]
 800ddfc:	6128      	str	r0, [r5, #16]
 800ddfe:	b920      	cbnz	r0, 800de0a <_svfiprintf_r+0x2e>
 800de00:	230c      	movs	r3, #12
 800de02:	603b      	str	r3, [r7, #0]
 800de04:	f04f 30ff 	mov.w	r0, #4294967295
 800de08:	e0d1      	b.n	800dfae <_svfiprintf_r+0x1d2>
 800de0a:	2340      	movs	r3, #64	; 0x40
 800de0c:	616b      	str	r3, [r5, #20]
 800de0e:	2300      	movs	r3, #0
 800de10:	9309      	str	r3, [sp, #36]	; 0x24
 800de12:	2320      	movs	r3, #32
 800de14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800de18:	f8cd 800c 	str.w	r8, [sp, #12]
 800de1c:	2330      	movs	r3, #48	; 0x30
 800de1e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dfc8 <_svfiprintf_r+0x1ec>
 800de22:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800de26:	f04f 0901 	mov.w	r9, #1
 800de2a:	4623      	mov	r3, r4
 800de2c:	469a      	mov	sl, r3
 800de2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de32:	b10a      	cbz	r2, 800de38 <_svfiprintf_r+0x5c>
 800de34:	2a25      	cmp	r2, #37	; 0x25
 800de36:	d1f9      	bne.n	800de2c <_svfiprintf_r+0x50>
 800de38:	ebba 0b04 	subs.w	fp, sl, r4
 800de3c:	d00b      	beq.n	800de56 <_svfiprintf_r+0x7a>
 800de3e:	465b      	mov	r3, fp
 800de40:	4622      	mov	r2, r4
 800de42:	4629      	mov	r1, r5
 800de44:	4638      	mov	r0, r7
 800de46:	f7ff ff6d 	bl	800dd24 <__ssputs_r>
 800de4a:	3001      	adds	r0, #1
 800de4c:	f000 80aa 	beq.w	800dfa4 <_svfiprintf_r+0x1c8>
 800de50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de52:	445a      	add	r2, fp
 800de54:	9209      	str	r2, [sp, #36]	; 0x24
 800de56:	f89a 3000 	ldrb.w	r3, [sl]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	f000 80a2 	beq.w	800dfa4 <_svfiprintf_r+0x1c8>
 800de60:	2300      	movs	r3, #0
 800de62:	f04f 32ff 	mov.w	r2, #4294967295
 800de66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de6a:	f10a 0a01 	add.w	sl, sl, #1
 800de6e:	9304      	str	r3, [sp, #16]
 800de70:	9307      	str	r3, [sp, #28]
 800de72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800de76:	931a      	str	r3, [sp, #104]	; 0x68
 800de78:	4654      	mov	r4, sl
 800de7a:	2205      	movs	r2, #5
 800de7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de80:	4851      	ldr	r0, [pc, #324]	; (800dfc8 <_svfiprintf_r+0x1ec>)
 800de82:	f7f2 f9ad 	bl	80001e0 <memchr>
 800de86:	9a04      	ldr	r2, [sp, #16]
 800de88:	b9d8      	cbnz	r0, 800dec2 <_svfiprintf_r+0xe6>
 800de8a:	06d0      	lsls	r0, r2, #27
 800de8c:	bf44      	itt	mi
 800de8e:	2320      	movmi	r3, #32
 800de90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800de94:	0711      	lsls	r1, r2, #28
 800de96:	bf44      	itt	mi
 800de98:	232b      	movmi	r3, #43	; 0x2b
 800de9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800de9e:	f89a 3000 	ldrb.w	r3, [sl]
 800dea2:	2b2a      	cmp	r3, #42	; 0x2a
 800dea4:	d015      	beq.n	800ded2 <_svfiprintf_r+0xf6>
 800dea6:	9a07      	ldr	r2, [sp, #28]
 800dea8:	4654      	mov	r4, sl
 800deaa:	2000      	movs	r0, #0
 800deac:	f04f 0c0a 	mov.w	ip, #10
 800deb0:	4621      	mov	r1, r4
 800deb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800deb6:	3b30      	subs	r3, #48	; 0x30
 800deb8:	2b09      	cmp	r3, #9
 800deba:	d94e      	bls.n	800df5a <_svfiprintf_r+0x17e>
 800debc:	b1b0      	cbz	r0, 800deec <_svfiprintf_r+0x110>
 800debe:	9207      	str	r2, [sp, #28]
 800dec0:	e014      	b.n	800deec <_svfiprintf_r+0x110>
 800dec2:	eba0 0308 	sub.w	r3, r0, r8
 800dec6:	fa09 f303 	lsl.w	r3, r9, r3
 800deca:	4313      	orrs	r3, r2
 800decc:	9304      	str	r3, [sp, #16]
 800dece:	46a2      	mov	sl, r4
 800ded0:	e7d2      	b.n	800de78 <_svfiprintf_r+0x9c>
 800ded2:	9b03      	ldr	r3, [sp, #12]
 800ded4:	1d19      	adds	r1, r3, #4
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	9103      	str	r1, [sp, #12]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	bfbb      	ittet	lt
 800dede:	425b      	neglt	r3, r3
 800dee0:	f042 0202 	orrlt.w	r2, r2, #2
 800dee4:	9307      	strge	r3, [sp, #28]
 800dee6:	9307      	strlt	r3, [sp, #28]
 800dee8:	bfb8      	it	lt
 800deea:	9204      	strlt	r2, [sp, #16]
 800deec:	7823      	ldrb	r3, [r4, #0]
 800deee:	2b2e      	cmp	r3, #46	; 0x2e
 800def0:	d10c      	bne.n	800df0c <_svfiprintf_r+0x130>
 800def2:	7863      	ldrb	r3, [r4, #1]
 800def4:	2b2a      	cmp	r3, #42	; 0x2a
 800def6:	d135      	bne.n	800df64 <_svfiprintf_r+0x188>
 800def8:	9b03      	ldr	r3, [sp, #12]
 800defa:	1d1a      	adds	r2, r3, #4
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	9203      	str	r2, [sp, #12]
 800df00:	2b00      	cmp	r3, #0
 800df02:	bfb8      	it	lt
 800df04:	f04f 33ff 	movlt.w	r3, #4294967295
 800df08:	3402      	adds	r4, #2
 800df0a:	9305      	str	r3, [sp, #20]
 800df0c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dfd8 <_svfiprintf_r+0x1fc>
 800df10:	7821      	ldrb	r1, [r4, #0]
 800df12:	2203      	movs	r2, #3
 800df14:	4650      	mov	r0, sl
 800df16:	f7f2 f963 	bl	80001e0 <memchr>
 800df1a:	b140      	cbz	r0, 800df2e <_svfiprintf_r+0x152>
 800df1c:	2340      	movs	r3, #64	; 0x40
 800df1e:	eba0 000a 	sub.w	r0, r0, sl
 800df22:	fa03 f000 	lsl.w	r0, r3, r0
 800df26:	9b04      	ldr	r3, [sp, #16]
 800df28:	4303      	orrs	r3, r0
 800df2a:	3401      	adds	r4, #1
 800df2c:	9304      	str	r3, [sp, #16]
 800df2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df32:	4826      	ldr	r0, [pc, #152]	; (800dfcc <_svfiprintf_r+0x1f0>)
 800df34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800df38:	2206      	movs	r2, #6
 800df3a:	f7f2 f951 	bl	80001e0 <memchr>
 800df3e:	2800      	cmp	r0, #0
 800df40:	d038      	beq.n	800dfb4 <_svfiprintf_r+0x1d8>
 800df42:	4b23      	ldr	r3, [pc, #140]	; (800dfd0 <_svfiprintf_r+0x1f4>)
 800df44:	bb1b      	cbnz	r3, 800df8e <_svfiprintf_r+0x1b2>
 800df46:	9b03      	ldr	r3, [sp, #12]
 800df48:	3307      	adds	r3, #7
 800df4a:	f023 0307 	bic.w	r3, r3, #7
 800df4e:	3308      	adds	r3, #8
 800df50:	9303      	str	r3, [sp, #12]
 800df52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df54:	4433      	add	r3, r6
 800df56:	9309      	str	r3, [sp, #36]	; 0x24
 800df58:	e767      	b.n	800de2a <_svfiprintf_r+0x4e>
 800df5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800df5e:	460c      	mov	r4, r1
 800df60:	2001      	movs	r0, #1
 800df62:	e7a5      	b.n	800deb0 <_svfiprintf_r+0xd4>
 800df64:	2300      	movs	r3, #0
 800df66:	3401      	adds	r4, #1
 800df68:	9305      	str	r3, [sp, #20]
 800df6a:	4619      	mov	r1, r3
 800df6c:	f04f 0c0a 	mov.w	ip, #10
 800df70:	4620      	mov	r0, r4
 800df72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df76:	3a30      	subs	r2, #48	; 0x30
 800df78:	2a09      	cmp	r2, #9
 800df7a:	d903      	bls.n	800df84 <_svfiprintf_r+0x1a8>
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d0c5      	beq.n	800df0c <_svfiprintf_r+0x130>
 800df80:	9105      	str	r1, [sp, #20]
 800df82:	e7c3      	b.n	800df0c <_svfiprintf_r+0x130>
 800df84:	fb0c 2101 	mla	r1, ip, r1, r2
 800df88:	4604      	mov	r4, r0
 800df8a:	2301      	movs	r3, #1
 800df8c:	e7f0      	b.n	800df70 <_svfiprintf_r+0x194>
 800df8e:	ab03      	add	r3, sp, #12
 800df90:	9300      	str	r3, [sp, #0]
 800df92:	462a      	mov	r2, r5
 800df94:	4b0f      	ldr	r3, [pc, #60]	; (800dfd4 <_svfiprintf_r+0x1f8>)
 800df96:	a904      	add	r1, sp, #16
 800df98:	4638      	mov	r0, r7
 800df9a:	f7fb feaf 	bl	8009cfc <_printf_float>
 800df9e:	1c42      	adds	r2, r0, #1
 800dfa0:	4606      	mov	r6, r0
 800dfa2:	d1d6      	bne.n	800df52 <_svfiprintf_r+0x176>
 800dfa4:	89ab      	ldrh	r3, [r5, #12]
 800dfa6:	065b      	lsls	r3, r3, #25
 800dfa8:	f53f af2c 	bmi.w	800de04 <_svfiprintf_r+0x28>
 800dfac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dfae:	b01d      	add	sp, #116	; 0x74
 800dfb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfb4:	ab03      	add	r3, sp, #12
 800dfb6:	9300      	str	r3, [sp, #0]
 800dfb8:	462a      	mov	r2, r5
 800dfba:	4b06      	ldr	r3, [pc, #24]	; (800dfd4 <_svfiprintf_r+0x1f8>)
 800dfbc:	a904      	add	r1, sp, #16
 800dfbe:	4638      	mov	r0, r7
 800dfc0:	f7fc f940 	bl	800a244 <_printf_i>
 800dfc4:	e7eb      	b.n	800df9e <_svfiprintf_r+0x1c2>
 800dfc6:	bf00      	nop
 800dfc8:	08010f74 	.word	0x08010f74
 800dfcc:	08010f7e 	.word	0x08010f7e
 800dfd0:	08009cfd 	.word	0x08009cfd
 800dfd4:	0800dd25 	.word	0x0800dd25
 800dfd8:	08010f7a 	.word	0x08010f7a

0800dfdc <__sfputc_r>:
 800dfdc:	6893      	ldr	r3, [r2, #8]
 800dfde:	3b01      	subs	r3, #1
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	b410      	push	{r4}
 800dfe4:	6093      	str	r3, [r2, #8]
 800dfe6:	da08      	bge.n	800dffa <__sfputc_r+0x1e>
 800dfe8:	6994      	ldr	r4, [r2, #24]
 800dfea:	42a3      	cmp	r3, r4
 800dfec:	db01      	blt.n	800dff2 <__sfputc_r+0x16>
 800dfee:	290a      	cmp	r1, #10
 800dff0:	d103      	bne.n	800dffa <__sfputc_r+0x1e>
 800dff2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dff6:	f7fd bbf5 	b.w	800b7e4 <__swbuf_r>
 800dffa:	6813      	ldr	r3, [r2, #0]
 800dffc:	1c58      	adds	r0, r3, #1
 800dffe:	6010      	str	r0, [r2, #0]
 800e000:	7019      	strb	r1, [r3, #0]
 800e002:	4608      	mov	r0, r1
 800e004:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e008:	4770      	bx	lr

0800e00a <__sfputs_r>:
 800e00a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e00c:	4606      	mov	r6, r0
 800e00e:	460f      	mov	r7, r1
 800e010:	4614      	mov	r4, r2
 800e012:	18d5      	adds	r5, r2, r3
 800e014:	42ac      	cmp	r4, r5
 800e016:	d101      	bne.n	800e01c <__sfputs_r+0x12>
 800e018:	2000      	movs	r0, #0
 800e01a:	e007      	b.n	800e02c <__sfputs_r+0x22>
 800e01c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e020:	463a      	mov	r2, r7
 800e022:	4630      	mov	r0, r6
 800e024:	f7ff ffda 	bl	800dfdc <__sfputc_r>
 800e028:	1c43      	adds	r3, r0, #1
 800e02a:	d1f3      	bne.n	800e014 <__sfputs_r+0xa>
 800e02c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e030 <_vfiprintf_r>:
 800e030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e034:	460d      	mov	r5, r1
 800e036:	b09d      	sub	sp, #116	; 0x74
 800e038:	4614      	mov	r4, r2
 800e03a:	4698      	mov	r8, r3
 800e03c:	4606      	mov	r6, r0
 800e03e:	b118      	cbz	r0, 800e048 <_vfiprintf_r+0x18>
 800e040:	6983      	ldr	r3, [r0, #24]
 800e042:	b90b      	cbnz	r3, 800e048 <_vfiprintf_r+0x18>
 800e044:	f7fe fc24 	bl	800c890 <__sinit>
 800e048:	4b89      	ldr	r3, [pc, #548]	; (800e270 <_vfiprintf_r+0x240>)
 800e04a:	429d      	cmp	r5, r3
 800e04c:	d11b      	bne.n	800e086 <_vfiprintf_r+0x56>
 800e04e:	6875      	ldr	r5, [r6, #4]
 800e050:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e052:	07d9      	lsls	r1, r3, #31
 800e054:	d405      	bmi.n	800e062 <_vfiprintf_r+0x32>
 800e056:	89ab      	ldrh	r3, [r5, #12]
 800e058:	059a      	lsls	r2, r3, #22
 800e05a:	d402      	bmi.n	800e062 <_vfiprintf_r+0x32>
 800e05c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e05e:	f7ff f828 	bl	800d0b2 <__retarget_lock_acquire_recursive>
 800e062:	89ab      	ldrh	r3, [r5, #12]
 800e064:	071b      	lsls	r3, r3, #28
 800e066:	d501      	bpl.n	800e06c <_vfiprintf_r+0x3c>
 800e068:	692b      	ldr	r3, [r5, #16]
 800e06a:	b9eb      	cbnz	r3, 800e0a8 <_vfiprintf_r+0x78>
 800e06c:	4629      	mov	r1, r5
 800e06e:	4630      	mov	r0, r6
 800e070:	f7fd fc0a 	bl	800b888 <__swsetup_r>
 800e074:	b1c0      	cbz	r0, 800e0a8 <_vfiprintf_r+0x78>
 800e076:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e078:	07dc      	lsls	r4, r3, #31
 800e07a:	d50e      	bpl.n	800e09a <_vfiprintf_r+0x6a>
 800e07c:	f04f 30ff 	mov.w	r0, #4294967295
 800e080:	b01d      	add	sp, #116	; 0x74
 800e082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e086:	4b7b      	ldr	r3, [pc, #492]	; (800e274 <_vfiprintf_r+0x244>)
 800e088:	429d      	cmp	r5, r3
 800e08a:	d101      	bne.n	800e090 <_vfiprintf_r+0x60>
 800e08c:	68b5      	ldr	r5, [r6, #8]
 800e08e:	e7df      	b.n	800e050 <_vfiprintf_r+0x20>
 800e090:	4b79      	ldr	r3, [pc, #484]	; (800e278 <_vfiprintf_r+0x248>)
 800e092:	429d      	cmp	r5, r3
 800e094:	bf08      	it	eq
 800e096:	68f5      	ldreq	r5, [r6, #12]
 800e098:	e7da      	b.n	800e050 <_vfiprintf_r+0x20>
 800e09a:	89ab      	ldrh	r3, [r5, #12]
 800e09c:	0598      	lsls	r0, r3, #22
 800e09e:	d4ed      	bmi.n	800e07c <_vfiprintf_r+0x4c>
 800e0a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e0a2:	f7ff f807 	bl	800d0b4 <__retarget_lock_release_recursive>
 800e0a6:	e7e9      	b.n	800e07c <_vfiprintf_r+0x4c>
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	9309      	str	r3, [sp, #36]	; 0x24
 800e0ac:	2320      	movs	r3, #32
 800e0ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e0b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e0b6:	2330      	movs	r3, #48	; 0x30
 800e0b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e27c <_vfiprintf_r+0x24c>
 800e0bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0c0:	f04f 0901 	mov.w	r9, #1
 800e0c4:	4623      	mov	r3, r4
 800e0c6:	469a      	mov	sl, r3
 800e0c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0cc:	b10a      	cbz	r2, 800e0d2 <_vfiprintf_r+0xa2>
 800e0ce:	2a25      	cmp	r2, #37	; 0x25
 800e0d0:	d1f9      	bne.n	800e0c6 <_vfiprintf_r+0x96>
 800e0d2:	ebba 0b04 	subs.w	fp, sl, r4
 800e0d6:	d00b      	beq.n	800e0f0 <_vfiprintf_r+0xc0>
 800e0d8:	465b      	mov	r3, fp
 800e0da:	4622      	mov	r2, r4
 800e0dc:	4629      	mov	r1, r5
 800e0de:	4630      	mov	r0, r6
 800e0e0:	f7ff ff93 	bl	800e00a <__sfputs_r>
 800e0e4:	3001      	adds	r0, #1
 800e0e6:	f000 80aa 	beq.w	800e23e <_vfiprintf_r+0x20e>
 800e0ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0ec:	445a      	add	r2, fp
 800e0ee:	9209      	str	r2, [sp, #36]	; 0x24
 800e0f0:	f89a 3000 	ldrb.w	r3, [sl]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	f000 80a2 	beq.w	800e23e <_vfiprintf_r+0x20e>
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800e100:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e104:	f10a 0a01 	add.w	sl, sl, #1
 800e108:	9304      	str	r3, [sp, #16]
 800e10a:	9307      	str	r3, [sp, #28]
 800e10c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e110:	931a      	str	r3, [sp, #104]	; 0x68
 800e112:	4654      	mov	r4, sl
 800e114:	2205      	movs	r2, #5
 800e116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e11a:	4858      	ldr	r0, [pc, #352]	; (800e27c <_vfiprintf_r+0x24c>)
 800e11c:	f7f2 f860 	bl	80001e0 <memchr>
 800e120:	9a04      	ldr	r2, [sp, #16]
 800e122:	b9d8      	cbnz	r0, 800e15c <_vfiprintf_r+0x12c>
 800e124:	06d1      	lsls	r1, r2, #27
 800e126:	bf44      	itt	mi
 800e128:	2320      	movmi	r3, #32
 800e12a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e12e:	0713      	lsls	r3, r2, #28
 800e130:	bf44      	itt	mi
 800e132:	232b      	movmi	r3, #43	; 0x2b
 800e134:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e138:	f89a 3000 	ldrb.w	r3, [sl]
 800e13c:	2b2a      	cmp	r3, #42	; 0x2a
 800e13e:	d015      	beq.n	800e16c <_vfiprintf_r+0x13c>
 800e140:	9a07      	ldr	r2, [sp, #28]
 800e142:	4654      	mov	r4, sl
 800e144:	2000      	movs	r0, #0
 800e146:	f04f 0c0a 	mov.w	ip, #10
 800e14a:	4621      	mov	r1, r4
 800e14c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e150:	3b30      	subs	r3, #48	; 0x30
 800e152:	2b09      	cmp	r3, #9
 800e154:	d94e      	bls.n	800e1f4 <_vfiprintf_r+0x1c4>
 800e156:	b1b0      	cbz	r0, 800e186 <_vfiprintf_r+0x156>
 800e158:	9207      	str	r2, [sp, #28]
 800e15a:	e014      	b.n	800e186 <_vfiprintf_r+0x156>
 800e15c:	eba0 0308 	sub.w	r3, r0, r8
 800e160:	fa09 f303 	lsl.w	r3, r9, r3
 800e164:	4313      	orrs	r3, r2
 800e166:	9304      	str	r3, [sp, #16]
 800e168:	46a2      	mov	sl, r4
 800e16a:	e7d2      	b.n	800e112 <_vfiprintf_r+0xe2>
 800e16c:	9b03      	ldr	r3, [sp, #12]
 800e16e:	1d19      	adds	r1, r3, #4
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	9103      	str	r1, [sp, #12]
 800e174:	2b00      	cmp	r3, #0
 800e176:	bfbb      	ittet	lt
 800e178:	425b      	neglt	r3, r3
 800e17a:	f042 0202 	orrlt.w	r2, r2, #2
 800e17e:	9307      	strge	r3, [sp, #28]
 800e180:	9307      	strlt	r3, [sp, #28]
 800e182:	bfb8      	it	lt
 800e184:	9204      	strlt	r2, [sp, #16]
 800e186:	7823      	ldrb	r3, [r4, #0]
 800e188:	2b2e      	cmp	r3, #46	; 0x2e
 800e18a:	d10c      	bne.n	800e1a6 <_vfiprintf_r+0x176>
 800e18c:	7863      	ldrb	r3, [r4, #1]
 800e18e:	2b2a      	cmp	r3, #42	; 0x2a
 800e190:	d135      	bne.n	800e1fe <_vfiprintf_r+0x1ce>
 800e192:	9b03      	ldr	r3, [sp, #12]
 800e194:	1d1a      	adds	r2, r3, #4
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	9203      	str	r2, [sp, #12]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	bfb8      	it	lt
 800e19e:	f04f 33ff 	movlt.w	r3, #4294967295
 800e1a2:	3402      	adds	r4, #2
 800e1a4:	9305      	str	r3, [sp, #20]
 800e1a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e28c <_vfiprintf_r+0x25c>
 800e1aa:	7821      	ldrb	r1, [r4, #0]
 800e1ac:	2203      	movs	r2, #3
 800e1ae:	4650      	mov	r0, sl
 800e1b0:	f7f2 f816 	bl	80001e0 <memchr>
 800e1b4:	b140      	cbz	r0, 800e1c8 <_vfiprintf_r+0x198>
 800e1b6:	2340      	movs	r3, #64	; 0x40
 800e1b8:	eba0 000a 	sub.w	r0, r0, sl
 800e1bc:	fa03 f000 	lsl.w	r0, r3, r0
 800e1c0:	9b04      	ldr	r3, [sp, #16]
 800e1c2:	4303      	orrs	r3, r0
 800e1c4:	3401      	adds	r4, #1
 800e1c6:	9304      	str	r3, [sp, #16]
 800e1c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1cc:	482c      	ldr	r0, [pc, #176]	; (800e280 <_vfiprintf_r+0x250>)
 800e1ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1d2:	2206      	movs	r2, #6
 800e1d4:	f7f2 f804 	bl	80001e0 <memchr>
 800e1d8:	2800      	cmp	r0, #0
 800e1da:	d03f      	beq.n	800e25c <_vfiprintf_r+0x22c>
 800e1dc:	4b29      	ldr	r3, [pc, #164]	; (800e284 <_vfiprintf_r+0x254>)
 800e1de:	bb1b      	cbnz	r3, 800e228 <_vfiprintf_r+0x1f8>
 800e1e0:	9b03      	ldr	r3, [sp, #12]
 800e1e2:	3307      	adds	r3, #7
 800e1e4:	f023 0307 	bic.w	r3, r3, #7
 800e1e8:	3308      	adds	r3, #8
 800e1ea:	9303      	str	r3, [sp, #12]
 800e1ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1ee:	443b      	add	r3, r7
 800e1f0:	9309      	str	r3, [sp, #36]	; 0x24
 800e1f2:	e767      	b.n	800e0c4 <_vfiprintf_r+0x94>
 800e1f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e1f8:	460c      	mov	r4, r1
 800e1fa:	2001      	movs	r0, #1
 800e1fc:	e7a5      	b.n	800e14a <_vfiprintf_r+0x11a>
 800e1fe:	2300      	movs	r3, #0
 800e200:	3401      	adds	r4, #1
 800e202:	9305      	str	r3, [sp, #20]
 800e204:	4619      	mov	r1, r3
 800e206:	f04f 0c0a 	mov.w	ip, #10
 800e20a:	4620      	mov	r0, r4
 800e20c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e210:	3a30      	subs	r2, #48	; 0x30
 800e212:	2a09      	cmp	r2, #9
 800e214:	d903      	bls.n	800e21e <_vfiprintf_r+0x1ee>
 800e216:	2b00      	cmp	r3, #0
 800e218:	d0c5      	beq.n	800e1a6 <_vfiprintf_r+0x176>
 800e21a:	9105      	str	r1, [sp, #20]
 800e21c:	e7c3      	b.n	800e1a6 <_vfiprintf_r+0x176>
 800e21e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e222:	4604      	mov	r4, r0
 800e224:	2301      	movs	r3, #1
 800e226:	e7f0      	b.n	800e20a <_vfiprintf_r+0x1da>
 800e228:	ab03      	add	r3, sp, #12
 800e22a:	9300      	str	r3, [sp, #0]
 800e22c:	462a      	mov	r2, r5
 800e22e:	4b16      	ldr	r3, [pc, #88]	; (800e288 <_vfiprintf_r+0x258>)
 800e230:	a904      	add	r1, sp, #16
 800e232:	4630      	mov	r0, r6
 800e234:	f7fb fd62 	bl	8009cfc <_printf_float>
 800e238:	4607      	mov	r7, r0
 800e23a:	1c78      	adds	r0, r7, #1
 800e23c:	d1d6      	bne.n	800e1ec <_vfiprintf_r+0x1bc>
 800e23e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e240:	07d9      	lsls	r1, r3, #31
 800e242:	d405      	bmi.n	800e250 <_vfiprintf_r+0x220>
 800e244:	89ab      	ldrh	r3, [r5, #12]
 800e246:	059a      	lsls	r2, r3, #22
 800e248:	d402      	bmi.n	800e250 <_vfiprintf_r+0x220>
 800e24a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e24c:	f7fe ff32 	bl	800d0b4 <__retarget_lock_release_recursive>
 800e250:	89ab      	ldrh	r3, [r5, #12]
 800e252:	065b      	lsls	r3, r3, #25
 800e254:	f53f af12 	bmi.w	800e07c <_vfiprintf_r+0x4c>
 800e258:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e25a:	e711      	b.n	800e080 <_vfiprintf_r+0x50>
 800e25c:	ab03      	add	r3, sp, #12
 800e25e:	9300      	str	r3, [sp, #0]
 800e260:	462a      	mov	r2, r5
 800e262:	4b09      	ldr	r3, [pc, #36]	; (800e288 <_vfiprintf_r+0x258>)
 800e264:	a904      	add	r1, sp, #16
 800e266:	4630      	mov	r0, r6
 800e268:	f7fb ffec 	bl	800a244 <_printf_i>
 800e26c:	e7e4      	b.n	800e238 <_vfiprintf_r+0x208>
 800e26e:	bf00      	nop
 800e270:	08010d5c 	.word	0x08010d5c
 800e274:	08010d7c 	.word	0x08010d7c
 800e278:	08010d3c 	.word	0x08010d3c
 800e27c:	08010f74 	.word	0x08010f74
 800e280:	08010f7e 	.word	0x08010f7e
 800e284:	08009cfd 	.word	0x08009cfd
 800e288:	0800e00b 	.word	0x0800e00b
 800e28c:	08010f7a 	.word	0x08010f7a

0800e290 <nan>:
 800e290:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e298 <nan+0x8>
 800e294:	4770      	bx	lr
 800e296:	bf00      	nop
 800e298:	00000000 	.word	0x00000000
 800e29c:	7ff80000 	.word	0x7ff80000

0800e2a0 <_sbrk_r>:
 800e2a0:	b538      	push	{r3, r4, r5, lr}
 800e2a2:	4d06      	ldr	r5, [pc, #24]	; (800e2bc <_sbrk_r+0x1c>)
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	4604      	mov	r4, r0
 800e2a8:	4608      	mov	r0, r1
 800e2aa:	602b      	str	r3, [r5, #0]
 800e2ac:	f7f4 f85c 	bl	8002368 <_sbrk>
 800e2b0:	1c43      	adds	r3, r0, #1
 800e2b2:	d102      	bne.n	800e2ba <_sbrk_r+0x1a>
 800e2b4:	682b      	ldr	r3, [r5, #0]
 800e2b6:	b103      	cbz	r3, 800e2ba <_sbrk_r+0x1a>
 800e2b8:	6023      	str	r3, [r4, #0]
 800e2ba:	bd38      	pop	{r3, r4, r5, pc}
 800e2bc:	20004f80 	.word	0x20004f80

0800e2c0 <__sread>:
 800e2c0:	b510      	push	{r4, lr}
 800e2c2:	460c      	mov	r4, r1
 800e2c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2c8:	f000 f93a 	bl	800e540 <_read_r>
 800e2cc:	2800      	cmp	r0, #0
 800e2ce:	bfab      	itete	ge
 800e2d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e2d2:	89a3      	ldrhlt	r3, [r4, #12]
 800e2d4:	181b      	addge	r3, r3, r0
 800e2d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e2da:	bfac      	ite	ge
 800e2dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800e2de:	81a3      	strhlt	r3, [r4, #12]
 800e2e0:	bd10      	pop	{r4, pc}

0800e2e2 <__swrite>:
 800e2e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2e6:	461f      	mov	r7, r3
 800e2e8:	898b      	ldrh	r3, [r1, #12]
 800e2ea:	05db      	lsls	r3, r3, #23
 800e2ec:	4605      	mov	r5, r0
 800e2ee:	460c      	mov	r4, r1
 800e2f0:	4616      	mov	r6, r2
 800e2f2:	d505      	bpl.n	800e300 <__swrite+0x1e>
 800e2f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2f8:	2302      	movs	r3, #2
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	f000 f8b8 	bl	800e470 <_lseek_r>
 800e300:	89a3      	ldrh	r3, [r4, #12]
 800e302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e306:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e30a:	81a3      	strh	r3, [r4, #12]
 800e30c:	4632      	mov	r2, r6
 800e30e:	463b      	mov	r3, r7
 800e310:	4628      	mov	r0, r5
 800e312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e316:	f000 b837 	b.w	800e388 <_write_r>

0800e31a <__sseek>:
 800e31a:	b510      	push	{r4, lr}
 800e31c:	460c      	mov	r4, r1
 800e31e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e322:	f000 f8a5 	bl	800e470 <_lseek_r>
 800e326:	1c43      	adds	r3, r0, #1
 800e328:	89a3      	ldrh	r3, [r4, #12]
 800e32a:	bf15      	itete	ne
 800e32c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e32e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e332:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e336:	81a3      	strheq	r3, [r4, #12]
 800e338:	bf18      	it	ne
 800e33a:	81a3      	strhne	r3, [r4, #12]
 800e33c:	bd10      	pop	{r4, pc}

0800e33e <__sclose>:
 800e33e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e342:	f000 b851 	b.w	800e3e8 <_close_r>

0800e346 <strncmp>:
 800e346:	b510      	push	{r4, lr}
 800e348:	b17a      	cbz	r2, 800e36a <strncmp+0x24>
 800e34a:	4603      	mov	r3, r0
 800e34c:	3901      	subs	r1, #1
 800e34e:	1884      	adds	r4, r0, r2
 800e350:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e354:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e358:	4290      	cmp	r0, r2
 800e35a:	d101      	bne.n	800e360 <strncmp+0x1a>
 800e35c:	42a3      	cmp	r3, r4
 800e35e:	d101      	bne.n	800e364 <strncmp+0x1e>
 800e360:	1a80      	subs	r0, r0, r2
 800e362:	bd10      	pop	{r4, pc}
 800e364:	2800      	cmp	r0, #0
 800e366:	d1f3      	bne.n	800e350 <strncmp+0xa>
 800e368:	e7fa      	b.n	800e360 <strncmp+0x1a>
 800e36a:	4610      	mov	r0, r2
 800e36c:	e7f9      	b.n	800e362 <strncmp+0x1c>

0800e36e <__ascii_wctomb>:
 800e36e:	b149      	cbz	r1, 800e384 <__ascii_wctomb+0x16>
 800e370:	2aff      	cmp	r2, #255	; 0xff
 800e372:	bf85      	ittet	hi
 800e374:	238a      	movhi	r3, #138	; 0x8a
 800e376:	6003      	strhi	r3, [r0, #0]
 800e378:	700a      	strbls	r2, [r1, #0]
 800e37a:	f04f 30ff 	movhi.w	r0, #4294967295
 800e37e:	bf98      	it	ls
 800e380:	2001      	movls	r0, #1
 800e382:	4770      	bx	lr
 800e384:	4608      	mov	r0, r1
 800e386:	4770      	bx	lr

0800e388 <_write_r>:
 800e388:	b538      	push	{r3, r4, r5, lr}
 800e38a:	4d07      	ldr	r5, [pc, #28]	; (800e3a8 <_write_r+0x20>)
 800e38c:	4604      	mov	r4, r0
 800e38e:	4608      	mov	r0, r1
 800e390:	4611      	mov	r1, r2
 800e392:	2200      	movs	r2, #0
 800e394:	602a      	str	r2, [r5, #0]
 800e396:	461a      	mov	r2, r3
 800e398:	f7f3 ff95 	bl	80022c6 <_write>
 800e39c:	1c43      	adds	r3, r0, #1
 800e39e:	d102      	bne.n	800e3a6 <_write_r+0x1e>
 800e3a0:	682b      	ldr	r3, [r5, #0]
 800e3a2:	b103      	cbz	r3, 800e3a6 <_write_r+0x1e>
 800e3a4:	6023      	str	r3, [r4, #0]
 800e3a6:	bd38      	pop	{r3, r4, r5, pc}
 800e3a8:	20004f80 	.word	0x20004f80

0800e3ac <__assert_func>:
 800e3ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e3ae:	4614      	mov	r4, r2
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	4b09      	ldr	r3, [pc, #36]	; (800e3d8 <__assert_func+0x2c>)
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	4605      	mov	r5, r0
 800e3b8:	68d8      	ldr	r0, [r3, #12]
 800e3ba:	b14c      	cbz	r4, 800e3d0 <__assert_func+0x24>
 800e3bc:	4b07      	ldr	r3, [pc, #28]	; (800e3dc <__assert_func+0x30>)
 800e3be:	9100      	str	r1, [sp, #0]
 800e3c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e3c4:	4906      	ldr	r1, [pc, #24]	; (800e3e0 <__assert_func+0x34>)
 800e3c6:	462b      	mov	r3, r5
 800e3c8:	f000 f81e 	bl	800e408 <fiprintf>
 800e3cc:	f000 f8ca 	bl	800e564 <abort>
 800e3d0:	4b04      	ldr	r3, [pc, #16]	; (800e3e4 <__assert_func+0x38>)
 800e3d2:	461c      	mov	r4, r3
 800e3d4:	e7f3      	b.n	800e3be <__assert_func+0x12>
 800e3d6:	bf00      	nop
 800e3d8:	20000010 	.word	0x20000010
 800e3dc:	08010f85 	.word	0x08010f85
 800e3e0:	08010f92 	.word	0x08010f92
 800e3e4:	08010fc0 	.word	0x08010fc0

0800e3e8 <_close_r>:
 800e3e8:	b538      	push	{r3, r4, r5, lr}
 800e3ea:	4d06      	ldr	r5, [pc, #24]	; (800e404 <_close_r+0x1c>)
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	4604      	mov	r4, r0
 800e3f0:	4608      	mov	r0, r1
 800e3f2:	602b      	str	r3, [r5, #0]
 800e3f4:	f7f3 ff83 	bl	80022fe <_close>
 800e3f8:	1c43      	adds	r3, r0, #1
 800e3fa:	d102      	bne.n	800e402 <_close_r+0x1a>
 800e3fc:	682b      	ldr	r3, [r5, #0]
 800e3fe:	b103      	cbz	r3, 800e402 <_close_r+0x1a>
 800e400:	6023      	str	r3, [r4, #0]
 800e402:	bd38      	pop	{r3, r4, r5, pc}
 800e404:	20004f80 	.word	0x20004f80

0800e408 <fiprintf>:
 800e408:	b40e      	push	{r1, r2, r3}
 800e40a:	b503      	push	{r0, r1, lr}
 800e40c:	4601      	mov	r1, r0
 800e40e:	ab03      	add	r3, sp, #12
 800e410:	4805      	ldr	r0, [pc, #20]	; (800e428 <fiprintf+0x20>)
 800e412:	f853 2b04 	ldr.w	r2, [r3], #4
 800e416:	6800      	ldr	r0, [r0, #0]
 800e418:	9301      	str	r3, [sp, #4]
 800e41a:	f7ff fe09 	bl	800e030 <_vfiprintf_r>
 800e41e:	b002      	add	sp, #8
 800e420:	f85d eb04 	ldr.w	lr, [sp], #4
 800e424:	b003      	add	sp, #12
 800e426:	4770      	bx	lr
 800e428:	20000010 	.word	0x20000010

0800e42c <_fstat_r>:
 800e42c:	b538      	push	{r3, r4, r5, lr}
 800e42e:	4d07      	ldr	r5, [pc, #28]	; (800e44c <_fstat_r+0x20>)
 800e430:	2300      	movs	r3, #0
 800e432:	4604      	mov	r4, r0
 800e434:	4608      	mov	r0, r1
 800e436:	4611      	mov	r1, r2
 800e438:	602b      	str	r3, [r5, #0]
 800e43a:	f7f3 ff6c 	bl	8002316 <_fstat>
 800e43e:	1c43      	adds	r3, r0, #1
 800e440:	d102      	bne.n	800e448 <_fstat_r+0x1c>
 800e442:	682b      	ldr	r3, [r5, #0]
 800e444:	b103      	cbz	r3, 800e448 <_fstat_r+0x1c>
 800e446:	6023      	str	r3, [r4, #0]
 800e448:	bd38      	pop	{r3, r4, r5, pc}
 800e44a:	bf00      	nop
 800e44c:	20004f80 	.word	0x20004f80

0800e450 <_isatty_r>:
 800e450:	b538      	push	{r3, r4, r5, lr}
 800e452:	4d06      	ldr	r5, [pc, #24]	; (800e46c <_isatty_r+0x1c>)
 800e454:	2300      	movs	r3, #0
 800e456:	4604      	mov	r4, r0
 800e458:	4608      	mov	r0, r1
 800e45a:	602b      	str	r3, [r5, #0]
 800e45c:	f7f3 ff6b 	bl	8002336 <_isatty>
 800e460:	1c43      	adds	r3, r0, #1
 800e462:	d102      	bne.n	800e46a <_isatty_r+0x1a>
 800e464:	682b      	ldr	r3, [r5, #0]
 800e466:	b103      	cbz	r3, 800e46a <_isatty_r+0x1a>
 800e468:	6023      	str	r3, [r4, #0]
 800e46a:	bd38      	pop	{r3, r4, r5, pc}
 800e46c:	20004f80 	.word	0x20004f80

0800e470 <_lseek_r>:
 800e470:	b538      	push	{r3, r4, r5, lr}
 800e472:	4d07      	ldr	r5, [pc, #28]	; (800e490 <_lseek_r+0x20>)
 800e474:	4604      	mov	r4, r0
 800e476:	4608      	mov	r0, r1
 800e478:	4611      	mov	r1, r2
 800e47a:	2200      	movs	r2, #0
 800e47c:	602a      	str	r2, [r5, #0]
 800e47e:	461a      	mov	r2, r3
 800e480:	f7f3 ff64 	bl	800234c <_lseek>
 800e484:	1c43      	adds	r3, r0, #1
 800e486:	d102      	bne.n	800e48e <_lseek_r+0x1e>
 800e488:	682b      	ldr	r3, [r5, #0]
 800e48a:	b103      	cbz	r3, 800e48e <_lseek_r+0x1e>
 800e48c:	6023      	str	r3, [r4, #0]
 800e48e:	bd38      	pop	{r3, r4, r5, pc}
 800e490:	20004f80 	.word	0x20004f80

0800e494 <memmove>:
 800e494:	4288      	cmp	r0, r1
 800e496:	b510      	push	{r4, lr}
 800e498:	eb01 0402 	add.w	r4, r1, r2
 800e49c:	d902      	bls.n	800e4a4 <memmove+0x10>
 800e49e:	4284      	cmp	r4, r0
 800e4a0:	4623      	mov	r3, r4
 800e4a2:	d807      	bhi.n	800e4b4 <memmove+0x20>
 800e4a4:	1e43      	subs	r3, r0, #1
 800e4a6:	42a1      	cmp	r1, r4
 800e4a8:	d008      	beq.n	800e4bc <memmove+0x28>
 800e4aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e4ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e4b2:	e7f8      	b.n	800e4a6 <memmove+0x12>
 800e4b4:	4402      	add	r2, r0
 800e4b6:	4601      	mov	r1, r0
 800e4b8:	428a      	cmp	r2, r1
 800e4ba:	d100      	bne.n	800e4be <memmove+0x2a>
 800e4bc:	bd10      	pop	{r4, pc}
 800e4be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e4c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e4c6:	e7f7      	b.n	800e4b8 <memmove+0x24>

0800e4c8 <__malloc_lock>:
 800e4c8:	4801      	ldr	r0, [pc, #4]	; (800e4d0 <__malloc_lock+0x8>)
 800e4ca:	f7fe bdf2 	b.w	800d0b2 <__retarget_lock_acquire_recursive>
 800e4ce:	bf00      	nop
 800e4d0:	20004f74 	.word	0x20004f74

0800e4d4 <__malloc_unlock>:
 800e4d4:	4801      	ldr	r0, [pc, #4]	; (800e4dc <__malloc_unlock+0x8>)
 800e4d6:	f7fe bded 	b.w	800d0b4 <__retarget_lock_release_recursive>
 800e4da:	bf00      	nop
 800e4dc:	20004f74 	.word	0x20004f74

0800e4e0 <_realloc_r>:
 800e4e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4e4:	4680      	mov	r8, r0
 800e4e6:	4614      	mov	r4, r2
 800e4e8:	460e      	mov	r6, r1
 800e4ea:	b921      	cbnz	r1, 800e4f6 <_realloc_r+0x16>
 800e4ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4f0:	4611      	mov	r1, r2
 800e4f2:	f7ff bba3 	b.w	800dc3c <_malloc_r>
 800e4f6:	b92a      	cbnz	r2, 800e504 <_realloc_r+0x24>
 800e4f8:	f7ff fb34 	bl	800db64 <_free_r>
 800e4fc:	4625      	mov	r5, r4
 800e4fe:	4628      	mov	r0, r5
 800e500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e504:	f000 f835 	bl	800e572 <_malloc_usable_size_r>
 800e508:	4284      	cmp	r4, r0
 800e50a:	4607      	mov	r7, r0
 800e50c:	d802      	bhi.n	800e514 <_realloc_r+0x34>
 800e50e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e512:	d812      	bhi.n	800e53a <_realloc_r+0x5a>
 800e514:	4621      	mov	r1, r4
 800e516:	4640      	mov	r0, r8
 800e518:	f7ff fb90 	bl	800dc3c <_malloc_r>
 800e51c:	4605      	mov	r5, r0
 800e51e:	2800      	cmp	r0, #0
 800e520:	d0ed      	beq.n	800e4fe <_realloc_r+0x1e>
 800e522:	42bc      	cmp	r4, r7
 800e524:	4622      	mov	r2, r4
 800e526:	4631      	mov	r1, r6
 800e528:	bf28      	it	cs
 800e52a:	463a      	movcs	r2, r7
 800e52c:	f7fb fb30 	bl	8009b90 <memcpy>
 800e530:	4631      	mov	r1, r6
 800e532:	4640      	mov	r0, r8
 800e534:	f7ff fb16 	bl	800db64 <_free_r>
 800e538:	e7e1      	b.n	800e4fe <_realloc_r+0x1e>
 800e53a:	4635      	mov	r5, r6
 800e53c:	e7df      	b.n	800e4fe <_realloc_r+0x1e>
	...

0800e540 <_read_r>:
 800e540:	b538      	push	{r3, r4, r5, lr}
 800e542:	4d07      	ldr	r5, [pc, #28]	; (800e560 <_read_r+0x20>)
 800e544:	4604      	mov	r4, r0
 800e546:	4608      	mov	r0, r1
 800e548:	4611      	mov	r1, r2
 800e54a:	2200      	movs	r2, #0
 800e54c:	602a      	str	r2, [r5, #0]
 800e54e:	461a      	mov	r2, r3
 800e550:	f7f3 fe9c 	bl	800228c <_read>
 800e554:	1c43      	adds	r3, r0, #1
 800e556:	d102      	bne.n	800e55e <_read_r+0x1e>
 800e558:	682b      	ldr	r3, [r5, #0]
 800e55a:	b103      	cbz	r3, 800e55e <_read_r+0x1e>
 800e55c:	6023      	str	r3, [r4, #0]
 800e55e:	bd38      	pop	{r3, r4, r5, pc}
 800e560:	20004f80 	.word	0x20004f80

0800e564 <abort>:
 800e564:	b508      	push	{r3, lr}
 800e566:	2006      	movs	r0, #6
 800e568:	f000 f834 	bl	800e5d4 <raise>
 800e56c:	2001      	movs	r0, #1
 800e56e:	f7f3 fe83 	bl	8002278 <_exit>

0800e572 <_malloc_usable_size_r>:
 800e572:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e576:	1f18      	subs	r0, r3, #4
 800e578:	2b00      	cmp	r3, #0
 800e57a:	bfbc      	itt	lt
 800e57c:	580b      	ldrlt	r3, [r1, r0]
 800e57e:	18c0      	addlt	r0, r0, r3
 800e580:	4770      	bx	lr

0800e582 <_raise_r>:
 800e582:	291f      	cmp	r1, #31
 800e584:	b538      	push	{r3, r4, r5, lr}
 800e586:	4604      	mov	r4, r0
 800e588:	460d      	mov	r5, r1
 800e58a:	d904      	bls.n	800e596 <_raise_r+0x14>
 800e58c:	2316      	movs	r3, #22
 800e58e:	6003      	str	r3, [r0, #0]
 800e590:	f04f 30ff 	mov.w	r0, #4294967295
 800e594:	bd38      	pop	{r3, r4, r5, pc}
 800e596:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e598:	b112      	cbz	r2, 800e5a0 <_raise_r+0x1e>
 800e59a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e59e:	b94b      	cbnz	r3, 800e5b4 <_raise_r+0x32>
 800e5a0:	4620      	mov	r0, r4
 800e5a2:	f000 f831 	bl	800e608 <_getpid_r>
 800e5a6:	462a      	mov	r2, r5
 800e5a8:	4601      	mov	r1, r0
 800e5aa:	4620      	mov	r0, r4
 800e5ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e5b0:	f000 b818 	b.w	800e5e4 <_kill_r>
 800e5b4:	2b01      	cmp	r3, #1
 800e5b6:	d00a      	beq.n	800e5ce <_raise_r+0x4c>
 800e5b8:	1c59      	adds	r1, r3, #1
 800e5ba:	d103      	bne.n	800e5c4 <_raise_r+0x42>
 800e5bc:	2316      	movs	r3, #22
 800e5be:	6003      	str	r3, [r0, #0]
 800e5c0:	2001      	movs	r0, #1
 800e5c2:	e7e7      	b.n	800e594 <_raise_r+0x12>
 800e5c4:	2400      	movs	r4, #0
 800e5c6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e5ca:	4628      	mov	r0, r5
 800e5cc:	4798      	blx	r3
 800e5ce:	2000      	movs	r0, #0
 800e5d0:	e7e0      	b.n	800e594 <_raise_r+0x12>
	...

0800e5d4 <raise>:
 800e5d4:	4b02      	ldr	r3, [pc, #8]	; (800e5e0 <raise+0xc>)
 800e5d6:	4601      	mov	r1, r0
 800e5d8:	6818      	ldr	r0, [r3, #0]
 800e5da:	f7ff bfd2 	b.w	800e582 <_raise_r>
 800e5de:	bf00      	nop
 800e5e0:	20000010 	.word	0x20000010

0800e5e4 <_kill_r>:
 800e5e4:	b538      	push	{r3, r4, r5, lr}
 800e5e6:	4d07      	ldr	r5, [pc, #28]	; (800e604 <_kill_r+0x20>)
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	4604      	mov	r4, r0
 800e5ec:	4608      	mov	r0, r1
 800e5ee:	4611      	mov	r1, r2
 800e5f0:	602b      	str	r3, [r5, #0]
 800e5f2:	f7f3 fe31 	bl	8002258 <_kill>
 800e5f6:	1c43      	adds	r3, r0, #1
 800e5f8:	d102      	bne.n	800e600 <_kill_r+0x1c>
 800e5fa:	682b      	ldr	r3, [r5, #0]
 800e5fc:	b103      	cbz	r3, 800e600 <_kill_r+0x1c>
 800e5fe:	6023      	str	r3, [r4, #0]
 800e600:	bd38      	pop	{r3, r4, r5, pc}
 800e602:	bf00      	nop
 800e604:	20004f80 	.word	0x20004f80

0800e608 <_getpid_r>:
 800e608:	f7f3 be1e 	b.w	8002248 <_getpid>
 800e60c:	0000      	movs	r0, r0
	...

0800e610 <atan>:
 800e610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e614:	ec55 4b10 	vmov	r4, r5, d0
 800e618:	4bc3      	ldr	r3, [pc, #780]	; (800e928 <atan+0x318>)
 800e61a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e61e:	429e      	cmp	r6, r3
 800e620:	46ab      	mov	fp, r5
 800e622:	dd18      	ble.n	800e656 <atan+0x46>
 800e624:	4bc1      	ldr	r3, [pc, #772]	; (800e92c <atan+0x31c>)
 800e626:	429e      	cmp	r6, r3
 800e628:	dc01      	bgt.n	800e62e <atan+0x1e>
 800e62a:	d109      	bne.n	800e640 <atan+0x30>
 800e62c:	b144      	cbz	r4, 800e640 <atan+0x30>
 800e62e:	4622      	mov	r2, r4
 800e630:	462b      	mov	r3, r5
 800e632:	4620      	mov	r0, r4
 800e634:	4629      	mov	r1, r5
 800e636:	f7f1 fe29 	bl	800028c <__adddf3>
 800e63a:	4604      	mov	r4, r0
 800e63c:	460d      	mov	r5, r1
 800e63e:	e006      	b.n	800e64e <atan+0x3e>
 800e640:	f1bb 0f00 	cmp.w	fp, #0
 800e644:	f300 8131 	bgt.w	800e8aa <atan+0x29a>
 800e648:	a59b      	add	r5, pc, #620	; (adr r5, 800e8b8 <atan+0x2a8>)
 800e64a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e64e:	ec45 4b10 	vmov	d0, r4, r5
 800e652:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e656:	4bb6      	ldr	r3, [pc, #728]	; (800e930 <atan+0x320>)
 800e658:	429e      	cmp	r6, r3
 800e65a:	dc14      	bgt.n	800e686 <atan+0x76>
 800e65c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800e660:	429e      	cmp	r6, r3
 800e662:	dc0d      	bgt.n	800e680 <atan+0x70>
 800e664:	a396      	add	r3, pc, #600	; (adr r3, 800e8c0 <atan+0x2b0>)
 800e666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e66a:	ee10 0a10 	vmov	r0, s0
 800e66e:	4629      	mov	r1, r5
 800e670:	f7f1 fe0c 	bl	800028c <__adddf3>
 800e674:	4baf      	ldr	r3, [pc, #700]	; (800e934 <atan+0x324>)
 800e676:	2200      	movs	r2, #0
 800e678:	f7f2 fa4e 	bl	8000b18 <__aeabi_dcmpgt>
 800e67c:	2800      	cmp	r0, #0
 800e67e:	d1e6      	bne.n	800e64e <atan+0x3e>
 800e680:	f04f 3aff 	mov.w	sl, #4294967295
 800e684:	e02b      	b.n	800e6de <atan+0xce>
 800e686:	f000 f9b7 	bl	800e9f8 <fabs>
 800e68a:	4bab      	ldr	r3, [pc, #684]	; (800e938 <atan+0x328>)
 800e68c:	429e      	cmp	r6, r3
 800e68e:	ec55 4b10 	vmov	r4, r5, d0
 800e692:	f300 80bf 	bgt.w	800e814 <atan+0x204>
 800e696:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800e69a:	429e      	cmp	r6, r3
 800e69c:	f300 80a0 	bgt.w	800e7e0 <atan+0x1d0>
 800e6a0:	ee10 2a10 	vmov	r2, s0
 800e6a4:	ee10 0a10 	vmov	r0, s0
 800e6a8:	462b      	mov	r3, r5
 800e6aa:	4629      	mov	r1, r5
 800e6ac:	f7f1 fdee 	bl	800028c <__adddf3>
 800e6b0:	4ba0      	ldr	r3, [pc, #640]	; (800e934 <atan+0x324>)
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	f7f1 fde8 	bl	8000288 <__aeabi_dsub>
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	4606      	mov	r6, r0
 800e6bc:	460f      	mov	r7, r1
 800e6be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e6c2:	4620      	mov	r0, r4
 800e6c4:	4629      	mov	r1, r5
 800e6c6:	f7f1 fde1 	bl	800028c <__adddf3>
 800e6ca:	4602      	mov	r2, r0
 800e6cc:	460b      	mov	r3, r1
 800e6ce:	4630      	mov	r0, r6
 800e6d0:	4639      	mov	r1, r7
 800e6d2:	f7f2 f8bb 	bl	800084c <__aeabi_ddiv>
 800e6d6:	f04f 0a00 	mov.w	sl, #0
 800e6da:	4604      	mov	r4, r0
 800e6dc:	460d      	mov	r5, r1
 800e6de:	4622      	mov	r2, r4
 800e6e0:	462b      	mov	r3, r5
 800e6e2:	4620      	mov	r0, r4
 800e6e4:	4629      	mov	r1, r5
 800e6e6:	f7f1 ff87 	bl	80005f8 <__aeabi_dmul>
 800e6ea:	4602      	mov	r2, r0
 800e6ec:	460b      	mov	r3, r1
 800e6ee:	4680      	mov	r8, r0
 800e6f0:	4689      	mov	r9, r1
 800e6f2:	f7f1 ff81 	bl	80005f8 <__aeabi_dmul>
 800e6f6:	a374      	add	r3, pc, #464	; (adr r3, 800e8c8 <atan+0x2b8>)
 800e6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6fc:	4606      	mov	r6, r0
 800e6fe:	460f      	mov	r7, r1
 800e700:	f7f1 ff7a 	bl	80005f8 <__aeabi_dmul>
 800e704:	a372      	add	r3, pc, #456	; (adr r3, 800e8d0 <atan+0x2c0>)
 800e706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e70a:	f7f1 fdbf 	bl	800028c <__adddf3>
 800e70e:	4632      	mov	r2, r6
 800e710:	463b      	mov	r3, r7
 800e712:	f7f1 ff71 	bl	80005f8 <__aeabi_dmul>
 800e716:	a370      	add	r3, pc, #448	; (adr r3, 800e8d8 <atan+0x2c8>)
 800e718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e71c:	f7f1 fdb6 	bl	800028c <__adddf3>
 800e720:	4632      	mov	r2, r6
 800e722:	463b      	mov	r3, r7
 800e724:	f7f1 ff68 	bl	80005f8 <__aeabi_dmul>
 800e728:	a36d      	add	r3, pc, #436	; (adr r3, 800e8e0 <atan+0x2d0>)
 800e72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e72e:	f7f1 fdad 	bl	800028c <__adddf3>
 800e732:	4632      	mov	r2, r6
 800e734:	463b      	mov	r3, r7
 800e736:	f7f1 ff5f 	bl	80005f8 <__aeabi_dmul>
 800e73a:	a36b      	add	r3, pc, #428	; (adr r3, 800e8e8 <atan+0x2d8>)
 800e73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e740:	f7f1 fda4 	bl	800028c <__adddf3>
 800e744:	4632      	mov	r2, r6
 800e746:	463b      	mov	r3, r7
 800e748:	f7f1 ff56 	bl	80005f8 <__aeabi_dmul>
 800e74c:	a368      	add	r3, pc, #416	; (adr r3, 800e8f0 <atan+0x2e0>)
 800e74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e752:	f7f1 fd9b 	bl	800028c <__adddf3>
 800e756:	4642      	mov	r2, r8
 800e758:	464b      	mov	r3, r9
 800e75a:	f7f1 ff4d 	bl	80005f8 <__aeabi_dmul>
 800e75e:	a366      	add	r3, pc, #408	; (adr r3, 800e8f8 <atan+0x2e8>)
 800e760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e764:	4680      	mov	r8, r0
 800e766:	4689      	mov	r9, r1
 800e768:	4630      	mov	r0, r6
 800e76a:	4639      	mov	r1, r7
 800e76c:	f7f1 ff44 	bl	80005f8 <__aeabi_dmul>
 800e770:	a363      	add	r3, pc, #396	; (adr r3, 800e900 <atan+0x2f0>)
 800e772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e776:	f7f1 fd87 	bl	8000288 <__aeabi_dsub>
 800e77a:	4632      	mov	r2, r6
 800e77c:	463b      	mov	r3, r7
 800e77e:	f7f1 ff3b 	bl	80005f8 <__aeabi_dmul>
 800e782:	a361      	add	r3, pc, #388	; (adr r3, 800e908 <atan+0x2f8>)
 800e784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e788:	f7f1 fd7e 	bl	8000288 <__aeabi_dsub>
 800e78c:	4632      	mov	r2, r6
 800e78e:	463b      	mov	r3, r7
 800e790:	f7f1 ff32 	bl	80005f8 <__aeabi_dmul>
 800e794:	a35e      	add	r3, pc, #376	; (adr r3, 800e910 <atan+0x300>)
 800e796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e79a:	f7f1 fd75 	bl	8000288 <__aeabi_dsub>
 800e79e:	4632      	mov	r2, r6
 800e7a0:	463b      	mov	r3, r7
 800e7a2:	f7f1 ff29 	bl	80005f8 <__aeabi_dmul>
 800e7a6:	a35c      	add	r3, pc, #368	; (adr r3, 800e918 <atan+0x308>)
 800e7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ac:	f7f1 fd6c 	bl	8000288 <__aeabi_dsub>
 800e7b0:	4632      	mov	r2, r6
 800e7b2:	463b      	mov	r3, r7
 800e7b4:	f7f1 ff20 	bl	80005f8 <__aeabi_dmul>
 800e7b8:	4602      	mov	r2, r0
 800e7ba:	460b      	mov	r3, r1
 800e7bc:	4640      	mov	r0, r8
 800e7be:	4649      	mov	r1, r9
 800e7c0:	f7f1 fd64 	bl	800028c <__adddf3>
 800e7c4:	4622      	mov	r2, r4
 800e7c6:	462b      	mov	r3, r5
 800e7c8:	f7f1 ff16 	bl	80005f8 <__aeabi_dmul>
 800e7cc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e7d0:	4602      	mov	r2, r0
 800e7d2:	460b      	mov	r3, r1
 800e7d4:	d14b      	bne.n	800e86e <atan+0x25e>
 800e7d6:	4620      	mov	r0, r4
 800e7d8:	4629      	mov	r1, r5
 800e7da:	f7f1 fd55 	bl	8000288 <__aeabi_dsub>
 800e7de:	e72c      	b.n	800e63a <atan+0x2a>
 800e7e0:	ee10 0a10 	vmov	r0, s0
 800e7e4:	4b53      	ldr	r3, [pc, #332]	; (800e934 <atan+0x324>)
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	4629      	mov	r1, r5
 800e7ea:	f7f1 fd4d 	bl	8000288 <__aeabi_dsub>
 800e7ee:	4b51      	ldr	r3, [pc, #324]	; (800e934 <atan+0x324>)
 800e7f0:	4606      	mov	r6, r0
 800e7f2:	460f      	mov	r7, r1
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	4620      	mov	r0, r4
 800e7f8:	4629      	mov	r1, r5
 800e7fa:	f7f1 fd47 	bl	800028c <__adddf3>
 800e7fe:	4602      	mov	r2, r0
 800e800:	460b      	mov	r3, r1
 800e802:	4630      	mov	r0, r6
 800e804:	4639      	mov	r1, r7
 800e806:	f7f2 f821 	bl	800084c <__aeabi_ddiv>
 800e80a:	f04f 0a01 	mov.w	sl, #1
 800e80e:	4604      	mov	r4, r0
 800e810:	460d      	mov	r5, r1
 800e812:	e764      	b.n	800e6de <atan+0xce>
 800e814:	4b49      	ldr	r3, [pc, #292]	; (800e93c <atan+0x32c>)
 800e816:	429e      	cmp	r6, r3
 800e818:	da1d      	bge.n	800e856 <atan+0x246>
 800e81a:	ee10 0a10 	vmov	r0, s0
 800e81e:	4b48      	ldr	r3, [pc, #288]	; (800e940 <atan+0x330>)
 800e820:	2200      	movs	r2, #0
 800e822:	4629      	mov	r1, r5
 800e824:	f7f1 fd30 	bl	8000288 <__aeabi_dsub>
 800e828:	4b45      	ldr	r3, [pc, #276]	; (800e940 <atan+0x330>)
 800e82a:	4606      	mov	r6, r0
 800e82c:	460f      	mov	r7, r1
 800e82e:	2200      	movs	r2, #0
 800e830:	4620      	mov	r0, r4
 800e832:	4629      	mov	r1, r5
 800e834:	f7f1 fee0 	bl	80005f8 <__aeabi_dmul>
 800e838:	4b3e      	ldr	r3, [pc, #248]	; (800e934 <atan+0x324>)
 800e83a:	2200      	movs	r2, #0
 800e83c:	f7f1 fd26 	bl	800028c <__adddf3>
 800e840:	4602      	mov	r2, r0
 800e842:	460b      	mov	r3, r1
 800e844:	4630      	mov	r0, r6
 800e846:	4639      	mov	r1, r7
 800e848:	f7f2 f800 	bl	800084c <__aeabi_ddiv>
 800e84c:	f04f 0a02 	mov.w	sl, #2
 800e850:	4604      	mov	r4, r0
 800e852:	460d      	mov	r5, r1
 800e854:	e743      	b.n	800e6de <atan+0xce>
 800e856:	462b      	mov	r3, r5
 800e858:	ee10 2a10 	vmov	r2, s0
 800e85c:	4939      	ldr	r1, [pc, #228]	; (800e944 <atan+0x334>)
 800e85e:	2000      	movs	r0, #0
 800e860:	f7f1 fff4 	bl	800084c <__aeabi_ddiv>
 800e864:	f04f 0a03 	mov.w	sl, #3
 800e868:	4604      	mov	r4, r0
 800e86a:	460d      	mov	r5, r1
 800e86c:	e737      	b.n	800e6de <atan+0xce>
 800e86e:	4b36      	ldr	r3, [pc, #216]	; (800e948 <atan+0x338>)
 800e870:	4e36      	ldr	r6, [pc, #216]	; (800e94c <atan+0x33c>)
 800e872:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e876:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800e87a:	e9da 2300 	ldrd	r2, r3, [sl]
 800e87e:	f7f1 fd03 	bl	8000288 <__aeabi_dsub>
 800e882:	4622      	mov	r2, r4
 800e884:	462b      	mov	r3, r5
 800e886:	f7f1 fcff 	bl	8000288 <__aeabi_dsub>
 800e88a:	4602      	mov	r2, r0
 800e88c:	460b      	mov	r3, r1
 800e88e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e892:	f7f1 fcf9 	bl	8000288 <__aeabi_dsub>
 800e896:	f1bb 0f00 	cmp.w	fp, #0
 800e89a:	4604      	mov	r4, r0
 800e89c:	460d      	mov	r5, r1
 800e89e:	f6bf aed6 	bge.w	800e64e <atan+0x3e>
 800e8a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e8a6:	461d      	mov	r5, r3
 800e8a8:	e6d1      	b.n	800e64e <atan+0x3e>
 800e8aa:	a51d      	add	r5, pc, #116	; (adr r5, 800e920 <atan+0x310>)
 800e8ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e8b0:	e6cd      	b.n	800e64e <atan+0x3e>
 800e8b2:	bf00      	nop
 800e8b4:	f3af 8000 	nop.w
 800e8b8:	54442d18 	.word	0x54442d18
 800e8bc:	bff921fb 	.word	0xbff921fb
 800e8c0:	8800759c 	.word	0x8800759c
 800e8c4:	7e37e43c 	.word	0x7e37e43c
 800e8c8:	e322da11 	.word	0xe322da11
 800e8cc:	3f90ad3a 	.word	0x3f90ad3a
 800e8d0:	24760deb 	.word	0x24760deb
 800e8d4:	3fa97b4b 	.word	0x3fa97b4b
 800e8d8:	a0d03d51 	.word	0xa0d03d51
 800e8dc:	3fb10d66 	.word	0x3fb10d66
 800e8e0:	c54c206e 	.word	0xc54c206e
 800e8e4:	3fb745cd 	.word	0x3fb745cd
 800e8e8:	920083ff 	.word	0x920083ff
 800e8ec:	3fc24924 	.word	0x3fc24924
 800e8f0:	5555550d 	.word	0x5555550d
 800e8f4:	3fd55555 	.word	0x3fd55555
 800e8f8:	2c6a6c2f 	.word	0x2c6a6c2f
 800e8fc:	bfa2b444 	.word	0xbfa2b444
 800e900:	52defd9a 	.word	0x52defd9a
 800e904:	3fadde2d 	.word	0x3fadde2d
 800e908:	af749a6d 	.word	0xaf749a6d
 800e90c:	3fb3b0f2 	.word	0x3fb3b0f2
 800e910:	fe231671 	.word	0xfe231671
 800e914:	3fbc71c6 	.word	0x3fbc71c6
 800e918:	9998ebc4 	.word	0x9998ebc4
 800e91c:	3fc99999 	.word	0x3fc99999
 800e920:	54442d18 	.word	0x54442d18
 800e924:	3ff921fb 	.word	0x3ff921fb
 800e928:	440fffff 	.word	0x440fffff
 800e92c:	7ff00000 	.word	0x7ff00000
 800e930:	3fdbffff 	.word	0x3fdbffff
 800e934:	3ff00000 	.word	0x3ff00000
 800e938:	3ff2ffff 	.word	0x3ff2ffff
 800e93c:	40038000 	.word	0x40038000
 800e940:	3ff80000 	.word	0x3ff80000
 800e944:	bff00000 	.word	0xbff00000
 800e948:	08010fe8 	.word	0x08010fe8
 800e94c:	08010fc8 	.word	0x08010fc8

0800e950 <cos>:
 800e950:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e952:	ec53 2b10 	vmov	r2, r3, d0
 800e956:	4826      	ldr	r0, [pc, #152]	; (800e9f0 <cos+0xa0>)
 800e958:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e95c:	4281      	cmp	r1, r0
 800e95e:	dc06      	bgt.n	800e96e <cos+0x1e>
 800e960:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800e9e8 <cos+0x98>
 800e964:	b005      	add	sp, #20
 800e966:	f85d eb04 	ldr.w	lr, [sp], #4
 800e96a:	f001 b989 	b.w	800fc80 <__kernel_cos>
 800e96e:	4821      	ldr	r0, [pc, #132]	; (800e9f4 <cos+0xa4>)
 800e970:	4281      	cmp	r1, r0
 800e972:	dd09      	ble.n	800e988 <cos+0x38>
 800e974:	ee10 0a10 	vmov	r0, s0
 800e978:	4619      	mov	r1, r3
 800e97a:	f7f1 fc85 	bl	8000288 <__aeabi_dsub>
 800e97e:	ec41 0b10 	vmov	d0, r0, r1
 800e982:	b005      	add	sp, #20
 800e984:	f85d fb04 	ldr.w	pc, [sp], #4
 800e988:	4668      	mov	r0, sp
 800e98a:	f000 feb9 	bl	800f700 <__ieee754_rem_pio2>
 800e98e:	f000 0003 	and.w	r0, r0, #3
 800e992:	2801      	cmp	r0, #1
 800e994:	d00b      	beq.n	800e9ae <cos+0x5e>
 800e996:	2802      	cmp	r0, #2
 800e998:	d016      	beq.n	800e9c8 <cos+0x78>
 800e99a:	b9e0      	cbnz	r0, 800e9d6 <cos+0x86>
 800e99c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e9a0:	ed9d 0b00 	vldr	d0, [sp]
 800e9a4:	f001 f96c 	bl	800fc80 <__kernel_cos>
 800e9a8:	ec51 0b10 	vmov	r0, r1, d0
 800e9ac:	e7e7      	b.n	800e97e <cos+0x2e>
 800e9ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e9b2:	ed9d 0b00 	vldr	d0, [sp]
 800e9b6:	f001 fd7b 	bl	80104b0 <__kernel_sin>
 800e9ba:	ec53 2b10 	vmov	r2, r3, d0
 800e9be:	ee10 0a10 	vmov	r0, s0
 800e9c2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e9c6:	e7da      	b.n	800e97e <cos+0x2e>
 800e9c8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e9cc:	ed9d 0b00 	vldr	d0, [sp]
 800e9d0:	f001 f956 	bl	800fc80 <__kernel_cos>
 800e9d4:	e7f1      	b.n	800e9ba <cos+0x6a>
 800e9d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e9da:	ed9d 0b00 	vldr	d0, [sp]
 800e9de:	2001      	movs	r0, #1
 800e9e0:	f001 fd66 	bl	80104b0 <__kernel_sin>
 800e9e4:	e7e0      	b.n	800e9a8 <cos+0x58>
 800e9e6:	bf00      	nop
	...
 800e9f0:	3fe921fb 	.word	0x3fe921fb
 800e9f4:	7fefffff 	.word	0x7fefffff

0800e9f8 <fabs>:
 800e9f8:	ec51 0b10 	vmov	r0, r1, d0
 800e9fc:	ee10 2a10 	vmov	r2, s0
 800ea00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ea04:	ec43 2b10 	vmov	d0, r2, r3
 800ea08:	4770      	bx	lr
 800ea0a:	0000      	movs	r0, r0
 800ea0c:	0000      	movs	r0, r0
	...

0800ea10 <sin>:
 800ea10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ea12:	ec53 2b10 	vmov	r2, r3, d0
 800ea16:	4828      	ldr	r0, [pc, #160]	; (800eab8 <sin+0xa8>)
 800ea18:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ea1c:	4281      	cmp	r1, r0
 800ea1e:	dc07      	bgt.n	800ea30 <sin+0x20>
 800ea20:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800eab0 <sin+0xa0>
 800ea24:	2000      	movs	r0, #0
 800ea26:	b005      	add	sp, #20
 800ea28:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea2c:	f001 bd40 	b.w	80104b0 <__kernel_sin>
 800ea30:	4822      	ldr	r0, [pc, #136]	; (800eabc <sin+0xac>)
 800ea32:	4281      	cmp	r1, r0
 800ea34:	dd09      	ble.n	800ea4a <sin+0x3a>
 800ea36:	ee10 0a10 	vmov	r0, s0
 800ea3a:	4619      	mov	r1, r3
 800ea3c:	f7f1 fc24 	bl	8000288 <__aeabi_dsub>
 800ea40:	ec41 0b10 	vmov	d0, r0, r1
 800ea44:	b005      	add	sp, #20
 800ea46:	f85d fb04 	ldr.w	pc, [sp], #4
 800ea4a:	4668      	mov	r0, sp
 800ea4c:	f000 fe58 	bl	800f700 <__ieee754_rem_pio2>
 800ea50:	f000 0003 	and.w	r0, r0, #3
 800ea54:	2801      	cmp	r0, #1
 800ea56:	d00c      	beq.n	800ea72 <sin+0x62>
 800ea58:	2802      	cmp	r0, #2
 800ea5a:	d011      	beq.n	800ea80 <sin+0x70>
 800ea5c:	b9f0      	cbnz	r0, 800ea9c <sin+0x8c>
 800ea5e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ea62:	ed9d 0b00 	vldr	d0, [sp]
 800ea66:	2001      	movs	r0, #1
 800ea68:	f001 fd22 	bl	80104b0 <__kernel_sin>
 800ea6c:	ec51 0b10 	vmov	r0, r1, d0
 800ea70:	e7e6      	b.n	800ea40 <sin+0x30>
 800ea72:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ea76:	ed9d 0b00 	vldr	d0, [sp]
 800ea7a:	f001 f901 	bl	800fc80 <__kernel_cos>
 800ea7e:	e7f5      	b.n	800ea6c <sin+0x5c>
 800ea80:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ea84:	ed9d 0b00 	vldr	d0, [sp]
 800ea88:	2001      	movs	r0, #1
 800ea8a:	f001 fd11 	bl	80104b0 <__kernel_sin>
 800ea8e:	ec53 2b10 	vmov	r2, r3, d0
 800ea92:	ee10 0a10 	vmov	r0, s0
 800ea96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ea9a:	e7d1      	b.n	800ea40 <sin+0x30>
 800ea9c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eaa0:	ed9d 0b00 	vldr	d0, [sp]
 800eaa4:	f001 f8ec 	bl	800fc80 <__kernel_cos>
 800eaa8:	e7f1      	b.n	800ea8e <sin+0x7e>
 800eaaa:	bf00      	nop
 800eaac:	f3af 8000 	nop.w
	...
 800eab8:	3fe921fb 	.word	0x3fe921fb
 800eabc:	7fefffff 	.word	0x7fefffff

0800eac0 <fmaxf>:
 800eac0:	b508      	push	{r3, lr}
 800eac2:	ed2d 8b02 	vpush	{d8}
 800eac6:	eeb0 8a40 	vmov.f32	s16, s0
 800eaca:	eef0 8a60 	vmov.f32	s17, s1
 800eace:	f000 f82d 	bl	800eb2c <__fpclassifyf>
 800ead2:	b148      	cbz	r0, 800eae8 <fmaxf+0x28>
 800ead4:	eeb0 0a68 	vmov.f32	s0, s17
 800ead8:	f000 f828 	bl	800eb2c <__fpclassifyf>
 800eadc:	b130      	cbz	r0, 800eaec <fmaxf+0x2c>
 800eade:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800eae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eae6:	dc01      	bgt.n	800eaec <fmaxf+0x2c>
 800eae8:	eeb0 8a68 	vmov.f32	s16, s17
 800eaec:	eeb0 0a48 	vmov.f32	s0, s16
 800eaf0:	ecbd 8b02 	vpop	{d8}
 800eaf4:	bd08      	pop	{r3, pc}

0800eaf6 <fminf>:
 800eaf6:	b508      	push	{r3, lr}
 800eaf8:	ed2d 8b02 	vpush	{d8}
 800eafc:	eeb0 8a40 	vmov.f32	s16, s0
 800eb00:	eef0 8a60 	vmov.f32	s17, s1
 800eb04:	f000 f812 	bl	800eb2c <__fpclassifyf>
 800eb08:	b148      	cbz	r0, 800eb1e <fminf+0x28>
 800eb0a:	eeb0 0a68 	vmov.f32	s0, s17
 800eb0e:	f000 f80d 	bl	800eb2c <__fpclassifyf>
 800eb12:	b130      	cbz	r0, 800eb22 <fminf+0x2c>
 800eb14:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800eb18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb1c:	d401      	bmi.n	800eb22 <fminf+0x2c>
 800eb1e:	eeb0 8a68 	vmov.f32	s16, s17
 800eb22:	eeb0 0a48 	vmov.f32	s0, s16
 800eb26:	ecbd 8b02 	vpop	{d8}
 800eb2a:	bd08      	pop	{r3, pc}

0800eb2c <__fpclassifyf>:
 800eb2c:	ee10 3a10 	vmov	r3, s0
 800eb30:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800eb34:	d00d      	beq.n	800eb52 <__fpclassifyf+0x26>
 800eb36:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800eb3a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800eb3e:	d30a      	bcc.n	800eb56 <__fpclassifyf+0x2a>
 800eb40:	4b07      	ldr	r3, [pc, #28]	; (800eb60 <__fpclassifyf+0x34>)
 800eb42:	1e42      	subs	r2, r0, #1
 800eb44:	429a      	cmp	r2, r3
 800eb46:	d908      	bls.n	800eb5a <__fpclassifyf+0x2e>
 800eb48:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800eb4c:	4258      	negs	r0, r3
 800eb4e:	4158      	adcs	r0, r3
 800eb50:	4770      	bx	lr
 800eb52:	2002      	movs	r0, #2
 800eb54:	4770      	bx	lr
 800eb56:	2004      	movs	r0, #4
 800eb58:	4770      	bx	lr
 800eb5a:	2003      	movs	r0, #3
 800eb5c:	4770      	bx	lr
 800eb5e:	bf00      	nop
 800eb60:	007ffffe 	.word	0x007ffffe

0800eb64 <pow>:
 800eb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb66:	ed2d 8b02 	vpush	{d8}
 800eb6a:	eeb0 8a40 	vmov.f32	s16, s0
 800eb6e:	eef0 8a60 	vmov.f32	s17, s1
 800eb72:	ec55 4b11 	vmov	r4, r5, d1
 800eb76:	f000 f893 	bl	800eca0 <__ieee754_pow>
 800eb7a:	4622      	mov	r2, r4
 800eb7c:	462b      	mov	r3, r5
 800eb7e:	4620      	mov	r0, r4
 800eb80:	4629      	mov	r1, r5
 800eb82:	ec57 6b10 	vmov	r6, r7, d0
 800eb86:	f7f1 ffd1 	bl	8000b2c <__aeabi_dcmpun>
 800eb8a:	2800      	cmp	r0, #0
 800eb8c:	d13b      	bne.n	800ec06 <pow+0xa2>
 800eb8e:	ec51 0b18 	vmov	r0, r1, d8
 800eb92:	2200      	movs	r2, #0
 800eb94:	2300      	movs	r3, #0
 800eb96:	f7f1 ff97 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb9a:	b1b8      	cbz	r0, 800ebcc <pow+0x68>
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	2300      	movs	r3, #0
 800eba0:	4620      	mov	r0, r4
 800eba2:	4629      	mov	r1, r5
 800eba4:	f7f1 ff90 	bl	8000ac8 <__aeabi_dcmpeq>
 800eba8:	2800      	cmp	r0, #0
 800ebaa:	d146      	bne.n	800ec3a <pow+0xd6>
 800ebac:	ec45 4b10 	vmov	d0, r4, r5
 800ebb0:	f001 fd6c 	bl	801068c <finite>
 800ebb4:	b338      	cbz	r0, 800ec06 <pow+0xa2>
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	2300      	movs	r3, #0
 800ebba:	4620      	mov	r0, r4
 800ebbc:	4629      	mov	r1, r5
 800ebbe:	f7f1 ff8d 	bl	8000adc <__aeabi_dcmplt>
 800ebc2:	b300      	cbz	r0, 800ec06 <pow+0xa2>
 800ebc4:	f7fa ffba 	bl	8009b3c <__errno>
 800ebc8:	2322      	movs	r3, #34	; 0x22
 800ebca:	e01b      	b.n	800ec04 <pow+0xa0>
 800ebcc:	ec47 6b10 	vmov	d0, r6, r7
 800ebd0:	f001 fd5c 	bl	801068c <finite>
 800ebd4:	b9e0      	cbnz	r0, 800ec10 <pow+0xac>
 800ebd6:	eeb0 0a48 	vmov.f32	s0, s16
 800ebda:	eef0 0a68 	vmov.f32	s1, s17
 800ebde:	f001 fd55 	bl	801068c <finite>
 800ebe2:	b1a8      	cbz	r0, 800ec10 <pow+0xac>
 800ebe4:	ec45 4b10 	vmov	d0, r4, r5
 800ebe8:	f001 fd50 	bl	801068c <finite>
 800ebec:	b180      	cbz	r0, 800ec10 <pow+0xac>
 800ebee:	4632      	mov	r2, r6
 800ebf0:	463b      	mov	r3, r7
 800ebf2:	4630      	mov	r0, r6
 800ebf4:	4639      	mov	r1, r7
 800ebf6:	f7f1 ff99 	bl	8000b2c <__aeabi_dcmpun>
 800ebfa:	2800      	cmp	r0, #0
 800ebfc:	d0e2      	beq.n	800ebc4 <pow+0x60>
 800ebfe:	f7fa ff9d 	bl	8009b3c <__errno>
 800ec02:	2321      	movs	r3, #33	; 0x21
 800ec04:	6003      	str	r3, [r0, #0]
 800ec06:	ecbd 8b02 	vpop	{d8}
 800ec0a:	ec47 6b10 	vmov	d0, r6, r7
 800ec0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec10:	2200      	movs	r2, #0
 800ec12:	2300      	movs	r3, #0
 800ec14:	4630      	mov	r0, r6
 800ec16:	4639      	mov	r1, r7
 800ec18:	f7f1 ff56 	bl	8000ac8 <__aeabi_dcmpeq>
 800ec1c:	2800      	cmp	r0, #0
 800ec1e:	d0f2      	beq.n	800ec06 <pow+0xa2>
 800ec20:	eeb0 0a48 	vmov.f32	s0, s16
 800ec24:	eef0 0a68 	vmov.f32	s1, s17
 800ec28:	f001 fd30 	bl	801068c <finite>
 800ec2c:	2800      	cmp	r0, #0
 800ec2e:	d0ea      	beq.n	800ec06 <pow+0xa2>
 800ec30:	ec45 4b10 	vmov	d0, r4, r5
 800ec34:	f001 fd2a 	bl	801068c <finite>
 800ec38:	e7c3      	b.n	800ebc2 <pow+0x5e>
 800ec3a:	4f01      	ldr	r7, [pc, #4]	; (800ec40 <pow+0xdc>)
 800ec3c:	2600      	movs	r6, #0
 800ec3e:	e7e2      	b.n	800ec06 <pow+0xa2>
 800ec40:	3ff00000 	.word	0x3ff00000

0800ec44 <sqrt>:
 800ec44:	b538      	push	{r3, r4, r5, lr}
 800ec46:	ed2d 8b02 	vpush	{d8}
 800ec4a:	ec55 4b10 	vmov	r4, r5, d0
 800ec4e:	f000 ff63 	bl	800fb18 <__ieee754_sqrt>
 800ec52:	4622      	mov	r2, r4
 800ec54:	462b      	mov	r3, r5
 800ec56:	4620      	mov	r0, r4
 800ec58:	4629      	mov	r1, r5
 800ec5a:	eeb0 8a40 	vmov.f32	s16, s0
 800ec5e:	eef0 8a60 	vmov.f32	s17, s1
 800ec62:	f7f1 ff63 	bl	8000b2c <__aeabi_dcmpun>
 800ec66:	b990      	cbnz	r0, 800ec8e <sqrt+0x4a>
 800ec68:	2200      	movs	r2, #0
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	4620      	mov	r0, r4
 800ec6e:	4629      	mov	r1, r5
 800ec70:	f7f1 ff34 	bl	8000adc <__aeabi_dcmplt>
 800ec74:	b158      	cbz	r0, 800ec8e <sqrt+0x4a>
 800ec76:	f7fa ff61 	bl	8009b3c <__errno>
 800ec7a:	2321      	movs	r3, #33	; 0x21
 800ec7c:	6003      	str	r3, [r0, #0]
 800ec7e:	2200      	movs	r2, #0
 800ec80:	2300      	movs	r3, #0
 800ec82:	4610      	mov	r0, r2
 800ec84:	4619      	mov	r1, r3
 800ec86:	f7f1 fde1 	bl	800084c <__aeabi_ddiv>
 800ec8a:	ec41 0b18 	vmov	d8, r0, r1
 800ec8e:	eeb0 0a48 	vmov.f32	s0, s16
 800ec92:	eef0 0a68 	vmov.f32	s1, s17
 800ec96:	ecbd 8b02 	vpop	{d8}
 800ec9a:	bd38      	pop	{r3, r4, r5, pc}
 800ec9c:	0000      	movs	r0, r0
	...

0800eca0 <__ieee754_pow>:
 800eca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eca4:	ed2d 8b06 	vpush	{d8-d10}
 800eca8:	b089      	sub	sp, #36	; 0x24
 800ecaa:	ed8d 1b00 	vstr	d1, [sp]
 800ecae:	e9dd 2900 	ldrd	r2, r9, [sp]
 800ecb2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800ecb6:	ea58 0102 	orrs.w	r1, r8, r2
 800ecba:	ec57 6b10 	vmov	r6, r7, d0
 800ecbe:	d115      	bne.n	800ecec <__ieee754_pow+0x4c>
 800ecc0:	19b3      	adds	r3, r6, r6
 800ecc2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800ecc6:	4152      	adcs	r2, r2
 800ecc8:	4299      	cmp	r1, r3
 800ecca:	4b89      	ldr	r3, [pc, #548]	; (800eef0 <__ieee754_pow+0x250>)
 800eccc:	4193      	sbcs	r3, r2
 800ecce:	f080 84d2 	bcs.w	800f676 <__ieee754_pow+0x9d6>
 800ecd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ecd6:	4630      	mov	r0, r6
 800ecd8:	4639      	mov	r1, r7
 800ecda:	f7f1 fad7 	bl	800028c <__adddf3>
 800ecde:	ec41 0b10 	vmov	d0, r0, r1
 800ece2:	b009      	add	sp, #36	; 0x24
 800ece4:	ecbd 8b06 	vpop	{d8-d10}
 800ece8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecec:	4b81      	ldr	r3, [pc, #516]	; (800eef4 <__ieee754_pow+0x254>)
 800ecee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800ecf2:	429c      	cmp	r4, r3
 800ecf4:	ee10 aa10 	vmov	sl, s0
 800ecf8:	463d      	mov	r5, r7
 800ecfa:	dc06      	bgt.n	800ed0a <__ieee754_pow+0x6a>
 800ecfc:	d101      	bne.n	800ed02 <__ieee754_pow+0x62>
 800ecfe:	2e00      	cmp	r6, #0
 800ed00:	d1e7      	bne.n	800ecd2 <__ieee754_pow+0x32>
 800ed02:	4598      	cmp	r8, r3
 800ed04:	dc01      	bgt.n	800ed0a <__ieee754_pow+0x6a>
 800ed06:	d10f      	bne.n	800ed28 <__ieee754_pow+0x88>
 800ed08:	b172      	cbz	r2, 800ed28 <__ieee754_pow+0x88>
 800ed0a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800ed0e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800ed12:	ea55 050a 	orrs.w	r5, r5, sl
 800ed16:	d1dc      	bne.n	800ecd2 <__ieee754_pow+0x32>
 800ed18:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ed1c:	18db      	adds	r3, r3, r3
 800ed1e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800ed22:	4152      	adcs	r2, r2
 800ed24:	429d      	cmp	r5, r3
 800ed26:	e7d0      	b.n	800ecca <__ieee754_pow+0x2a>
 800ed28:	2d00      	cmp	r5, #0
 800ed2a:	da3b      	bge.n	800eda4 <__ieee754_pow+0x104>
 800ed2c:	4b72      	ldr	r3, [pc, #456]	; (800eef8 <__ieee754_pow+0x258>)
 800ed2e:	4598      	cmp	r8, r3
 800ed30:	dc51      	bgt.n	800edd6 <__ieee754_pow+0x136>
 800ed32:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ed36:	4598      	cmp	r8, r3
 800ed38:	f340 84ac 	ble.w	800f694 <__ieee754_pow+0x9f4>
 800ed3c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ed40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ed44:	2b14      	cmp	r3, #20
 800ed46:	dd0f      	ble.n	800ed68 <__ieee754_pow+0xc8>
 800ed48:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ed4c:	fa22 f103 	lsr.w	r1, r2, r3
 800ed50:	fa01 f303 	lsl.w	r3, r1, r3
 800ed54:	4293      	cmp	r3, r2
 800ed56:	f040 849d 	bne.w	800f694 <__ieee754_pow+0x9f4>
 800ed5a:	f001 0101 	and.w	r1, r1, #1
 800ed5e:	f1c1 0302 	rsb	r3, r1, #2
 800ed62:	9304      	str	r3, [sp, #16]
 800ed64:	b182      	cbz	r2, 800ed88 <__ieee754_pow+0xe8>
 800ed66:	e05f      	b.n	800ee28 <__ieee754_pow+0x188>
 800ed68:	2a00      	cmp	r2, #0
 800ed6a:	d15b      	bne.n	800ee24 <__ieee754_pow+0x184>
 800ed6c:	f1c3 0314 	rsb	r3, r3, #20
 800ed70:	fa48 f103 	asr.w	r1, r8, r3
 800ed74:	fa01 f303 	lsl.w	r3, r1, r3
 800ed78:	4543      	cmp	r3, r8
 800ed7a:	f040 8488 	bne.w	800f68e <__ieee754_pow+0x9ee>
 800ed7e:	f001 0101 	and.w	r1, r1, #1
 800ed82:	f1c1 0302 	rsb	r3, r1, #2
 800ed86:	9304      	str	r3, [sp, #16]
 800ed88:	4b5c      	ldr	r3, [pc, #368]	; (800eefc <__ieee754_pow+0x25c>)
 800ed8a:	4598      	cmp	r8, r3
 800ed8c:	d132      	bne.n	800edf4 <__ieee754_pow+0x154>
 800ed8e:	f1b9 0f00 	cmp.w	r9, #0
 800ed92:	f280 8478 	bge.w	800f686 <__ieee754_pow+0x9e6>
 800ed96:	4959      	ldr	r1, [pc, #356]	; (800eefc <__ieee754_pow+0x25c>)
 800ed98:	4632      	mov	r2, r6
 800ed9a:	463b      	mov	r3, r7
 800ed9c:	2000      	movs	r0, #0
 800ed9e:	f7f1 fd55 	bl	800084c <__aeabi_ddiv>
 800eda2:	e79c      	b.n	800ecde <__ieee754_pow+0x3e>
 800eda4:	2300      	movs	r3, #0
 800eda6:	9304      	str	r3, [sp, #16]
 800eda8:	2a00      	cmp	r2, #0
 800edaa:	d13d      	bne.n	800ee28 <__ieee754_pow+0x188>
 800edac:	4b51      	ldr	r3, [pc, #324]	; (800eef4 <__ieee754_pow+0x254>)
 800edae:	4598      	cmp	r8, r3
 800edb0:	d1ea      	bne.n	800ed88 <__ieee754_pow+0xe8>
 800edb2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800edb6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800edba:	ea53 030a 	orrs.w	r3, r3, sl
 800edbe:	f000 845a 	beq.w	800f676 <__ieee754_pow+0x9d6>
 800edc2:	4b4f      	ldr	r3, [pc, #316]	; (800ef00 <__ieee754_pow+0x260>)
 800edc4:	429c      	cmp	r4, r3
 800edc6:	dd08      	ble.n	800edda <__ieee754_pow+0x13a>
 800edc8:	f1b9 0f00 	cmp.w	r9, #0
 800edcc:	f2c0 8457 	blt.w	800f67e <__ieee754_pow+0x9de>
 800edd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800edd4:	e783      	b.n	800ecde <__ieee754_pow+0x3e>
 800edd6:	2302      	movs	r3, #2
 800edd8:	e7e5      	b.n	800eda6 <__ieee754_pow+0x106>
 800edda:	f1b9 0f00 	cmp.w	r9, #0
 800edde:	f04f 0000 	mov.w	r0, #0
 800ede2:	f04f 0100 	mov.w	r1, #0
 800ede6:	f6bf af7a 	bge.w	800ecde <__ieee754_pow+0x3e>
 800edea:	e9dd 0300 	ldrd	r0, r3, [sp]
 800edee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800edf2:	e774      	b.n	800ecde <__ieee754_pow+0x3e>
 800edf4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800edf8:	d106      	bne.n	800ee08 <__ieee754_pow+0x168>
 800edfa:	4632      	mov	r2, r6
 800edfc:	463b      	mov	r3, r7
 800edfe:	4630      	mov	r0, r6
 800ee00:	4639      	mov	r1, r7
 800ee02:	f7f1 fbf9 	bl	80005f8 <__aeabi_dmul>
 800ee06:	e76a      	b.n	800ecde <__ieee754_pow+0x3e>
 800ee08:	4b3e      	ldr	r3, [pc, #248]	; (800ef04 <__ieee754_pow+0x264>)
 800ee0a:	4599      	cmp	r9, r3
 800ee0c:	d10c      	bne.n	800ee28 <__ieee754_pow+0x188>
 800ee0e:	2d00      	cmp	r5, #0
 800ee10:	db0a      	blt.n	800ee28 <__ieee754_pow+0x188>
 800ee12:	ec47 6b10 	vmov	d0, r6, r7
 800ee16:	b009      	add	sp, #36	; 0x24
 800ee18:	ecbd 8b06 	vpop	{d8-d10}
 800ee1c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee20:	f000 be7a 	b.w	800fb18 <__ieee754_sqrt>
 800ee24:	2300      	movs	r3, #0
 800ee26:	9304      	str	r3, [sp, #16]
 800ee28:	ec47 6b10 	vmov	d0, r6, r7
 800ee2c:	f7ff fde4 	bl	800e9f8 <fabs>
 800ee30:	ec51 0b10 	vmov	r0, r1, d0
 800ee34:	f1ba 0f00 	cmp.w	sl, #0
 800ee38:	d129      	bne.n	800ee8e <__ieee754_pow+0x1ee>
 800ee3a:	b124      	cbz	r4, 800ee46 <__ieee754_pow+0x1a6>
 800ee3c:	4b2f      	ldr	r3, [pc, #188]	; (800eefc <__ieee754_pow+0x25c>)
 800ee3e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800ee42:	429a      	cmp	r2, r3
 800ee44:	d123      	bne.n	800ee8e <__ieee754_pow+0x1ee>
 800ee46:	f1b9 0f00 	cmp.w	r9, #0
 800ee4a:	da05      	bge.n	800ee58 <__ieee754_pow+0x1b8>
 800ee4c:	4602      	mov	r2, r0
 800ee4e:	460b      	mov	r3, r1
 800ee50:	2000      	movs	r0, #0
 800ee52:	492a      	ldr	r1, [pc, #168]	; (800eefc <__ieee754_pow+0x25c>)
 800ee54:	f7f1 fcfa 	bl	800084c <__aeabi_ddiv>
 800ee58:	2d00      	cmp	r5, #0
 800ee5a:	f6bf af40 	bge.w	800ecde <__ieee754_pow+0x3e>
 800ee5e:	9b04      	ldr	r3, [sp, #16]
 800ee60:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ee64:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ee68:	4323      	orrs	r3, r4
 800ee6a:	d108      	bne.n	800ee7e <__ieee754_pow+0x1de>
 800ee6c:	4602      	mov	r2, r0
 800ee6e:	460b      	mov	r3, r1
 800ee70:	4610      	mov	r0, r2
 800ee72:	4619      	mov	r1, r3
 800ee74:	f7f1 fa08 	bl	8000288 <__aeabi_dsub>
 800ee78:	4602      	mov	r2, r0
 800ee7a:	460b      	mov	r3, r1
 800ee7c:	e78f      	b.n	800ed9e <__ieee754_pow+0xfe>
 800ee7e:	9b04      	ldr	r3, [sp, #16]
 800ee80:	2b01      	cmp	r3, #1
 800ee82:	f47f af2c 	bne.w	800ecde <__ieee754_pow+0x3e>
 800ee86:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee8a:	4619      	mov	r1, r3
 800ee8c:	e727      	b.n	800ecde <__ieee754_pow+0x3e>
 800ee8e:	0feb      	lsrs	r3, r5, #31
 800ee90:	3b01      	subs	r3, #1
 800ee92:	9306      	str	r3, [sp, #24]
 800ee94:	9a06      	ldr	r2, [sp, #24]
 800ee96:	9b04      	ldr	r3, [sp, #16]
 800ee98:	4313      	orrs	r3, r2
 800ee9a:	d102      	bne.n	800eea2 <__ieee754_pow+0x202>
 800ee9c:	4632      	mov	r2, r6
 800ee9e:	463b      	mov	r3, r7
 800eea0:	e7e6      	b.n	800ee70 <__ieee754_pow+0x1d0>
 800eea2:	4b19      	ldr	r3, [pc, #100]	; (800ef08 <__ieee754_pow+0x268>)
 800eea4:	4598      	cmp	r8, r3
 800eea6:	f340 80fb 	ble.w	800f0a0 <__ieee754_pow+0x400>
 800eeaa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800eeae:	4598      	cmp	r8, r3
 800eeb0:	4b13      	ldr	r3, [pc, #76]	; (800ef00 <__ieee754_pow+0x260>)
 800eeb2:	dd0c      	ble.n	800eece <__ieee754_pow+0x22e>
 800eeb4:	429c      	cmp	r4, r3
 800eeb6:	dc0f      	bgt.n	800eed8 <__ieee754_pow+0x238>
 800eeb8:	f1b9 0f00 	cmp.w	r9, #0
 800eebc:	da0f      	bge.n	800eede <__ieee754_pow+0x23e>
 800eebe:	2000      	movs	r0, #0
 800eec0:	b009      	add	sp, #36	; 0x24
 800eec2:	ecbd 8b06 	vpop	{d8-d10}
 800eec6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeca:	f001 bbd6 	b.w	801067a <__math_oflow>
 800eece:	429c      	cmp	r4, r3
 800eed0:	dbf2      	blt.n	800eeb8 <__ieee754_pow+0x218>
 800eed2:	4b0a      	ldr	r3, [pc, #40]	; (800eefc <__ieee754_pow+0x25c>)
 800eed4:	429c      	cmp	r4, r3
 800eed6:	dd19      	ble.n	800ef0c <__ieee754_pow+0x26c>
 800eed8:	f1b9 0f00 	cmp.w	r9, #0
 800eedc:	dcef      	bgt.n	800eebe <__ieee754_pow+0x21e>
 800eede:	2000      	movs	r0, #0
 800eee0:	b009      	add	sp, #36	; 0x24
 800eee2:	ecbd 8b06 	vpop	{d8-d10}
 800eee6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeea:	f001 bbbd 	b.w	8010668 <__math_uflow>
 800eeee:	bf00      	nop
 800eef0:	fff00000 	.word	0xfff00000
 800eef4:	7ff00000 	.word	0x7ff00000
 800eef8:	433fffff 	.word	0x433fffff
 800eefc:	3ff00000 	.word	0x3ff00000
 800ef00:	3fefffff 	.word	0x3fefffff
 800ef04:	3fe00000 	.word	0x3fe00000
 800ef08:	41e00000 	.word	0x41e00000
 800ef0c:	4b60      	ldr	r3, [pc, #384]	; (800f090 <__ieee754_pow+0x3f0>)
 800ef0e:	2200      	movs	r2, #0
 800ef10:	f7f1 f9ba 	bl	8000288 <__aeabi_dsub>
 800ef14:	a354      	add	r3, pc, #336	; (adr r3, 800f068 <__ieee754_pow+0x3c8>)
 800ef16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1a:	4604      	mov	r4, r0
 800ef1c:	460d      	mov	r5, r1
 800ef1e:	f7f1 fb6b 	bl	80005f8 <__aeabi_dmul>
 800ef22:	a353      	add	r3, pc, #332	; (adr r3, 800f070 <__ieee754_pow+0x3d0>)
 800ef24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef28:	4606      	mov	r6, r0
 800ef2a:	460f      	mov	r7, r1
 800ef2c:	4620      	mov	r0, r4
 800ef2e:	4629      	mov	r1, r5
 800ef30:	f7f1 fb62 	bl	80005f8 <__aeabi_dmul>
 800ef34:	4b57      	ldr	r3, [pc, #348]	; (800f094 <__ieee754_pow+0x3f4>)
 800ef36:	4682      	mov	sl, r0
 800ef38:	468b      	mov	fp, r1
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	4620      	mov	r0, r4
 800ef3e:	4629      	mov	r1, r5
 800ef40:	f7f1 fb5a 	bl	80005f8 <__aeabi_dmul>
 800ef44:	4602      	mov	r2, r0
 800ef46:	460b      	mov	r3, r1
 800ef48:	a14b      	add	r1, pc, #300	; (adr r1, 800f078 <__ieee754_pow+0x3d8>)
 800ef4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef4e:	f7f1 f99b 	bl	8000288 <__aeabi_dsub>
 800ef52:	4622      	mov	r2, r4
 800ef54:	462b      	mov	r3, r5
 800ef56:	f7f1 fb4f 	bl	80005f8 <__aeabi_dmul>
 800ef5a:	4602      	mov	r2, r0
 800ef5c:	460b      	mov	r3, r1
 800ef5e:	2000      	movs	r0, #0
 800ef60:	494d      	ldr	r1, [pc, #308]	; (800f098 <__ieee754_pow+0x3f8>)
 800ef62:	f7f1 f991 	bl	8000288 <__aeabi_dsub>
 800ef66:	4622      	mov	r2, r4
 800ef68:	4680      	mov	r8, r0
 800ef6a:	4689      	mov	r9, r1
 800ef6c:	462b      	mov	r3, r5
 800ef6e:	4620      	mov	r0, r4
 800ef70:	4629      	mov	r1, r5
 800ef72:	f7f1 fb41 	bl	80005f8 <__aeabi_dmul>
 800ef76:	4602      	mov	r2, r0
 800ef78:	460b      	mov	r3, r1
 800ef7a:	4640      	mov	r0, r8
 800ef7c:	4649      	mov	r1, r9
 800ef7e:	f7f1 fb3b 	bl	80005f8 <__aeabi_dmul>
 800ef82:	a33f      	add	r3, pc, #252	; (adr r3, 800f080 <__ieee754_pow+0x3e0>)
 800ef84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef88:	f7f1 fb36 	bl	80005f8 <__aeabi_dmul>
 800ef8c:	4602      	mov	r2, r0
 800ef8e:	460b      	mov	r3, r1
 800ef90:	4650      	mov	r0, sl
 800ef92:	4659      	mov	r1, fp
 800ef94:	f7f1 f978 	bl	8000288 <__aeabi_dsub>
 800ef98:	4602      	mov	r2, r0
 800ef9a:	460b      	mov	r3, r1
 800ef9c:	4680      	mov	r8, r0
 800ef9e:	4689      	mov	r9, r1
 800efa0:	4630      	mov	r0, r6
 800efa2:	4639      	mov	r1, r7
 800efa4:	f7f1 f972 	bl	800028c <__adddf3>
 800efa8:	2000      	movs	r0, #0
 800efaa:	4632      	mov	r2, r6
 800efac:	463b      	mov	r3, r7
 800efae:	4604      	mov	r4, r0
 800efb0:	460d      	mov	r5, r1
 800efb2:	f7f1 f969 	bl	8000288 <__aeabi_dsub>
 800efb6:	4602      	mov	r2, r0
 800efb8:	460b      	mov	r3, r1
 800efba:	4640      	mov	r0, r8
 800efbc:	4649      	mov	r1, r9
 800efbe:	f7f1 f963 	bl	8000288 <__aeabi_dsub>
 800efc2:	9b04      	ldr	r3, [sp, #16]
 800efc4:	9a06      	ldr	r2, [sp, #24]
 800efc6:	3b01      	subs	r3, #1
 800efc8:	4313      	orrs	r3, r2
 800efca:	4682      	mov	sl, r0
 800efcc:	468b      	mov	fp, r1
 800efce:	f040 81e7 	bne.w	800f3a0 <__ieee754_pow+0x700>
 800efd2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800f088 <__ieee754_pow+0x3e8>
 800efd6:	eeb0 8a47 	vmov.f32	s16, s14
 800efda:	eef0 8a67 	vmov.f32	s17, s15
 800efde:	e9dd 6700 	ldrd	r6, r7, [sp]
 800efe2:	2600      	movs	r6, #0
 800efe4:	4632      	mov	r2, r6
 800efe6:	463b      	mov	r3, r7
 800efe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800efec:	f7f1 f94c 	bl	8000288 <__aeabi_dsub>
 800eff0:	4622      	mov	r2, r4
 800eff2:	462b      	mov	r3, r5
 800eff4:	f7f1 fb00 	bl	80005f8 <__aeabi_dmul>
 800eff8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800effc:	4680      	mov	r8, r0
 800effe:	4689      	mov	r9, r1
 800f000:	4650      	mov	r0, sl
 800f002:	4659      	mov	r1, fp
 800f004:	f7f1 faf8 	bl	80005f8 <__aeabi_dmul>
 800f008:	4602      	mov	r2, r0
 800f00a:	460b      	mov	r3, r1
 800f00c:	4640      	mov	r0, r8
 800f00e:	4649      	mov	r1, r9
 800f010:	f7f1 f93c 	bl	800028c <__adddf3>
 800f014:	4632      	mov	r2, r6
 800f016:	463b      	mov	r3, r7
 800f018:	4680      	mov	r8, r0
 800f01a:	4689      	mov	r9, r1
 800f01c:	4620      	mov	r0, r4
 800f01e:	4629      	mov	r1, r5
 800f020:	f7f1 faea 	bl	80005f8 <__aeabi_dmul>
 800f024:	460b      	mov	r3, r1
 800f026:	4604      	mov	r4, r0
 800f028:	460d      	mov	r5, r1
 800f02a:	4602      	mov	r2, r0
 800f02c:	4649      	mov	r1, r9
 800f02e:	4640      	mov	r0, r8
 800f030:	f7f1 f92c 	bl	800028c <__adddf3>
 800f034:	4b19      	ldr	r3, [pc, #100]	; (800f09c <__ieee754_pow+0x3fc>)
 800f036:	4299      	cmp	r1, r3
 800f038:	ec45 4b19 	vmov	d9, r4, r5
 800f03c:	4606      	mov	r6, r0
 800f03e:	460f      	mov	r7, r1
 800f040:	468b      	mov	fp, r1
 800f042:	f340 82f1 	ble.w	800f628 <__ieee754_pow+0x988>
 800f046:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f04a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f04e:	4303      	orrs	r3, r0
 800f050:	f000 81e4 	beq.w	800f41c <__ieee754_pow+0x77c>
 800f054:	ec51 0b18 	vmov	r0, r1, d8
 800f058:	2200      	movs	r2, #0
 800f05a:	2300      	movs	r3, #0
 800f05c:	f7f1 fd3e 	bl	8000adc <__aeabi_dcmplt>
 800f060:	3800      	subs	r0, #0
 800f062:	bf18      	it	ne
 800f064:	2001      	movne	r0, #1
 800f066:	e72b      	b.n	800eec0 <__ieee754_pow+0x220>
 800f068:	60000000 	.word	0x60000000
 800f06c:	3ff71547 	.word	0x3ff71547
 800f070:	f85ddf44 	.word	0xf85ddf44
 800f074:	3e54ae0b 	.word	0x3e54ae0b
 800f078:	55555555 	.word	0x55555555
 800f07c:	3fd55555 	.word	0x3fd55555
 800f080:	652b82fe 	.word	0x652b82fe
 800f084:	3ff71547 	.word	0x3ff71547
 800f088:	00000000 	.word	0x00000000
 800f08c:	bff00000 	.word	0xbff00000
 800f090:	3ff00000 	.word	0x3ff00000
 800f094:	3fd00000 	.word	0x3fd00000
 800f098:	3fe00000 	.word	0x3fe00000
 800f09c:	408fffff 	.word	0x408fffff
 800f0a0:	4bd5      	ldr	r3, [pc, #852]	; (800f3f8 <__ieee754_pow+0x758>)
 800f0a2:	402b      	ands	r3, r5
 800f0a4:	2200      	movs	r2, #0
 800f0a6:	b92b      	cbnz	r3, 800f0b4 <__ieee754_pow+0x414>
 800f0a8:	4bd4      	ldr	r3, [pc, #848]	; (800f3fc <__ieee754_pow+0x75c>)
 800f0aa:	f7f1 faa5 	bl	80005f8 <__aeabi_dmul>
 800f0ae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f0b2:	460c      	mov	r4, r1
 800f0b4:	1523      	asrs	r3, r4, #20
 800f0b6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f0ba:	4413      	add	r3, r2
 800f0bc:	9305      	str	r3, [sp, #20]
 800f0be:	4bd0      	ldr	r3, [pc, #832]	; (800f400 <__ieee754_pow+0x760>)
 800f0c0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f0c4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f0c8:	429c      	cmp	r4, r3
 800f0ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f0ce:	dd08      	ble.n	800f0e2 <__ieee754_pow+0x442>
 800f0d0:	4bcc      	ldr	r3, [pc, #816]	; (800f404 <__ieee754_pow+0x764>)
 800f0d2:	429c      	cmp	r4, r3
 800f0d4:	f340 8162 	ble.w	800f39c <__ieee754_pow+0x6fc>
 800f0d8:	9b05      	ldr	r3, [sp, #20]
 800f0da:	3301      	adds	r3, #1
 800f0dc:	9305      	str	r3, [sp, #20]
 800f0de:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f0e2:	2400      	movs	r4, #0
 800f0e4:	00e3      	lsls	r3, r4, #3
 800f0e6:	9307      	str	r3, [sp, #28]
 800f0e8:	4bc7      	ldr	r3, [pc, #796]	; (800f408 <__ieee754_pow+0x768>)
 800f0ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f0ee:	ed93 7b00 	vldr	d7, [r3]
 800f0f2:	4629      	mov	r1, r5
 800f0f4:	ec53 2b17 	vmov	r2, r3, d7
 800f0f8:	eeb0 9a47 	vmov.f32	s18, s14
 800f0fc:	eef0 9a67 	vmov.f32	s19, s15
 800f100:	4682      	mov	sl, r0
 800f102:	f7f1 f8c1 	bl	8000288 <__aeabi_dsub>
 800f106:	4652      	mov	r2, sl
 800f108:	4606      	mov	r6, r0
 800f10a:	460f      	mov	r7, r1
 800f10c:	462b      	mov	r3, r5
 800f10e:	ec51 0b19 	vmov	r0, r1, d9
 800f112:	f7f1 f8bb 	bl	800028c <__adddf3>
 800f116:	4602      	mov	r2, r0
 800f118:	460b      	mov	r3, r1
 800f11a:	2000      	movs	r0, #0
 800f11c:	49bb      	ldr	r1, [pc, #748]	; (800f40c <__ieee754_pow+0x76c>)
 800f11e:	f7f1 fb95 	bl	800084c <__aeabi_ddiv>
 800f122:	ec41 0b1a 	vmov	d10, r0, r1
 800f126:	4602      	mov	r2, r0
 800f128:	460b      	mov	r3, r1
 800f12a:	4630      	mov	r0, r6
 800f12c:	4639      	mov	r1, r7
 800f12e:	f7f1 fa63 	bl	80005f8 <__aeabi_dmul>
 800f132:	2300      	movs	r3, #0
 800f134:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f138:	9302      	str	r3, [sp, #8]
 800f13a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f13e:	46ab      	mov	fp, r5
 800f140:	106d      	asrs	r5, r5, #1
 800f142:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f146:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f14a:	ec41 0b18 	vmov	d8, r0, r1
 800f14e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800f152:	2200      	movs	r2, #0
 800f154:	4640      	mov	r0, r8
 800f156:	4649      	mov	r1, r9
 800f158:	4614      	mov	r4, r2
 800f15a:	461d      	mov	r5, r3
 800f15c:	f7f1 fa4c 	bl	80005f8 <__aeabi_dmul>
 800f160:	4602      	mov	r2, r0
 800f162:	460b      	mov	r3, r1
 800f164:	4630      	mov	r0, r6
 800f166:	4639      	mov	r1, r7
 800f168:	f7f1 f88e 	bl	8000288 <__aeabi_dsub>
 800f16c:	ec53 2b19 	vmov	r2, r3, d9
 800f170:	4606      	mov	r6, r0
 800f172:	460f      	mov	r7, r1
 800f174:	4620      	mov	r0, r4
 800f176:	4629      	mov	r1, r5
 800f178:	f7f1 f886 	bl	8000288 <__aeabi_dsub>
 800f17c:	4602      	mov	r2, r0
 800f17e:	460b      	mov	r3, r1
 800f180:	4650      	mov	r0, sl
 800f182:	4659      	mov	r1, fp
 800f184:	f7f1 f880 	bl	8000288 <__aeabi_dsub>
 800f188:	4642      	mov	r2, r8
 800f18a:	464b      	mov	r3, r9
 800f18c:	f7f1 fa34 	bl	80005f8 <__aeabi_dmul>
 800f190:	4602      	mov	r2, r0
 800f192:	460b      	mov	r3, r1
 800f194:	4630      	mov	r0, r6
 800f196:	4639      	mov	r1, r7
 800f198:	f7f1 f876 	bl	8000288 <__aeabi_dsub>
 800f19c:	ec53 2b1a 	vmov	r2, r3, d10
 800f1a0:	f7f1 fa2a 	bl	80005f8 <__aeabi_dmul>
 800f1a4:	ec53 2b18 	vmov	r2, r3, d8
 800f1a8:	ec41 0b19 	vmov	d9, r0, r1
 800f1ac:	ec51 0b18 	vmov	r0, r1, d8
 800f1b0:	f7f1 fa22 	bl	80005f8 <__aeabi_dmul>
 800f1b4:	a37c      	add	r3, pc, #496	; (adr r3, 800f3a8 <__ieee754_pow+0x708>)
 800f1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ba:	4604      	mov	r4, r0
 800f1bc:	460d      	mov	r5, r1
 800f1be:	f7f1 fa1b 	bl	80005f8 <__aeabi_dmul>
 800f1c2:	a37b      	add	r3, pc, #492	; (adr r3, 800f3b0 <__ieee754_pow+0x710>)
 800f1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c8:	f7f1 f860 	bl	800028c <__adddf3>
 800f1cc:	4622      	mov	r2, r4
 800f1ce:	462b      	mov	r3, r5
 800f1d0:	f7f1 fa12 	bl	80005f8 <__aeabi_dmul>
 800f1d4:	a378      	add	r3, pc, #480	; (adr r3, 800f3b8 <__ieee754_pow+0x718>)
 800f1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1da:	f7f1 f857 	bl	800028c <__adddf3>
 800f1de:	4622      	mov	r2, r4
 800f1e0:	462b      	mov	r3, r5
 800f1e2:	f7f1 fa09 	bl	80005f8 <__aeabi_dmul>
 800f1e6:	a376      	add	r3, pc, #472	; (adr r3, 800f3c0 <__ieee754_pow+0x720>)
 800f1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ec:	f7f1 f84e 	bl	800028c <__adddf3>
 800f1f0:	4622      	mov	r2, r4
 800f1f2:	462b      	mov	r3, r5
 800f1f4:	f7f1 fa00 	bl	80005f8 <__aeabi_dmul>
 800f1f8:	a373      	add	r3, pc, #460	; (adr r3, 800f3c8 <__ieee754_pow+0x728>)
 800f1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1fe:	f7f1 f845 	bl	800028c <__adddf3>
 800f202:	4622      	mov	r2, r4
 800f204:	462b      	mov	r3, r5
 800f206:	f7f1 f9f7 	bl	80005f8 <__aeabi_dmul>
 800f20a:	a371      	add	r3, pc, #452	; (adr r3, 800f3d0 <__ieee754_pow+0x730>)
 800f20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f210:	f7f1 f83c 	bl	800028c <__adddf3>
 800f214:	4622      	mov	r2, r4
 800f216:	4606      	mov	r6, r0
 800f218:	460f      	mov	r7, r1
 800f21a:	462b      	mov	r3, r5
 800f21c:	4620      	mov	r0, r4
 800f21e:	4629      	mov	r1, r5
 800f220:	f7f1 f9ea 	bl	80005f8 <__aeabi_dmul>
 800f224:	4602      	mov	r2, r0
 800f226:	460b      	mov	r3, r1
 800f228:	4630      	mov	r0, r6
 800f22a:	4639      	mov	r1, r7
 800f22c:	f7f1 f9e4 	bl	80005f8 <__aeabi_dmul>
 800f230:	4642      	mov	r2, r8
 800f232:	4604      	mov	r4, r0
 800f234:	460d      	mov	r5, r1
 800f236:	464b      	mov	r3, r9
 800f238:	ec51 0b18 	vmov	r0, r1, d8
 800f23c:	f7f1 f826 	bl	800028c <__adddf3>
 800f240:	ec53 2b19 	vmov	r2, r3, d9
 800f244:	f7f1 f9d8 	bl	80005f8 <__aeabi_dmul>
 800f248:	4622      	mov	r2, r4
 800f24a:	462b      	mov	r3, r5
 800f24c:	f7f1 f81e 	bl	800028c <__adddf3>
 800f250:	4642      	mov	r2, r8
 800f252:	4682      	mov	sl, r0
 800f254:	468b      	mov	fp, r1
 800f256:	464b      	mov	r3, r9
 800f258:	4640      	mov	r0, r8
 800f25a:	4649      	mov	r1, r9
 800f25c:	f7f1 f9cc 	bl	80005f8 <__aeabi_dmul>
 800f260:	4b6b      	ldr	r3, [pc, #428]	; (800f410 <__ieee754_pow+0x770>)
 800f262:	2200      	movs	r2, #0
 800f264:	4606      	mov	r6, r0
 800f266:	460f      	mov	r7, r1
 800f268:	f7f1 f810 	bl	800028c <__adddf3>
 800f26c:	4652      	mov	r2, sl
 800f26e:	465b      	mov	r3, fp
 800f270:	f7f1 f80c 	bl	800028c <__adddf3>
 800f274:	2000      	movs	r0, #0
 800f276:	4604      	mov	r4, r0
 800f278:	460d      	mov	r5, r1
 800f27a:	4602      	mov	r2, r0
 800f27c:	460b      	mov	r3, r1
 800f27e:	4640      	mov	r0, r8
 800f280:	4649      	mov	r1, r9
 800f282:	f7f1 f9b9 	bl	80005f8 <__aeabi_dmul>
 800f286:	4b62      	ldr	r3, [pc, #392]	; (800f410 <__ieee754_pow+0x770>)
 800f288:	4680      	mov	r8, r0
 800f28a:	4689      	mov	r9, r1
 800f28c:	2200      	movs	r2, #0
 800f28e:	4620      	mov	r0, r4
 800f290:	4629      	mov	r1, r5
 800f292:	f7f0 fff9 	bl	8000288 <__aeabi_dsub>
 800f296:	4632      	mov	r2, r6
 800f298:	463b      	mov	r3, r7
 800f29a:	f7f0 fff5 	bl	8000288 <__aeabi_dsub>
 800f29e:	4602      	mov	r2, r0
 800f2a0:	460b      	mov	r3, r1
 800f2a2:	4650      	mov	r0, sl
 800f2a4:	4659      	mov	r1, fp
 800f2a6:	f7f0 ffef 	bl	8000288 <__aeabi_dsub>
 800f2aa:	ec53 2b18 	vmov	r2, r3, d8
 800f2ae:	f7f1 f9a3 	bl	80005f8 <__aeabi_dmul>
 800f2b2:	4622      	mov	r2, r4
 800f2b4:	4606      	mov	r6, r0
 800f2b6:	460f      	mov	r7, r1
 800f2b8:	462b      	mov	r3, r5
 800f2ba:	ec51 0b19 	vmov	r0, r1, d9
 800f2be:	f7f1 f99b 	bl	80005f8 <__aeabi_dmul>
 800f2c2:	4602      	mov	r2, r0
 800f2c4:	460b      	mov	r3, r1
 800f2c6:	4630      	mov	r0, r6
 800f2c8:	4639      	mov	r1, r7
 800f2ca:	f7f0 ffdf 	bl	800028c <__adddf3>
 800f2ce:	4606      	mov	r6, r0
 800f2d0:	460f      	mov	r7, r1
 800f2d2:	4602      	mov	r2, r0
 800f2d4:	460b      	mov	r3, r1
 800f2d6:	4640      	mov	r0, r8
 800f2d8:	4649      	mov	r1, r9
 800f2da:	f7f0 ffd7 	bl	800028c <__adddf3>
 800f2de:	a33e      	add	r3, pc, #248	; (adr r3, 800f3d8 <__ieee754_pow+0x738>)
 800f2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e4:	2000      	movs	r0, #0
 800f2e6:	4604      	mov	r4, r0
 800f2e8:	460d      	mov	r5, r1
 800f2ea:	f7f1 f985 	bl	80005f8 <__aeabi_dmul>
 800f2ee:	4642      	mov	r2, r8
 800f2f0:	ec41 0b18 	vmov	d8, r0, r1
 800f2f4:	464b      	mov	r3, r9
 800f2f6:	4620      	mov	r0, r4
 800f2f8:	4629      	mov	r1, r5
 800f2fa:	f7f0 ffc5 	bl	8000288 <__aeabi_dsub>
 800f2fe:	4602      	mov	r2, r0
 800f300:	460b      	mov	r3, r1
 800f302:	4630      	mov	r0, r6
 800f304:	4639      	mov	r1, r7
 800f306:	f7f0 ffbf 	bl	8000288 <__aeabi_dsub>
 800f30a:	a335      	add	r3, pc, #212	; (adr r3, 800f3e0 <__ieee754_pow+0x740>)
 800f30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f310:	f7f1 f972 	bl	80005f8 <__aeabi_dmul>
 800f314:	a334      	add	r3, pc, #208	; (adr r3, 800f3e8 <__ieee754_pow+0x748>)
 800f316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f31a:	4606      	mov	r6, r0
 800f31c:	460f      	mov	r7, r1
 800f31e:	4620      	mov	r0, r4
 800f320:	4629      	mov	r1, r5
 800f322:	f7f1 f969 	bl	80005f8 <__aeabi_dmul>
 800f326:	4602      	mov	r2, r0
 800f328:	460b      	mov	r3, r1
 800f32a:	4630      	mov	r0, r6
 800f32c:	4639      	mov	r1, r7
 800f32e:	f7f0 ffad 	bl	800028c <__adddf3>
 800f332:	9a07      	ldr	r2, [sp, #28]
 800f334:	4b37      	ldr	r3, [pc, #220]	; (800f414 <__ieee754_pow+0x774>)
 800f336:	4413      	add	r3, r2
 800f338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f33c:	f7f0 ffa6 	bl	800028c <__adddf3>
 800f340:	4682      	mov	sl, r0
 800f342:	9805      	ldr	r0, [sp, #20]
 800f344:	468b      	mov	fp, r1
 800f346:	f7f1 f8ed 	bl	8000524 <__aeabi_i2d>
 800f34a:	9a07      	ldr	r2, [sp, #28]
 800f34c:	4b32      	ldr	r3, [pc, #200]	; (800f418 <__ieee754_pow+0x778>)
 800f34e:	4413      	add	r3, r2
 800f350:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f354:	4606      	mov	r6, r0
 800f356:	460f      	mov	r7, r1
 800f358:	4652      	mov	r2, sl
 800f35a:	465b      	mov	r3, fp
 800f35c:	ec51 0b18 	vmov	r0, r1, d8
 800f360:	f7f0 ff94 	bl	800028c <__adddf3>
 800f364:	4642      	mov	r2, r8
 800f366:	464b      	mov	r3, r9
 800f368:	f7f0 ff90 	bl	800028c <__adddf3>
 800f36c:	4632      	mov	r2, r6
 800f36e:	463b      	mov	r3, r7
 800f370:	f7f0 ff8c 	bl	800028c <__adddf3>
 800f374:	2000      	movs	r0, #0
 800f376:	4632      	mov	r2, r6
 800f378:	463b      	mov	r3, r7
 800f37a:	4604      	mov	r4, r0
 800f37c:	460d      	mov	r5, r1
 800f37e:	f7f0 ff83 	bl	8000288 <__aeabi_dsub>
 800f382:	4642      	mov	r2, r8
 800f384:	464b      	mov	r3, r9
 800f386:	f7f0 ff7f 	bl	8000288 <__aeabi_dsub>
 800f38a:	ec53 2b18 	vmov	r2, r3, d8
 800f38e:	f7f0 ff7b 	bl	8000288 <__aeabi_dsub>
 800f392:	4602      	mov	r2, r0
 800f394:	460b      	mov	r3, r1
 800f396:	4650      	mov	r0, sl
 800f398:	4659      	mov	r1, fp
 800f39a:	e610      	b.n	800efbe <__ieee754_pow+0x31e>
 800f39c:	2401      	movs	r4, #1
 800f39e:	e6a1      	b.n	800f0e4 <__ieee754_pow+0x444>
 800f3a0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800f3f0 <__ieee754_pow+0x750>
 800f3a4:	e617      	b.n	800efd6 <__ieee754_pow+0x336>
 800f3a6:	bf00      	nop
 800f3a8:	4a454eef 	.word	0x4a454eef
 800f3ac:	3fca7e28 	.word	0x3fca7e28
 800f3b0:	93c9db65 	.word	0x93c9db65
 800f3b4:	3fcd864a 	.word	0x3fcd864a
 800f3b8:	a91d4101 	.word	0xa91d4101
 800f3bc:	3fd17460 	.word	0x3fd17460
 800f3c0:	518f264d 	.word	0x518f264d
 800f3c4:	3fd55555 	.word	0x3fd55555
 800f3c8:	db6fabff 	.word	0xdb6fabff
 800f3cc:	3fdb6db6 	.word	0x3fdb6db6
 800f3d0:	33333303 	.word	0x33333303
 800f3d4:	3fe33333 	.word	0x3fe33333
 800f3d8:	e0000000 	.word	0xe0000000
 800f3dc:	3feec709 	.word	0x3feec709
 800f3e0:	dc3a03fd 	.word	0xdc3a03fd
 800f3e4:	3feec709 	.word	0x3feec709
 800f3e8:	145b01f5 	.word	0x145b01f5
 800f3ec:	be3e2fe0 	.word	0xbe3e2fe0
 800f3f0:	00000000 	.word	0x00000000
 800f3f4:	3ff00000 	.word	0x3ff00000
 800f3f8:	7ff00000 	.word	0x7ff00000
 800f3fc:	43400000 	.word	0x43400000
 800f400:	0003988e 	.word	0x0003988e
 800f404:	000bb679 	.word	0x000bb679
 800f408:	08011008 	.word	0x08011008
 800f40c:	3ff00000 	.word	0x3ff00000
 800f410:	40080000 	.word	0x40080000
 800f414:	08011028 	.word	0x08011028
 800f418:	08011018 	.word	0x08011018
 800f41c:	a3b5      	add	r3, pc, #724	; (adr r3, 800f6f4 <__ieee754_pow+0xa54>)
 800f41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f422:	4640      	mov	r0, r8
 800f424:	4649      	mov	r1, r9
 800f426:	f7f0 ff31 	bl	800028c <__adddf3>
 800f42a:	4622      	mov	r2, r4
 800f42c:	ec41 0b1a 	vmov	d10, r0, r1
 800f430:	462b      	mov	r3, r5
 800f432:	4630      	mov	r0, r6
 800f434:	4639      	mov	r1, r7
 800f436:	f7f0 ff27 	bl	8000288 <__aeabi_dsub>
 800f43a:	4602      	mov	r2, r0
 800f43c:	460b      	mov	r3, r1
 800f43e:	ec51 0b1a 	vmov	r0, r1, d10
 800f442:	f7f1 fb69 	bl	8000b18 <__aeabi_dcmpgt>
 800f446:	2800      	cmp	r0, #0
 800f448:	f47f ae04 	bne.w	800f054 <__ieee754_pow+0x3b4>
 800f44c:	4aa4      	ldr	r2, [pc, #656]	; (800f6e0 <__ieee754_pow+0xa40>)
 800f44e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f452:	4293      	cmp	r3, r2
 800f454:	f340 8108 	ble.w	800f668 <__ieee754_pow+0x9c8>
 800f458:	151b      	asrs	r3, r3, #20
 800f45a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f45e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f462:	fa4a f303 	asr.w	r3, sl, r3
 800f466:	445b      	add	r3, fp
 800f468:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f46c:	4e9d      	ldr	r6, [pc, #628]	; (800f6e4 <__ieee754_pow+0xa44>)
 800f46e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f472:	4116      	asrs	r6, r2
 800f474:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f478:	2000      	movs	r0, #0
 800f47a:	ea23 0106 	bic.w	r1, r3, r6
 800f47e:	f1c2 0214 	rsb	r2, r2, #20
 800f482:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f486:	fa4a fa02 	asr.w	sl, sl, r2
 800f48a:	f1bb 0f00 	cmp.w	fp, #0
 800f48e:	4602      	mov	r2, r0
 800f490:	460b      	mov	r3, r1
 800f492:	4620      	mov	r0, r4
 800f494:	4629      	mov	r1, r5
 800f496:	bfb8      	it	lt
 800f498:	f1ca 0a00 	rsblt	sl, sl, #0
 800f49c:	f7f0 fef4 	bl	8000288 <__aeabi_dsub>
 800f4a0:	ec41 0b19 	vmov	d9, r0, r1
 800f4a4:	4642      	mov	r2, r8
 800f4a6:	464b      	mov	r3, r9
 800f4a8:	ec51 0b19 	vmov	r0, r1, d9
 800f4ac:	f7f0 feee 	bl	800028c <__adddf3>
 800f4b0:	a37b      	add	r3, pc, #492	; (adr r3, 800f6a0 <__ieee754_pow+0xa00>)
 800f4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b6:	2000      	movs	r0, #0
 800f4b8:	4604      	mov	r4, r0
 800f4ba:	460d      	mov	r5, r1
 800f4bc:	f7f1 f89c 	bl	80005f8 <__aeabi_dmul>
 800f4c0:	ec53 2b19 	vmov	r2, r3, d9
 800f4c4:	4606      	mov	r6, r0
 800f4c6:	460f      	mov	r7, r1
 800f4c8:	4620      	mov	r0, r4
 800f4ca:	4629      	mov	r1, r5
 800f4cc:	f7f0 fedc 	bl	8000288 <__aeabi_dsub>
 800f4d0:	4602      	mov	r2, r0
 800f4d2:	460b      	mov	r3, r1
 800f4d4:	4640      	mov	r0, r8
 800f4d6:	4649      	mov	r1, r9
 800f4d8:	f7f0 fed6 	bl	8000288 <__aeabi_dsub>
 800f4dc:	a372      	add	r3, pc, #456	; (adr r3, 800f6a8 <__ieee754_pow+0xa08>)
 800f4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e2:	f7f1 f889 	bl	80005f8 <__aeabi_dmul>
 800f4e6:	a372      	add	r3, pc, #456	; (adr r3, 800f6b0 <__ieee754_pow+0xa10>)
 800f4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ec:	4680      	mov	r8, r0
 800f4ee:	4689      	mov	r9, r1
 800f4f0:	4620      	mov	r0, r4
 800f4f2:	4629      	mov	r1, r5
 800f4f4:	f7f1 f880 	bl	80005f8 <__aeabi_dmul>
 800f4f8:	4602      	mov	r2, r0
 800f4fa:	460b      	mov	r3, r1
 800f4fc:	4640      	mov	r0, r8
 800f4fe:	4649      	mov	r1, r9
 800f500:	f7f0 fec4 	bl	800028c <__adddf3>
 800f504:	4604      	mov	r4, r0
 800f506:	460d      	mov	r5, r1
 800f508:	4602      	mov	r2, r0
 800f50a:	460b      	mov	r3, r1
 800f50c:	4630      	mov	r0, r6
 800f50e:	4639      	mov	r1, r7
 800f510:	f7f0 febc 	bl	800028c <__adddf3>
 800f514:	4632      	mov	r2, r6
 800f516:	463b      	mov	r3, r7
 800f518:	4680      	mov	r8, r0
 800f51a:	4689      	mov	r9, r1
 800f51c:	f7f0 feb4 	bl	8000288 <__aeabi_dsub>
 800f520:	4602      	mov	r2, r0
 800f522:	460b      	mov	r3, r1
 800f524:	4620      	mov	r0, r4
 800f526:	4629      	mov	r1, r5
 800f528:	f7f0 feae 	bl	8000288 <__aeabi_dsub>
 800f52c:	4642      	mov	r2, r8
 800f52e:	4606      	mov	r6, r0
 800f530:	460f      	mov	r7, r1
 800f532:	464b      	mov	r3, r9
 800f534:	4640      	mov	r0, r8
 800f536:	4649      	mov	r1, r9
 800f538:	f7f1 f85e 	bl	80005f8 <__aeabi_dmul>
 800f53c:	a35e      	add	r3, pc, #376	; (adr r3, 800f6b8 <__ieee754_pow+0xa18>)
 800f53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f542:	4604      	mov	r4, r0
 800f544:	460d      	mov	r5, r1
 800f546:	f7f1 f857 	bl	80005f8 <__aeabi_dmul>
 800f54a:	a35d      	add	r3, pc, #372	; (adr r3, 800f6c0 <__ieee754_pow+0xa20>)
 800f54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f550:	f7f0 fe9a 	bl	8000288 <__aeabi_dsub>
 800f554:	4622      	mov	r2, r4
 800f556:	462b      	mov	r3, r5
 800f558:	f7f1 f84e 	bl	80005f8 <__aeabi_dmul>
 800f55c:	a35a      	add	r3, pc, #360	; (adr r3, 800f6c8 <__ieee754_pow+0xa28>)
 800f55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f562:	f7f0 fe93 	bl	800028c <__adddf3>
 800f566:	4622      	mov	r2, r4
 800f568:	462b      	mov	r3, r5
 800f56a:	f7f1 f845 	bl	80005f8 <__aeabi_dmul>
 800f56e:	a358      	add	r3, pc, #352	; (adr r3, 800f6d0 <__ieee754_pow+0xa30>)
 800f570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f574:	f7f0 fe88 	bl	8000288 <__aeabi_dsub>
 800f578:	4622      	mov	r2, r4
 800f57a:	462b      	mov	r3, r5
 800f57c:	f7f1 f83c 	bl	80005f8 <__aeabi_dmul>
 800f580:	a355      	add	r3, pc, #340	; (adr r3, 800f6d8 <__ieee754_pow+0xa38>)
 800f582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f586:	f7f0 fe81 	bl	800028c <__adddf3>
 800f58a:	4622      	mov	r2, r4
 800f58c:	462b      	mov	r3, r5
 800f58e:	f7f1 f833 	bl	80005f8 <__aeabi_dmul>
 800f592:	4602      	mov	r2, r0
 800f594:	460b      	mov	r3, r1
 800f596:	4640      	mov	r0, r8
 800f598:	4649      	mov	r1, r9
 800f59a:	f7f0 fe75 	bl	8000288 <__aeabi_dsub>
 800f59e:	4604      	mov	r4, r0
 800f5a0:	460d      	mov	r5, r1
 800f5a2:	4602      	mov	r2, r0
 800f5a4:	460b      	mov	r3, r1
 800f5a6:	4640      	mov	r0, r8
 800f5a8:	4649      	mov	r1, r9
 800f5aa:	f7f1 f825 	bl	80005f8 <__aeabi_dmul>
 800f5ae:	2200      	movs	r2, #0
 800f5b0:	ec41 0b19 	vmov	d9, r0, r1
 800f5b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f5b8:	4620      	mov	r0, r4
 800f5ba:	4629      	mov	r1, r5
 800f5bc:	f7f0 fe64 	bl	8000288 <__aeabi_dsub>
 800f5c0:	4602      	mov	r2, r0
 800f5c2:	460b      	mov	r3, r1
 800f5c4:	ec51 0b19 	vmov	r0, r1, d9
 800f5c8:	f7f1 f940 	bl	800084c <__aeabi_ddiv>
 800f5cc:	4632      	mov	r2, r6
 800f5ce:	4604      	mov	r4, r0
 800f5d0:	460d      	mov	r5, r1
 800f5d2:	463b      	mov	r3, r7
 800f5d4:	4640      	mov	r0, r8
 800f5d6:	4649      	mov	r1, r9
 800f5d8:	f7f1 f80e 	bl	80005f8 <__aeabi_dmul>
 800f5dc:	4632      	mov	r2, r6
 800f5de:	463b      	mov	r3, r7
 800f5e0:	f7f0 fe54 	bl	800028c <__adddf3>
 800f5e4:	4602      	mov	r2, r0
 800f5e6:	460b      	mov	r3, r1
 800f5e8:	4620      	mov	r0, r4
 800f5ea:	4629      	mov	r1, r5
 800f5ec:	f7f0 fe4c 	bl	8000288 <__aeabi_dsub>
 800f5f0:	4642      	mov	r2, r8
 800f5f2:	464b      	mov	r3, r9
 800f5f4:	f7f0 fe48 	bl	8000288 <__aeabi_dsub>
 800f5f8:	460b      	mov	r3, r1
 800f5fa:	4602      	mov	r2, r0
 800f5fc:	493a      	ldr	r1, [pc, #232]	; (800f6e8 <__ieee754_pow+0xa48>)
 800f5fe:	2000      	movs	r0, #0
 800f600:	f7f0 fe42 	bl	8000288 <__aeabi_dsub>
 800f604:	ec41 0b10 	vmov	d0, r0, r1
 800f608:	ee10 3a90 	vmov	r3, s1
 800f60c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f610:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f614:	da2b      	bge.n	800f66e <__ieee754_pow+0x9ce>
 800f616:	4650      	mov	r0, sl
 800f618:	f001 f8c6 	bl	80107a8 <scalbn>
 800f61c:	ec51 0b10 	vmov	r0, r1, d0
 800f620:	ec53 2b18 	vmov	r2, r3, d8
 800f624:	f7ff bbed 	b.w	800ee02 <__ieee754_pow+0x162>
 800f628:	4b30      	ldr	r3, [pc, #192]	; (800f6ec <__ieee754_pow+0xa4c>)
 800f62a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f62e:	429e      	cmp	r6, r3
 800f630:	f77f af0c 	ble.w	800f44c <__ieee754_pow+0x7ac>
 800f634:	4b2e      	ldr	r3, [pc, #184]	; (800f6f0 <__ieee754_pow+0xa50>)
 800f636:	440b      	add	r3, r1
 800f638:	4303      	orrs	r3, r0
 800f63a:	d009      	beq.n	800f650 <__ieee754_pow+0x9b0>
 800f63c:	ec51 0b18 	vmov	r0, r1, d8
 800f640:	2200      	movs	r2, #0
 800f642:	2300      	movs	r3, #0
 800f644:	f7f1 fa4a 	bl	8000adc <__aeabi_dcmplt>
 800f648:	3800      	subs	r0, #0
 800f64a:	bf18      	it	ne
 800f64c:	2001      	movne	r0, #1
 800f64e:	e447      	b.n	800eee0 <__ieee754_pow+0x240>
 800f650:	4622      	mov	r2, r4
 800f652:	462b      	mov	r3, r5
 800f654:	f7f0 fe18 	bl	8000288 <__aeabi_dsub>
 800f658:	4642      	mov	r2, r8
 800f65a:	464b      	mov	r3, r9
 800f65c:	f7f1 fa52 	bl	8000b04 <__aeabi_dcmpge>
 800f660:	2800      	cmp	r0, #0
 800f662:	f43f aef3 	beq.w	800f44c <__ieee754_pow+0x7ac>
 800f666:	e7e9      	b.n	800f63c <__ieee754_pow+0x99c>
 800f668:	f04f 0a00 	mov.w	sl, #0
 800f66c:	e71a      	b.n	800f4a4 <__ieee754_pow+0x804>
 800f66e:	ec51 0b10 	vmov	r0, r1, d0
 800f672:	4619      	mov	r1, r3
 800f674:	e7d4      	b.n	800f620 <__ieee754_pow+0x980>
 800f676:	491c      	ldr	r1, [pc, #112]	; (800f6e8 <__ieee754_pow+0xa48>)
 800f678:	2000      	movs	r0, #0
 800f67a:	f7ff bb30 	b.w	800ecde <__ieee754_pow+0x3e>
 800f67e:	2000      	movs	r0, #0
 800f680:	2100      	movs	r1, #0
 800f682:	f7ff bb2c 	b.w	800ecde <__ieee754_pow+0x3e>
 800f686:	4630      	mov	r0, r6
 800f688:	4639      	mov	r1, r7
 800f68a:	f7ff bb28 	b.w	800ecde <__ieee754_pow+0x3e>
 800f68e:	9204      	str	r2, [sp, #16]
 800f690:	f7ff bb7a 	b.w	800ed88 <__ieee754_pow+0xe8>
 800f694:	2300      	movs	r3, #0
 800f696:	f7ff bb64 	b.w	800ed62 <__ieee754_pow+0xc2>
 800f69a:	bf00      	nop
 800f69c:	f3af 8000 	nop.w
 800f6a0:	00000000 	.word	0x00000000
 800f6a4:	3fe62e43 	.word	0x3fe62e43
 800f6a8:	fefa39ef 	.word	0xfefa39ef
 800f6ac:	3fe62e42 	.word	0x3fe62e42
 800f6b0:	0ca86c39 	.word	0x0ca86c39
 800f6b4:	be205c61 	.word	0xbe205c61
 800f6b8:	72bea4d0 	.word	0x72bea4d0
 800f6bc:	3e663769 	.word	0x3e663769
 800f6c0:	c5d26bf1 	.word	0xc5d26bf1
 800f6c4:	3ebbbd41 	.word	0x3ebbbd41
 800f6c8:	af25de2c 	.word	0xaf25de2c
 800f6cc:	3f11566a 	.word	0x3f11566a
 800f6d0:	16bebd93 	.word	0x16bebd93
 800f6d4:	3f66c16c 	.word	0x3f66c16c
 800f6d8:	5555553e 	.word	0x5555553e
 800f6dc:	3fc55555 	.word	0x3fc55555
 800f6e0:	3fe00000 	.word	0x3fe00000
 800f6e4:	000fffff 	.word	0x000fffff
 800f6e8:	3ff00000 	.word	0x3ff00000
 800f6ec:	4090cbff 	.word	0x4090cbff
 800f6f0:	3f6f3400 	.word	0x3f6f3400
 800f6f4:	652b82fe 	.word	0x652b82fe
 800f6f8:	3c971547 	.word	0x3c971547
 800f6fc:	00000000 	.word	0x00000000

0800f700 <__ieee754_rem_pio2>:
 800f700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f704:	ed2d 8b02 	vpush	{d8}
 800f708:	ec55 4b10 	vmov	r4, r5, d0
 800f70c:	4bca      	ldr	r3, [pc, #808]	; (800fa38 <__ieee754_rem_pio2+0x338>)
 800f70e:	b08b      	sub	sp, #44	; 0x2c
 800f710:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800f714:	4598      	cmp	r8, r3
 800f716:	4682      	mov	sl, r0
 800f718:	9502      	str	r5, [sp, #8]
 800f71a:	dc08      	bgt.n	800f72e <__ieee754_rem_pio2+0x2e>
 800f71c:	2200      	movs	r2, #0
 800f71e:	2300      	movs	r3, #0
 800f720:	ed80 0b00 	vstr	d0, [r0]
 800f724:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f728:	f04f 0b00 	mov.w	fp, #0
 800f72c:	e028      	b.n	800f780 <__ieee754_rem_pio2+0x80>
 800f72e:	4bc3      	ldr	r3, [pc, #780]	; (800fa3c <__ieee754_rem_pio2+0x33c>)
 800f730:	4598      	cmp	r8, r3
 800f732:	dc78      	bgt.n	800f826 <__ieee754_rem_pio2+0x126>
 800f734:	9b02      	ldr	r3, [sp, #8]
 800f736:	4ec2      	ldr	r6, [pc, #776]	; (800fa40 <__ieee754_rem_pio2+0x340>)
 800f738:	2b00      	cmp	r3, #0
 800f73a:	ee10 0a10 	vmov	r0, s0
 800f73e:	a3b0      	add	r3, pc, #704	; (adr r3, 800fa00 <__ieee754_rem_pio2+0x300>)
 800f740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f744:	4629      	mov	r1, r5
 800f746:	dd39      	ble.n	800f7bc <__ieee754_rem_pio2+0xbc>
 800f748:	f7f0 fd9e 	bl	8000288 <__aeabi_dsub>
 800f74c:	45b0      	cmp	r8, r6
 800f74e:	4604      	mov	r4, r0
 800f750:	460d      	mov	r5, r1
 800f752:	d01b      	beq.n	800f78c <__ieee754_rem_pio2+0x8c>
 800f754:	a3ac      	add	r3, pc, #688	; (adr r3, 800fa08 <__ieee754_rem_pio2+0x308>)
 800f756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f75a:	f7f0 fd95 	bl	8000288 <__aeabi_dsub>
 800f75e:	4602      	mov	r2, r0
 800f760:	460b      	mov	r3, r1
 800f762:	e9ca 2300 	strd	r2, r3, [sl]
 800f766:	4620      	mov	r0, r4
 800f768:	4629      	mov	r1, r5
 800f76a:	f7f0 fd8d 	bl	8000288 <__aeabi_dsub>
 800f76e:	a3a6      	add	r3, pc, #664	; (adr r3, 800fa08 <__ieee754_rem_pio2+0x308>)
 800f770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f774:	f7f0 fd88 	bl	8000288 <__aeabi_dsub>
 800f778:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f77c:	f04f 0b01 	mov.w	fp, #1
 800f780:	4658      	mov	r0, fp
 800f782:	b00b      	add	sp, #44	; 0x2c
 800f784:	ecbd 8b02 	vpop	{d8}
 800f788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f78c:	a3a0      	add	r3, pc, #640	; (adr r3, 800fa10 <__ieee754_rem_pio2+0x310>)
 800f78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f792:	f7f0 fd79 	bl	8000288 <__aeabi_dsub>
 800f796:	a3a0      	add	r3, pc, #640	; (adr r3, 800fa18 <__ieee754_rem_pio2+0x318>)
 800f798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79c:	4604      	mov	r4, r0
 800f79e:	460d      	mov	r5, r1
 800f7a0:	f7f0 fd72 	bl	8000288 <__aeabi_dsub>
 800f7a4:	4602      	mov	r2, r0
 800f7a6:	460b      	mov	r3, r1
 800f7a8:	e9ca 2300 	strd	r2, r3, [sl]
 800f7ac:	4620      	mov	r0, r4
 800f7ae:	4629      	mov	r1, r5
 800f7b0:	f7f0 fd6a 	bl	8000288 <__aeabi_dsub>
 800f7b4:	a398      	add	r3, pc, #608	; (adr r3, 800fa18 <__ieee754_rem_pio2+0x318>)
 800f7b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ba:	e7db      	b.n	800f774 <__ieee754_rem_pio2+0x74>
 800f7bc:	f7f0 fd66 	bl	800028c <__adddf3>
 800f7c0:	45b0      	cmp	r8, r6
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	460d      	mov	r5, r1
 800f7c6:	d016      	beq.n	800f7f6 <__ieee754_rem_pio2+0xf6>
 800f7c8:	a38f      	add	r3, pc, #572	; (adr r3, 800fa08 <__ieee754_rem_pio2+0x308>)
 800f7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ce:	f7f0 fd5d 	bl	800028c <__adddf3>
 800f7d2:	4602      	mov	r2, r0
 800f7d4:	460b      	mov	r3, r1
 800f7d6:	e9ca 2300 	strd	r2, r3, [sl]
 800f7da:	4620      	mov	r0, r4
 800f7dc:	4629      	mov	r1, r5
 800f7de:	f7f0 fd53 	bl	8000288 <__aeabi_dsub>
 800f7e2:	a389      	add	r3, pc, #548	; (adr r3, 800fa08 <__ieee754_rem_pio2+0x308>)
 800f7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e8:	f7f0 fd50 	bl	800028c <__adddf3>
 800f7ec:	f04f 3bff 	mov.w	fp, #4294967295
 800f7f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f7f4:	e7c4      	b.n	800f780 <__ieee754_rem_pio2+0x80>
 800f7f6:	a386      	add	r3, pc, #536	; (adr r3, 800fa10 <__ieee754_rem_pio2+0x310>)
 800f7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7fc:	f7f0 fd46 	bl	800028c <__adddf3>
 800f800:	a385      	add	r3, pc, #532	; (adr r3, 800fa18 <__ieee754_rem_pio2+0x318>)
 800f802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f806:	4604      	mov	r4, r0
 800f808:	460d      	mov	r5, r1
 800f80a:	f7f0 fd3f 	bl	800028c <__adddf3>
 800f80e:	4602      	mov	r2, r0
 800f810:	460b      	mov	r3, r1
 800f812:	e9ca 2300 	strd	r2, r3, [sl]
 800f816:	4620      	mov	r0, r4
 800f818:	4629      	mov	r1, r5
 800f81a:	f7f0 fd35 	bl	8000288 <__aeabi_dsub>
 800f81e:	a37e      	add	r3, pc, #504	; (adr r3, 800fa18 <__ieee754_rem_pio2+0x318>)
 800f820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f824:	e7e0      	b.n	800f7e8 <__ieee754_rem_pio2+0xe8>
 800f826:	4b87      	ldr	r3, [pc, #540]	; (800fa44 <__ieee754_rem_pio2+0x344>)
 800f828:	4598      	cmp	r8, r3
 800f82a:	f300 80d9 	bgt.w	800f9e0 <__ieee754_rem_pio2+0x2e0>
 800f82e:	f7ff f8e3 	bl	800e9f8 <fabs>
 800f832:	ec55 4b10 	vmov	r4, r5, d0
 800f836:	ee10 0a10 	vmov	r0, s0
 800f83a:	a379      	add	r3, pc, #484	; (adr r3, 800fa20 <__ieee754_rem_pio2+0x320>)
 800f83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f840:	4629      	mov	r1, r5
 800f842:	f7f0 fed9 	bl	80005f8 <__aeabi_dmul>
 800f846:	4b80      	ldr	r3, [pc, #512]	; (800fa48 <__ieee754_rem_pio2+0x348>)
 800f848:	2200      	movs	r2, #0
 800f84a:	f7f0 fd1f 	bl	800028c <__adddf3>
 800f84e:	f7f1 f983 	bl	8000b58 <__aeabi_d2iz>
 800f852:	4683      	mov	fp, r0
 800f854:	f7f0 fe66 	bl	8000524 <__aeabi_i2d>
 800f858:	4602      	mov	r2, r0
 800f85a:	460b      	mov	r3, r1
 800f85c:	ec43 2b18 	vmov	d8, r2, r3
 800f860:	a367      	add	r3, pc, #412	; (adr r3, 800fa00 <__ieee754_rem_pio2+0x300>)
 800f862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f866:	f7f0 fec7 	bl	80005f8 <__aeabi_dmul>
 800f86a:	4602      	mov	r2, r0
 800f86c:	460b      	mov	r3, r1
 800f86e:	4620      	mov	r0, r4
 800f870:	4629      	mov	r1, r5
 800f872:	f7f0 fd09 	bl	8000288 <__aeabi_dsub>
 800f876:	a364      	add	r3, pc, #400	; (adr r3, 800fa08 <__ieee754_rem_pio2+0x308>)
 800f878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f87c:	4606      	mov	r6, r0
 800f87e:	460f      	mov	r7, r1
 800f880:	ec51 0b18 	vmov	r0, r1, d8
 800f884:	f7f0 feb8 	bl	80005f8 <__aeabi_dmul>
 800f888:	f1bb 0f1f 	cmp.w	fp, #31
 800f88c:	4604      	mov	r4, r0
 800f88e:	460d      	mov	r5, r1
 800f890:	dc0d      	bgt.n	800f8ae <__ieee754_rem_pio2+0x1ae>
 800f892:	4b6e      	ldr	r3, [pc, #440]	; (800fa4c <__ieee754_rem_pio2+0x34c>)
 800f894:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f89c:	4543      	cmp	r3, r8
 800f89e:	d006      	beq.n	800f8ae <__ieee754_rem_pio2+0x1ae>
 800f8a0:	4622      	mov	r2, r4
 800f8a2:	462b      	mov	r3, r5
 800f8a4:	4630      	mov	r0, r6
 800f8a6:	4639      	mov	r1, r7
 800f8a8:	f7f0 fcee 	bl	8000288 <__aeabi_dsub>
 800f8ac:	e00f      	b.n	800f8ce <__ieee754_rem_pio2+0x1ce>
 800f8ae:	462b      	mov	r3, r5
 800f8b0:	4622      	mov	r2, r4
 800f8b2:	4630      	mov	r0, r6
 800f8b4:	4639      	mov	r1, r7
 800f8b6:	f7f0 fce7 	bl	8000288 <__aeabi_dsub>
 800f8ba:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f8be:	9303      	str	r3, [sp, #12]
 800f8c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f8c4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800f8c8:	f1b8 0f10 	cmp.w	r8, #16
 800f8cc:	dc02      	bgt.n	800f8d4 <__ieee754_rem_pio2+0x1d4>
 800f8ce:	e9ca 0100 	strd	r0, r1, [sl]
 800f8d2:	e039      	b.n	800f948 <__ieee754_rem_pio2+0x248>
 800f8d4:	a34e      	add	r3, pc, #312	; (adr r3, 800fa10 <__ieee754_rem_pio2+0x310>)
 800f8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8da:	ec51 0b18 	vmov	r0, r1, d8
 800f8de:	f7f0 fe8b 	bl	80005f8 <__aeabi_dmul>
 800f8e2:	4604      	mov	r4, r0
 800f8e4:	460d      	mov	r5, r1
 800f8e6:	4602      	mov	r2, r0
 800f8e8:	460b      	mov	r3, r1
 800f8ea:	4630      	mov	r0, r6
 800f8ec:	4639      	mov	r1, r7
 800f8ee:	f7f0 fccb 	bl	8000288 <__aeabi_dsub>
 800f8f2:	4602      	mov	r2, r0
 800f8f4:	460b      	mov	r3, r1
 800f8f6:	4680      	mov	r8, r0
 800f8f8:	4689      	mov	r9, r1
 800f8fa:	4630      	mov	r0, r6
 800f8fc:	4639      	mov	r1, r7
 800f8fe:	f7f0 fcc3 	bl	8000288 <__aeabi_dsub>
 800f902:	4622      	mov	r2, r4
 800f904:	462b      	mov	r3, r5
 800f906:	f7f0 fcbf 	bl	8000288 <__aeabi_dsub>
 800f90a:	a343      	add	r3, pc, #268	; (adr r3, 800fa18 <__ieee754_rem_pio2+0x318>)
 800f90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f910:	4604      	mov	r4, r0
 800f912:	460d      	mov	r5, r1
 800f914:	ec51 0b18 	vmov	r0, r1, d8
 800f918:	f7f0 fe6e 	bl	80005f8 <__aeabi_dmul>
 800f91c:	4622      	mov	r2, r4
 800f91e:	462b      	mov	r3, r5
 800f920:	f7f0 fcb2 	bl	8000288 <__aeabi_dsub>
 800f924:	4602      	mov	r2, r0
 800f926:	460b      	mov	r3, r1
 800f928:	4604      	mov	r4, r0
 800f92a:	460d      	mov	r5, r1
 800f92c:	4640      	mov	r0, r8
 800f92e:	4649      	mov	r1, r9
 800f930:	f7f0 fcaa 	bl	8000288 <__aeabi_dsub>
 800f934:	9a03      	ldr	r2, [sp, #12]
 800f936:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f93a:	1ad3      	subs	r3, r2, r3
 800f93c:	2b31      	cmp	r3, #49	; 0x31
 800f93e:	dc24      	bgt.n	800f98a <__ieee754_rem_pio2+0x28a>
 800f940:	e9ca 0100 	strd	r0, r1, [sl]
 800f944:	4646      	mov	r6, r8
 800f946:	464f      	mov	r7, r9
 800f948:	e9da 8900 	ldrd	r8, r9, [sl]
 800f94c:	4630      	mov	r0, r6
 800f94e:	4642      	mov	r2, r8
 800f950:	464b      	mov	r3, r9
 800f952:	4639      	mov	r1, r7
 800f954:	f7f0 fc98 	bl	8000288 <__aeabi_dsub>
 800f958:	462b      	mov	r3, r5
 800f95a:	4622      	mov	r2, r4
 800f95c:	f7f0 fc94 	bl	8000288 <__aeabi_dsub>
 800f960:	9b02      	ldr	r3, [sp, #8]
 800f962:	2b00      	cmp	r3, #0
 800f964:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f968:	f6bf af0a 	bge.w	800f780 <__ieee754_rem_pio2+0x80>
 800f96c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f970:	f8ca 3004 	str.w	r3, [sl, #4]
 800f974:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f978:	f8ca 8000 	str.w	r8, [sl]
 800f97c:	f8ca 0008 	str.w	r0, [sl, #8]
 800f980:	f8ca 300c 	str.w	r3, [sl, #12]
 800f984:	f1cb 0b00 	rsb	fp, fp, #0
 800f988:	e6fa      	b.n	800f780 <__ieee754_rem_pio2+0x80>
 800f98a:	a327      	add	r3, pc, #156	; (adr r3, 800fa28 <__ieee754_rem_pio2+0x328>)
 800f98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f990:	ec51 0b18 	vmov	r0, r1, d8
 800f994:	f7f0 fe30 	bl	80005f8 <__aeabi_dmul>
 800f998:	4604      	mov	r4, r0
 800f99a:	460d      	mov	r5, r1
 800f99c:	4602      	mov	r2, r0
 800f99e:	460b      	mov	r3, r1
 800f9a0:	4640      	mov	r0, r8
 800f9a2:	4649      	mov	r1, r9
 800f9a4:	f7f0 fc70 	bl	8000288 <__aeabi_dsub>
 800f9a8:	4602      	mov	r2, r0
 800f9aa:	460b      	mov	r3, r1
 800f9ac:	4606      	mov	r6, r0
 800f9ae:	460f      	mov	r7, r1
 800f9b0:	4640      	mov	r0, r8
 800f9b2:	4649      	mov	r1, r9
 800f9b4:	f7f0 fc68 	bl	8000288 <__aeabi_dsub>
 800f9b8:	4622      	mov	r2, r4
 800f9ba:	462b      	mov	r3, r5
 800f9bc:	f7f0 fc64 	bl	8000288 <__aeabi_dsub>
 800f9c0:	a31b      	add	r3, pc, #108	; (adr r3, 800fa30 <__ieee754_rem_pio2+0x330>)
 800f9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c6:	4604      	mov	r4, r0
 800f9c8:	460d      	mov	r5, r1
 800f9ca:	ec51 0b18 	vmov	r0, r1, d8
 800f9ce:	f7f0 fe13 	bl	80005f8 <__aeabi_dmul>
 800f9d2:	4622      	mov	r2, r4
 800f9d4:	462b      	mov	r3, r5
 800f9d6:	f7f0 fc57 	bl	8000288 <__aeabi_dsub>
 800f9da:	4604      	mov	r4, r0
 800f9dc:	460d      	mov	r5, r1
 800f9de:	e75f      	b.n	800f8a0 <__ieee754_rem_pio2+0x1a0>
 800f9e0:	4b1b      	ldr	r3, [pc, #108]	; (800fa50 <__ieee754_rem_pio2+0x350>)
 800f9e2:	4598      	cmp	r8, r3
 800f9e4:	dd36      	ble.n	800fa54 <__ieee754_rem_pio2+0x354>
 800f9e6:	ee10 2a10 	vmov	r2, s0
 800f9ea:	462b      	mov	r3, r5
 800f9ec:	4620      	mov	r0, r4
 800f9ee:	4629      	mov	r1, r5
 800f9f0:	f7f0 fc4a 	bl	8000288 <__aeabi_dsub>
 800f9f4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f9f8:	e9ca 0100 	strd	r0, r1, [sl]
 800f9fc:	e694      	b.n	800f728 <__ieee754_rem_pio2+0x28>
 800f9fe:	bf00      	nop
 800fa00:	54400000 	.word	0x54400000
 800fa04:	3ff921fb 	.word	0x3ff921fb
 800fa08:	1a626331 	.word	0x1a626331
 800fa0c:	3dd0b461 	.word	0x3dd0b461
 800fa10:	1a600000 	.word	0x1a600000
 800fa14:	3dd0b461 	.word	0x3dd0b461
 800fa18:	2e037073 	.word	0x2e037073
 800fa1c:	3ba3198a 	.word	0x3ba3198a
 800fa20:	6dc9c883 	.word	0x6dc9c883
 800fa24:	3fe45f30 	.word	0x3fe45f30
 800fa28:	2e000000 	.word	0x2e000000
 800fa2c:	3ba3198a 	.word	0x3ba3198a
 800fa30:	252049c1 	.word	0x252049c1
 800fa34:	397b839a 	.word	0x397b839a
 800fa38:	3fe921fb 	.word	0x3fe921fb
 800fa3c:	4002d97b 	.word	0x4002d97b
 800fa40:	3ff921fb 	.word	0x3ff921fb
 800fa44:	413921fb 	.word	0x413921fb
 800fa48:	3fe00000 	.word	0x3fe00000
 800fa4c:	08011038 	.word	0x08011038
 800fa50:	7fefffff 	.word	0x7fefffff
 800fa54:	ea4f 5428 	mov.w	r4, r8, asr #20
 800fa58:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800fa5c:	ee10 0a10 	vmov	r0, s0
 800fa60:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800fa64:	ee10 6a10 	vmov	r6, s0
 800fa68:	460f      	mov	r7, r1
 800fa6a:	f7f1 f875 	bl	8000b58 <__aeabi_d2iz>
 800fa6e:	f7f0 fd59 	bl	8000524 <__aeabi_i2d>
 800fa72:	4602      	mov	r2, r0
 800fa74:	460b      	mov	r3, r1
 800fa76:	4630      	mov	r0, r6
 800fa78:	4639      	mov	r1, r7
 800fa7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fa7e:	f7f0 fc03 	bl	8000288 <__aeabi_dsub>
 800fa82:	4b23      	ldr	r3, [pc, #140]	; (800fb10 <__ieee754_rem_pio2+0x410>)
 800fa84:	2200      	movs	r2, #0
 800fa86:	f7f0 fdb7 	bl	80005f8 <__aeabi_dmul>
 800fa8a:	460f      	mov	r7, r1
 800fa8c:	4606      	mov	r6, r0
 800fa8e:	f7f1 f863 	bl	8000b58 <__aeabi_d2iz>
 800fa92:	f7f0 fd47 	bl	8000524 <__aeabi_i2d>
 800fa96:	4602      	mov	r2, r0
 800fa98:	460b      	mov	r3, r1
 800fa9a:	4630      	mov	r0, r6
 800fa9c:	4639      	mov	r1, r7
 800fa9e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800faa2:	f7f0 fbf1 	bl	8000288 <__aeabi_dsub>
 800faa6:	4b1a      	ldr	r3, [pc, #104]	; (800fb10 <__ieee754_rem_pio2+0x410>)
 800faa8:	2200      	movs	r2, #0
 800faaa:	f7f0 fda5 	bl	80005f8 <__aeabi_dmul>
 800faae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fab2:	ad04      	add	r5, sp, #16
 800fab4:	f04f 0803 	mov.w	r8, #3
 800fab8:	46a9      	mov	r9, r5
 800faba:	2600      	movs	r6, #0
 800fabc:	2700      	movs	r7, #0
 800fabe:	4632      	mov	r2, r6
 800fac0:	463b      	mov	r3, r7
 800fac2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800fac6:	46c3      	mov	fp, r8
 800fac8:	3d08      	subs	r5, #8
 800faca:	f108 38ff 	add.w	r8, r8, #4294967295
 800face:	f7f0 fffb 	bl	8000ac8 <__aeabi_dcmpeq>
 800fad2:	2800      	cmp	r0, #0
 800fad4:	d1f3      	bne.n	800fabe <__ieee754_rem_pio2+0x3be>
 800fad6:	4b0f      	ldr	r3, [pc, #60]	; (800fb14 <__ieee754_rem_pio2+0x414>)
 800fad8:	9301      	str	r3, [sp, #4]
 800fada:	2302      	movs	r3, #2
 800fadc:	9300      	str	r3, [sp, #0]
 800fade:	4622      	mov	r2, r4
 800fae0:	465b      	mov	r3, fp
 800fae2:	4651      	mov	r1, sl
 800fae4:	4648      	mov	r0, r9
 800fae6:	f000 f993 	bl	800fe10 <__kernel_rem_pio2>
 800faea:	9b02      	ldr	r3, [sp, #8]
 800faec:	2b00      	cmp	r3, #0
 800faee:	4683      	mov	fp, r0
 800faf0:	f6bf ae46 	bge.w	800f780 <__ieee754_rem_pio2+0x80>
 800faf4:	e9da 2100 	ldrd	r2, r1, [sl]
 800faf8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fafc:	e9ca 2300 	strd	r2, r3, [sl]
 800fb00:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800fb04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fb08:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800fb0c:	e73a      	b.n	800f984 <__ieee754_rem_pio2+0x284>
 800fb0e:	bf00      	nop
 800fb10:	41700000 	.word	0x41700000
 800fb14:	080110b8 	.word	0x080110b8

0800fb18 <__ieee754_sqrt>:
 800fb18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb1c:	ec55 4b10 	vmov	r4, r5, d0
 800fb20:	4e55      	ldr	r6, [pc, #340]	; (800fc78 <__ieee754_sqrt+0x160>)
 800fb22:	43ae      	bics	r6, r5
 800fb24:	ee10 0a10 	vmov	r0, s0
 800fb28:	ee10 3a10 	vmov	r3, s0
 800fb2c:	462a      	mov	r2, r5
 800fb2e:	4629      	mov	r1, r5
 800fb30:	d110      	bne.n	800fb54 <__ieee754_sqrt+0x3c>
 800fb32:	ee10 2a10 	vmov	r2, s0
 800fb36:	462b      	mov	r3, r5
 800fb38:	f7f0 fd5e 	bl	80005f8 <__aeabi_dmul>
 800fb3c:	4602      	mov	r2, r0
 800fb3e:	460b      	mov	r3, r1
 800fb40:	4620      	mov	r0, r4
 800fb42:	4629      	mov	r1, r5
 800fb44:	f7f0 fba2 	bl	800028c <__adddf3>
 800fb48:	4604      	mov	r4, r0
 800fb4a:	460d      	mov	r5, r1
 800fb4c:	ec45 4b10 	vmov	d0, r4, r5
 800fb50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb54:	2d00      	cmp	r5, #0
 800fb56:	dc10      	bgt.n	800fb7a <__ieee754_sqrt+0x62>
 800fb58:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fb5c:	4330      	orrs	r0, r6
 800fb5e:	d0f5      	beq.n	800fb4c <__ieee754_sqrt+0x34>
 800fb60:	b15d      	cbz	r5, 800fb7a <__ieee754_sqrt+0x62>
 800fb62:	ee10 2a10 	vmov	r2, s0
 800fb66:	462b      	mov	r3, r5
 800fb68:	ee10 0a10 	vmov	r0, s0
 800fb6c:	f7f0 fb8c 	bl	8000288 <__aeabi_dsub>
 800fb70:	4602      	mov	r2, r0
 800fb72:	460b      	mov	r3, r1
 800fb74:	f7f0 fe6a 	bl	800084c <__aeabi_ddiv>
 800fb78:	e7e6      	b.n	800fb48 <__ieee754_sqrt+0x30>
 800fb7a:	1512      	asrs	r2, r2, #20
 800fb7c:	d074      	beq.n	800fc68 <__ieee754_sqrt+0x150>
 800fb7e:	07d4      	lsls	r4, r2, #31
 800fb80:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800fb84:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800fb88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800fb8c:	bf5e      	ittt	pl
 800fb8e:	0fda      	lsrpl	r2, r3, #31
 800fb90:	005b      	lslpl	r3, r3, #1
 800fb92:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800fb96:	2400      	movs	r4, #0
 800fb98:	0fda      	lsrs	r2, r3, #31
 800fb9a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800fb9e:	107f      	asrs	r7, r7, #1
 800fba0:	005b      	lsls	r3, r3, #1
 800fba2:	2516      	movs	r5, #22
 800fba4:	4620      	mov	r0, r4
 800fba6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800fbaa:	1886      	adds	r6, r0, r2
 800fbac:	428e      	cmp	r6, r1
 800fbae:	bfde      	ittt	le
 800fbb0:	1b89      	suble	r1, r1, r6
 800fbb2:	18b0      	addle	r0, r6, r2
 800fbb4:	18a4      	addle	r4, r4, r2
 800fbb6:	0049      	lsls	r1, r1, #1
 800fbb8:	3d01      	subs	r5, #1
 800fbba:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800fbbe:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800fbc2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800fbc6:	d1f0      	bne.n	800fbaa <__ieee754_sqrt+0x92>
 800fbc8:	462a      	mov	r2, r5
 800fbca:	f04f 0e20 	mov.w	lr, #32
 800fbce:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800fbd2:	4281      	cmp	r1, r0
 800fbd4:	eb06 0c05 	add.w	ip, r6, r5
 800fbd8:	dc02      	bgt.n	800fbe0 <__ieee754_sqrt+0xc8>
 800fbda:	d113      	bne.n	800fc04 <__ieee754_sqrt+0xec>
 800fbdc:	459c      	cmp	ip, r3
 800fbde:	d811      	bhi.n	800fc04 <__ieee754_sqrt+0xec>
 800fbe0:	f1bc 0f00 	cmp.w	ip, #0
 800fbe4:	eb0c 0506 	add.w	r5, ip, r6
 800fbe8:	da43      	bge.n	800fc72 <__ieee754_sqrt+0x15a>
 800fbea:	2d00      	cmp	r5, #0
 800fbec:	db41      	blt.n	800fc72 <__ieee754_sqrt+0x15a>
 800fbee:	f100 0801 	add.w	r8, r0, #1
 800fbf2:	1a09      	subs	r1, r1, r0
 800fbf4:	459c      	cmp	ip, r3
 800fbf6:	bf88      	it	hi
 800fbf8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800fbfc:	eba3 030c 	sub.w	r3, r3, ip
 800fc00:	4432      	add	r2, r6
 800fc02:	4640      	mov	r0, r8
 800fc04:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800fc08:	f1be 0e01 	subs.w	lr, lr, #1
 800fc0c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800fc10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800fc14:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800fc18:	d1db      	bne.n	800fbd2 <__ieee754_sqrt+0xba>
 800fc1a:	430b      	orrs	r3, r1
 800fc1c:	d006      	beq.n	800fc2c <__ieee754_sqrt+0x114>
 800fc1e:	1c50      	adds	r0, r2, #1
 800fc20:	bf13      	iteet	ne
 800fc22:	3201      	addne	r2, #1
 800fc24:	3401      	addeq	r4, #1
 800fc26:	4672      	moveq	r2, lr
 800fc28:	f022 0201 	bicne.w	r2, r2, #1
 800fc2c:	1063      	asrs	r3, r4, #1
 800fc2e:	0852      	lsrs	r2, r2, #1
 800fc30:	07e1      	lsls	r1, r4, #31
 800fc32:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800fc36:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800fc3a:	bf48      	it	mi
 800fc3c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800fc40:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800fc44:	4614      	mov	r4, r2
 800fc46:	e781      	b.n	800fb4c <__ieee754_sqrt+0x34>
 800fc48:	0ad9      	lsrs	r1, r3, #11
 800fc4a:	3815      	subs	r0, #21
 800fc4c:	055b      	lsls	r3, r3, #21
 800fc4e:	2900      	cmp	r1, #0
 800fc50:	d0fa      	beq.n	800fc48 <__ieee754_sqrt+0x130>
 800fc52:	02cd      	lsls	r5, r1, #11
 800fc54:	d50a      	bpl.n	800fc6c <__ieee754_sqrt+0x154>
 800fc56:	f1c2 0420 	rsb	r4, r2, #32
 800fc5a:	fa23 f404 	lsr.w	r4, r3, r4
 800fc5e:	1e55      	subs	r5, r2, #1
 800fc60:	4093      	lsls	r3, r2
 800fc62:	4321      	orrs	r1, r4
 800fc64:	1b42      	subs	r2, r0, r5
 800fc66:	e78a      	b.n	800fb7e <__ieee754_sqrt+0x66>
 800fc68:	4610      	mov	r0, r2
 800fc6a:	e7f0      	b.n	800fc4e <__ieee754_sqrt+0x136>
 800fc6c:	0049      	lsls	r1, r1, #1
 800fc6e:	3201      	adds	r2, #1
 800fc70:	e7ef      	b.n	800fc52 <__ieee754_sqrt+0x13a>
 800fc72:	4680      	mov	r8, r0
 800fc74:	e7bd      	b.n	800fbf2 <__ieee754_sqrt+0xda>
 800fc76:	bf00      	nop
 800fc78:	7ff00000 	.word	0x7ff00000
 800fc7c:	00000000 	.word	0x00000000

0800fc80 <__kernel_cos>:
 800fc80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc84:	ec57 6b10 	vmov	r6, r7, d0
 800fc88:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800fc8c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800fc90:	ed8d 1b00 	vstr	d1, [sp]
 800fc94:	da07      	bge.n	800fca6 <__kernel_cos+0x26>
 800fc96:	ee10 0a10 	vmov	r0, s0
 800fc9a:	4639      	mov	r1, r7
 800fc9c:	f7f0 ff5c 	bl	8000b58 <__aeabi_d2iz>
 800fca0:	2800      	cmp	r0, #0
 800fca2:	f000 8088 	beq.w	800fdb6 <__kernel_cos+0x136>
 800fca6:	4632      	mov	r2, r6
 800fca8:	463b      	mov	r3, r7
 800fcaa:	4630      	mov	r0, r6
 800fcac:	4639      	mov	r1, r7
 800fcae:	f7f0 fca3 	bl	80005f8 <__aeabi_dmul>
 800fcb2:	4b51      	ldr	r3, [pc, #324]	; (800fdf8 <__kernel_cos+0x178>)
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	4604      	mov	r4, r0
 800fcb8:	460d      	mov	r5, r1
 800fcba:	f7f0 fc9d 	bl	80005f8 <__aeabi_dmul>
 800fcbe:	a340      	add	r3, pc, #256	; (adr r3, 800fdc0 <__kernel_cos+0x140>)
 800fcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc4:	4682      	mov	sl, r0
 800fcc6:	468b      	mov	fp, r1
 800fcc8:	4620      	mov	r0, r4
 800fcca:	4629      	mov	r1, r5
 800fccc:	f7f0 fc94 	bl	80005f8 <__aeabi_dmul>
 800fcd0:	a33d      	add	r3, pc, #244	; (adr r3, 800fdc8 <__kernel_cos+0x148>)
 800fcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcd6:	f7f0 fad9 	bl	800028c <__adddf3>
 800fcda:	4622      	mov	r2, r4
 800fcdc:	462b      	mov	r3, r5
 800fcde:	f7f0 fc8b 	bl	80005f8 <__aeabi_dmul>
 800fce2:	a33b      	add	r3, pc, #236	; (adr r3, 800fdd0 <__kernel_cos+0x150>)
 800fce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fce8:	f7f0 face 	bl	8000288 <__aeabi_dsub>
 800fcec:	4622      	mov	r2, r4
 800fcee:	462b      	mov	r3, r5
 800fcf0:	f7f0 fc82 	bl	80005f8 <__aeabi_dmul>
 800fcf4:	a338      	add	r3, pc, #224	; (adr r3, 800fdd8 <__kernel_cos+0x158>)
 800fcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcfa:	f7f0 fac7 	bl	800028c <__adddf3>
 800fcfe:	4622      	mov	r2, r4
 800fd00:	462b      	mov	r3, r5
 800fd02:	f7f0 fc79 	bl	80005f8 <__aeabi_dmul>
 800fd06:	a336      	add	r3, pc, #216	; (adr r3, 800fde0 <__kernel_cos+0x160>)
 800fd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd0c:	f7f0 fabc 	bl	8000288 <__aeabi_dsub>
 800fd10:	4622      	mov	r2, r4
 800fd12:	462b      	mov	r3, r5
 800fd14:	f7f0 fc70 	bl	80005f8 <__aeabi_dmul>
 800fd18:	a333      	add	r3, pc, #204	; (adr r3, 800fde8 <__kernel_cos+0x168>)
 800fd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd1e:	f7f0 fab5 	bl	800028c <__adddf3>
 800fd22:	4622      	mov	r2, r4
 800fd24:	462b      	mov	r3, r5
 800fd26:	f7f0 fc67 	bl	80005f8 <__aeabi_dmul>
 800fd2a:	4622      	mov	r2, r4
 800fd2c:	462b      	mov	r3, r5
 800fd2e:	f7f0 fc63 	bl	80005f8 <__aeabi_dmul>
 800fd32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd36:	4604      	mov	r4, r0
 800fd38:	460d      	mov	r5, r1
 800fd3a:	4630      	mov	r0, r6
 800fd3c:	4639      	mov	r1, r7
 800fd3e:	f7f0 fc5b 	bl	80005f8 <__aeabi_dmul>
 800fd42:	460b      	mov	r3, r1
 800fd44:	4602      	mov	r2, r0
 800fd46:	4629      	mov	r1, r5
 800fd48:	4620      	mov	r0, r4
 800fd4a:	f7f0 fa9d 	bl	8000288 <__aeabi_dsub>
 800fd4e:	4b2b      	ldr	r3, [pc, #172]	; (800fdfc <__kernel_cos+0x17c>)
 800fd50:	4598      	cmp	r8, r3
 800fd52:	4606      	mov	r6, r0
 800fd54:	460f      	mov	r7, r1
 800fd56:	dc10      	bgt.n	800fd7a <__kernel_cos+0xfa>
 800fd58:	4602      	mov	r2, r0
 800fd5a:	460b      	mov	r3, r1
 800fd5c:	4650      	mov	r0, sl
 800fd5e:	4659      	mov	r1, fp
 800fd60:	f7f0 fa92 	bl	8000288 <__aeabi_dsub>
 800fd64:	460b      	mov	r3, r1
 800fd66:	4926      	ldr	r1, [pc, #152]	; (800fe00 <__kernel_cos+0x180>)
 800fd68:	4602      	mov	r2, r0
 800fd6a:	2000      	movs	r0, #0
 800fd6c:	f7f0 fa8c 	bl	8000288 <__aeabi_dsub>
 800fd70:	ec41 0b10 	vmov	d0, r0, r1
 800fd74:	b003      	add	sp, #12
 800fd76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd7a:	4b22      	ldr	r3, [pc, #136]	; (800fe04 <__kernel_cos+0x184>)
 800fd7c:	4920      	ldr	r1, [pc, #128]	; (800fe00 <__kernel_cos+0x180>)
 800fd7e:	4598      	cmp	r8, r3
 800fd80:	bfcc      	ite	gt
 800fd82:	4d21      	ldrgt	r5, [pc, #132]	; (800fe08 <__kernel_cos+0x188>)
 800fd84:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800fd88:	2400      	movs	r4, #0
 800fd8a:	4622      	mov	r2, r4
 800fd8c:	462b      	mov	r3, r5
 800fd8e:	2000      	movs	r0, #0
 800fd90:	f7f0 fa7a 	bl	8000288 <__aeabi_dsub>
 800fd94:	4622      	mov	r2, r4
 800fd96:	4680      	mov	r8, r0
 800fd98:	4689      	mov	r9, r1
 800fd9a:	462b      	mov	r3, r5
 800fd9c:	4650      	mov	r0, sl
 800fd9e:	4659      	mov	r1, fp
 800fda0:	f7f0 fa72 	bl	8000288 <__aeabi_dsub>
 800fda4:	4632      	mov	r2, r6
 800fda6:	463b      	mov	r3, r7
 800fda8:	f7f0 fa6e 	bl	8000288 <__aeabi_dsub>
 800fdac:	4602      	mov	r2, r0
 800fdae:	460b      	mov	r3, r1
 800fdb0:	4640      	mov	r0, r8
 800fdb2:	4649      	mov	r1, r9
 800fdb4:	e7da      	b.n	800fd6c <__kernel_cos+0xec>
 800fdb6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800fdf0 <__kernel_cos+0x170>
 800fdba:	e7db      	b.n	800fd74 <__kernel_cos+0xf4>
 800fdbc:	f3af 8000 	nop.w
 800fdc0:	be8838d4 	.word	0xbe8838d4
 800fdc4:	bda8fae9 	.word	0xbda8fae9
 800fdc8:	bdb4b1c4 	.word	0xbdb4b1c4
 800fdcc:	3e21ee9e 	.word	0x3e21ee9e
 800fdd0:	809c52ad 	.word	0x809c52ad
 800fdd4:	3e927e4f 	.word	0x3e927e4f
 800fdd8:	19cb1590 	.word	0x19cb1590
 800fddc:	3efa01a0 	.word	0x3efa01a0
 800fde0:	16c15177 	.word	0x16c15177
 800fde4:	3f56c16c 	.word	0x3f56c16c
 800fde8:	5555554c 	.word	0x5555554c
 800fdec:	3fa55555 	.word	0x3fa55555
 800fdf0:	00000000 	.word	0x00000000
 800fdf4:	3ff00000 	.word	0x3ff00000
 800fdf8:	3fe00000 	.word	0x3fe00000
 800fdfc:	3fd33332 	.word	0x3fd33332
 800fe00:	3ff00000 	.word	0x3ff00000
 800fe04:	3fe90000 	.word	0x3fe90000
 800fe08:	3fd20000 	.word	0x3fd20000
 800fe0c:	00000000 	.word	0x00000000

0800fe10 <__kernel_rem_pio2>:
 800fe10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe14:	ed2d 8b02 	vpush	{d8}
 800fe18:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800fe1c:	f112 0f14 	cmn.w	r2, #20
 800fe20:	9308      	str	r3, [sp, #32]
 800fe22:	9101      	str	r1, [sp, #4]
 800fe24:	4bc4      	ldr	r3, [pc, #784]	; (8010138 <__kernel_rem_pio2+0x328>)
 800fe26:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800fe28:	900b      	str	r0, [sp, #44]	; 0x2c
 800fe2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fe2e:	9302      	str	r3, [sp, #8]
 800fe30:	9b08      	ldr	r3, [sp, #32]
 800fe32:	f103 33ff 	add.w	r3, r3, #4294967295
 800fe36:	bfa8      	it	ge
 800fe38:	1ed4      	subge	r4, r2, #3
 800fe3a:	9306      	str	r3, [sp, #24]
 800fe3c:	bfb2      	itee	lt
 800fe3e:	2400      	movlt	r4, #0
 800fe40:	2318      	movge	r3, #24
 800fe42:	fb94 f4f3 	sdivge	r4, r4, r3
 800fe46:	f06f 0317 	mvn.w	r3, #23
 800fe4a:	fb04 3303 	mla	r3, r4, r3, r3
 800fe4e:	eb03 0a02 	add.w	sl, r3, r2
 800fe52:	9b02      	ldr	r3, [sp, #8]
 800fe54:	9a06      	ldr	r2, [sp, #24]
 800fe56:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8010128 <__kernel_rem_pio2+0x318>
 800fe5a:	eb03 0802 	add.w	r8, r3, r2
 800fe5e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800fe60:	1aa7      	subs	r7, r4, r2
 800fe62:	ae22      	add	r6, sp, #136	; 0x88
 800fe64:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800fe68:	2500      	movs	r5, #0
 800fe6a:	4545      	cmp	r5, r8
 800fe6c:	dd13      	ble.n	800fe96 <__kernel_rem_pio2+0x86>
 800fe6e:	9b08      	ldr	r3, [sp, #32]
 800fe70:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8010128 <__kernel_rem_pio2+0x318>
 800fe74:	aa22      	add	r2, sp, #136	; 0x88
 800fe76:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800fe7a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800fe7e:	f04f 0800 	mov.w	r8, #0
 800fe82:	9b02      	ldr	r3, [sp, #8]
 800fe84:	4598      	cmp	r8, r3
 800fe86:	dc2f      	bgt.n	800fee8 <__kernel_rem_pio2+0xd8>
 800fe88:	ed8d 8b04 	vstr	d8, [sp, #16]
 800fe8c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800fe90:	462f      	mov	r7, r5
 800fe92:	2600      	movs	r6, #0
 800fe94:	e01b      	b.n	800fece <__kernel_rem_pio2+0xbe>
 800fe96:	42ef      	cmn	r7, r5
 800fe98:	d407      	bmi.n	800feaa <__kernel_rem_pio2+0x9a>
 800fe9a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800fe9e:	f7f0 fb41 	bl	8000524 <__aeabi_i2d>
 800fea2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800fea6:	3501      	adds	r5, #1
 800fea8:	e7df      	b.n	800fe6a <__kernel_rem_pio2+0x5a>
 800feaa:	ec51 0b18 	vmov	r0, r1, d8
 800feae:	e7f8      	b.n	800fea2 <__kernel_rem_pio2+0x92>
 800feb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800feb4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800feb8:	f7f0 fb9e 	bl	80005f8 <__aeabi_dmul>
 800febc:	4602      	mov	r2, r0
 800febe:	460b      	mov	r3, r1
 800fec0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fec4:	f7f0 f9e2 	bl	800028c <__adddf3>
 800fec8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fecc:	3601      	adds	r6, #1
 800fece:	9b06      	ldr	r3, [sp, #24]
 800fed0:	429e      	cmp	r6, r3
 800fed2:	f1a7 0708 	sub.w	r7, r7, #8
 800fed6:	ddeb      	ble.n	800feb0 <__kernel_rem_pio2+0xa0>
 800fed8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800fedc:	f108 0801 	add.w	r8, r8, #1
 800fee0:	ecab 7b02 	vstmia	fp!, {d7}
 800fee4:	3508      	adds	r5, #8
 800fee6:	e7cc      	b.n	800fe82 <__kernel_rem_pio2+0x72>
 800fee8:	9b02      	ldr	r3, [sp, #8]
 800feea:	aa0e      	add	r2, sp, #56	; 0x38
 800feec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fef0:	930d      	str	r3, [sp, #52]	; 0x34
 800fef2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800fef4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800fef8:	9c02      	ldr	r4, [sp, #8]
 800fefa:	930c      	str	r3, [sp, #48]	; 0x30
 800fefc:	00e3      	lsls	r3, r4, #3
 800fefe:	930a      	str	r3, [sp, #40]	; 0x28
 800ff00:	ab9a      	add	r3, sp, #616	; 0x268
 800ff02:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ff06:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800ff0a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800ff0e:	ab72      	add	r3, sp, #456	; 0x1c8
 800ff10:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800ff14:	46c3      	mov	fp, r8
 800ff16:	46a1      	mov	r9, r4
 800ff18:	f1b9 0f00 	cmp.w	r9, #0
 800ff1c:	f1a5 0508 	sub.w	r5, r5, #8
 800ff20:	dc77      	bgt.n	8010012 <__kernel_rem_pio2+0x202>
 800ff22:	ec47 6b10 	vmov	d0, r6, r7
 800ff26:	4650      	mov	r0, sl
 800ff28:	f000 fc3e 	bl	80107a8 <scalbn>
 800ff2c:	ec57 6b10 	vmov	r6, r7, d0
 800ff30:	2200      	movs	r2, #0
 800ff32:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800ff36:	ee10 0a10 	vmov	r0, s0
 800ff3a:	4639      	mov	r1, r7
 800ff3c:	f7f0 fb5c 	bl	80005f8 <__aeabi_dmul>
 800ff40:	ec41 0b10 	vmov	d0, r0, r1
 800ff44:	f000 fbb0 	bl	80106a8 <floor>
 800ff48:	4b7c      	ldr	r3, [pc, #496]	; (801013c <__kernel_rem_pio2+0x32c>)
 800ff4a:	ec51 0b10 	vmov	r0, r1, d0
 800ff4e:	2200      	movs	r2, #0
 800ff50:	f7f0 fb52 	bl	80005f8 <__aeabi_dmul>
 800ff54:	4602      	mov	r2, r0
 800ff56:	460b      	mov	r3, r1
 800ff58:	4630      	mov	r0, r6
 800ff5a:	4639      	mov	r1, r7
 800ff5c:	f7f0 f994 	bl	8000288 <__aeabi_dsub>
 800ff60:	460f      	mov	r7, r1
 800ff62:	4606      	mov	r6, r0
 800ff64:	f7f0 fdf8 	bl	8000b58 <__aeabi_d2iz>
 800ff68:	9004      	str	r0, [sp, #16]
 800ff6a:	f7f0 fadb 	bl	8000524 <__aeabi_i2d>
 800ff6e:	4602      	mov	r2, r0
 800ff70:	460b      	mov	r3, r1
 800ff72:	4630      	mov	r0, r6
 800ff74:	4639      	mov	r1, r7
 800ff76:	f7f0 f987 	bl	8000288 <__aeabi_dsub>
 800ff7a:	f1ba 0f00 	cmp.w	sl, #0
 800ff7e:	4606      	mov	r6, r0
 800ff80:	460f      	mov	r7, r1
 800ff82:	dd6d      	ble.n	8010060 <__kernel_rem_pio2+0x250>
 800ff84:	1e62      	subs	r2, r4, #1
 800ff86:	ab0e      	add	r3, sp, #56	; 0x38
 800ff88:	9d04      	ldr	r5, [sp, #16]
 800ff8a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800ff8e:	f1ca 0118 	rsb	r1, sl, #24
 800ff92:	fa40 f301 	asr.w	r3, r0, r1
 800ff96:	441d      	add	r5, r3
 800ff98:	408b      	lsls	r3, r1
 800ff9a:	1ac0      	subs	r0, r0, r3
 800ff9c:	ab0e      	add	r3, sp, #56	; 0x38
 800ff9e:	9504      	str	r5, [sp, #16]
 800ffa0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800ffa4:	f1ca 0317 	rsb	r3, sl, #23
 800ffa8:	fa40 fb03 	asr.w	fp, r0, r3
 800ffac:	f1bb 0f00 	cmp.w	fp, #0
 800ffb0:	dd65      	ble.n	801007e <__kernel_rem_pio2+0x26e>
 800ffb2:	9b04      	ldr	r3, [sp, #16]
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	3301      	adds	r3, #1
 800ffb8:	9304      	str	r3, [sp, #16]
 800ffba:	4615      	mov	r5, r2
 800ffbc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ffc0:	4294      	cmp	r4, r2
 800ffc2:	f300 809c 	bgt.w	80100fe <__kernel_rem_pio2+0x2ee>
 800ffc6:	f1ba 0f00 	cmp.w	sl, #0
 800ffca:	dd07      	ble.n	800ffdc <__kernel_rem_pio2+0x1cc>
 800ffcc:	f1ba 0f01 	cmp.w	sl, #1
 800ffd0:	f000 80c0 	beq.w	8010154 <__kernel_rem_pio2+0x344>
 800ffd4:	f1ba 0f02 	cmp.w	sl, #2
 800ffd8:	f000 80c6 	beq.w	8010168 <__kernel_rem_pio2+0x358>
 800ffdc:	f1bb 0f02 	cmp.w	fp, #2
 800ffe0:	d14d      	bne.n	801007e <__kernel_rem_pio2+0x26e>
 800ffe2:	4632      	mov	r2, r6
 800ffe4:	463b      	mov	r3, r7
 800ffe6:	4956      	ldr	r1, [pc, #344]	; (8010140 <__kernel_rem_pio2+0x330>)
 800ffe8:	2000      	movs	r0, #0
 800ffea:	f7f0 f94d 	bl	8000288 <__aeabi_dsub>
 800ffee:	4606      	mov	r6, r0
 800fff0:	460f      	mov	r7, r1
 800fff2:	2d00      	cmp	r5, #0
 800fff4:	d043      	beq.n	801007e <__kernel_rem_pio2+0x26e>
 800fff6:	4650      	mov	r0, sl
 800fff8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8010130 <__kernel_rem_pio2+0x320>
 800fffc:	f000 fbd4 	bl	80107a8 <scalbn>
 8010000:	4630      	mov	r0, r6
 8010002:	4639      	mov	r1, r7
 8010004:	ec53 2b10 	vmov	r2, r3, d0
 8010008:	f7f0 f93e 	bl	8000288 <__aeabi_dsub>
 801000c:	4606      	mov	r6, r0
 801000e:	460f      	mov	r7, r1
 8010010:	e035      	b.n	801007e <__kernel_rem_pio2+0x26e>
 8010012:	4b4c      	ldr	r3, [pc, #304]	; (8010144 <__kernel_rem_pio2+0x334>)
 8010014:	2200      	movs	r2, #0
 8010016:	4630      	mov	r0, r6
 8010018:	4639      	mov	r1, r7
 801001a:	f7f0 faed 	bl	80005f8 <__aeabi_dmul>
 801001e:	f7f0 fd9b 	bl	8000b58 <__aeabi_d2iz>
 8010022:	f7f0 fa7f 	bl	8000524 <__aeabi_i2d>
 8010026:	4602      	mov	r2, r0
 8010028:	460b      	mov	r3, r1
 801002a:	ec43 2b18 	vmov	d8, r2, r3
 801002e:	4b46      	ldr	r3, [pc, #280]	; (8010148 <__kernel_rem_pio2+0x338>)
 8010030:	2200      	movs	r2, #0
 8010032:	f7f0 fae1 	bl	80005f8 <__aeabi_dmul>
 8010036:	4602      	mov	r2, r0
 8010038:	460b      	mov	r3, r1
 801003a:	4630      	mov	r0, r6
 801003c:	4639      	mov	r1, r7
 801003e:	f7f0 f923 	bl	8000288 <__aeabi_dsub>
 8010042:	f7f0 fd89 	bl	8000b58 <__aeabi_d2iz>
 8010046:	e9d5 2300 	ldrd	r2, r3, [r5]
 801004a:	f84b 0b04 	str.w	r0, [fp], #4
 801004e:	ec51 0b18 	vmov	r0, r1, d8
 8010052:	f7f0 f91b 	bl	800028c <__adddf3>
 8010056:	f109 39ff 	add.w	r9, r9, #4294967295
 801005a:	4606      	mov	r6, r0
 801005c:	460f      	mov	r7, r1
 801005e:	e75b      	b.n	800ff18 <__kernel_rem_pio2+0x108>
 8010060:	d106      	bne.n	8010070 <__kernel_rem_pio2+0x260>
 8010062:	1e63      	subs	r3, r4, #1
 8010064:	aa0e      	add	r2, sp, #56	; 0x38
 8010066:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801006a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 801006e:	e79d      	b.n	800ffac <__kernel_rem_pio2+0x19c>
 8010070:	4b36      	ldr	r3, [pc, #216]	; (801014c <__kernel_rem_pio2+0x33c>)
 8010072:	2200      	movs	r2, #0
 8010074:	f7f0 fd46 	bl	8000b04 <__aeabi_dcmpge>
 8010078:	2800      	cmp	r0, #0
 801007a:	d13d      	bne.n	80100f8 <__kernel_rem_pio2+0x2e8>
 801007c:	4683      	mov	fp, r0
 801007e:	2200      	movs	r2, #0
 8010080:	2300      	movs	r3, #0
 8010082:	4630      	mov	r0, r6
 8010084:	4639      	mov	r1, r7
 8010086:	f7f0 fd1f 	bl	8000ac8 <__aeabi_dcmpeq>
 801008a:	2800      	cmp	r0, #0
 801008c:	f000 80c0 	beq.w	8010210 <__kernel_rem_pio2+0x400>
 8010090:	1e65      	subs	r5, r4, #1
 8010092:	462b      	mov	r3, r5
 8010094:	2200      	movs	r2, #0
 8010096:	9902      	ldr	r1, [sp, #8]
 8010098:	428b      	cmp	r3, r1
 801009a:	da6c      	bge.n	8010176 <__kernel_rem_pio2+0x366>
 801009c:	2a00      	cmp	r2, #0
 801009e:	f000 8089 	beq.w	80101b4 <__kernel_rem_pio2+0x3a4>
 80100a2:	ab0e      	add	r3, sp, #56	; 0x38
 80100a4:	f1aa 0a18 	sub.w	sl, sl, #24
 80100a8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	f000 80ad 	beq.w	801020c <__kernel_rem_pio2+0x3fc>
 80100b2:	4650      	mov	r0, sl
 80100b4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8010130 <__kernel_rem_pio2+0x320>
 80100b8:	f000 fb76 	bl	80107a8 <scalbn>
 80100bc:	ab9a      	add	r3, sp, #616	; 0x268
 80100be:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80100c2:	ec57 6b10 	vmov	r6, r7, d0
 80100c6:	00ec      	lsls	r4, r5, #3
 80100c8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 80100cc:	46aa      	mov	sl, r5
 80100ce:	f1ba 0f00 	cmp.w	sl, #0
 80100d2:	f280 80d6 	bge.w	8010282 <__kernel_rem_pio2+0x472>
 80100d6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8010128 <__kernel_rem_pio2+0x318>
 80100da:	462e      	mov	r6, r5
 80100dc:	2e00      	cmp	r6, #0
 80100de:	f2c0 8104 	blt.w	80102ea <__kernel_rem_pio2+0x4da>
 80100e2:	ab72      	add	r3, sp, #456	; 0x1c8
 80100e4:	ed8d 8b06 	vstr	d8, [sp, #24]
 80100e8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8010150 <__kernel_rem_pio2+0x340>
 80100ec:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 80100f0:	f04f 0800 	mov.w	r8, #0
 80100f4:	1baf      	subs	r7, r5, r6
 80100f6:	e0ea      	b.n	80102ce <__kernel_rem_pio2+0x4be>
 80100f8:	f04f 0b02 	mov.w	fp, #2
 80100fc:	e759      	b.n	800ffb2 <__kernel_rem_pio2+0x1a2>
 80100fe:	f8d8 3000 	ldr.w	r3, [r8]
 8010102:	b955      	cbnz	r5, 801011a <__kernel_rem_pio2+0x30a>
 8010104:	b123      	cbz	r3, 8010110 <__kernel_rem_pio2+0x300>
 8010106:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801010a:	f8c8 3000 	str.w	r3, [r8]
 801010e:	2301      	movs	r3, #1
 8010110:	3201      	adds	r2, #1
 8010112:	f108 0804 	add.w	r8, r8, #4
 8010116:	461d      	mov	r5, r3
 8010118:	e752      	b.n	800ffc0 <__kernel_rem_pio2+0x1b0>
 801011a:	1acb      	subs	r3, r1, r3
 801011c:	f8c8 3000 	str.w	r3, [r8]
 8010120:	462b      	mov	r3, r5
 8010122:	e7f5      	b.n	8010110 <__kernel_rem_pio2+0x300>
 8010124:	f3af 8000 	nop.w
	...
 8010134:	3ff00000 	.word	0x3ff00000
 8010138:	08011200 	.word	0x08011200
 801013c:	40200000 	.word	0x40200000
 8010140:	3ff00000 	.word	0x3ff00000
 8010144:	3e700000 	.word	0x3e700000
 8010148:	41700000 	.word	0x41700000
 801014c:	3fe00000 	.word	0x3fe00000
 8010150:	080111c0 	.word	0x080111c0
 8010154:	1e62      	subs	r2, r4, #1
 8010156:	ab0e      	add	r3, sp, #56	; 0x38
 8010158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801015c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010160:	a90e      	add	r1, sp, #56	; 0x38
 8010162:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010166:	e739      	b.n	800ffdc <__kernel_rem_pio2+0x1cc>
 8010168:	1e62      	subs	r2, r4, #1
 801016a:	ab0e      	add	r3, sp, #56	; 0x38
 801016c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010170:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010174:	e7f4      	b.n	8010160 <__kernel_rem_pio2+0x350>
 8010176:	a90e      	add	r1, sp, #56	; 0x38
 8010178:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801017c:	3b01      	subs	r3, #1
 801017e:	430a      	orrs	r2, r1
 8010180:	e789      	b.n	8010096 <__kernel_rem_pio2+0x286>
 8010182:	3301      	adds	r3, #1
 8010184:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8010188:	2900      	cmp	r1, #0
 801018a:	d0fa      	beq.n	8010182 <__kernel_rem_pio2+0x372>
 801018c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801018e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8010192:	446a      	add	r2, sp
 8010194:	3a98      	subs	r2, #152	; 0x98
 8010196:	920a      	str	r2, [sp, #40]	; 0x28
 8010198:	9a08      	ldr	r2, [sp, #32]
 801019a:	18e3      	adds	r3, r4, r3
 801019c:	18a5      	adds	r5, r4, r2
 801019e:	aa22      	add	r2, sp, #136	; 0x88
 80101a0:	f104 0801 	add.w	r8, r4, #1
 80101a4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80101a8:	9304      	str	r3, [sp, #16]
 80101aa:	9b04      	ldr	r3, [sp, #16]
 80101ac:	4543      	cmp	r3, r8
 80101ae:	da04      	bge.n	80101ba <__kernel_rem_pio2+0x3aa>
 80101b0:	461c      	mov	r4, r3
 80101b2:	e6a3      	b.n	800fefc <__kernel_rem_pio2+0xec>
 80101b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80101b6:	2301      	movs	r3, #1
 80101b8:	e7e4      	b.n	8010184 <__kernel_rem_pio2+0x374>
 80101ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80101bc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80101c0:	f7f0 f9b0 	bl	8000524 <__aeabi_i2d>
 80101c4:	e8e5 0102 	strd	r0, r1, [r5], #8
 80101c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80101ca:	46ab      	mov	fp, r5
 80101cc:	461c      	mov	r4, r3
 80101ce:	f04f 0900 	mov.w	r9, #0
 80101d2:	2600      	movs	r6, #0
 80101d4:	2700      	movs	r7, #0
 80101d6:	9b06      	ldr	r3, [sp, #24]
 80101d8:	4599      	cmp	r9, r3
 80101da:	dd06      	ble.n	80101ea <__kernel_rem_pio2+0x3da>
 80101dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101de:	e8e3 6702 	strd	r6, r7, [r3], #8
 80101e2:	f108 0801 	add.w	r8, r8, #1
 80101e6:	930a      	str	r3, [sp, #40]	; 0x28
 80101e8:	e7df      	b.n	80101aa <__kernel_rem_pio2+0x39a>
 80101ea:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80101ee:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80101f2:	f7f0 fa01 	bl	80005f8 <__aeabi_dmul>
 80101f6:	4602      	mov	r2, r0
 80101f8:	460b      	mov	r3, r1
 80101fa:	4630      	mov	r0, r6
 80101fc:	4639      	mov	r1, r7
 80101fe:	f7f0 f845 	bl	800028c <__adddf3>
 8010202:	f109 0901 	add.w	r9, r9, #1
 8010206:	4606      	mov	r6, r0
 8010208:	460f      	mov	r7, r1
 801020a:	e7e4      	b.n	80101d6 <__kernel_rem_pio2+0x3c6>
 801020c:	3d01      	subs	r5, #1
 801020e:	e748      	b.n	80100a2 <__kernel_rem_pio2+0x292>
 8010210:	ec47 6b10 	vmov	d0, r6, r7
 8010214:	f1ca 0000 	rsb	r0, sl, #0
 8010218:	f000 fac6 	bl	80107a8 <scalbn>
 801021c:	ec57 6b10 	vmov	r6, r7, d0
 8010220:	4ba0      	ldr	r3, [pc, #640]	; (80104a4 <__kernel_rem_pio2+0x694>)
 8010222:	ee10 0a10 	vmov	r0, s0
 8010226:	2200      	movs	r2, #0
 8010228:	4639      	mov	r1, r7
 801022a:	f7f0 fc6b 	bl	8000b04 <__aeabi_dcmpge>
 801022e:	b1f8      	cbz	r0, 8010270 <__kernel_rem_pio2+0x460>
 8010230:	4b9d      	ldr	r3, [pc, #628]	; (80104a8 <__kernel_rem_pio2+0x698>)
 8010232:	2200      	movs	r2, #0
 8010234:	4630      	mov	r0, r6
 8010236:	4639      	mov	r1, r7
 8010238:	f7f0 f9de 	bl	80005f8 <__aeabi_dmul>
 801023c:	f7f0 fc8c 	bl	8000b58 <__aeabi_d2iz>
 8010240:	4680      	mov	r8, r0
 8010242:	f7f0 f96f 	bl	8000524 <__aeabi_i2d>
 8010246:	4b97      	ldr	r3, [pc, #604]	; (80104a4 <__kernel_rem_pio2+0x694>)
 8010248:	2200      	movs	r2, #0
 801024a:	f7f0 f9d5 	bl	80005f8 <__aeabi_dmul>
 801024e:	460b      	mov	r3, r1
 8010250:	4602      	mov	r2, r0
 8010252:	4639      	mov	r1, r7
 8010254:	4630      	mov	r0, r6
 8010256:	f7f0 f817 	bl	8000288 <__aeabi_dsub>
 801025a:	f7f0 fc7d 	bl	8000b58 <__aeabi_d2iz>
 801025e:	1c65      	adds	r5, r4, #1
 8010260:	ab0e      	add	r3, sp, #56	; 0x38
 8010262:	f10a 0a18 	add.w	sl, sl, #24
 8010266:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801026a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801026e:	e720      	b.n	80100b2 <__kernel_rem_pio2+0x2a2>
 8010270:	4630      	mov	r0, r6
 8010272:	4639      	mov	r1, r7
 8010274:	f7f0 fc70 	bl	8000b58 <__aeabi_d2iz>
 8010278:	ab0e      	add	r3, sp, #56	; 0x38
 801027a:	4625      	mov	r5, r4
 801027c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010280:	e717      	b.n	80100b2 <__kernel_rem_pio2+0x2a2>
 8010282:	ab0e      	add	r3, sp, #56	; 0x38
 8010284:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8010288:	f7f0 f94c 	bl	8000524 <__aeabi_i2d>
 801028c:	4632      	mov	r2, r6
 801028e:	463b      	mov	r3, r7
 8010290:	f7f0 f9b2 	bl	80005f8 <__aeabi_dmul>
 8010294:	4b84      	ldr	r3, [pc, #528]	; (80104a8 <__kernel_rem_pio2+0x698>)
 8010296:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801029a:	2200      	movs	r2, #0
 801029c:	4630      	mov	r0, r6
 801029e:	4639      	mov	r1, r7
 80102a0:	f7f0 f9aa 	bl	80005f8 <__aeabi_dmul>
 80102a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80102a8:	4606      	mov	r6, r0
 80102aa:	460f      	mov	r7, r1
 80102ac:	e70f      	b.n	80100ce <__kernel_rem_pio2+0x2be>
 80102ae:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80102b2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80102b6:	f7f0 f99f 	bl	80005f8 <__aeabi_dmul>
 80102ba:	4602      	mov	r2, r0
 80102bc:	460b      	mov	r3, r1
 80102be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80102c2:	f7ef ffe3 	bl	800028c <__adddf3>
 80102c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80102ca:	f108 0801 	add.w	r8, r8, #1
 80102ce:	9b02      	ldr	r3, [sp, #8]
 80102d0:	4598      	cmp	r8, r3
 80102d2:	dc01      	bgt.n	80102d8 <__kernel_rem_pio2+0x4c8>
 80102d4:	45b8      	cmp	r8, r7
 80102d6:	ddea      	ble.n	80102ae <__kernel_rem_pio2+0x49e>
 80102d8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80102dc:	ab4a      	add	r3, sp, #296	; 0x128
 80102de:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80102e2:	ed87 7b00 	vstr	d7, [r7]
 80102e6:	3e01      	subs	r6, #1
 80102e8:	e6f8      	b.n	80100dc <__kernel_rem_pio2+0x2cc>
 80102ea:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80102ec:	2b02      	cmp	r3, #2
 80102ee:	dc0b      	bgt.n	8010308 <__kernel_rem_pio2+0x4f8>
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	dc35      	bgt.n	8010360 <__kernel_rem_pio2+0x550>
 80102f4:	d059      	beq.n	80103aa <__kernel_rem_pio2+0x59a>
 80102f6:	9b04      	ldr	r3, [sp, #16]
 80102f8:	f003 0007 	and.w	r0, r3, #7
 80102fc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8010300:	ecbd 8b02 	vpop	{d8}
 8010304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010308:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801030a:	2b03      	cmp	r3, #3
 801030c:	d1f3      	bne.n	80102f6 <__kernel_rem_pio2+0x4e6>
 801030e:	ab4a      	add	r3, sp, #296	; 0x128
 8010310:	4423      	add	r3, r4
 8010312:	9306      	str	r3, [sp, #24]
 8010314:	461c      	mov	r4, r3
 8010316:	469a      	mov	sl, r3
 8010318:	9502      	str	r5, [sp, #8]
 801031a:	9b02      	ldr	r3, [sp, #8]
 801031c:	2b00      	cmp	r3, #0
 801031e:	f1aa 0a08 	sub.w	sl, sl, #8
 8010322:	dc6b      	bgt.n	80103fc <__kernel_rem_pio2+0x5ec>
 8010324:	46aa      	mov	sl, r5
 8010326:	f1ba 0f01 	cmp.w	sl, #1
 801032a:	f1a4 0408 	sub.w	r4, r4, #8
 801032e:	f300 8085 	bgt.w	801043c <__kernel_rem_pio2+0x62c>
 8010332:	9c06      	ldr	r4, [sp, #24]
 8010334:	2000      	movs	r0, #0
 8010336:	3408      	adds	r4, #8
 8010338:	2100      	movs	r1, #0
 801033a:	2d01      	cmp	r5, #1
 801033c:	f300 809d 	bgt.w	801047a <__kernel_rem_pio2+0x66a>
 8010340:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8010344:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8010348:	f1bb 0f00 	cmp.w	fp, #0
 801034c:	f040 809b 	bne.w	8010486 <__kernel_rem_pio2+0x676>
 8010350:	9b01      	ldr	r3, [sp, #4]
 8010352:	e9c3 5600 	strd	r5, r6, [r3]
 8010356:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801035a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801035e:	e7ca      	b.n	80102f6 <__kernel_rem_pio2+0x4e6>
 8010360:	3408      	adds	r4, #8
 8010362:	ab4a      	add	r3, sp, #296	; 0x128
 8010364:	441c      	add	r4, r3
 8010366:	462e      	mov	r6, r5
 8010368:	2000      	movs	r0, #0
 801036a:	2100      	movs	r1, #0
 801036c:	2e00      	cmp	r6, #0
 801036e:	da36      	bge.n	80103de <__kernel_rem_pio2+0x5ce>
 8010370:	f1bb 0f00 	cmp.w	fp, #0
 8010374:	d039      	beq.n	80103ea <__kernel_rem_pio2+0x5da>
 8010376:	4602      	mov	r2, r0
 8010378:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801037c:	9c01      	ldr	r4, [sp, #4]
 801037e:	e9c4 2300 	strd	r2, r3, [r4]
 8010382:	4602      	mov	r2, r0
 8010384:	460b      	mov	r3, r1
 8010386:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801038a:	f7ef ff7d 	bl	8000288 <__aeabi_dsub>
 801038e:	ae4c      	add	r6, sp, #304	; 0x130
 8010390:	2401      	movs	r4, #1
 8010392:	42a5      	cmp	r5, r4
 8010394:	da2c      	bge.n	80103f0 <__kernel_rem_pio2+0x5e0>
 8010396:	f1bb 0f00 	cmp.w	fp, #0
 801039a:	d002      	beq.n	80103a2 <__kernel_rem_pio2+0x592>
 801039c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80103a0:	4619      	mov	r1, r3
 80103a2:	9b01      	ldr	r3, [sp, #4]
 80103a4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80103a8:	e7a5      	b.n	80102f6 <__kernel_rem_pio2+0x4e6>
 80103aa:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80103ae:	eb0d 0403 	add.w	r4, sp, r3
 80103b2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80103b6:	2000      	movs	r0, #0
 80103b8:	2100      	movs	r1, #0
 80103ba:	2d00      	cmp	r5, #0
 80103bc:	da09      	bge.n	80103d2 <__kernel_rem_pio2+0x5c2>
 80103be:	f1bb 0f00 	cmp.w	fp, #0
 80103c2:	d002      	beq.n	80103ca <__kernel_rem_pio2+0x5ba>
 80103c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80103c8:	4619      	mov	r1, r3
 80103ca:	9b01      	ldr	r3, [sp, #4]
 80103cc:	e9c3 0100 	strd	r0, r1, [r3]
 80103d0:	e791      	b.n	80102f6 <__kernel_rem_pio2+0x4e6>
 80103d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80103d6:	f7ef ff59 	bl	800028c <__adddf3>
 80103da:	3d01      	subs	r5, #1
 80103dc:	e7ed      	b.n	80103ba <__kernel_rem_pio2+0x5aa>
 80103de:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80103e2:	f7ef ff53 	bl	800028c <__adddf3>
 80103e6:	3e01      	subs	r6, #1
 80103e8:	e7c0      	b.n	801036c <__kernel_rem_pio2+0x55c>
 80103ea:	4602      	mov	r2, r0
 80103ec:	460b      	mov	r3, r1
 80103ee:	e7c5      	b.n	801037c <__kernel_rem_pio2+0x56c>
 80103f0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80103f4:	f7ef ff4a 	bl	800028c <__adddf3>
 80103f8:	3401      	adds	r4, #1
 80103fa:	e7ca      	b.n	8010392 <__kernel_rem_pio2+0x582>
 80103fc:	e9da 8900 	ldrd	r8, r9, [sl]
 8010400:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8010404:	9b02      	ldr	r3, [sp, #8]
 8010406:	3b01      	subs	r3, #1
 8010408:	9302      	str	r3, [sp, #8]
 801040a:	4632      	mov	r2, r6
 801040c:	463b      	mov	r3, r7
 801040e:	4640      	mov	r0, r8
 8010410:	4649      	mov	r1, r9
 8010412:	f7ef ff3b 	bl	800028c <__adddf3>
 8010416:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801041a:	4602      	mov	r2, r0
 801041c:	460b      	mov	r3, r1
 801041e:	4640      	mov	r0, r8
 8010420:	4649      	mov	r1, r9
 8010422:	f7ef ff31 	bl	8000288 <__aeabi_dsub>
 8010426:	4632      	mov	r2, r6
 8010428:	463b      	mov	r3, r7
 801042a:	f7ef ff2f 	bl	800028c <__adddf3>
 801042e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8010432:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010436:	ed8a 7b00 	vstr	d7, [sl]
 801043a:	e76e      	b.n	801031a <__kernel_rem_pio2+0x50a>
 801043c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8010440:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8010444:	4640      	mov	r0, r8
 8010446:	4632      	mov	r2, r6
 8010448:	463b      	mov	r3, r7
 801044a:	4649      	mov	r1, r9
 801044c:	f7ef ff1e 	bl	800028c <__adddf3>
 8010450:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010454:	4602      	mov	r2, r0
 8010456:	460b      	mov	r3, r1
 8010458:	4640      	mov	r0, r8
 801045a:	4649      	mov	r1, r9
 801045c:	f7ef ff14 	bl	8000288 <__aeabi_dsub>
 8010460:	4632      	mov	r2, r6
 8010462:	463b      	mov	r3, r7
 8010464:	f7ef ff12 	bl	800028c <__adddf3>
 8010468:	ed9d 7b02 	vldr	d7, [sp, #8]
 801046c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010470:	ed84 7b00 	vstr	d7, [r4]
 8010474:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010478:	e755      	b.n	8010326 <__kernel_rem_pio2+0x516>
 801047a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801047e:	f7ef ff05 	bl	800028c <__adddf3>
 8010482:	3d01      	subs	r5, #1
 8010484:	e759      	b.n	801033a <__kernel_rem_pio2+0x52a>
 8010486:	9b01      	ldr	r3, [sp, #4]
 8010488:	9a01      	ldr	r2, [sp, #4]
 801048a:	601d      	str	r5, [r3, #0]
 801048c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8010490:	605c      	str	r4, [r3, #4]
 8010492:	609f      	str	r7, [r3, #8]
 8010494:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8010498:	60d3      	str	r3, [r2, #12]
 801049a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801049e:	6110      	str	r0, [r2, #16]
 80104a0:	6153      	str	r3, [r2, #20]
 80104a2:	e728      	b.n	80102f6 <__kernel_rem_pio2+0x4e6>
 80104a4:	41700000 	.word	0x41700000
 80104a8:	3e700000 	.word	0x3e700000
 80104ac:	00000000 	.word	0x00000000

080104b0 <__kernel_sin>:
 80104b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104b4:	ed2d 8b04 	vpush	{d8-d9}
 80104b8:	eeb0 8a41 	vmov.f32	s16, s2
 80104bc:	eef0 8a61 	vmov.f32	s17, s3
 80104c0:	ec55 4b10 	vmov	r4, r5, d0
 80104c4:	b083      	sub	sp, #12
 80104c6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80104ca:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80104ce:	9001      	str	r0, [sp, #4]
 80104d0:	da06      	bge.n	80104e0 <__kernel_sin+0x30>
 80104d2:	ee10 0a10 	vmov	r0, s0
 80104d6:	4629      	mov	r1, r5
 80104d8:	f7f0 fb3e 	bl	8000b58 <__aeabi_d2iz>
 80104dc:	2800      	cmp	r0, #0
 80104de:	d051      	beq.n	8010584 <__kernel_sin+0xd4>
 80104e0:	4622      	mov	r2, r4
 80104e2:	462b      	mov	r3, r5
 80104e4:	4620      	mov	r0, r4
 80104e6:	4629      	mov	r1, r5
 80104e8:	f7f0 f886 	bl	80005f8 <__aeabi_dmul>
 80104ec:	4682      	mov	sl, r0
 80104ee:	468b      	mov	fp, r1
 80104f0:	4602      	mov	r2, r0
 80104f2:	460b      	mov	r3, r1
 80104f4:	4620      	mov	r0, r4
 80104f6:	4629      	mov	r1, r5
 80104f8:	f7f0 f87e 	bl	80005f8 <__aeabi_dmul>
 80104fc:	a341      	add	r3, pc, #260	; (adr r3, 8010604 <__kernel_sin+0x154>)
 80104fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010502:	4680      	mov	r8, r0
 8010504:	4689      	mov	r9, r1
 8010506:	4650      	mov	r0, sl
 8010508:	4659      	mov	r1, fp
 801050a:	f7f0 f875 	bl	80005f8 <__aeabi_dmul>
 801050e:	a33f      	add	r3, pc, #252	; (adr r3, 801060c <__kernel_sin+0x15c>)
 8010510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010514:	f7ef feb8 	bl	8000288 <__aeabi_dsub>
 8010518:	4652      	mov	r2, sl
 801051a:	465b      	mov	r3, fp
 801051c:	f7f0 f86c 	bl	80005f8 <__aeabi_dmul>
 8010520:	a33c      	add	r3, pc, #240	; (adr r3, 8010614 <__kernel_sin+0x164>)
 8010522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010526:	f7ef feb1 	bl	800028c <__adddf3>
 801052a:	4652      	mov	r2, sl
 801052c:	465b      	mov	r3, fp
 801052e:	f7f0 f863 	bl	80005f8 <__aeabi_dmul>
 8010532:	a33a      	add	r3, pc, #232	; (adr r3, 801061c <__kernel_sin+0x16c>)
 8010534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010538:	f7ef fea6 	bl	8000288 <__aeabi_dsub>
 801053c:	4652      	mov	r2, sl
 801053e:	465b      	mov	r3, fp
 8010540:	f7f0 f85a 	bl	80005f8 <__aeabi_dmul>
 8010544:	a337      	add	r3, pc, #220	; (adr r3, 8010624 <__kernel_sin+0x174>)
 8010546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801054a:	f7ef fe9f 	bl	800028c <__adddf3>
 801054e:	9b01      	ldr	r3, [sp, #4]
 8010550:	4606      	mov	r6, r0
 8010552:	460f      	mov	r7, r1
 8010554:	b9eb      	cbnz	r3, 8010592 <__kernel_sin+0xe2>
 8010556:	4602      	mov	r2, r0
 8010558:	460b      	mov	r3, r1
 801055a:	4650      	mov	r0, sl
 801055c:	4659      	mov	r1, fp
 801055e:	f7f0 f84b 	bl	80005f8 <__aeabi_dmul>
 8010562:	a325      	add	r3, pc, #148	; (adr r3, 80105f8 <__kernel_sin+0x148>)
 8010564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010568:	f7ef fe8e 	bl	8000288 <__aeabi_dsub>
 801056c:	4642      	mov	r2, r8
 801056e:	464b      	mov	r3, r9
 8010570:	f7f0 f842 	bl	80005f8 <__aeabi_dmul>
 8010574:	4602      	mov	r2, r0
 8010576:	460b      	mov	r3, r1
 8010578:	4620      	mov	r0, r4
 801057a:	4629      	mov	r1, r5
 801057c:	f7ef fe86 	bl	800028c <__adddf3>
 8010580:	4604      	mov	r4, r0
 8010582:	460d      	mov	r5, r1
 8010584:	ec45 4b10 	vmov	d0, r4, r5
 8010588:	b003      	add	sp, #12
 801058a:	ecbd 8b04 	vpop	{d8-d9}
 801058e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010592:	4b1b      	ldr	r3, [pc, #108]	; (8010600 <__kernel_sin+0x150>)
 8010594:	ec51 0b18 	vmov	r0, r1, d8
 8010598:	2200      	movs	r2, #0
 801059a:	f7f0 f82d 	bl	80005f8 <__aeabi_dmul>
 801059e:	4632      	mov	r2, r6
 80105a0:	ec41 0b19 	vmov	d9, r0, r1
 80105a4:	463b      	mov	r3, r7
 80105a6:	4640      	mov	r0, r8
 80105a8:	4649      	mov	r1, r9
 80105aa:	f7f0 f825 	bl	80005f8 <__aeabi_dmul>
 80105ae:	4602      	mov	r2, r0
 80105b0:	460b      	mov	r3, r1
 80105b2:	ec51 0b19 	vmov	r0, r1, d9
 80105b6:	f7ef fe67 	bl	8000288 <__aeabi_dsub>
 80105ba:	4652      	mov	r2, sl
 80105bc:	465b      	mov	r3, fp
 80105be:	f7f0 f81b 	bl	80005f8 <__aeabi_dmul>
 80105c2:	ec53 2b18 	vmov	r2, r3, d8
 80105c6:	f7ef fe5f 	bl	8000288 <__aeabi_dsub>
 80105ca:	a30b      	add	r3, pc, #44	; (adr r3, 80105f8 <__kernel_sin+0x148>)
 80105cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105d0:	4606      	mov	r6, r0
 80105d2:	460f      	mov	r7, r1
 80105d4:	4640      	mov	r0, r8
 80105d6:	4649      	mov	r1, r9
 80105d8:	f7f0 f80e 	bl	80005f8 <__aeabi_dmul>
 80105dc:	4602      	mov	r2, r0
 80105de:	460b      	mov	r3, r1
 80105e0:	4630      	mov	r0, r6
 80105e2:	4639      	mov	r1, r7
 80105e4:	f7ef fe52 	bl	800028c <__adddf3>
 80105e8:	4602      	mov	r2, r0
 80105ea:	460b      	mov	r3, r1
 80105ec:	4620      	mov	r0, r4
 80105ee:	4629      	mov	r1, r5
 80105f0:	f7ef fe4a 	bl	8000288 <__aeabi_dsub>
 80105f4:	e7c4      	b.n	8010580 <__kernel_sin+0xd0>
 80105f6:	bf00      	nop
 80105f8:	55555549 	.word	0x55555549
 80105fc:	3fc55555 	.word	0x3fc55555
 8010600:	3fe00000 	.word	0x3fe00000
 8010604:	5acfd57c 	.word	0x5acfd57c
 8010608:	3de5d93a 	.word	0x3de5d93a
 801060c:	8a2b9ceb 	.word	0x8a2b9ceb
 8010610:	3e5ae5e6 	.word	0x3e5ae5e6
 8010614:	57b1fe7d 	.word	0x57b1fe7d
 8010618:	3ec71de3 	.word	0x3ec71de3
 801061c:	19c161d5 	.word	0x19c161d5
 8010620:	3f2a01a0 	.word	0x3f2a01a0
 8010624:	1110f8a6 	.word	0x1110f8a6
 8010628:	3f811111 	.word	0x3f811111

0801062c <with_errno>:
 801062c:	b570      	push	{r4, r5, r6, lr}
 801062e:	4604      	mov	r4, r0
 8010630:	460d      	mov	r5, r1
 8010632:	4616      	mov	r6, r2
 8010634:	f7f9 fa82 	bl	8009b3c <__errno>
 8010638:	4629      	mov	r1, r5
 801063a:	6006      	str	r6, [r0, #0]
 801063c:	4620      	mov	r0, r4
 801063e:	bd70      	pop	{r4, r5, r6, pc}

08010640 <xflow>:
 8010640:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010642:	4614      	mov	r4, r2
 8010644:	461d      	mov	r5, r3
 8010646:	b108      	cbz	r0, 801064c <xflow+0xc>
 8010648:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801064c:	e9cd 2300 	strd	r2, r3, [sp]
 8010650:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010654:	4620      	mov	r0, r4
 8010656:	4629      	mov	r1, r5
 8010658:	f7ef ffce 	bl	80005f8 <__aeabi_dmul>
 801065c:	2222      	movs	r2, #34	; 0x22
 801065e:	b003      	add	sp, #12
 8010660:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010664:	f7ff bfe2 	b.w	801062c <with_errno>

08010668 <__math_uflow>:
 8010668:	b508      	push	{r3, lr}
 801066a:	2200      	movs	r2, #0
 801066c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010670:	f7ff ffe6 	bl	8010640 <xflow>
 8010674:	ec41 0b10 	vmov	d0, r0, r1
 8010678:	bd08      	pop	{r3, pc}

0801067a <__math_oflow>:
 801067a:	b508      	push	{r3, lr}
 801067c:	2200      	movs	r2, #0
 801067e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010682:	f7ff ffdd 	bl	8010640 <xflow>
 8010686:	ec41 0b10 	vmov	d0, r0, r1
 801068a:	bd08      	pop	{r3, pc}

0801068c <finite>:
 801068c:	b082      	sub	sp, #8
 801068e:	ed8d 0b00 	vstr	d0, [sp]
 8010692:	9801      	ldr	r0, [sp, #4]
 8010694:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8010698:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801069c:	0fc0      	lsrs	r0, r0, #31
 801069e:	b002      	add	sp, #8
 80106a0:	4770      	bx	lr
 80106a2:	0000      	movs	r0, r0
 80106a4:	0000      	movs	r0, r0
	...

080106a8 <floor>:
 80106a8:	ec51 0b10 	vmov	r0, r1, d0
 80106ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106b0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80106b4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80106b8:	2e13      	cmp	r6, #19
 80106ba:	ee10 5a10 	vmov	r5, s0
 80106be:	ee10 8a10 	vmov	r8, s0
 80106c2:	460c      	mov	r4, r1
 80106c4:	dc32      	bgt.n	801072c <floor+0x84>
 80106c6:	2e00      	cmp	r6, #0
 80106c8:	da14      	bge.n	80106f4 <floor+0x4c>
 80106ca:	a333      	add	r3, pc, #204	; (adr r3, 8010798 <floor+0xf0>)
 80106cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d0:	f7ef fddc 	bl	800028c <__adddf3>
 80106d4:	2200      	movs	r2, #0
 80106d6:	2300      	movs	r3, #0
 80106d8:	f7f0 fa1e 	bl	8000b18 <__aeabi_dcmpgt>
 80106dc:	b138      	cbz	r0, 80106ee <floor+0x46>
 80106de:	2c00      	cmp	r4, #0
 80106e0:	da57      	bge.n	8010792 <floor+0xea>
 80106e2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80106e6:	431d      	orrs	r5, r3
 80106e8:	d001      	beq.n	80106ee <floor+0x46>
 80106ea:	4c2d      	ldr	r4, [pc, #180]	; (80107a0 <floor+0xf8>)
 80106ec:	2500      	movs	r5, #0
 80106ee:	4621      	mov	r1, r4
 80106f0:	4628      	mov	r0, r5
 80106f2:	e025      	b.n	8010740 <floor+0x98>
 80106f4:	4f2b      	ldr	r7, [pc, #172]	; (80107a4 <floor+0xfc>)
 80106f6:	4137      	asrs	r7, r6
 80106f8:	ea01 0307 	and.w	r3, r1, r7
 80106fc:	4303      	orrs	r3, r0
 80106fe:	d01f      	beq.n	8010740 <floor+0x98>
 8010700:	a325      	add	r3, pc, #148	; (adr r3, 8010798 <floor+0xf0>)
 8010702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010706:	f7ef fdc1 	bl	800028c <__adddf3>
 801070a:	2200      	movs	r2, #0
 801070c:	2300      	movs	r3, #0
 801070e:	f7f0 fa03 	bl	8000b18 <__aeabi_dcmpgt>
 8010712:	2800      	cmp	r0, #0
 8010714:	d0eb      	beq.n	80106ee <floor+0x46>
 8010716:	2c00      	cmp	r4, #0
 8010718:	bfbe      	ittt	lt
 801071a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801071e:	fa43 f606 	asrlt.w	r6, r3, r6
 8010722:	19a4      	addlt	r4, r4, r6
 8010724:	ea24 0407 	bic.w	r4, r4, r7
 8010728:	2500      	movs	r5, #0
 801072a:	e7e0      	b.n	80106ee <floor+0x46>
 801072c:	2e33      	cmp	r6, #51	; 0x33
 801072e:	dd0b      	ble.n	8010748 <floor+0xa0>
 8010730:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010734:	d104      	bne.n	8010740 <floor+0x98>
 8010736:	ee10 2a10 	vmov	r2, s0
 801073a:	460b      	mov	r3, r1
 801073c:	f7ef fda6 	bl	800028c <__adddf3>
 8010740:	ec41 0b10 	vmov	d0, r0, r1
 8010744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010748:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801074c:	f04f 33ff 	mov.w	r3, #4294967295
 8010750:	fa23 f707 	lsr.w	r7, r3, r7
 8010754:	4207      	tst	r7, r0
 8010756:	d0f3      	beq.n	8010740 <floor+0x98>
 8010758:	a30f      	add	r3, pc, #60	; (adr r3, 8010798 <floor+0xf0>)
 801075a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801075e:	f7ef fd95 	bl	800028c <__adddf3>
 8010762:	2200      	movs	r2, #0
 8010764:	2300      	movs	r3, #0
 8010766:	f7f0 f9d7 	bl	8000b18 <__aeabi_dcmpgt>
 801076a:	2800      	cmp	r0, #0
 801076c:	d0bf      	beq.n	80106ee <floor+0x46>
 801076e:	2c00      	cmp	r4, #0
 8010770:	da02      	bge.n	8010778 <floor+0xd0>
 8010772:	2e14      	cmp	r6, #20
 8010774:	d103      	bne.n	801077e <floor+0xd6>
 8010776:	3401      	adds	r4, #1
 8010778:	ea25 0507 	bic.w	r5, r5, r7
 801077c:	e7b7      	b.n	80106ee <floor+0x46>
 801077e:	2301      	movs	r3, #1
 8010780:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010784:	fa03 f606 	lsl.w	r6, r3, r6
 8010788:	4435      	add	r5, r6
 801078a:	4545      	cmp	r5, r8
 801078c:	bf38      	it	cc
 801078e:	18e4      	addcc	r4, r4, r3
 8010790:	e7f2      	b.n	8010778 <floor+0xd0>
 8010792:	2500      	movs	r5, #0
 8010794:	462c      	mov	r4, r5
 8010796:	e7aa      	b.n	80106ee <floor+0x46>
 8010798:	8800759c 	.word	0x8800759c
 801079c:	7e37e43c 	.word	0x7e37e43c
 80107a0:	bff00000 	.word	0xbff00000
 80107a4:	000fffff 	.word	0x000fffff

080107a8 <scalbn>:
 80107a8:	b570      	push	{r4, r5, r6, lr}
 80107aa:	ec55 4b10 	vmov	r4, r5, d0
 80107ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80107b2:	4606      	mov	r6, r0
 80107b4:	462b      	mov	r3, r5
 80107b6:	b99a      	cbnz	r2, 80107e0 <scalbn+0x38>
 80107b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80107bc:	4323      	orrs	r3, r4
 80107be:	d036      	beq.n	801082e <scalbn+0x86>
 80107c0:	4b39      	ldr	r3, [pc, #228]	; (80108a8 <scalbn+0x100>)
 80107c2:	4629      	mov	r1, r5
 80107c4:	ee10 0a10 	vmov	r0, s0
 80107c8:	2200      	movs	r2, #0
 80107ca:	f7ef ff15 	bl	80005f8 <__aeabi_dmul>
 80107ce:	4b37      	ldr	r3, [pc, #220]	; (80108ac <scalbn+0x104>)
 80107d0:	429e      	cmp	r6, r3
 80107d2:	4604      	mov	r4, r0
 80107d4:	460d      	mov	r5, r1
 80107d6:	da10      	bge.n	80107fa <scalbn+0x52>
 80107d8:	a32b      	add	r3, pc, #172	; (adr r3, 8010888 <scalbn+0xe0>)
 80107da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107de:	e03a      	b.n	8010856 <scalbn+0xae>
 80107e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80107e4:	428a      	cmp	r2, r1
 80107e6:	d10c      	bne.n	8010802 <scalbn+0x5a>
 80107e8:	ee10 2a10 	vmov	r2, s0
 80107ec:	4620      	mov	r0, r4
 80107ee:	4629      	mov	r1, r5
 80107f0:	f7ef fd4c 	bl	800028c <__adddf3>
 80107f4:	4604      	mov	r4, r0
 80107f6:	460d      	mov	r5, r1
 80107f8:	e019      	b.n	801082e <scalbn+0x86>
 80107fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80107fe:	460b      	mov	r3, r1
 8010800:	3a36      	subs	r2, #54	; 0x36
 8010802:	4432      	add	r2, r6
 8010804:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010808:	428a      	cmp	r2, r1
 801080a:	dd08      	ble.n	801081e <scalbn+0x76>
 801080c:	2d00      	cmp	r5, #0
 801080e:	a120      	add	r1, pc, #128	; (adr r1, 8010890 <scalbn+0xe8>)
 8010810:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010814:	da1c      	bge.n	8010850 <scalbn+0xa8>
 8010816:	a120      	add	r1, pc, #128	; (adr r1, 8010898 <scalbn+0xf0>)
 8010818:	e9d1 0100 	ldrd	r0, r1, [r1]
 801081c:	e018      	b.n	8010850 <scalbn+0xa8>
 801081e:	2a00      	cmp	r2, #0
 8010820:	dd08      	ble.n	8010834 <scalbn+0x8c>
 8010822:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010826:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801082a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801082e:	ec45 4b10 	vmov	d0, r4, r5
 8010832:	bd70      	pop	{r4, r5, r6, pc}
 8010834:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010838:	da19      	bge.n	801086e <scalbn+0xc6>
 801083a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801083e:	429e      	cmp	r6, r3
 8010840:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010844:	dd0a      	ble.n	801085c <scalbn+0xb4>
 8010846:	a112      	add	r1, pc, #72	; (adr r1, 8010890 <scalbn+0xe8>)
 8010848:	e9d1 0100 	ldrd	r0, r1, [r1]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d1e2      	bne.n	8010816 <scalbn+0x6e>
 8010850:	a30f      	add	r3, pc, #60	; (adr r3, 8010890 <scalbn+0xe8>)
 8010852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010856:	f7ef fecf 	bl	80005f8 <__aeabi_dmul>
 801085a:	e7cb      	b.n	80107f4 <scalbn+0x4c>
 801085c:	a10a      	add	r1, pc, #40	; (adr r1, 8010888 <scalbn+0xe0>)
 801085e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d0b8      	beq.n	80107d8 <scalbn+0x30>
 8010866:	a10e      	add	r1, pc, #56	; (adr r1, 80108a0 <scalbn+0xf8>)
 8010868:	e9d1 0100 	ldrd	r0, r1, [r1]
 801086c:	e7b4      	b.n	80107d8 <scalbn+0x30>
 801086e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010872:	3236      	adds	r2, #54	; 0x36
 8010874:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010878:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801087c:	4620      	mov	r0, r4
 801087e:	4b0c      	ldr	r3, [pc, #48]	; (80108b0 <scalbn+0x108>)
 8010880:	2200      	movs	r2, #0
 8010882:	e7e8      	b.n	8010856 <scalbn+0xae>
 8010884:	f3af 8000 	nop.w
 8010888:	c2f8f359 	.word	0xc2f8f359
 801088c:	01a56e1f 	.word	0x01a56e1f
 8010890:	8800759c 	.word	0x8800759c
 8010894:	7e37e43c 	.word	0x7e37e43c
 8010898:	8800759c 	.word	0x8800759c
 801089c:	fe37e43c 	.word	0xfe37e43c
 80108a0:	c2f8f359 	.word	0xc2f8f359
 80108a4:	81a56e1f 	.word	0x81a56e1f
 80108a8:	43500000 	.word	0x43500000
 80108ac:	ffff3cb0 	.word	0xffff3cb0
 80108b0:	3c900000 	.word	0x3c900000

080108b4 <_init>:
 80108b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108b6:	bf00      	nop
 80108b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80108ba:	bc08      	pop	{r3}
 80108bc:	469e      	mov	lr, r3
 80108be:	4770      	bx	lr

080108c0 <_fini>:
 80108c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108c2:	bf00      	nop
 80108c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80108c6:	bc08      	pop	{r3}
 80108c8:	469e      	mov	lr, r3
 80108ca:	4770      	bx	lr
