// Seed: 1705513102
module module_0;
  logic id_1;
  assign module_1.id_4 = 0;
  logic id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wire id_2,
    output wor id_3,
    output logic id_4,
    output logic id_5,
    input supply1 id_6,
    output tri id_7,
    input supply1 id_8,
    input wand id_9,
    output tri0 id_10
);
  wire id_12, id_13, id_14;
  module_0 modCall_1 ();
  for (id_15 = -1; -1'b0; id_5 = id_6) assign id_15 = -1;
  xnor primCall (id_10, id_12, id_13, id_14, id_2, id_6, id_8, id_9);
  always
    if (1) id_4 = 1;
    else id_5 = (id_6);
endmodule
