#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May  7 18:01:46 2025
# Process ID         : 227898
# Current directory  : /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1
# Command line       : vivado -log pwm_generator_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_generator_wrapper.tcl
# Log file           : /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/pwm_generator_wrapper.vds
# Journal file       : /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/vivado.jou
# Running On         : jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 1100.263 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 32970 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41560 MB
# Available Virtual  : 33717 MB
#-----------------------------------------------------------
source pwm_generator_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jrm/vivado/my_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/New_Full_Download/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:counter:1.0'. The one found in IP location '/home/jrm/vivado/my_ip_repo/counter' will take precedence over the same IP in location /home/jrm/vivado/my_ip_repo
INFO: [Project 1-5578] Found utility IPs instantiated in block design /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.srcs/sources_1/bd/pwm_generator/pwm_generator.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: read_checkpoint -auto_incremental -incremental /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.srcs/utils_1/imports/synth_1/pwm_generator_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.srcs/utils_1/imports/synth_1/pwm_generator_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pwm_generator_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 228118
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.441 ; gain = 357.254 ; free physical = 16170 ; free virtual = 31160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_generator_wrapper' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/hdl/pwm_generator_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:15' bound to instance 'pwm_generator_i' of component 'pwm_generator' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/hdl/pwm_generator_wrapper.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:32]
INFO: [Synth 8-3491] module 'pwm_generator_big_duty_cycle_lut_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_big_duty_cycle_lut_0_0_stub.vhdl:6' bound to instance 'big_duty_cycle_lut_0' of component 'pwm_generator_big_duty_cycle_lut_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_big_duty_cycle_lut_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_big_duty_cycle_lut_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'pwm_generator_big_duty_cycle_lut_0_1' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_big_duty_cycle_lut_0_1_stub.vhdl:6' bound to instance 'big_duty_cycle_lut_1' of component 'pwm_generator_big_duty_cycle_lut_0_1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:175]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_big_duty_cycle_lut_0_1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_big_duty_cycle_lut_0_1_stub.vhdl:23]
INFO: [Synth 8-3491] module 'pwm_generator_reset_comparator_0_3' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_reset_comparator_0_3_stub.vhdl:6' bound to instance 'clear_comparator_1' of component 'pwm_generator_reset_comparator_0_3' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:181]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_reset_comparator_0_3' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_reset_comparator_0_3_stub.vhdl:23]
INFO: [Synth 8-3491] module 'pwm_generator_clear_comparator_1_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_clear_comparator_1_0_stub.vhdl:6' bound to instance 'clear_comparator_2' of component 'pwm_generator_clear_comparator_1_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:187]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_clear_comparator_1_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_clear_comparator_1_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'pwm_generator_clk_divider_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_clk_divider_0_0_stub.vhdl:6' bound to instance 'clk_divider_0' of component 'pwm_generator_clk_divider_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:193]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_clk_divider_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_clk_divider_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'pwm_generator_comparator_1_1' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_comparator_1_1_stub.vhdl:6' bound to instance 'comparator_3' of component 'pwm_generator_comparator_1_1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:199]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_comparator_1_1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_comparator_1_1_stub.vhdl:23]
INFO: [Synth 8-3491] module 'pwm_generator_comparator_3_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_comparator_3_0_stub.vhdl:6' bound to instance 'comparator_4' of component 'pwm_generator_comparator_3_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:205]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_comparator_3_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_comparator_3_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'pwm_generator_xlconstant_0_1' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_1/synth/pwm_generator_xlconstant_0_1.v:53' bound to instance 'disabled_0' of component 'pwm_generator_xlconstant_0_1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:211]
INFO: [Synth 8-6157] synthesizing module 'pwm_generator_xlconstant_0_1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_1/synth/pwm_generator_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator_xlconstant_0_1' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_1/synth/pwm_generator_xlconstant_0_1.v:53]
INFO: [Synth 8-3491] module 'pwm_generator_disabled_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_disabled_0_0/synth/pwm_generator_disabled_0_0.v:53' bound to instance 'disabled_1' of component 'pwm_generator_disabled_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:215]
INFO: [Synth 8-6157] synthesizing module 'pwm_generator_disabled_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_disabled_0_0/synth/pwm_generator_disabled_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator_disabled_0_0' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_disabled_0_0/synth/pwm_generator_disabled_0_0.v:53]
INFO: [Synth 8-3491] module 'pwm_generator_xlconstant_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_0/synth/pwm_generator_xlconstant_0_0.v:53' bound to instance 'enabled_0' of component 'pwm_generator_xlconstant_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:219]
INFO: [Synth 8-6157] synthesizing module 'pwm_generator_xlconstant_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_0/synth/pwm_generator_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator_xlconstant_0_0' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_0/synth/pwm_generator_xlconstant_0_0.v:53]
INFO: [Synth 8-3491] module 'pwm_generator_enabled_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_enabled_0_0/synth/pwm_generator_enabled_0_0.v:53' bound to instance 'enabled_1' of component 'pwm_generator_enabled_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:223]
INFO: [Synth 8-6157] synthesizing module 'pwm_generator_enabled_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_enabled_0_0/synth/pwm_generator_enabled_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator_enabled_0_0' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_enabled_0_0/synth/pwm_generator_enabled_0_0.v:53]
INFO: [Synth 8-3491] module 'pwm_generator_xlslice_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlslice_0_0/synth/pwm_generator_xlslice_0_0.v:53' bound to instance 'led_slice' of component 'pwm_generator_xlslice_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:227]
INFO: [Synth 8-6157] synthesizing module 'pwm_generator_xlslice_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlslice_0_0/synth/pwm_generator_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator_xlslice_0_0' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlslice_0_0/synth/pwm_generator_xlslice_0_0.v:53]
INFO: [Synth 8-3491] module 'pwm_generator_pwm_soft_start_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_pwm_soft_start_0_0_stub.vhdl:6' bound to instance 'pwm_soft_start_0' of component 'pwm_generator_pwm_soft_start_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:232]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_pwm_soft_start_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_pwm_soft_start_0_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'pwm_generator_xlconstant_0_2' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_2/synth/pwm_generator_xlconstant_0_2.v:53' bound to instance 'twenty_constant_0' of component 'pwm_generator_xlconstant_0_2' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:241]
INFO: [Synth 8-6157] synthesizing module 'pwm_generator_xlconstant_0_2' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_2/synth/pwm_generator_xlconstant_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator_xlconstant_0_2' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_xlconstant_0_2/synth/pwm_generator_xlconstant_0_2.v:53]
INFO: [Synth 8-3491] module 'pwm_generator_twentyone_constant_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_twentyone_constant_0_0/synth/pwm_generator_twentyone_constant_0_0.v:53' bound to instance 'twenty_constant_1' of component 'pwm_generator_twentyone_constant_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:245]
INFO: [Synth 8-6157] synthesizing module 'pwm_generator_twentyone_constant_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_twentyone_constant_0_0/synth/pwm_generator_twentyone_constant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator_twentyone_constant_0_0' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_twentyone_constant_0_0/synth/pwm_generator_twentyone_constant_0_0.v:53]
INFO: [Synth 8-3491] module 'pwm_generator_twentyone_counter_0_0' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_twentyone_counter_0_0_stub.vhdl:6' bound to instance 'twenty_counter_1' of component 'pwm_generator_twentyone_counter_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:249]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_twentyone_counter_0_0' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_twentyone_counter_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'pwm_generator_counter_2_1' declared at '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_counter_2_1_stub.vhdl:6' bound to instance 'twentyone_counter_0' of component 'pwm_generator_counter_2_1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:257]
INFO: [Synth 8-638] synthesizing module 'pwm_generator_counter_2_1' [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/.Xil/Vivado-227898-jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx/realtime/pwm_generator_counter_2_1_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/synth/pwm_generator.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator_wrapper' (0#1) [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/hdl/pwm_generator_wrapper.vhd:28]
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2056.410 ; gain = 428.223 ; free physical = 16171 ; free virtual = 31161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2074.223 ; gain = 446.035 ; free physical = 16171 ; free virtual = 31161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2074.223 ; gain = 446.035 ; free physical = 16171 ; free virtual = 31161
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2074.223 ; gain = 0.000 ; free physical = 16171 ; free virtual = 31161
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_counter_2_1/pwm_generator_counter_2_1/pwm_generator_counter_2_1_in_context.xdc] for cell 'pwm_generator_i/twentyone_counter_0'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_counter_2_1/pwm_generator_counter_2_1/pwm_generator_counter_2_1_in_context.xdc] for cell 'pwm_generator_i/twentyone_counter_0'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_reset_comparator_0_3/pwm_generator_reset_comparator_0_3/pwm_generator_reset_comparator_0_3_in_context.xdc] for cell 'pwm_generator_i/clear_comparator_1'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_reset_comparator_0_3/pwm_generator_reset_comparator_0_3/pwm_generator_reset_comparator_0_3_in_context.xdc] for cell 'pwm_generator_i/clear_comparator_1'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_big_duty_cycle_lut_0_0/pwm_generator_big_duty_cycle_lut_0_0/pwm_generator_big_duty_cycle_lut_0_0_in_context.xdc] for cell 'pwm_generator_i/big_duty_cycle_lut_0'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_big_duty_cycle_lut_0_0/pwm_generator_big_duty_cycle_lut_0_0/pwm_generator_big_duty_cycle_lut_0_0_in_context.xdc] for cell 'pwm_generator_i/big_duty_cycle_lut_0'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_comparator_1_1/pwm_generator_comparator_1_1/pwm_generator_comparator_1_1_in_context.xdc] for cell 'pwm_generator_i/comparator_3'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_comparator_1_1/pwm_generator_comparator_1_1/pwm_generator_comparator_1_1_in_context.xdc] for cell 'pwm_generator_i/comparator_3'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_big_duty_cycle_lut_0_1/pwm_generator_big_duty_cycle_lut_0_1/pwm_generator_big_duty_cycle_lut_0_1_in_context.xdc] for cell 'pwm_generator_i/big_duty_cycle_lut_1'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_big_duty_cycle_lut_0_1/pwm_generator_big_duty_cycle_lut_0_1/pwm_generator_big_duty_cycle_lut_0_1_in_context.xdc] for cell 'pwm_generator_i/big_duty_cycle_lut_1'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_clear_comparator_1_0/pwm_generator_clear_comparator_1_0/pwm_generator_clear_comparator_1_0_in_context.xdc] for cell 'pwm_generator_i/clear_comparator_2'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_clear_comparator_1_0/pwm_generator_clear_comparator_1_0/pwm_generator_clear_comparator_1_0_in_context.xdc] for cell 'pwm_generator_i/clear_comparator_2'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_comparator_3_0/pwm_generator_comparator_3_0/pwm_generator_comparator_3_0_in_context.xdc] for cell 'pwm_generator_i/comparator_4'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_comparator_3_0/pwm_generator_comparator_3_0/pwm_generator_comparator_3_0_in_context.xdc] for cell 'pwm_generator_i/comparator_4'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_twentyone_counter_0_0/pwm_generator_twentyone_counter_0_0/pwm_generator_twentyone_counter_0_0_in_context.xdc] for cell 'pwm_generator_i/twenty_counter_1'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_twentyone_counter_0_0/pwm_generator_twentyone_counter_0_0/pwm_generator_twentyone_counter_0_0_in_context.xdc] for cell 'pwm_generator_i/twenty_counter_1'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_clk_divider_0_0/pwm_generator_clk_divider_0_0/pwm_generator_clk_divider_0_0_in_context.xdc] for cell 'pwm_generator_i/clk_divider_0'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_clk_divider_0_0/pwm_generator_clk_divider_0_0/pwm_generator_clk_divider_0_0_in_context.xdc] for cell 'pwm_generator_i/clk_divider_0'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_pwm_soft_start_0_0/pwm_generator_pwm_soft_start_0_0/pwm_generator_pwm_soft_start_0_0_in_context.xdc] for cell 'pwm_generator_i/pwm_soft_start_0'
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_pwm_soft_start_0_0/pwm_generator_pwm_soft_start_0_0/pwm_generator_pwm_soft_start_0_0_in_context.xdc] for cell 'pwm_generator_i/pwm_soft_start_0'
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'ja_6'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'rpio_02_r'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'rpio_03_r'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'IN2_A'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'IN1_A'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:156]
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pwm_generator_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pwm_generator_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pwm_generator_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2123.148 ; gain = 0.000 ; free physical = 16182 ; free virtual = 31173
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.148 ; gain = 0.000 ; free physical = 16182 ; free virtual = 31173
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2123.148 ; gain = 494.961 ; free physical = 16188 ; free virtual = 31179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.152 ; gain = 502.965 ; free physical = 16188 ; free virtual = 31179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/enabled_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/disabled_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/twentyone_counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/twenty_constant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/clear_comparator_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/big_duty_cycle_lut_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/comparator_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/big_duty_cycle_lut_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/clear_comparator_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/comparator_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/disabled_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/enabled_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/twenty_constant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/twenty_counter_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/led_slice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/clk_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pwm_generator_i/pwm_soft_start_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.152 ; gain = 502.965 ; free physical = 16188 ; free virtual = 31179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.152 ; gain = 502.965 ; free physical = 16187 ; free virtual = 31179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Din[4] in module pwm_generator_xlslice_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2131.152 ; gain = 502.965 ; free physical = 16190 ; free virtual = 31186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2206.152 ; gain = 577.965 ; free physical = 16096 ; free virtual = 31092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2206.152 ; gain = 577.965 ; free physical = 16096 ; free virtual = 31092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.168 ; gain = 587.980 ; free physical = 16087 ; free virtual = 31083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.980 ; gain = 757.793 ; free physical = 15953 ; free virtual = 30949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.980 ; gain = 757.793 ; free physical = 15953 ; free virtual = 30949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.980 ; gain = 757.793 ; free physical = 15953 ; free virtual = 30949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.980 ; gain = 757.793 ; free physical = 15953 ; free virtual = 30949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.980 ; gain = 757.793 ; free physical = 15953 ; free virtual = 30949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.980 ; gain = 757.793 ; free physical = 15953 ; free virtual = 30949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |pwm_generator_big_duty_cycle_lut_0_0 |         1|
|2     |pwm_generator_big_duty_cycle_lut_0_1 |         1|
|3     |pwm_generator_reset_comparator_0_3   |         1|
|4     |pwm_generator_clear_comparator_1_0   |         1|
|5     |pwm_generator_clk_divider_0_0        |         1|
|6     |pwm_generator_comparator_1_1         |         1|
|7     |pwm_generator_comparator_3_0         |         1|
|8     |pwm_generator_pwm_soft_start_0_0     |         1|
|9     |pwm_generator_twentyone_counter_0_0  |         1|
|10    |pwm_generator_counter_2_1            |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |pwm_generator_big_duty_cycle_lut_0_0_bbox |     1|
|2     |pwm_generator_big_duty_cycle_lut_0_1_bbox |     1|
|3     |pwm_generator_clear_comparator_1_0_bbox   |     1|
|4     |pwm_generator_clk_divider_0_0_bbox        |     1|
|5     |pwm_generator_comparator_1_1_bbox         |     1|
|6     |pwm_generator_comparator_3_0_bbox         |     1|
|7     |pwm_generator_counter_2_1_bbox            |     1|
|8     |pwm_generator_pwm_soft_start_0_0_bbox     |     1|
|9     |pwm_generator_reset_comparator_0_3_bbox   |     1|
|10    |pwm_generator_twentyone_counter_0_0_bbox  |     1|
|11    |IBUF                                      |     6|
|12    |OBUF                                      |     9|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.980 ; gain = 757.793 ; free physical = 15953 ; free virtual = 30949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2385.980 ; gain = 708.867 ; free physical = 15953 ; free virtual = 30949
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.988 ; gain = 757.793 ; free physical = 15953 ; free virtual = 30949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.988 ; gain = 0.000 ; free physical = 15953 ; free virtual = 30949
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.988 ; gain = 0.000 ; free physical = 16129 ; free virtual = 31125
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 193643d4
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2385.988 ; gain = 941.891 ; free physical = 16129 ; free virtual = 31125
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1580.302; main = 1580.302; forked = 262.355
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3048.168; main = 2385.984; forked = 917.012
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.992 ; gain = 0.000 ; free physical = 16129 ; free virtual = 31125
INFO: [Common 17-1381] The checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/synth_1/pwm_generator_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pwm_generator_wrapper_utilization_synth.rpt -pb pwm_generator_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 18:02:10 2025...
