hdl_lib_name = eth
hdl_library_clause_name = eth_lib
hdl_lib_uses_synth = technology common axi4 tech_mac_10g
hdl_lib_uses_sim =
hdl_lib_technology =

synth_files =
    src/vhdl/eth_pkg.vhd
    src/vhdl/eth_rx_queue.vhd
    src/vhdl/eth_rx_tvalid_extend.vhd
    src/vhdl/eth_rx_vlan.vhd
    src/vhdl/eth_rx_chk.vhd
    src/vhdl/eth_rx_decode.vhd
    src/vhdl/eth_rx.vhd
    src/vhdl/eth_tx_lane.vhd
    src/vhdl/eth_tx_lane_fsm.vhd
    src/vhdl/eth_tx_udp_checksum.vhd
    src/vhdl/eth_tx_ip_checksum.vhd
    src/vhdl/eth_tx_fsm.vhd
    src/vhdl/eth_tx.vhd

test_bench_files =
    tb/vhdl/packet_decoder.vhd
    tb/vhdl/tb_eth_tx.vhd

regression_test_vhdl =
    tb/vhdl/tb_eth_tx.vhd


[modelsim_project_file]



[vivado_project_file]


