// Seed: 1308304705
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign module_1.id_10 = 0;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    output tri id_6,
    output uwire id_7,
    input wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wand id_14,
    input wire id_15,
    input tri id_16
);
  supply0 id_18, id_19, id_20, id_21, id_22;
  wand id_23;
  wire id_24, id_25;
  or primCall (
      id_12,
      id_19,
      id_21,
      id_24,
      id_22,
      id_2,
      id_20,
      id_16,
      id_14,
      id_29,
      id_23,
      id_9,
      id_3,
      id_13,
      id_25,
      id_8,
      id_11,
      id_1,
      id_15,
      id_18
  );
  tri id_26, id_27, id_28, id_29;
  module_0 modCall_1 (
      id_19,
      id_20,
      id_27
  );
  assign id_20 = 1;
  assign id_0  = id_23 == id_28;
  wire id_30, id_31;
endmodule
