<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4669" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4669{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4669{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4669{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4669{left:190px;bottom:998px;letter-spacing:-0.18px;}
#t5_4669{left:434px;bottom:998px;letter-spacing:-0.13px;}
#t6_4669{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t7_4669{left:527px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t8_4669{left:190px;bottom:952px;letter-spacing:-0.14px;}
#t9_4669{left:527px;bottom:952px;letter-spacing:-0.14px;}
#ta_4669{left:190px;bottom:927px;letter-spacing:-0.21px;}
#tb_4669{left:434px;bottom:927px;letter-spacing:-0.14px;}
#tc_4669{left:527px;bottom:927px;letter-spacing:-0.12px;}
#td_4669{left:527px;bottom:906px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#te_4669{left:527px;bottom:889px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_4669{left:527px;bottom:872px;letter-spacing:-0.11px;}
#tg_4669{left:527px;bottom:855px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_4669{left:527px;bottom:834px;letter-spacing:-0.11px;}
#ti_4669{left:527px;bottom:817px;letter-spacing:-0.11px;}
#tj_4669{left:527px;bottom:800px;letter-spacing:-0.12px;}
#tk_4669{left:527px;bottom:779px;letter-spacing:-0.11px;}
#tl_4669{left:527px;bottom:762px;letter-spacing:-0.12px;}
#tm_4669{left:527px;bottom:745px;letter-spacing:-0.11px;}
#tn_4669{left:527px;bottom:729px;letter-spacing:-0.11px;}
#to_4669{left:527px;bottom:712px;letter-spacing:-0.11px;}
#tp_4669{left:190px;bottom:687px;letter-spacing:-0.14px;}
#tq_4669{left:527px;bottom:687px;letter-spacing:-0.14px;}
#tr_4669{left:82px;bottom:663px;letter-spacing:-0.18px;}
#ts_4669{left:143px;bottom:663px;letter-spacing:-0.17px;}
#tt_4669{left:190px;bottom:663px;letter-spacing:-0.16px;}
#tu_4669{left:433px;bottom:663px;letter-spacing:-0.12px;}
#tv_4669{left:527px;bottom:663px;letter-spacing:-0.13px;}
#tw_4669{left:190px;bottom:639px;letter-spacing:-0.14px;}
#tx_4669{left:527px;bottom:639px;letter-spacing:-0.14px;}
#ty_4669{left:190px;bottom:614px;letter-spacing:-0.15px;}
#tz_4669{left:527px;bottom:614px;letter-spacing:-0.12px;}
#t10_4669{left:527px;bottom:593px;letter-spacing:-0.12px;}
#t11_4669{left:527px;bottom:576px;letter-spacing:-0.11px;}
#t12_4669{left:190px;bottom:551px;letter-spacing:-0.14px;}
#t13_4669{left:527px;bottom:551px;letter-spacing:-0.14px;}
#t14_4669{left:82px;bottom:527px;letter-spacing:-0.15px;}
#t15_4669{left:143px;bottom:527px;letter-spacing:-0.18px;}
#t16_4669{left:190px;bottom:527px;letter-spacing:-0.15px;}
#t17_4669{left:527px;bottom:527px;letter-spacing:-0.11px;}
#t18_4669{left:190px;bottom:503px;}
#t19_4669{left:434px;bottom:503px;letter-spacing:-0.15px;}
#t1a_4669{left:527px;bottom:503px;letter-spacing:-0.12px;}
#t1b_4669{left:527px;bottom:481px;letter-spacing:-0.11px;word-spacing:-0.82px;}
#t1c_4669{left:527px;bottom:464px;letter-spacing:-0.11px;}
#t1d_4669{left:190px;bottom:440px;}
#t1e_4669{left:434px;bottom:440px;letter-spacing:-0.15px;}
#t1f_4669{left:527px;bottom:440px;letter-spacing:-0.11px;}
#t1g_4669{left:527px;bottom:419px;letter-spacing:-0.11px;}
#t1h_4669{left:527px;bottom:402px;letter-spacing:-0.11px;}
#t1i_4669{left:527px;bottom:385px;letter-spacing:-0.11px;}
#t1j_4669{left:190px;bottom:360px;}
#t1k_4669{left:434px;bottom:360px;letter-spacing:-0.15px;}
#t1l_4669{left:527px;bottom:360px;letter-spacing:-0.12px;}
#t1m_4669{left:527px;bottom:339px;letter-spacing:-0.11px;}
#t1n_4669{left:527px;bottom:322px;letter-spacing:-0.11px;}
#t1o_4669{left:190px;bottom:298px;}
#t1p_4669{left:434px;bottom:298px;letter-spacing:-0.15px;}
#t1q_4669{left:527px;bottom:298px;letter-spacing:-0.11px;}
#t1r_4669{left:527px;bottom:276px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_4669{left:527px;bottom:260px;letter-spacing:-0.11px;}
#t1t_4669{left:527px;bottom:243px;letter-spacing:-0.11px;}
#t1u_4669{left:527px;bottom:226px;letter-spacing:-0.11px;}
#t1v_4669{left:190px;bottom:202px;letter-spacing:-0.14px;}
#t1w_4669{left:527px;bottom:202px;letter-spacing:-0.14px;}
#t1x_4669{left:82px;bottom:177px;letter-spacing:-0.14px;}
#t1y_4669{left:143px;bottom:177px;letter-spacing:-0.18px;}
#t1z_4669{left:190px;bottom:177px;letter-spacing:-0.15px;}
#t20_4669{left:434px;bottom:177px;letter-spacing:-0.14px;}
#t21_4669{left:527px;bottom:177px;letter-spacing:-0.12px;}
#t22_4669{left:82px;bottom:153px;letter-spacing:-0.17px;}
#t23_4669{left:143px;bottom:153px;letter-spacing:-0.17px;}
#t24_4669{left:190px;bottom:153px;letter-spacing:-0.16px;}
#t25_4669{left:527px;bottom:153px;letter-spacing:-0.12px;}
#t26_4669{left:527px;bottom:131px;letter-spacing:-0.11px;}
#t27_4669{left:527px;bottom:114px;letter-spacing:-0.1px;}
#t28_4669{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t29_4669{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2a_4669{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2b_4669{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2c_4669{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2d_4669{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t2e_4669{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2f_4669{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2g_4669{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4669{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4669{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4669{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4669{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4669{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4669" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4669Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4669" style="-webkit-user-select: none;"><object width="935" height="1210" data="4669/4669.svg" type="image/svg+xml" id="pdf4669" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4669" class="t s1_4669">Vol. 4 </span><span id="t2_4669" class="t s1_4669">2-147 </span>
<span id="t3_4669" class="t s2_4669">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4669" class="t s3_4669">34 </span><span id="t5_4669" class="t s3_4669">Thread </span><span id="t6_4669" class="t s3_4669">XD Bit Disable (R/W) </span>
<span id="t7_4669" class="t s3_4669">See Table 2-2. </span>
<span id="t8_4669" class="t s3_4669">37:35 </span><span id="t9_4669" class="t s3_4669">Reserved </span>
<span id="ta_4669" class="t s3_4669">38 </span><span id="tb_4669" class="t s3_4669">Package </span><span id="tc_4669" class="t s3_4669">Turbo Mode Disable (R/W) </span>
<span id="td_4669" class="t s3_4669">When set to 1 on processors that support Intel Turbo </span>
<span id="te_4669" class="t s3_4669">Boost Technology, the turbo mode feature is disabled </span>
<span id="tf_4669" class="t s3_4669">and the IDA_Enable feature flag will be clear </span>
<span id="tg_4669" class="t s3_4669">(CPUID.06H: EAX[1]=0). </span>
<span id="th_4669" class="t s3_4669">When set to a 0 on processors that support IDA, </span>
<span id="ti_4669" class="t s3_4669">CPUID.06H: EAX[1] reports the processorâ€™s support of </span>
<span id="tj_4669" class="t s3_4669">turbo mode is enabled. </span>
<span id="tk_4669" class="t s3_4669">Note: The power-on default value is used by BIOS to </span>
<span id="tl_4669" class="t s3_4669">detect hardware support of turbo mode. If the power- </span>
<span id="tm_4669" class="t s3_4669">on default value is 1, turbo mode is available in the </span>
<span id="tn_4669" class="t s3_4669">processor. If the power-on default value is 0, turbo </span>
<span id="to_4669" class="t s3_4669">mode is not available. </span>
<span id="tp_4669" class="t s3_4669">63:39 </span><span id="tq_4669" class="t s3_4669">Reserved </span>
<span id="tr_4669" class="t s3_4669">1A2H </span><span id="ts_4669" class="t s3_4669">418 </span><span id="tt_4669" class="t s3_4669">MSR_TEMPERATURE_TARGET </span><span id="tu_4669" class="t s3_4669">Thread </span><span id="tv_4669" class="t s3_4669">Temperature Target </span>
<span id="tw_4669" class="t s3_4669">15:0 </span><span id="tx_4669" class="t s3_4669">Reserved </span>
<span id="ty_4669" class="t s3_4669">23:16 </span><span id="tz_4669" class="t s3_4669">Temperature Target (R) </span>
<span id="t10_4669" class="t s3_4669">The minimum temperature at which PROCHOT# will be </span>
<span id="t11_4669" class="t s3_4669">asserted. The value is degrees C. </span>
<span id="t12_4669" class="t s3_4669">63:24 </span><span id="t13_4669" class="t s3_4669">Reserved </span>
<span id="t14_4669" class="t s3_4669">1A4H </span><span id="t15_4669" class="t s3_4669">420 </span><span id="t16_4669" class="t s3_4669">MSR_MISC_FEATURE_CONTROL </span><span id="t17_4669" class="t s3_4669">Miscellaneous Feature Control (R/W) </span>
<span id="t18_4669" class="t s3_4669">0 </span><span id="t19_4669" class="t s3_4669">Core </span><span id="t1a_4669" class="t s3_4669">L2 Hardware Prefetcher Disable (R/W) </span>
<span id="t1b_4669" class="t s3_4669">If 1, disables the L2 hardware prefetcher, which fetches </span>
<span id="t1c_4669" class="t s3_4669">additional lines of code or data into the L2 cache. </span>
<span id="t1d_4669" class="t s3_4669">1 </span><span id="t1e_4669" class="t s3_4669">Core </span><span id="t1f_4669" class="t s3_4669">L2 Adjacent Cache Line Prefetcher Disable (R/W) </span>
<span id="t1g_4669" class="t s3_4669">If 1, disables the adjacent cache line prefetcher, which </span>
<span id="t1h_4669" class="t s3_4669">fetches the cache line that comprises a cache line pair </span>
<span id="t1i_4669" class="t s3_4669">(128 bytes). </span>
<span id="t1j_4669" class="t s3_4669">2 </span><span id="t1k_4669" class="t s3_4669">Core </span><span id="t1l_4669" class="t s3_4669">DCU Hardware Prefetcher Disable (R/W) </span>
<span id="t1m_4669" class="t s3_4669">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t1n_4669" class="t s3_4669">fetches the next cache line into L1 data cache. </span>
<span id="t1o_4669" class="t s3_4669">3 </span><span id="t1p_4669" class="t s3_4669">Core </span><span id="t1q_4669" class="t s3_4669">DCU IP Prefetcher Disable (R/W) </span>
<span id="t1r_4669" class="t s3_4669">If 1, disables the L1 data cache IP prefetcher, which </span>
<span id="t1s_4669" class="t s3_4669">uses sequential load history (based on instruction </span>
<span id="t1t_4669" class="t s3_4669">pointer of previous loads) to determine whether to </span>
<span id="t1u_4669" class="t s3_4669">prefetch additional lines. </span>
<span id="t1v_4669" class="t s3_4669">63:4 </span><span id="t1w_4669" class="t s3_4669">Reserved </span>
<span id="t1x_4669" class="t s3_4669">1A6H </span><span id="t1y_4669" class="t s3_4669">422 </span><span id="t1z_4669" class="t s3_4669">MSR_OFFCORE_RSP_0 </span><span id="t20_4669" class="t s3_4669">Thread </span><span id="t21_4669" class="t s3_4669">Offcore Response Event Select Register (R/W) </span>
<span id="t22_4669" class="t s3_4669">1AAH </span><span id="t23_4669" class="t s3_4669">426 </span><span id="t24_4669" class="t s3_4669">MSR_MISC_PWR_MGMT </span><span id="t25_4669" class="t s3_4669">Miscellaneous Power Management Control </span>
<span id="t26_4669" class="t s3_4669">Various model specific features enumeration. See </span>
<span id="t27_4669" class="t s3_4669">http://biosbits.org. </span>
<span id="t28_4669" class="t s4_4669">Table 2-15. </span><span id="t29_4669" class="t s4_4669">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2a_4669" class="t s5_4669">Register </span>
<span id="t2b_4669" class="t s5_4669">Address </span><span id="t2c_4669" class="t s5_4669">Register Name / Bit Fields </span><span id="t2d_4669" class="t s5_4669">Scope </span><span id="t2e_4669" class="t s5_4669">Bit Description </span>
<span id="t2f_4669" class="t s5_4669">Hex </span><span id="t2g_4669" class="t s5_4669">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
