module alu_32bit (
    input  [31:0] a,        // æ“ä½œæ•°A
    input  [31:0] b,        // æ“ä½œæ•°B
    input  [3:0]  op,       // æ“ä½œç 
    output [31:0] result,   // ç»“æœ - ğŸš¨ é”™è¯¯1: åº”è¯¥æ˜¯ output reg
    output        zero      // é›¶æ ‡å¿— - ğŸš¨ é”™è¯¯2: åº”è¯¥æ˜¯ output reg
);

    // ğŸš¨ é”™è¯¯3: ä¸­é—´ä¿¡å·æ²¡æœ‰å£°æ˜
    // wire [31:0] add_result;
    // wire [31:0] sub_result;
    
    // ğŸš¨ é”™è¯¯4: alwayså—ä¸­ç»™wireç±»å‹èµ‹å€¼
    always @(*) begin
        case (op)
            4'b0000: result = a + b;        // ADD
            4'b0001: result = a - b;        // SUB  
            4'b0010: result = a & b;        // AND
            4'b0011: result = a | b;        // OR
            4'b0100: result = a ^ b;        // XOR
            4'b0110: result = a << b[4:0];  // SLL
            4'b0111: result = a >> b[4:0];  // SRL
            default: result = 32'h00000000;
        endcase
    end
    
    // ğŸš¨ é”™è¯¯5: zeroä¿¡å·çš„assignä¸alwayså—å†²çª
    assign zero = (result == 32'h0);

endmodule