#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: blur9_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "blur9_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct blurx_blurx_1_merged478_320_to_blurx_blurx_ld1_merged482_288_cache {
	// RAM Box: {[0, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_321_to_blurx_blurx_ld1_merged482_289_cache {
	// RAM Box: {[1, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_322_to_blurx_blurx_ld1_merged482_290_cache {
	// RAM Box: {[2, 1922], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_323_to_blurx_blurx_ld1_merged482_291_cache {
	// RAM Box: {[3, 1923], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_324_to_blurx_blurx_ld1_merged482_292_cache {
	// RAM Box: {[4, 1924], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_325_to_blurx_blurx_ld1_merged482_293_cache {
	// RAM Box: {[5, 1925], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_326_to_blurx_blurx_ld1_merged482_294_cache {
	// RAM Box: {[6, 1926], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_327_to_blurx_blurx_ld1_merged482_295_cache {
	// RAM Box: {[7, 1927], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_328_to_blurx_blurx_ld1_merged482_296_cache {
	// RAM Box: {[8, 1928], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_329_to_blurx_blurx_ld1_merged482_297_cache {
	// RAM Box: {[9, 1929], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_330_to_blurx_blurx_ld1_merged482_298_cache {
	// RAM Box: {[10, 1930], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_331_to_blurx_blurx_ld1_merged482_299_cache {
	// RAM Box: {[11, 1931], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_332_to_blurx_blurx_ld1_merged482_300_cache {
	// RAM Box: {[12, 1932], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_333_to_blurx_blurx_ld1_merged482_301_cache {
	// RAM Box: {[13, 1933], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_334_to_blurx_blurx_ld1_merged482_302_cache {
	// RAM Box: {[14, 1934], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_335_to_blurx_blurx_ld1_merged482_303_cache {
	// RAM Box: {[15, 1935], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_336_to_blurx_blurx_ld1_merged482_304_cache {
	// RAM Box: {[16, 1936], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_337_to_blurx_blurx_ld1_merged482_305_cache {
	// RAM Box: {[17, 1937], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_338_to_blurx_blurx_ld1_merged482_306_cache {
	// RAM Box: {[18, 1938], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_339_to_blurx_blurx_ld1_merged482_307_cache {
	// RAM Box: {[19, 1939], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_340_to_blurx_blurx_ld1_merged482_308_cache {
	// RAM Box: {[20, 1940], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_341_to_blurx_blurx_ld1_merged482_309_cache {
	// RAM Box: {[21, 1941], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_342_to_blurx_blurx_ld1_merged482_310_cache {
	// RAM Box: {[22, 1942], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_343_to_blurx_blurx_ld1_merged482_311_cache {
	// RAM Box: {[23, 1943], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_344_to_blurx_blurx_ld1_merged482_312_cache {
	// RAM Box: {[24, 1944], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_345_to_blurx_blurx_ld1_merged482_313_cache {
	// RAM Box: {[25, 1945], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_346_to_blurx_blurx_ld1_merged482_314_cache {
	// RAM Box: {[26, 1946], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_347_to_blurx_blurx_ld1_merged482_315_cache {
	// RAM Box: {[27, 1947], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_348_to_blurx_blurx_ld1_merged482_316_cache {
	// RAM Box: {[28, 1948], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_349_to_blurx_blurx_ld1_merged482_317_cache {
	// RAM Box: {[29, 1949], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_350_to_blurx_blurx_ld1_merged482_318_cache {
	// RAM Box: {[30, 1950], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged478_351_to_blurx_blurx_ld1_merged482_319_cache {
	// RAM Box: {[31, 1951], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_cache {
  // Reader addrs...
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[1 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[2 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[3 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[4 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[5 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[6 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[7 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[8 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[9 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[10 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[11 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[12 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[13 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[14 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[15 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[16 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[17 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[18 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[19 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[20 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[21 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[22 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[23 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[24 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[25 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[26 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[27 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[28 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[29 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[30 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
    // { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[31 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // # of banks: 32
  blurx_blurx_1_merged478_320_to_blurx_blurx_ld1_merged482_288_cache blurx_blurx_1_merged478_320_to_blurx_blurx_ld1_merged482_288;
  blurx_blurx_1_merged478_321_to_blurx_blurx_ld1_merged482_289_cache blurx_blurx_1_merged478_321_to_blurx_blurx_ld1_merged482_289;
  blurx_blurx_1_merged478_322_to_blurx_blurx_ld1_merged482_290_cache blurx_blurx_1_merged478_322_to_blurx_blurx_ld1_merged482_290;
  blurx_blurx_1_merged478_323_to_blurx_blurx_ld1_merged482_291_cache blurx_blurx_1_merged478_323_to_blurx_blurx_ld1_merged482_291;
  blurx_blurx_1_merged478_324_to_blurx_blurx_ld1_merged482_292_cache blurx_blurx_1_merged478_324_to_blurx_blurx_ld1_merged482_292;
  blurx_blurx_1_merged478_325_to_blurx_blurx_ld1_merged482_293_cache blurx_blurx_1_merged478_325_to_blurx_blurx_ld1_merged482_293;
  blurx_blurx_1_merged478_326_to_blurx_blurx_ld1_merged482_294_cache blurx_blurx_1_merged478_326_to_blurx_blurx_ld1_merged482_294;
  blurx_blurx_1_merged478_327_to_blurx_blurx_ld1_merged482_295_cache blurx_blurx_1_merged478_327_to_blurx_blurx_ld1_merged482_295;
  blurx_blurx_1_merged478_328_to_blurx_blurx_ld1_merged482_296_cache blurx_blurx_1_merged478_328_to_blurx_blurx_ld1_merged482_296;
  blurx_blurx_1_merged478_329_to_blurx_blurx_ld1_merged482_297_cache blurx_blurx_1_merged478_329_to_blurx_blurx_ld1_merged482_297;
  blurx_blurx_1_merged478_330_to_blurx_blurx_ld1_merged482_298_cache blurx_blurx_1_merged478_330_to_blurx_blurx_ld1_merged482_298;
  blurx_blurx_1_merged478_331_to_blurx_blurx_ld1_merged482_299_cache blurx_blurx_1_merged478_331_to_blurx_blurx_ld1_merged482_299;
  blurx_blurx_1_merged478_332_to_blurx_blurx_ld1_merged482_300_cache blurx_blurx_1_merged478_332_to_blurx_blurx_ld1_merged482_300;
  blurx_blurx_1_merged478_333_to_blurx_blurx_ld1_merged482_301_cache blurx_blurx_1_merged478_333_to_blurx_blurx_ld1_merged482_301;
  blurx_blurx_1_merged478_334_to_blurx_blurx_ld1_merged482_302_cache blurx_blurx_1_merged478_334_to_blurx_blurx_ld1_merged482_302;
  blurx_blurx_1_merged478_335_to_blurx_blurx_ld1_merged482_303_cache blurx_blurx_1_merged478_335_to_blurx_blurx_ld1_merged482_303;
  blurx_blurx_1_merged478_336_to_blurx_blurx_ld1_merged482_304_cache blurx_blurx_1_merged478_336_to_blurx_blurx_ld1_merged482_304;
  blurx_blurx_1_merged478_337_to_blurx_blurx_ld1_merged482_305_cache blurx_blurx_1_merged478_337_to_blurx_blurx_ld1_merged482_305;
  blurx_blurx_1_merged478_338_to_blurx_blurx_ld1_merged482_306_cache blurx_blurx_1_merged478_338_to_blurx_blurx_ld1_merged482_306;
  blurx_blurx_1_merged478_339_to_blurx_blurx_ld1_merged482_307_cache blurx_blurx_1_merged478_339_to_blurx_blurx_ld1_merged482_307;
  blurx_blurx_1_merged478_340_to_blurx_blurx_ld1_merged482_308_cache blurx_blurx_1_merged478_340_to_blurx_blurx_ld1_merged482_308;
  blurx_blurx_1_merged478_341_to_blurx_blurx_ld1_merged482_309_cache blurx_blurx_1_merged478_341_to_blurx_blurx_ld1_merged482_309;
  blurx_blurx_1_merged478_342_to_blurx_blurx_ld1_merged482_310_cache blurx_blurx_1_merged478_342_to_blurx_blurx_ld1_merged482_310;
  blurx_blurx_1_merged478_343_to_blurx_blurx_ld1_merged482_311_cache blurx_blurx_1_merged478_343_to_blurx_blurx_ld1_merged482_311;
  blurx_blurx_1_merged478_344_to_blurx_blurx_ld1_merged482_312_cache blurx_blurx_1_merged478_344_to_blurx_blurx_ld1_merged482_312;
  blurx_blurx_1_merged478_345_to_blurx_blurx_ld1_merged482_313_cache blurx_blurx_1_merged478_345_to_blurx_blurx_ld1_merged482_313;
  blurx_blurx_1_merged478_346_to_blurx_blurx_ld1_merged482_314_cache blurx_blurx_1_merged478_346_to_blurx_blurx_ld1_merged482_314;
  blurx_blurx_1_merged478_347_to_blurx_blurx_ld1_merged482_315_cache blurx_blurx_1_merged478_347_to_blurx_blurx_ld1_merged482_315;
  blurx_blurx_1_merged478_348_to_blurx_blurx_ld1_merged482_316_cache blurx_blurx_1_merged478_348_to_blurx_blurx_ld1_merged482_316;
  blurx_blurx_1_merged478_349_to_blurx_blurx_ld1_merged482_317_cache blurx_blurx_1_merged478_349_to_blurx_blurx_ld1_merged482_317;
  blurx_blurx_1_merged478_350_to_blurx_blurx_ld1_merged482_318_cache blurx_blurx_1_merged478_350_to_blurx_blurx_ld1_merged482_318;
  blurx_blurx_1_merged478_351_to_blurx_blurx_ld1_merged482_319_cache blurx_blurx_1_merged478_351_to_blurx_blurx_ld1_merged482_319;
};



inline void blurx_blurx_1_merged478_320_write(hw_uint<16>& blurx_blurx_1_merged478_320, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_320_to_blurx_blurx_ld1_merged482_288.push(blurx_blurx_1_merged478_320);
}

inline void blurx_blurx_1_merged478_321_write(hw_uint<16>& blurx_blurx_1_merged478_321, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_321_to_blurx_blurx_ld1_merged482_289.push(blurx_blurx_1_merged478_321);
}

inline void blurx_blurx_1_merged478_322_write(hw_uint<16>& blurx_blurx_1_merged478_322, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_322_to_blurx_blurx_ld1_merged482_290.push(blurx_blurx_1_merged478_322);
}

inline void blurx_blurx_1_merged478_323_write(hw_uint<16>& blurx_blurx_1_merged478_323, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_323_to_blurx_blurx_ld1_merged482_291.push(blurx_blurx_1_merged478_323);
}

inline void blurx_blurx_1_merged478_324_write(hw_uint<16>& blurx_blurx_1_merged478_324, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_324_to_blurx_blurx_ld1_merged482_292.push(blurx_blurx_1_merged478_324);
}

inline void blurx_blurx_1_merged478_325_write(hw_uint<16>& blurx_blurx_1_merged478_325, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_325_to_blurx_blurx_ld1_merged482_293.push(blurx_blurx_1_merged478_325);
}

inline void blurx_blurx_1_merged478_326_write(hw_uint<16>& blurx_blurx_1_merged478_326, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_326_to_blurx_blurx_ld1_merged482_294.push(blurx_blurx_1_merged478_326);
}

inline void blurx_blurx_1_merged478_327_write(hw_uint<16>& blurx_blurx_1_merged478_327, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_327_to_blurx_blurx_ld1_merged482_295.push(blurx_blurx_1_merged478_327);
}

inline void blurx_blurx_1_merged478_328_write(hw_uint<16>& blurx_blurx_1_merged478_328, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_328_to_blurx_blurx_ld1_merged482_296.push(blurx_blurx_1_merged478_328);
}

inline void blurx_blurx_1_merged478_329_write(hw_uint<16>& blurx_blurx_1_merged478_329, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_329_to_blurx_blurx_ld1_merged482_297.push(blurx_blurx_1_merged478_329);
}

inline void blurx_blurx_1_merged478_330_write(hw_uint<16>& blurx_blurx_1_merged478_330, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_330_to_blurx_blurx_ld1_merged482_298.push(blurx_blurx_1_merged478_330);
}

inline void blurx_blurx_1_merged478_331_write(hw_uint<16>& blurx_blurx_1_merged478_331, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_331_to_blurx_blurx_ld1_merged482_299.push(blurx_blurx_1_merged478_331);
}

inline void blurx_blurx_1_merged478_332_write(hw_uint<16>& blurx_blurx_1_merged478_332, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_332_to_blurx_blurx_ld1_merged482_300.push(blurx_blurx_1_merged478_332);
}

inline void blurx_blurx_1_merged478_333_write(hw_uint<16>& blurx_blurx_1_merged478_333, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_333_to_blurx_blurx_ld1_merged482_301.push(blurx_blurx_1_merged478_333);
}

inline void blurx_blurx_1_merged478_334_write(hw_uint<16>& blurx_blurx_1_merged478_334, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_334_to_blurx_blurx_ld1_merged482_302.push(blurx_blurx_1_merged478_334);
}

inline void blurx_blurx_1_merged478_335_write(hw_uint<16>& blurx_blurx_1_merged478_335, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_335_to_blurx_blurx_ld1_merged482_303.push(blurx_blurx_1_merged478_335);
}

inline void blurx_blurx_1_merged478_336_write(hw_uint<16>& blurx_blurx_1_merged478_336, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_336_to_blurx_blurx_ld1_merged482_304.push(blurx_blurx_1_merged478_336);
}

inline void blurx_blurx_1_merged478_337_write(hw_uint<16>& blurx_blurx_1_merged478_337, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_337_to_blurx_blurx_ld1_merged482_305.push(blurx_blurx_1_merged478_337);
}

inline void blurx_blurx_1_merged478_338_write(hw_uint<16>& blurx_blurx_1_merged478_338, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_338_to_blurx_blurx_ld1_merged482_306.push(blurx_blurx_1_merged478_338);
}

inline void blurx_blurx_1_merged478_339_write(hw_uint<16>& blurx_blurx_1_merged478_339, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_339_to_blurx_blurx_ld1_merged482_307.push(blurx_blurx_1_merged478_339);
}

inline void blurx_blurx_1_merged478_340_write(hw_uint<16>& blurx_blurx_1_merged478_340, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_340_to_blurx_blurx_ld1_merged482_308.push(blurx_blurx_1_merged478_340);
}

inline void blurx_blurx_1_merged478_341_write(hw_uint<16>& blurx_blurx_1_merged478_341, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_341_to_blurx_blurx_ld1_merged482_309.push(blurx_blurx_1_merged478_341);
}

inline void blurx_blurx_1_merged478_342_write(hw_uint<16>& blurx_blurx_1_merged478_342, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_342_to_blurx_blurx_ld1_merged482_310.push(blurx_blurx_1_merged478_342);
}

inline void blurx_blurx_1_merged478_343_write(hw_uint<16>& blurx_blurx_1_merged478_343, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_343_to_blurx_blurx_ld1_merged482_311.push(blurx_blurx_1_merged478_343);
}

inline void blurx_blurx_1_merged478_344_write(hw_uint<16>& blurx_blurx_1_merged478_344, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_344_to_blurx_blurx_ld1_merged482_312.push(blurx_blurx_1_merged478_344);
}

inline void blurx_blurx_1_merged478_345_write(hw_uint<16>& blurx_blurx_1_merged478_345, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_345_to_blurx_blurx_ld1_merged482_313.push(blurx_blurx_1_merged478_345);
}

inline void blurx_blurx_1_merged478_346_write(hw_uint<16>& blurx_blurx_1_merged478_346, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_346_to_blurx_blurx_ld1_merged482_314.push(blurx_blurx_1_merged478_346);
}

inline void blurx_blurx_1_merged478_347_write(hw_uint<16>& blurx_blurx_1_merged478_347, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_347_to_blurx_blurx_ld1_merged482_315.push(blurx_blurx_1_merged478_347);
}

inline void blurx_blurx_1_merged478_348_write(hw_uint<16>& blurx_blurx_1_merged478_348, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_348_to_blurx_blurx_ld1_merged482_316.push(blurx_blurx_1_merged478_348);
}

inline void blurx_blurx_1_merged478_349_write(hw_uint<16>& blurx_blurx_1_merged478_349, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_349_to_blurx_blurx_ld1_merged482_317.push(blurx_blurx_1_merged478_349);
}

inline void blurx_blurx_1_merged478_350_write(hw_uint<16>& blurx_blurx_1_merged478_350, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_350_to_blurx_blurx_ld1_merged482_318.push(blurx_blurx_1_merged478_350);
}

inline void blurx_blurx_1_merged478_351_write(hw_uint<16>& blurx_blurx_1_merged478_351, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged478_351_to_blurx_blurx_ld1_merged482_319.push(blurx_blurx_1_merged478_351);
}

inline hw_uint<16> blurx_blurx_ld1_merged482_288_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_288 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_320 = blurx.blurx_blurx_1_merged478_320_to_blurx_blurx_ld1_merged482_288.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_320;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_289_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_289 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[1 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_321 = blurx.blurx_blurx_1_merged478_321_to_blurx_blurx_ld1_merged482_289.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_321;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_290_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_290 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[2 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_322 = blurx.blurx_blurx_1_merged478_322_to_blurx_blurx_ld1_merged482_290.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_322;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_291_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_291 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[3 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_323 = blurx.blurx_blurx_1_merged478_323_to_blurx_blurx_ld1_merged482_291.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_323;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_292_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_292 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[4 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_324 = blurx.blurx_blurx_1_merged478_324_to_blurx_blurx_ld1_merged482_292.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_324;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_293_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_293 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[5 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_325 = blurx.blurx_blurx_1_merged478_325_to_blurx_blurx_ld1_merged482_293.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_325;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_294_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_294 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[6 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_326 = blurx.blurx_blurx_1_merged478_326_to_blurx_blurx_ld1_merged482_294.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_326;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_295_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_295 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[7 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_327 = blurx.blurx_blurx_1_merged478_327_to_blurx_blurx_ld1_merged482_295.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_327;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_296_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_296 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[8 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_328 = blurx.blurx_blurx_1_merged478_328_to_blurx_blurx_ld1_merged482_296.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_328;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_297_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_297 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[9 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_329 = blurx.blurx_blurx_1_merged478_329_to_blurx_blurx_ld1_merged482_297.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_329;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_298_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_298 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[10 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_330 = blurx.blurx_blurx_1_merged478_330_to_blurx_blurx_ld1_merged482_298.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_330;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_299_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_299 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[11 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_331 = blurx.blurx_blurx_1_merged478_331_to_blurx_blurx_ld1_merged482_299.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_331;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_300_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_300 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[12 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_332 = blurx.blurx_blurx_1_merged478_332_to_blurx_blurx_ld1_merged482_300.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_332;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_301_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_301 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[13 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_333 = blurx.blurx_blurx_1_merged478_333_to_blurx_blurx_ld1_merged482_301.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_333;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_302_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_302 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[14 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_334 = blurx.blurx_blurx_1_merged478_334_to_blurx_blurx_ld1_merged482_302.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_334;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_303_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_303 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[15 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_335 = blurx.blurx_blurx_1_merged478_335_to_blurx_blurx_ld1_merged482_303.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_335;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_304_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_304 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[16 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_336 = blurx.blurx_blurx_1_merged478_336_to_blurx_blurx_ld1_merged482_304.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_336;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_305_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_305 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[17 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_337 = blurx.blurx_blurx_1_merged478_337_to_blurx_blurx_ld1_merged482_305.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_337;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_306_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_306 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[18 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_338 = blurx.blurx_blurx_1_merged478_338_to_blurx_blurx_ld1_merged482_306.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_338;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_307_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_307 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[19 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_339 = blurx.blurx_blurx_1_merged478_339_to_blurx_blurx_ld1_merged482_307.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_339;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_308_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_308 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[20 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_340 = blurx.blurx_blurx_1_merged478_340_to_blurx_blurx_ld1_merged482_308.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_340;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_309_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_309 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[21 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_341 = blurx.blurx_blurx_1_merged478_341_to_blurx_blurx_ld1_merged482_309.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_341;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_310_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_310 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[22 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_342 = blurx.blurx_blurx_1_merged478_342_to_blurx_blurx_ld1_merged482_310.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_342;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_311_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_311 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[23 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_343 = blurx.blurx_blurx_1_merged478_343_to_blurx_blurx_ld1_merged482_311.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_343;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_312_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_312 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[24 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_344 = blurx.blurx_blurx_1_merged478_344_to_blurx_blurx_ld1_merged482_312.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_344;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_313_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_313 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[25 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_345 = blurx.blurx_blurx_1_merged478_345_to_blurx_blurx_ld1_merged482_313.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_345;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_314_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_314 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[26 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_346 = blurx.blurx_blurx_1_merged478_346_to_blurx_blurx_ld1_merged482_314.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_346;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_315_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_315 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[27 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_347 = blurx.blurx_blurx_1_merged478_347_to_blurx_blurx_ld1_merged482_315.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_347;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_316_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_316 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[28 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_348 = blurx.blurx_blurx_1_merged478_348_to_blurx_blurx_ld1_merged482_316.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_348;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_317_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_317 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[29 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_349 = blurx.blurx_blurx_1_merged478_349_to_blurx_blurx_ld1_merged482_317.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_349;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_318_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_318 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[30 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_350 = blurx.blurx_blurx_1_merged478_350_to_blurx_blurx_ld1_merged482_318.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_350;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged482_319_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged482_319 read pattern: { blurx_ld1_merged482[root = 0, blurx_ld2, blurx_ld1] -> blurx[31 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 60 }
  // Read schedule : { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_blurx_1_merged478_351 = blurx.blurx_blurx_1_merged478_351_to_blurx_blurx_ld1_merged482_319.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged478_351;
  return 0;
}

// # of bundles = 2
// blurx_1_merged478_write
//	blurx_blurx_1_merged478_320
//	blurx_blurx_1_merged478_321
//	blurx_blurx_1_merged478_322
//	blurx_blurx_1_merged478_323
//	blurx_blurx_1_merged478_324
//	blurx_blurx_1_merged478_325
//	blurx_blurx_1_merged478_326
//	blurx_blurx_1_merged478_327
//	blurx_blurx_1_merged478_328
//	blurx_blurx_1_merged478_329
//	blurx_blurx_1_merged478_330
//	blurx_blurx_1_merged478_331
//	blurx_blurx_1_merged478_332
//	blurx_blurx_1_merged478_333
//	blurx_blurx_1_merged478_334
//	blurx_blurx_1_merged478_335
//	blurx_blurx_1_merged478_336
//	blurx_blurx_1_merged478_337
//	blurx_blurx_1_merged478_338
//	blurx_blurx_1_merged478_339
//	blurx_blurx_1_merged478_340
//	blurx_blurx_1_merged478_341
//	blurx_blurx_1_merged478_342
//	blurx_blurx_1_merged478_343
//	blurx_blurx_1_merged478_344
//	blurx_blurx_1_merged478_345
//	blurx_blurx_1_merged478_346
//	blurx_blurx_1_merged478_347
//	blurx_blurx_1_merged478_348
//	blurx_blurx_1_merged478_349
//	blurx_blurx_1_merged478_350
//	blurx_blurx_1_merged478_351
inline void blurx_blurx_1_merged478_write_bundle_write(hw_uint<512>& blurx_1_merged478_write, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
	hw_uint<16> blurx_blurx_1_merged478_320_res = blurx_1_merged478_write.extract<0, 15>();
	blurx_blurx_1_merged478_320_write(blurx_blurx_1_merged478_320_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_321_res = blurx_1_merged478_write.extract<16, 31>();
	blurx_blurx_1_merged478_321_write(blurx_blurx_1_merged478_321_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_322_res = blurx_1_merged478_write.extract<32, 47>();
	blurx_blurx_1_merged478_322_write(blurx_blurx_1_merged478_322_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_323_res = blurx_1_merged478_write.extract<48, 63>();
	blurx_blurx_1_merged478_323_write(blurx_blurx_1_merged478_323_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_324_res = blurx_1_merged478_write.extract<64, 79>();
	blurx_blurx_1_merged478_324_write(blurx_blurx_1_merged478_324_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_325_res = blurx_1_merged478_write.extract<80, 95>();
	blurx_blurx_1_merged478_325_write(blurx_blurx_1_merged478_325_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_326_res = blurx_1_merged478_write.extract<96, 111>();
	blurx_blurx_1_merged478_326_write(blurx_blurx_1_merged478_326_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_327_res = blurx_1_merged478_write.extract<112, 127>();
	blurx_blurx_1_merged478_327_write(blurx_blurx_1_merged478_327_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_328_res = blurx_1_merged478_write.extract<128, 143>();
	blurx_blurx_1_merged478_328_write(blurx_blurx_1_merged478_328_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_329_res = blurx_1_merged478_write.extract<144, 159>();
	blurx_blurx_1_merged478_329_write(blurx_blurx_1_merged478_329_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_330_res = blurx_1_merged478_write.extract<160, 175>();
	blurx_blurx_1_merged478_330_write(blurx_blurx_1_merged478_330_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_331_res = blurx_1_merged478_write.extract<176, 191>();
	blurx_blurx_1_merged478_331_write(blurx_blurx_1_merged478_331_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_332_res = blurx_1_merged478_write.extract<192, 207>();
	blurx_blurx_1_merged478_332_write(blurx_blurx_1_merged478_332_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_333_res = blurx_1_merged478_write.extract<208, 223>();
	blurx_blurx_1_merged478_333_write(blurx_blurx_1_merged478_333_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_334_res = blurx_1_merged478_write.extract<224, 239>();
	blurx_blurx_1_merged478_334_write(blurx_blurx_1_merged478_334_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_335_res = blurx_1_merged478_write.extract<240, 255>();
	blurx_blurx_1_merged478_335_write(blurx_blurx_1_merged478_335_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_336_res = blurx_1_merged478_write.extract<256, 271>();
	blurx_blurx_1_merged478_336_write(blurx_blurx_1_merged478_336_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_337_res = blurx_1_merged478_write.extract<272, 287>();
	blurx_blurx_1_merged478_337_write(blurx_blurx_1_merged478_337_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_338_res = blurx_1_merged478_write.extract<288, 303>();
	blurx_blurx_1_merged478_338_write(blurx_blurx_1_merged478_338_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_339_res = blurx_1_merged478_write.extract<304, 319>();
	blurx_blurx_1_merged478_339_write(blurx_blurx_1_merged478_339_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_340_res = blurx_1_merged478_write.extract<320, 335>();
	blurx_blurx_1_merged478_340_write(blurx_blurx_1_merged478_340_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_341_res = blurx_1_merged478_write.extract<336, 351>();
	blurx_blurx_1_merged478_341_write(blurx_blurx_1_merged478_341_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_342_res = blurx_1_merged478_write.extract<352, 367>();
	blurx_blurx_1_merged478_342_write(blurx_blurx_1_merged478_342_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_343_res = blurx_1_merged478_write.extract<368, 383>();
	blurx_blurx_1_merged478_343_write(blurx_blurx_1_merged478_343_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_344_res = blurx_1_merged478_write.extract<384, 399>();
	blurx_blurx_1_merged478_344_write(blurx_blurx_1_merged478_344_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_345_res = blurx_1_merged478_write.extract<400, 415>();
	blurx_blurx_1_merged478_345_write(blurx_blurx_1_merged478_345_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_346_res = blurx_1_merged478_write.extract<416, 431>();
	blurx_blurx_1_merged478_346_write(blurx_blurx_1_merged478_346_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_347_res = blurx_1_merged478_write.extract<432, 447>();
	blurx_blurx_1_merged478_347_write(blurx_blurx_1_merged478_347_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_348_res = blurx_1_merged478_write.extract<448, 463>();
	blurx_blurx_1_merged478_348_write(blurx_blurx_1_merged478_348_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_349_res = blurx_1_merged478_write.extract<464, 479>();
	blurx_blurx_1_merged478_349_write(blurx_blurx_1_merged478_349_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_350_res = blurx_1_merged478_write.extract<480, 495>();
	blurx_blurx_1_merged478_350_write(blurx_blurx_1_merged478_350_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged478_351_res = blurx_1_merged478_write.extract<496, 511>();
	blurx_blurx_1_merged478_351_write(blurx_blurx_1_merged478_351_res, blurx, root, blurx_0, blurx_1, dynamic_address);
}

// blurx_ld1_merged482_read
//	blurx_blurx_ld1_merged482_288
//	blurx_blurx_ld1_merged482_289
//	blurx_blurx_ld1_merged482_290
//	blurx_blurx_ld1_merged482_291
//	blurx_blurx_ld1_merged482_292
//	blurx_blurx_ld1_merged482_293
//	blurx_blurx_ld1_merged482_294
//	blurx_blurx_ld1_merged482_295
//	blurx_blurx_ld1_merged482_296
//	blurx_blurx_ld1_merged482_297
//	blurx_blurx_ld1_merged482_298
//	blurx_blurx_ld1_merged482_299
//	blurx_blurx_ld1_merged482_300
//	blurx_blurx_ld1_merged482_301
//	blurx_blurx_ld1_merged482_302
//	blurx_blurx_ld1_merged482_303
//	blurx_blurx_ld1_merged482_304
//	blurx_blurx_ld1_merged482_305
//	blurx_blurx_ld1_merged482_306
//	blurx_blurx_ld1_merged482_307
//	blurx_blurx_ld1_merged482_308
//	blurx_blurx_ld1_merged482_309
//	blurx_blurx_ld1_merged482_310
//	blurx_blurx_ld1_merged482_311
//	blurx_blurx_ld1_merged482_312
//	blurx_blurx_ld1_merged482_313
//	blurx_blurx_ld1_merged482_314
//	blurx_blurx_ld1_merged482_315
//	blurx_blurx_ld1_merged482_316
//	blurx_blurx_ld1_merged482_317
//	blurx_blurx_ld1_merged482_318
//	blurx_blurx_ld1_merged482_319
inline hw_uint<512> blurx_blurx_ld1_merged482_read_bundle_read(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
  // # of ports in bundle: 32
    // blurx_blurx_ld1_merged482_288
    // blurx_blurx_ld1_merged482_289
    // blurx_blurx_ld1_merged482_290
    // blurx_blurx_ld1_merged482_291
    // blurx_blurx_ld1_merged482_292
    // blurx_blurx_ld1_merged482_293
    // blurx_blurx_ld1_merged482_294
    // blurx_blurx_ld1_merged482_295
    // blurx_blurx_ld1_merged482_296
    // blurx_blurx_ld1_merged482_297
    // blurx_blurx_ld1_merged482_298
    // blurx_blurx_ld1_merged482_299
    // blurx_blurx_ld1_merged482_300
    // blurx_blurx_ld1_merged482_301
    // blurx_blurx_ld1_merged482_302
    // blurx_blurx_ld1_merged482_303
    // blurx_blurx_ld1_merged482_304
    // blurx_blurx_ld1_merged482_305
    // blurx_blurx_ld1_merged482_306
    // blurx_blurx_ld1_merged482_307
    // blurx_blurx_ld1_merged482_308
    // blurx_blurx_ld1_merged482_309
    // blurx_blurx_ld1_merged482_310
    // blurx_blurx_ld1_merged482_311
    // blurx_blurx_ld1_merged482_312
    // blurx_blurx_ld1_merged482_313
    // blurx_blurx_ld1_merged482_314
    // blurx_blurx_ld1_merged482_315
    // blurx_blurx_ld1_merged482_316
    // blurx_blurx_ld1_merged482_317
    // blurx_blurx_ld1_merged482_318
    // blurx_blurx_ld1_merged482_319

	hw_uint<512> result;
	hw_uint<16> blurx_blurx_ld1_merged482_288_res = blurx_blurx_ld1_merged482_288_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<0, 512>(result, blurx_blurx_ld1_merged482_288_res);
	hw_uint<16> blurx_blurx_ld1_merged482_289_res = blurx_blurx_ld1_merged482_289_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<16, 512>(result, blurx_blurx_ld1_merged482_289_res);
	hw_uint<16> blurx_blurx_ld1_merged482_290_res = blurx_blurx_ld1_merged482_290_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<32, 512>(result, blurx_blurx_ld1_merged482_290_res);
	hw_uint<16> blurx_blurx_ld1_merged482_291_res = blurx_blurx_ld1_merged482_291_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<48, 512>(result, blurx_blurx_ld1_merged482_291_res);
	hw_uint<16> blurx_blurx_ld1_merged482_292_res = blurx_blurx_ld1_merged482_292_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<64, 512>(result, blurx_blurx_ld1_merged482_292_res);
	hw_uint<16> blurx_blurx_ld1_merged482_293_res = blurx_blurx_ld1_merged482_293_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<80, 512>(result, blurx_blurx_ld1_merged482_293_res);
	hw_uint<16> blurx_blurx_ld1_merged482_294_res = blurx_blurx_ld1_merged482_294_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<96, 512>(result, blurx_blurx_ld1_merged482_294_res);
	hw_uint<16> blurx_blurx_ld1_merged482_295_res = blurx_blurx_ld1_merged482_295_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<112, 512>(result, blurx_blurx_ld1_merged482_295_res);
	hw_uint<16> blurx_blurx_ld1_merged482_296_res = blurx_blurx_ld1_merged482_296_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<128, 512>(result, blurx_blurx_ld1_merged482_296_res);
	hw_uint<16> blurx_blurx_ld1_merged482_297_res = blurx_blurx_ld1_merged482_297_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<144, 512>(result, blurx_blurx_ld1_merged482_297_res);
	hw_uint<16> blurx_blurx_ld1_merged482_298_res = blurx_blurx_ld1_merged482_298_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<160, 512>(result, blurx_blurx_ld1_merged482_298_res);
	hw_uint<16> blurx_blurx_ld1_merged482_299_res = blurx_blurx_ld1_merged482_299_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<176, 512>(result, blurx_blurx_ld1_merged482_299_res);
	hw_uint<16> blurx_blurx_ld1_merged482_300_res = blurx_blurx_ld1_merged482_300_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<192, 512>(result, blurx_blurx_ld1_merged482_300_res);
	hw_uint<16> blurx_blurx_ld1_merged482_301_res = blurx_blurx_ld1_merged482_301_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<208, 512>(result, blurx_blurx_ld1_merged482_301_res);
	hw_uint<16> blurx_blurx_ld1_merged482_302_res = blurx_blurx_ld1_merged482_302_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<224, 512>(result, blurx_blurx_ld1_merged482_302_res);
	hw_uint<16> blurx_blurx_ld1_merged482_303_res = blurx_blurx_ld1_merged482_303_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<240, 512>(result, blurx_blurx_ld1_merged482_303_res);
	hw_uint<16> blurx_blurx_ld1_merged482_304_res = blurx_blurx_ld1_merged482_304_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<256, 512>(result, blurx_blurx_ld1_merged482_304_res);
	hw_uint<16> blurx_blurx_ld1_merged482_305_res = blurx_blurx_ld1_merged482_305_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<272, 512>(result, blurx_blurx_ld1_merged482_305_res);
	hw_uint<16> blurx_blurx_ld1_merged482_306_res = blurx_blurx_ld1_merged482_306_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<288, 512>(result, blurx_blurx_ld1_merged482_306_res);
	hw_uint<16> blurx_blurx_ld1_merged482_307_res = blurx_blurx_ld1_merged482_307_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<304, 512>(result, blurx_blurx_ld1_merged482_307_res);
	hw_uint<16> blurx_blurx_ld1_merged482_308_res = blurx_blurx_ld1_merged482_308_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<320, 512>(result, blurx_blurx_ld1_merged482_308_res);
	hw_uint<16> blurx_blurx_ld1_merged482_309_res = blurx_blurx_ld1_merged482_309_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<336, 512>(result, blurx_blurx_ld1_merged482_309_res);
	hw_uint<16> blurx_blurx_ld1_merged482_310_res = blurx_blurx_ld1_merged482_310_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<352, 512>(result, blurx_blurx_ld1_merged482_310_res);
	hw_uint<16> blurx_blurx_ld1_merged482_311_res = blurx_blurx_ld1_merged482_311_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<368, 512>(result, blurx_blurx_ld1_merged482_311_res);
	hw_uint<16> blurx_blurx_ld1_merged482_312_res = blurx_blurx_ld1_merged482_312_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<384, 512>(result, blurx_blurx_ld1_merged482_312_res);
	hw_uint<16> blurx_blurx_ld1_merged482_313_res = blurx_blurx_ld1_merged482_313_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<400, 512>(result, blurx_blurx_ld1_merged482_313_res);
	hw_uint<16> blurx_blurx_ld1_merged482_314_res = blurx_blurx_ld1_merged482_314_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<416, 512>(result, blurx_blurx_ld1_merged482_314_res);
	hw_uint<16> blurx_blurx_ld1_merged482_315_res = blurx_blurx_ld1_merged482_315_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<432, 512>(result, blurx_blurx_ld1_merged482_315_res);
	hw_uint<16> blurx_blurx_ld1_merged482_316_res = blurx_blurx_ld1_merged482_316_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<448, 512>(result, blurx_blurx_ld1_merged482_316_res);
	hw_uint<16> blurx_blurx_ld1_merged482_317_res = blurx_blurx_ld1_merged482_317_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<464, 512>(result, blurx_blurx_ld1_merged482_317_res);
	hw_uint<16> blurx_blurx_ld1_merged482_318_res = blurx_blurx_ld1_merged482_318_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<480, 512>(result, blurx_blurx_ld1_merged482_318_res);
	hw_uint<16> blurx_blurx_ld1_merged482_319_res = blurx_blurx_ld1_merged482_319_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<496, 512>(result, blurx_blurx_ld1_merged482_319_res);
	return result;
}

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_480_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_481_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_482_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_483_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_484_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_485_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_486_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_487_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_488_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_489_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_490_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_491_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_492_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_493_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_494_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_495_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_496_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_497_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_498_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_499_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_500_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_501_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_502_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_503_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_504_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_505_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_506_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_507_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_508_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_509_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_510_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_511_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_512_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_513_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_514_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_515_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_516_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_517_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_518_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_519_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_520_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_521_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_522_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_523_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_524_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_525_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_526_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_527_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_528_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_529_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_530_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_531_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_532_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_533_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_534_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_535_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_536_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_537_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_538_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_539_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_540_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_541_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_542_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_543_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_544_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_545_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_546_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_547_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_548_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_549_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_550_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_551_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_552_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_553_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_554_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_555_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_556_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_557_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_558_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_559_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_560_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_561_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_562_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_563_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_564_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_565_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_566_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_567_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_568_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_569_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_570_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_571_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_572_cache {
	// RAM Box: {[32, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_573_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_574_cache {
	// RAM Box: {[32, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_575_cache {
	// RAM Box: {[33, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf4_cache {
  // Reader addrs...
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[1 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[2 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[1 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[2 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[3 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[2 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[3 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[4 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[3 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[4 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[5 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[4 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[5 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[6 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[5 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[6 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[7 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[6 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[7 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[8 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[7 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[8 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[9 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[8 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[9 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[10 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[9 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[10 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[11 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[10 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[11 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[12 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[11 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[12 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[13 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[12 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[13 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[14 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[13 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[14 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[15 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[14 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[15 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[16 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[15 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[16 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[17 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[16 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[17 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[18 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[17 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[18 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[19 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[18 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[19 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[20 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[19 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[20 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[21 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[20 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[21 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[22 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[21 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[22 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[23 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[22 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[23 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[24 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[23 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[24 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[25 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[24 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[25 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[26 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[25 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[26 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[27 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[26 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[27 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[28 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[27 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[28 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[29 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[28 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[29 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[30 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[29 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[30 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[31 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[30 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[31 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[32 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[31 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[32 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
    // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[33 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // # of banks: 96
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_480_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_480;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_481_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_481;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_482_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_482;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_483_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_483;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_484_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_484;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_485_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_485;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_486_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_486;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_487_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_487;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_488_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_488;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_489_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_489;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_490_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_490;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_491_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_491;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_492_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_492;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_493_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_493;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_494_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_494;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_495_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_495;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_496_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_496;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_497_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_497;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_498_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_498;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_499_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_499;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_500_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_500;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_501_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_501;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_502_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_502;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_503_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_503;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_504_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_504;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_505_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_505;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_506_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_506;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_507_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_507;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_508_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_508;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_509_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_509;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_510_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_510;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_511_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_511;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_512_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_512;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_513_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_513;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_514_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_514;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_515_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_515;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_516_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_516;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_517_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_517;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_518_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_518;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_519_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_519;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_520_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_520;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_521_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_521;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_522_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_522;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_523_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_523;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_524_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_524;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_525_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_525;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_526_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_526;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_527_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_527;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_528_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_528;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_529_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_529;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_530_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_530;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_531_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_531;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_532_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_532;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_533_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_533;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_534_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_534;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_535_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_535;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_536_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_536;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_537_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_537;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_538_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_538;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_539_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_539;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_540_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_540;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_541_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_541;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_542_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_542;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_543_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_543;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_544_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_544;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_545_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_545;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_546_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_546;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_547_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_547;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_548_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_548;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_549_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_549;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_550_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_550;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_551_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_551;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_552_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_552;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_553_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_553;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_554_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_554;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_555_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_555;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_556_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_556;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_557_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_557;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_558_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_558;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_559_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_559;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_560_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_560;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_561_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_561;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_562_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_562;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_563_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_563;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_564_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_564;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_565_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_565;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_566_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_566;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_567_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_567;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_568_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_568;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_569_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_569;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_570_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_570;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_571_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_571;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_572_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_572;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_573_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_573;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_574_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_574;
  blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_575_cache blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_575;
};



inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_480.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_572.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_574.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_481.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_483.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_575.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_482.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_484.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_486.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_485.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_487.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_489.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_488.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_490.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_492.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_491.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_493.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_495.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_494.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_496.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_498.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_497.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_499.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_501.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_500.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_502.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_504.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_503.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_505.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_507.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_506.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_508.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_510.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_509.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_511.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_513.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_512.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_514.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_516.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_515.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_517.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_519.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_518.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_520.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_522.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_521.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_523.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_525.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_524.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_526.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_528.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_527.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_529.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_531.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_530.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_532.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_534.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_533.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_535.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_537.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_536.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_538.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_540.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_539.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_541.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_543.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_542.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_544.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_546.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_545.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_547.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_549.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_548.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_550.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_552.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_551.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_553.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_555.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_554.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_556.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_558.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_557.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_559.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_561.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_560.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_562.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_564.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_563.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_565.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_567.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_566.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_568.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_570.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222);
}

inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_write(hw_uint<16>& blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_569.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_571.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223);
  blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_573.push(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223);
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_480_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_480 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_480.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_481_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_481 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[1 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_481.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_482_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_482 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[2 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_482.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_483_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_483 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[1 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_483.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_484_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_484 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[2 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_484.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_485_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_485 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[3 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_485.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_486_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_486 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[2 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_to_blurx_FIFO_buf4_blur9_32_1_merged485_486.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_487_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_487 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[3 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_487.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_488_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_488 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[4 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_488.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_489_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_489 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[3 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_to_blurx_FIFO_buf4_blur9_32_1_merged485_489.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_490_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_490 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[4 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_490.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_491_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_491 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[5 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_491.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_492_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_492 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[4 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_to_blurx_FIFO_buf4_blur9_32_1_merged485_492.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_493_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_493 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[5 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_493.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_494_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_494 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[6 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_494.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_495_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_495 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[5 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_to_blurx_FIFO_buf4_blur9_32_1_merged485_495.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_496_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_496 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[6 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_496.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_497_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_497 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[7 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_497.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_498_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_498 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[6 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_to_blurx_FIFO_buf4_blur9_32_1_merged485_498.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_499_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_499 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[7 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_499.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_500_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_500 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[8 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_500.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_501_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_501 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[7 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_to_blurx_FIFO_buf4_blur9_32_1_merged485_501.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_502_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_502 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[8 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_502.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_503_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_503 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[9 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_503.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_504_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_504 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[8 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_to_blurx_FIFO_buf4_blur9_32_1_merged485_504.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_505_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_505 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[9 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_505.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_506_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_506 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[10 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_506.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_507_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_507 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[9 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_to_blurx_FIFO_buf4_blur9_32_1_merged485_507.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_508_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_508 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[10 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_508.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_509_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_509 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[11 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_509.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_510_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_510 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[10 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_to_blurx_FIFO_buf4_blur9_32_1_merged485_510.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_511_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_511 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[11 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_511.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_512_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_512 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[12 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_512.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_513_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_513 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[11 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_to_blurx_FIFO_buf4_blur9_32_1_merged485_513.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_514_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_514 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[12 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_514.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_515_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_515 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[13 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_515.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_516_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_516 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[12 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_to_blurx_FIFO_buf4_blur9_32_1_merged485_516.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_517_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_517 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[13 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_517.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_518_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_518 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[14 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_518.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_519_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_519 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[13 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_to_blurx_FIFO_buf4_blur9_32_1_merged485_519.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_520_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_520 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[14 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_520.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_521_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_521 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[15 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_521.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_522_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_522 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[14 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_to_blurx_FIFO_buf4_blur9_32_1_merged485_522.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_523_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_523 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[15 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_523.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_524_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_524 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[16 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_524.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_525_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_525 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[15 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_to_blurx_FIFO_buf4_blur9_32_1_merged485_525.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_526_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_526 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[16 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_526.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_527_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_527 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[17 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_527.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_528_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_528 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[16 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_to_blurx_FIFO_buf4_blur9_32_1_merged485_528.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_529_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_529 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[17 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_529.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_530_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_530 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[18 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_530.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_531_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_531 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[17 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_to_blurx_FIFO_buf4_blur9_32_1_merged485_531.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_532_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_532 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[18 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_532.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_533_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_533 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[19 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_533.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_534_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_534 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[18 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_to_blurx_FIFO_buf4_blur9_32_1_merged485_534.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_535_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_535 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[19 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_535.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_536_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_536 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[20 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_536.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_537_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_537 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[19 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_to_blurx_FIFO_buf4_blur9_32_1_merged485_537.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_538_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_538 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[20 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_538.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_539_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_539 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[21 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_539.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_540_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_540 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[20 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_to_blurx_FIFO_buf4_blur9_32_1_merged485_540.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_541_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_541 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[21 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_541.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_542_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_542 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[22 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_542.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_543_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_543 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[21 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_to_blurx_FIFO_buf4_blur9_32_1_merged485_543.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_544_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_544 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[22 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_544.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_545_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_545 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[23 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_545.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_546_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_546 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[22 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_to_blurx_FIFO_buf4_blur9_32_1_merged485_546.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_547_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_547 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[23 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_547.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_548_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_548 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[24 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_548.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_549_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_549 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[23 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_to_blurx_FIFO_buf4_blur9_32_1_merged485_549.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_550_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_550 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[24 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_550.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_551_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_551 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[25 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_551.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_552_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_552 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[24 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_to_blurx_FIFO_buf4_blur9_32_1_merged485_552.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_553_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_553 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[25 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_553.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_554_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_554 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[26 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_554.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_555_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_555 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[25 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_to_blurx_FIFO_buf4_blur9_32_1_merged485_555.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_556_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_556 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[26 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_556.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_557_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_557 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[27 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_557.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_558_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_558 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[26 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_to_blurx_FIFO_buf4_blur9_32_1_merged485_558.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_559_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_559 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[27 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_559.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_560_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_560 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[28 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_560.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_561_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_561 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[27 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_to_blurx_FIFO_buf4_blur9_32_1_merged485_561.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_562_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_562 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[28 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_562.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_563_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_563 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[29 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_563.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_564_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_564 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[28 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_to_blurx_FIFO_buf4_blur9_32_1_merged485_564.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_565_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_565 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[29 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_565.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_566_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_566 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[30 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_566.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_567_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_567 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[29 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_to_blurx_FIFO_buf4_blur9_32_1_merged485_567.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_568_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_568 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[30 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_568.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_569_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_569 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[31 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_569.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_570_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_570 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[30 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_to_blurx_FIFO_buf4_blur9_32_1_merged485_570.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_571_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_571 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[31 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_571.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_572_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_572 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[32 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_572.peek(/* one reader or all rams */ 0);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_573_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_573 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[31 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_to_blurx_FIFO_buf4_blur9_32_1_merged485_573.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_574_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_574 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[32 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_to_blurx_FIFO_buf4_blur9_32_1_merged485_574.peek(/* one reader or all rams */ 0);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_575_select(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf4_blur9_32_1_merged485_575 read pattern: { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blurx_FIFO_buf4[33 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
  // Read schedule : { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193 = blurx_FIFO_buf4.blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_to_blurx_FIFO_buf4_blur9_32_1_merged485_575.peek(/* one reader or all rams */ 0);
  return value_blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193;
  return 0;
}

// # of bundles = 2
// blur9_32_1_merged485_read
//	blurx_FIFO_buf4_blur9_32_1_merged485_480
//	blurx_FIFO_buf4_blur9_32_1_merged485_481
//	blurx_FIFO_buf4_blur9_32_1_merged485_482
//	blurx_FIFO_buf4_blur9_32_1_merged485_483
//	blurx_FIFO_buf4_blur9_32_1_merged485_484
//	blurx_FIFO_buf4_blur9_32_1_merged485_485
//	blurx_FIFO_buf4_blur9_32_1_merged485_486
//	blurx_FIFO_buf4_blur9_32_1_merged485_487
//	blurx_FIFO_buf4_blur9_32_1_merged485_488
//	blurx_FIFO_buf4_blur9_32_1_merged485_489
//	blurx_FIFO_buf4_blur9_32_1_merged485_490
//	blurx_FIFO_buf4_blur9_32_1_merged485_491
//	blurx_FIFO_buf4_blur9_32_1_merged485_492
//	blurx_FIFO_buf4_blur9_32_1_merged485_493
//	blurx_FIFO_buf4_blur9_32_1_merged485_494
//	blurx_FIFO_buf4_blur9_32_1_merged485_495
//	blurx_FIFO_buf4_blur9_32_1_merged485_496
//	blurx_FIFO_buf4_blur9_32_1_merged485_497
//	blurx_FIFO_buf4_blur9_32_1_merged485_498
//	blurx_FIFO_buf4_blur9_32_1_merged485_499
//	blurx_FIFO_buf4_blur9_32_1_merged485_500
//	blurx_FIFO_buf4_blur9_32_1_merged485_501
//	blurx_FIFO_buf4_blur9_32_1_merged485_502
//	blurx_FIFO_buf4_blur9_32_1_merged485_503
//	blurx_FIFO_buf4_blur9_32_1_merged485_504
//	blurx_FIFO_buf4_blur9_32_1_merged485_505
//	blurx_FIFO_buf4_blur9_32_1_merged485_506
//	blurx_FIFO_buf4_blur9_32_1_merged485_507
//	blurx_FIFO_buf4_blur9_32_1_merged485_508
//	blurx_FIFO_buf4_blur9_32_1_merged485_509
//	blurx_FIFO_buf4_blur9_32_1_merged485_510
//	blurx_FIFO_buf4_blur9_32_1_merged485_511
//	blurx_FIFO_buf4_blur9_32_1_merged485_512
//	blurx_FIFO_buf4_blur9_32_1_merged485_513
//	blurx_FIFO_buf4_blur9_32_1_merged485_514
//	blurx_FIFO_buf4_blur9_32_1_merged485_515
//	blurx_FIFO_buf4_blur9_32_1_merged485_516
//	blurx_FIFO_buf4_blur9_32_1_merged485_517
//	blurx_FIFO_buf4_blur9_32_1_merged485_518
//	blurx_FIFO_buf4_blur9_32_1_merged485_519
//	blurx_FIFO_buf4_blur9_32_1_merged485_520
//	blurx_FIFO_buf4_blur9_32_1_merged485_521
//	blurx_FIFO_buf4_blur9_32_1_merged485_522
//	blurx_FIFO_buf4_blur9_32_1_merged485_523
//	blurx_FIFO_buf4_blur9_32_1_merged485_524
//	blurx_FIFO_buf4_blur9_32_1_merged485_525
//	blurx_FIFO_buf4_blur9_32_1_merged485_526
//	blurx_FIFO_buf4_blur9_32_1_merged485_527
//	blurx_FIFO_buf4_blur9_32_1_merged485_528
//	blurx_FIFO_buf4_blur9_32_1_merged485_529
//	blurx_FIFO_buf4_blur9_32_1_merged485_530
//	blurx_FIFO_buf4_blur9_32_1_merged485_531
//	blurx_FIFO_buf4_blur9_32_1_merged485_532
//	blurx_FIFO_buf4_blur9_32_1_merged485_533
//	blurx_FIFO_buf4_blur9_32_1_merged485_534
//	blurx_FIFO_buf4_blur9_32_1_merged485_535
//	blurx_FIFO_buf4_blur9_32_1_merged485_536
//	blurx_FIFO_buf4_blur9_32_1_merged485_537
//	blurx_FIFO_buf4_blur9_32_1_merged485_538
//	blurx_FIFO_buf4_blur9_32_1_merged485_539
//	blurx_FIFO_buf4_blur9_32_1_merged485_540
//	blurx_FIFO_buf4_blur9_32_1_merged485_541
//	blurx_FIFO_buf4_blur9_32_1_merged485_542
//	blurx_FIFO_buf4_blur9_32_1_merged485_543
//	blurx_FIFO_buf4_blur9_32_1_merged485_544
//	blurx_FIFO_buf4_blur9_32_1_merged485_545
//	blurx_FIFO_buf4_blur9_32_1_merged485_546
//	blurx_FIFO_buf4_blur9_32_1_merged485_547
//	blurx_FIFO_buf4_blur9_32_1_merged485_548
//	blurx_FIFO_buf4_blur9_32_1_merged485_549
//	blurx_FIFO_buf4_blur9_32_1_merged485_550
//	blurx_FIFO_buf4_blur9_32_1_merged485_551
//	blurx_FIFO_buf4_blur9_32_1_merged485_552
//	blurx_FIFO_buf4_blur9_32_1_merged485_553
//	blurx_FIFO_buf4_blur9_32_1_merged485_554
//	blurx_FIFO_buf4_blur9_32_1_merged485_555
//	blurx_FIFO_buf4_blur9_32_1_merged485_556
//	blurx_FIFO_buf4_blur9_32_1_merged485_557
//	blurx_FIFO_buf4_blur9_32_1_merged485_558
//	blurx_FIFO_buf4_blur9_32_1_merged485_559
//	blurx_FIFO_buf4_blur9_32_1_merged485_560
//	blurx_FIFO_buf4_blur9_32_1_merged485_561
//	blurx_FIFO_buf4_blur9_32_1_merged485_562
//	blurx_FIFO_buf4_blur9_32_1_merged485_563
//	blurx_FIFO_buf4_blur9_32_1_merged485_564
//	blurx_FIFO_buf4_blur9_32_1_merged485_565
//	blurx_FIFO_buf4_blur9_32_1_merged485_566
//	blurx_FIFO_buf4_blur9_32_1_merged485_567
//	blurx_FIFO_buf4_blur9_32_1_merged485_568
//	blurx_FIFO_buf4_blur9_32_1_merged485_569
//	blurx_FIFO_buf4_blur9_32_1_merged485_570
//	blurx_FIFO_buf4_blur9_32_1_merged485_571
//	blurx_FIFO_buf4_blur9_32_1_merged485_572
//	blurx_FIFO_buf4_blur9_32_1_merged485_573
//	blurx_FIFO_buf4_blur9_32_1_merged485_574
//	blurx_FIFO_buf4_blur9_32_1_merged485_575
inline hw_uint<1536> blurx_FIFO_buf4_blur9_32_1_merged485_read_bundle_read(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blur9_32_0, int blur9_32_1, int dynamic_address) {
  // # of ports in bundle: 96
    // blurx_FIFO_buf4_blur9_32_1_merged485_480
    // blurx_FIFO_buf4_blur9_32_1_merged485_481
    // blurx_FIFO_buf4_blur9_32_1_merged485_482
    // blurx_FIFO_buf4_blur9_32_1_merged485_483
    // blurx_FIFO_buf4_blur9_32_1_merged485_484
    // blurx_FIFO_buf4_blur9_32_1_merged485_485
    // blurx_FIFO_buf4_blur9_32_1_merged485_486
    // blurx_FIFO_buf4_blur9_32_1_merged485_487
    // blurx_FIFO_buf4_blur9_32_1_merged485_488
    // blurx_FIFO_buf4_blur9_32_1_merged485_489
    // blurx_FIFO_buf4_blur9_32_1_merged485_490
    // blurx_FIFO_buf4_blur9_32_1_merged485_491
    // blurx_FIFO_buf4_blur9_32_1_merged485_492
    // blurx_FIFO_buf4_blur9_32_1_merged485_493
    // blurx_FIFO_buf4_blur9_32_1_merged485_494
    // blurx_FIFO_buf4_blur9_32_1_merged485_495
    // blurx_FIFO_buf4_blur9_32_1_merged485_496
    // blurx_FIFO_buf4_blur9_32_1_merged485_497
    // blurx_FIFO_buf4_blur9_32_1_merged485_498
    // blurx_FIFO_buf4_blur9_32_1_merged485_499
    // blurx_FIFO_buf4_blur9_32_1_merged485_500
    // blurx_FIFO_buf4_blur9_32_1_merged485_501
    // blurx_FIFO_buf4_blur9_32_1_merged485_502
    // blurx_FIFO_buf4_blur9_32_1_merged485_503
    // blurx_FIFO_buf4_blur9_32_1_merged485_504
    // blurx_FIFO_buf4_blur9_32_1_merged485_505
    // blurx_FIFO_buf4_blur9_32_1_merged485_506
    // blurx_FIFO_buf4_blur9_32_1_merged485_507
    // blurx_FIFO_buf4_blur9_32_1_merged485_508
    // blurx_FIFO_buf4_blur9_32_1_merged485_509
    // blurx_FIFO_buf4_blur9_32_1_merged485_510
    // blurx_FIFO_buf4_blur9_32_1_merged485_511
    // blurx_FIFO_buf4_blur9_32_1_merged485_512
    // blurx_FIFO_buf4_blur9_32_1_merged485_513
    // blurx_FIFO_buf4_blur9_32_1_merged485_514
    // blurx_FIFO_buf4_blur9_32_1_merged485_515
    // blurx_FIFO_buf4_blur9_32_1_merged485_516
    // blurx_FIFO_buf4_blur9_32_1_merged485_517
    // blurx_FIFO_buf4_blur9_32_1_merged485_518
    // blurx_FIFO_buf4_blur9_32_1_merged485_519
    // blurx_FIFO_buf4_blur9_32_1_merged485_520
    // blurx_FIFO_buf4_blur9_32_1_merged485_521
    // blurx_FIFO_buf4_blur9_32_1_merged485_522
    // blurx_FIFO_buf4_blur9_32_1_merged485_523
    // blurx_FIFO_buf4_blur9_32_1_merged485_524
    // blurx_FIFO_buf4_blur9_32_1_merged485_525
    // blurx_FIFO_buf4_blur9_32_1_merged485_526
    // blurx_FIFO_buf4_blur9_32_1_merged485_527
    // blurx_FIFO_buf4_blur9_32_1_merged485_528
    // blurx_FIFO_buf4_blur9_32_1_merged485_529
    // blurx_FIFO_buf4_blur9_32_1_merged485_530
    // blurx_FIFO_buf4_blur9_32_1_merged485_531
    // blurx_FIFO_buf4_blur9_32_1_merged485_532
    // blurx_FIFO_buf4_blur9_32_1_merged485_533
    // blurx_FIFO_buf4_blur9_32_1_merged485_534
    // blurx_FIFO_buf4_blur9_32_1_merged485_535
    // blurx_FIFO_buf4_blur9_32_1_merged485_536
    // blurx_FIFO_buf4_blur9_32_1_merged485_537
    // blurx_FIFO_buf4_blur9_32_1_merged485_538
    // blurx_FIFO_buf4_blur9_32_1_merged485_539
    // blurx_FIFO_buf4_blur9_32_1_merged485_540
    // blurx_FIFO_buf4_blur9_32_1_merged485_541
    // blurx_FIFO_buf4_blur9_32_1_merged485_542
    // blurx_FIFO_buf4_blur9_32_1_merged485_543
    // blurx_FIFO_buf4_blur9_32_1_merged485_544
    // blurx_FIFO_buf4_blur9_32_1_merged485_545
    // blurx_FIFO_buf4_blur9_32_1_merged485_546
    // blurx_FIFO_buf4_blur9_32_1_merged485_547
    // blurx_FIFO_buf4_blur9_32_1_merged485_548
    // blurx_FIFO_buf4_blur9_32_1_merged485_549
    // blurx_FIFO_buf4_blur9_32_1_merged485_550
    // blurx_FIFO_buf4_blur9_32_1_merged485_551
    // blurx_FIFO_buf4_blur9_32_1_merged485_552
    // blurx_FIFO_buf4_blur9_32_1_merged485_553
    // blurx_FIFO_buf4_blur9_32_1_merged485_554
    // blurx_FIFO_buf4_blur9_32_1_merged485_555
    // blurx_FIFO_buf4_blur9_32_1_merged485_556
    // blurx_FIFO_buf4_blur9_32_1_merged485_557
    // blurx_FIFO_buf4_blur9_32_1_merged485_558
    // blurx_FIFO_buf4_blur9_32_1_merged485_559
    // blurx_FIFO_buf4_blur9_32_1_merged485_560
    // blurx_FIFO_buf4_blur9_32_1_merged485_561
    // blurx_FIFO_buf4_blur9_32_1_merged485_562
    // blurx_FIFO_buf4_blur9_32_1_merged485_563
    // blurx_FIFO_buf4_blur9_32_1_merged485_564
    // blurx_FIFO_buf4_blur9_32_1_merged485_565
    // blurx_FIFO_buf4_blur9_32_1_merged485_566
    // blurx_FIFO_buf4_blur9_32_1_merged485_567
    // blurx_FIFO_buf4_blur9_32_1_merged485_568
    // blurx_FIFO_buf4_blur9_32_1_merged485_569
    // blurx_FIFO_buf4_blur9_32_1_merged485_570
    // blurx_FIFO_buf4_blur9_32_1_merged485_571
    // blurx_FIFO_buf4_blur9_32_1_merged485_572
    // blurx_FIFO_buf4_blur9_32_1_merged485_573
    // blurx_FIFO_buf4_blur9_32_1_merged485_574
    // blurx_FIFO_buf4_blur9_32_1_merged485_575

	hw_uint<1536> result;
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_480_res = blurx_FIFO_buf4_blur9_32_1_merged485_480_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<0, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_480_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_481_res = blurx_FIFO_buf4_blur9_32_1_merged485_481_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<16, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_481_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_482_res = blurx_FIFO_buf4_blur9_32_1_merged485_482_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<32, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_482_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_483_res = blurx_FIFO_buf4_blur9_32_1_merged485_483_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<48, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_483_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_484_res = blurx_FIFO_buf4_blur9_32_1_merged485_484_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<64, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_484_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_485_res = blurx_FIFO_buf4_blur9_32_1_merged485_485_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<80, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_485_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_486_res = blurx_FIFO_buf4_blur9_32_1_merged485_486_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<96, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_486_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_487_res = blurx_FIFO_buf4_blur9_32_1_merged485_487_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<112, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_487_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_488_res = blurx_FIFO_buf4_blur9_32_1_merged485_488_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<128, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_488_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_489_res = blurx_FIFO_buf4_blur9_32_1_merged485_489_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<144, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_489_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_490_res = blurx_FIFO_buf4_blur9_32_1_merged485_490_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<160, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_490_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_491_res = blurx_FIFO_buf4_blur9_32_1_merged485_491_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<176, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_491_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_492_res = blurx_FIFO_buf4_blur9_32_1_merged485_492_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<192, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_492_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_493_res = blurx_FIFO_buf4_blur9_32_1_merged485_493_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<208, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_493_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_494_res = blurx_FIFO_buf4_blur9_32_1_merged485_494_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<224, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_494_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_495_res = blurx_FIFO_buf4_blur9_32_1_merged485_495_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<240, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_495_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_496_res = blurx_FIFO_buf4_blur9_32_1_merged485_496_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<256, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_496_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_497_res = blurx_FIFO_buf4_blur9_32_1_merged485_497_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<272, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_497_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_498_res = blurx_FIFO_buf4_blur9_32_1_merged485_498_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<288, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_498_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_499_res = blurx_FIFO_buf4_blur9_32_1_merged485_499_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<304, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_499_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_500_res = blurx_FIFO_buf4_blur9_32_1_merged485_500_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<320, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_500_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_501_res = blurx_FIFO_buf4_blur9_32_1_merged485_501_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<336, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_501_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_502_res = blurx_FIFO_buf4_blur9_32_1_merged485_502_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<352, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_502_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_503_res = blurx_FIFO_buf4_blur9_32_1_merged485_503_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<368, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_503_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_504_res = blurx_FIFO_buf4_blur9_32_1_merged485_504_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<384, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_504_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_505_res = blurx_FIFO_buf4_blur9_32_1_merged485_505_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<400, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_505_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_506_res = blurx_FIFO_buf4_blur9_32_1_merged485_506_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<416, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_506_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_507_res = blurx_FIFO_buf4_blur9_32_1_merged485_507_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<432, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_507_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_508_res = blurx_FIFO_buf4_blur9_32_1_merged485_508_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<448, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_508_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_509_res = blurx_FIFO_buf4_blur9_32_1_merged485_509_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<464, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_509_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_510_res = blurx_FIFO_buf4_blur9_32_1_merged485_510_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<480, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_510_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_511_res = blurx_FIFO_buf4_blur9_32_1_merged485_511_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<496, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_511_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_512_res = blurx_FIFO_buf4_blur9_32_1_merged485_512_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<512, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_512_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_513_res = blurx_FIFO_buf4_blur9_32_1_merged485_513_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<528, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_513_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_514_res = blurx_FIFO_buf4_blur9_32_1_merged485_514_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<544, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_514_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_515_res = blurx_FIFO_buf4_blur9_32_1_merged485_515_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<560, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_515_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_516_res = blurx_FIFO_buf4_blur9_32_1_merged485_516_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<576, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_516_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_517_res = blurx_FIFO_buf4_blur9_32_1_merged485_517_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<592, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_517_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_518_res = blurx_FIFO_buf4_blur9_32_1_merged485_518_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<608, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_518_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_519_res = blurx_FIFO_buf4_blur9_32_1_merged485_519_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<624, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_519_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_520_res = blurx_FIFO_buf4_blur9_32_1_merged485_520_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<640, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_520_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_521_res = blurx_FIFO_buf4_blur9_32_1_merged485_521_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<656, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_521_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_522_res = blurx_FIFO_buf4_blur9_32_1_merged485_522_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<672, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_522_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_523_res = blurx_FIFO_buf4_blur9_32_1_merged485_523_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<688, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_523_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_524_res = blurx_FIFO_buf4_blur9_32_1_merged485_524_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<704, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_524_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_525_res = blurx_FIFO_buf4_blur9_32_1_merged485_525_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<720, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_525_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_526_res = blurx_FIFO_buf4_blur9_32_1_merged485_526_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<736, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_526_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_527_res = blurx_FIFO_buf4_blur9_32_1_merged485_527_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<752, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_527_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_528_res = blurx_FIFO_buf4_blur9_32_1_merged485_528_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<768, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_528_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_529_res = blurx_FIFO_buf4_blur9_32_1_merged485_529_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<784, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_529_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_530_res = blurx_FIFO_buf4_blur9_32_1_merged485_530_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<800, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_530_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_531_res = blurx_FIFO_buf4_blur9_32_1_merged485_531_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<816, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_531_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_532_res = blurx_FIFO_buf4_blur9_32_1_merged485_532_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<832, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_532_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_533_res = blurx_FIFO_buf4_blur9_32_1_merged485_533_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<848, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_533_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_534_res = blurx_FIFO_buf4_blur9_32_1_merged485_534_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<864, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_534_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_535_res = blurx_FIFO_buf4_blur9_32_1_merged485_535_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<880, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_535_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_536_res = blurx_FIFO_buf4_blur9_32_1_merged485_536_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<896, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_536_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_537_res = blurx_FIFO_buf4_blur9_32_1_merged485_537_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<912, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_537_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_538_res = blurx_FIFO_buf4_blur9_32_1_merged485_538_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<928, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_538_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_539_res = blurx_FIFO_buf4_blur9_32_1_merged485_539_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<944, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_539_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_540_res = blurx_FIFO_buf4_blur9_32_1_merged485_540_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<960, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_540_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_541_res = blurx_FIFO_buf4_blur9_32_1_merged485_541_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<976, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_541_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_542_res = blurx_FIFO_buf4_blur9_32_1_merged485_542_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<992, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_542_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_543_res = blurx_FIFO_buf4_blur9_32_1_merged485_543_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1008, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_543_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_544_res = blurx_FIFO_buf4_blur9_32_1_merged485_544_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1024, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_544_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_545_res = blurx_FIFO_buf4_blur9_32_1_merged485_545_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1040, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_545_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_546_res = blurx_FIFO_buf4_blur9_32_1_merged485_546_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1056, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_546_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_547_res = blurx_FIFO_buf4_blur9_32_1_merged485_547_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1072, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_547_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_548_res = blurx_FIFO_buf4_blur9_32_1_merged485_548_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1088, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_548_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_549_res = blurx_FIFO_buf4_blur9_32_1_merged485_549_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1104, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_549_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_550_res = blurx_FIFO_buf4_blur9_32_1_merged485_550_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1120, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_550_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_551_res = blurx_FIFO_buf4_blur9_32_1_merged485_551_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1136, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_551_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_552_res = blurx_FIFO_buf4_blur9_32_1_merged485_552_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1152, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_552_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_553_res = blurx_FIFO_buf4_blur9_32_1_merged485_553_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1168, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_553_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_554_res = blurx_FIFO_buf4_blur9_32_1_merged485_554_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1184, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_554_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_555_res = blurx_FIFO_buf4_blur9_32_1_merged485_555_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1200, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_555_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_556_res = blurx_FIFO_buf4_blur9_32_1_merged485_556_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1216, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_556_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_557_res = blurx_FIFO_buf4_blur9_32_1_merged485_557_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1232, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_557_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_558_res = blurx_FIFO_buf4_blur9_32_1_merged485_558_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1248, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_558_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_559_res = blurx_FIFO_buf4_blur9_32_1_merged485_559_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1264, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_559_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_560_res = blurx_FIFO_buf4_blur9_32_1_merged485_560_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1280, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_560_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_561_res = blurx_FIFO_buf4_blur9_32_1_merged485_561_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1296, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_561_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_562_res = blurx_FIFO_buf4_blur9_32_1_merged485_562_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1312, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_562_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_563_res = blurx_FIFO_buf4_blur9_32_1_merged485_563_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1328, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_563_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_564_res = blurx_FIFO_buf4_blur9_32_1_merged485_564_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1344, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_564_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_565_res = blurx_FIFO_buf4_blur9_32_1_merged485_565_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1360, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_565_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_566_res = blurx_FIFO_buf4_blur9_32_1_merged485_566_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1376, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_566_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_567_res = blurx_FIFO_buf4_blur9_32_1_merged485_567_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1392, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_567_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_568_res = blurx_FIFO_buf4_blur9_32_1_merged485_568_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1408, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_568_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_569_res = blurx_FIFO_buf4_blur9_32_1_merged485_569_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1424, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_569_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_570_res = blurx_FIFO_buf4_blur9_32_1_merged485_570_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1440, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_570_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_571_res = blurx_FIFO_buf4_blur9_32_1_merged485_571_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1456, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_571_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_572_res = blurx_FIFO_buf4_blur9_32_1_merged485_572_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1472, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_572_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_573_res = blurx_FIFO_buf4_blur9_32_1_merged485_573_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1488, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_573_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_574_res = blurx_FIFO_buf4_blur9_32_1_merged485_574_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1504, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_574_res);
	hw_uint<16> blurx_FIFO_buf4_blur9_32_1_merged485_575_res = blurx_FIFO_buf4_blur9_32_1_merged485_575_select(blurx_FIFO_buf4, root, blur9_32_0, blur9_32_1, dynamic_address);
	set_at<1520, 1536>(result, blurx_FIFO_buf4_blur9_32_1_merged485_575_res);
	return result;
}

// blurx_to_gp_00_ld5_merged487_write
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222
//	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223
inline void blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_write_bundle_write(hw_uint<512>& blurx_to_gp_00_ld5_merged487_write, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int root, int blurx_to_gp_00_ld6, int blurx_to_gp_00_ld5, int dynamic_address) {
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_res = blurx_to_gp_00_ld5_merged487_write.extract<0, 15>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_192_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_res = blurx_to_gp_00_ld5_merged487_write.extract<16, 31>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_193_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_res = blurx_to_gp_00_ld5_merged487_write.extract<32, 47>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_194_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_res = blurx_to_gp_00_ld5_merged487_write.extract<48, 63>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_195_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_res = blurx_to_gp_00_ld5_merged487_write.extract<64, 79>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_196_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_res = blurx_to_gp_00_ld5_merged487_write.extract<80, 95>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_197_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_res = blurx_to_gp_00_ld5_merged487_write.extract<96, 111>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_198_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_res = blurx_to_gp_00_ld5_merged487_write.extract<112, 127>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_199_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_res = blurx_to_gp_00_ld5_merged487_write.extract<128, 143>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_200_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_res = blurx_to_gp_00_ld5_merged487_write.extract<144, 159>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_201_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_res = blurx_to_gp_00_ld5_merged487_write.extract<160, 175>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_202_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_res = blurx_to_gp_00_ld5_merged487_write.extract<176, 191>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_203_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_res = blurx_to_gp_00_ld5_merged487_write.extract<192, 207>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_204_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_res = blurx_to_gp_00_ld5_merged487_write.extract<208, 223>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_205_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_res = blurx_to_gp_00_ld5_merged487_write.extract<224, 239>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_206_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_res = blurx_to_gp_00_ld5_merged487_write.extract<240, 255>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_207_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_res = blurx_to_gp_00_ld5_merged487_write.extract<256, 271>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_208_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_res = blurx_to_gp_00_ld5_merged487_write.extract<272, 287>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_209_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_res = blurx_to_gp_00_ld5_merged487_write.extract<288, 303>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_210_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_res = blurx_to_gp_00_ld5_merged487_write.extract<304, 319>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_211_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_res = blurx_to_gp_00_ld5_merged487_write.extract<320, 335>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_212_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_res = blurx_to_gp_00_ld5_merged487_write.extract<336, 351>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_213_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_res = blurx_to_gp_00_ld5_merged487_write.extract<352, 367>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_214_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_res = blurx_to_gp_00_ld5_merged487_write.extract<368, 383>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_215_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_res = blurx_to_gp_00_ld5_merged487_write.extract<384, 399>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_216_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_res = blurx_to_gp_00_ld5_merged487_write.extract<400, 415>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_217_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_res = blurx_to_gp_00_ld5_merged487_write.extract<416, 431>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_218_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_res = blurx_to_gp_00_ld5_merged487_write.extract<432, 447>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_219_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_res = blurx_to_gp_00_ld5_merged487_write.extract<448, 463>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_220_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_res = blurx_to_gp_00_ld5_merged487_write.extract<464, 479>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_221_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_res = blurx_to_gp_00_ld5_merged487_write.extract<480, 495>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_222_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
	hw_uint<16> blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_res = blurx_to_gp_00_ld5_merged487_write.extract<496, 511>();
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_write(blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_223_res, blurx_FIFO_buf4, root, blurx_to_gp_00_ld6, blurx_to_gp_00_ld5, dynamic_address);
}

struct input_input_1_merged475_132_to_input_input_ld9_merged480_100_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_133_to_input_input_ld9_merged480_101_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_134_to_input_input_ld9_merged480_102_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_135_to_input_input_ld9_merged480_103_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_136_to_input_input_ld9_merged480_104_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_137_to_input_input_ld9_merged480_105_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_138_to_input_input_ld9_merged480_106_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_139_to_input_input_ld9_merged480_107_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_140_to_input_input_ld9_merged480_108_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_141_to_input_input_ld9_merged480_109_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_142_to_input_input_ld9_merged480_110_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_143_to_input_input_ld9_merged480_111_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_144_to_input_input_ld9_merged480_112_cache {
	// RAM Box: {[16, 1936], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_145_to_input_input_ld9_merged480_113_cache {
	// RAM Box: {[17, 1937], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_146_to_input_input_ld9_merged480_114_cache {
	// RAM Box: {[18, 1938], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_147_to_input_input_ld9_merged480_115_cache {
	// RAM Box: {[19, 1939], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_148_to_input_input_ld9_merged480_116_cache {
	// RAM Box: {[20, 1940], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_149_to_input_input_ld9_merged480_117_cache {
	// RAM Box: {[21, 1941], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_150_to_input_input_ld9_merged480_118_cache {
	// RAM Box: {[22, 1942], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_151_to_input_input_ld9_merged480_119_cache {
	// RAM Box: {[23, 1943], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_152_to_input_input_ld9_merged480_120_cache {
	// RAM Box: {[24, 1944], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_153_to_input_input_ld9_merged480_121_cache {
	// RAM Box: {[25, 1945], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_154_to_input_input_ld9_merged480_122_cache {
	// RAM Box: {[26, 1946], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_155_to_input_input_ld9_merged480_123_cache {
	// RAM Box: {[27, 1947], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_156_to_input_input_ld9_merged480_124_cache {
	// RAM Box: {[28, 1948], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_157_to_input_input_ld9_merged480_125_cache {
	// RAM Box: {[29, 1949], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_158_to_input_input_ld9_merged480_126_cache {
	// RAM Box: {[30, 1950], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_159_to_input_input_ld9_merged480_127_cache {
	// RAM Box: {[31, 1951], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_128_to_input_input_ld9_merged480_96_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_129_to_input_input_ld9_merged480_97_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_130_to_input_input_ld9_merged480_98_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged475_131_to_input_input_ld9_merged480_99_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  // Reader addrs...
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[4 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[5 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[6 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[7 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[8 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[9 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[10 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[11 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[12 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[13 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[14 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[15 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[16 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[17 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[18 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[19 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[20 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[21 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[22 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[23 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[24 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[25 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[26 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[27 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[28 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[29 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[30 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[31 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[1 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[2 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
    // { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[3 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // # of banks: 32
  input_input_1_merged475_132_to_input_input_ld9_merged480_100_cache input_input_1_merged475_132_to_input_input_ld9_merged480_100;
  input_input_1_merged475_133_to_input_input_ld9_merged480_101_cache input_input_1_merged475_133_to_input_input_ld9_merged480_101;
  input_input_1_merged475_134_to_input_input_ld9_merged480_102_cache input_input_1_merged475_134_to_input_input_ld9_merged480_102;
  input_input_1_merged475_135_to_input_input_ld9_merged480_103_cache input_input_1_merged475_135_to_input_input_ld9_merged480_103;
  input_input_1_merged475_136_to_input_input_ld9_merged480_104_cache input_input_1_merged475_136_to_input_input_ld9_merged480_104;
  input_input_1_merged475_137_to_input_input_ld9_merged480_105_cache input_input_1_merged475_137_to_input_input_ld9_merged480_105;
  input_input_1_merged475_138_to_input_input_ld9_merged480_106_cache input_input_1_merged475_138_to_input_input_ld9_merged480_106;
  input_input_1_merged475_139_to_input_input_ld9_merged480_107_cache input_input_1_merged475_139_to_input_input_ld9_merged480_107;
  input_input_1_merged475_140_to_input_input_ld9_merged480_108_cache input_input_1_merged475_140_to_input_input_ld9_merged480_108;
  input_input_1_merged475_141_to_input_input_ld9_merged480_109_cache input_input_1_merged475_141_to_input_input_ld9_merged480_109;
  input_input_1_merged475_142_to_input_input_ld9_merged480_110_cache input_input_1_merged475_142_to_input_input_ld9_merged480_110;
  input_input_1_merged475_143_to_input_input_ld9_merged480_111_cache input_input_1_merged475_143_to_input_input_ld9_merged480_111;
  input_input_1_merged475_144_to_input_input_ld9_merged480_112_cache input_input_1_merged475_144_to_input_input_ld9_merged480_112;
  input_input_1_merged475_145_to_input_input_ld9_merged480_113_cache input_input_1_merged475_145_to_input_input_ld9_merged480_113;
  input_input_1_merged475_146_to_input_input_ld9_merged480_114_cache input_input_1_merged475_146_to_input_input_ld9_merged480_114;
  input_input_1_merged475_147_to_input_input_ld9_merged480_115_cache input_input_1_merged475_147_to_input_input_ld9_merged480_115;
  input_input_1_merged475_148_to_input_input_ld9_merged480_116_cache input_input_1_merged475_148_to_input_input_ld9_merged480_116;
  input_input_1_merged475_149_to_input_input_ld9_merged480_117_cache input_input_1_merged475_149_to_input_input_ld9_merged480_117;
  input_input_1_merged475_150_to_input_input_ld9_merged480_118_cache input_input_1_merged475_150_to_input_input_ld9_merged480_118;
  input_input_1_merged475_151_to_input_input_ld9_merged480_119_cache input_input_1_merged475_151_to_input_input_ld9_merged480_119;
  input_input_1_merged475_152_to_input_input_ld9_merged480_120_cache input_input_1_merged475_152_to_input_input_ld9_merged480_120;
  input_input_1_merged475_153_to_input_input_ld9_merged480_121_cache input_input_1_merged475_153_to_input_input_ld9_merged480_121;
  input_input_1_merged475_154_to_input_input_ld9_merged480_122_cache input_input_1_merged475_154_to_input_input_ld9_merged480_122;
  input_input_1_merged475_155_to_input_input_ld9_merged480_123_cache input_input_1_merged475_155_to_input_input_ld9_merged480_123;
  input_input_1_merged475_156_to_input_input_ld9_merged480_124_cache input_input_1_merged475_156_to_input_input_ld9_merged480_124;
  input_input_1_merged475_157_to_input_input_ld9_merged480_125_cache input_input_1_merged475_157_to_input_input_ld9_merged480_125;
  input_input_1_merged475_158_to_input_input_ld9_merged480_126_cache input_input_1_merged475_158_to_input_input_ld9_merged480_126;
  input_input_1_merged475_159_to_input_input_ld9_merged480_127_cache input_input_1_merged475_159_to_input_input_ld9_merged480_127;
  input_input_1_merged475_128_to_input_input_ld9_merged480_96_cache input_input_1_merged475_128_to_input_input_ld9_merged480_96;
  input_input_1_merged475_129_to_input_input_ld9_merged480_97_cache input_input_1_merged475_129_to_input_input_ld9_merged480_97;
  input_input_1_merged475_130_to_input_input_ld9_merged480_98_cache input_input_1_merged475_130_to_input_input_ld9_merged480_98;
  input_input_1_merged475_131_to_input_input_ld9_merged480_99_cache input_input_1_merged475_131_to_input_input_ld9_merged480_99;
};



inline void input_input_1_merged475_128_write(hw_uint<16>& input_input_1_merged475_128, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_128_to_input_input_ld9_merged480_96.push(input_input_1_merged475_128);
}

inline void input_input_1_merged475_129_write(hw_uint<16>& input_input_1_merged475_129, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_129_to_input_input_ld9_merged480_97.push(input_input_1_merged475_129);
}

inline void input_input_1_merged475_130_write(hw_uint<16>& input_input_1_merged475_130, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_130_to_input_input_ld9_merged480_98.push(input_input_1_merged475_130);
}

inline void input_input_1_merged475_131_write(hw_uint<16>& input_input_1_merged475_131, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_131_to_input_input_ld9_merged480_99.push(input_input_1_merged475_131);
}

inline void input_input_1_merged475_132_write(hw_uint<16>& input_input_1_merged475_132, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_132_to_input_input_ld9_merged480_100.push(input_input_1_merged475_132);
}

inline void input_input_1_merged475_133_write(hw_uint<16>& input_input_1_merged475_133, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_133_to_input_input_ld9_merged480_101.push(input_input_1_merged475_133);
}

inline void input_input_1_merged475_134_write(hw_uint<16>& input_input_1_merged475_134, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_134_to_input_input_ld9_merged480_102.push(input_input_1_merged475_134);
}

inline void input_input_1_merged475_135_write(hw_uint<16>& input_input_1_merged475_135, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_135_to_input_input_ld9_merged480_103.push(input_input_1_merged475_135);
}

inline void input_input_1_merged475_136_write(hw_uint<16>& input_input_1_merged475_136, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_136_to_input_input_ld9_merged480_104.push(input_input_1_merged475_136);
}

inline void input_input_1_merged475_137_write(hw_uint<16>& input_input_1_merged475_137, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_137_to_input_input_ld9_merged480_105.push(input_input_1_merged475_137);
}

inline void input_input_1_merged475_138_write(hw_uint<16>& input_input_1_merged475_138, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_138_to_input_input_ld9_merged480_106.push(input_input_1_merged475_138);
}

inline void input_input_1_merged475_139_write(hw_uint<16>& input_input_1_merged475_139, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_139_to_input_input_ld9_merged480_107.push(input_input_1_merged475_139);
}

inline void input_input_1_merged475_140_write(hw_uint<16>& input_input_1_merged475_140, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_140_to_input_input_ld9_merged480_108.push(input_input_1_merged475_140);
}

inline void input_input_1_merged475_141_write(hw_uint<16>& input_input_1_merged475_141, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_141_to_input_input_ld9_merged480_109.push(input_input_1_merged475_141);
}

inline void input_input_1_merged475_142_write(hw_uint<16>& input_input_1_merged475_142, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_142_to_input_input_ld9_merged480_110.push(input_input_1_merged475_142);
}

inline void input_input_1_merged475_143_write(hw_uint<16>& input_input_1_merged475_143, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_143_to_input_input_ld9_merged480_111.push(input_input_1_merged475_143);
}

inline void input_input_1_merged475_144_write(hw_uint<16>& input_input_1_merged475_144, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_144_to_input_input_ld9_merged480_112.push(input_input_1_merged475_144);
}

inline void input_input_1_merged475_145_write(hw_uint<16>& input_input_1_merged475_145, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_145_to_input_input_ld9_merged480_113.push(input_input_1_merged475_145);
}

inline void input_input_1_merged475_146_write(hw_uint<16>& input_input_1_merged475_146, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_146_to_input_input_ld9_merged480_114.push(input_input_1_merged475_146);
}

inline void input_input_1_merged475_147_write(hw_uint<16>& input_input_1_merged475_147, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_147_to_input_input_ld9_merged480_115.push(input_input_1_merged475_147);
}

inline void input_input_1_merged475_148_write(hw_uint<16>& input_input_1_merged475_148, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_148_to_input_input_ld9_merged480_116.push(input_input_1_merged475_148);
}

inline void input_input_1_merged475_149_write(hw_uint<16>& input_input_1_merged475_149, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_149_to_input_input_ld9_merged480_117.push(input_input_1_merged475_149);
}

inline void input_input_1_merged475_150_write(hw_uint<16>& input_input_1_merged475_150, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_150_to_input_input_ld9_merged480_118.push(input_input_1_merged475_150);
}

inline void input_input_1_merged475_151_write(hw_uint<16>& input_input_1_merged475_151, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_151_to_input_input_ld9_merged480_119.push(input_input_1_merged475_151);
}

inline void input_input_1_merged475_152_write(hw_uint<16>& input_input_1_merged475_152, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_152_to_input_input_ld9_merged480_120.push(input_input_1_merged475_152);
}

inline void input_input_1_merged475_153_write(hw_uint<16>& input_input_1_merged475_153, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_153_to_input_input_ld9_merged480_121.push(input_input_1_merged475_153);
}

inline void input_input_1_merged475_154_write(hw_uint<16>& input_input_1_merged475_154, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_154_to_input_input_ld9_merged480_122.push(input_input_1_merged475_154);
}

inline void input_input_1_merged475_155_write(hw_uint<16>& input_input_1_merged475_155, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_155_to_input_input_ld9_merged480_123.push(input_input_1_merged475_155);
}

inline void input_input_1_merged475_156_write(hw_uint<16>& input_input_1_merged475_156, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_156_to_input_input_ld9_merged480_124.push(input_input_1_merged475_156);
}

inline void input_input_1_merged475_157_write(hw_uint<16>& input_input_1_merged475_157, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_157_to_input_input_ld9_merged480_125.push(input_input_1_merged475_157);
}

inline void input_input_1_merged475_158_write(hw_uint<16>& input_input_1_merged475_158, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_158_to_input_input_ld9_merged480_126.push(input_input_1_merged475_158);
}

inline void input_input_1_merged475_159_write(hw_uint<16>& input_input_1_merged475_159, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged475_159_to_input_input_ld9_merged480_127.push(input_input_1_merged475_159);
}

inline hw_uint<16> input_input_ld9_merged480_100_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_100 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[4 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_132 = input.input_input_1_merged475_132_to_input_input_ld9_merged480_100.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_132;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_101_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_101 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[5 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_133 = input.input_input_1_merged475_133_to_input_input_ld9_merged480_101.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_133;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_102_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_102 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[6 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_134 = input.input_input_1_merged475_134_to_input_input_ld9_merged480_102.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_134;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_103_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_103 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[7 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_135 = input.input_input_1_merged475_135_to_input_input_ld9_merged480_103.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_135;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_104_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_104 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[8 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_136 = input.input_input_1_merged475_136_to_input_input_ld9_merged480_104.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_136;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_105_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_105 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[9 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_137 = input.input_input_1_merged475_137_to_input_input_ld9_merged480_105.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_137;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_106_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_106 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[10 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_138 = input.input_input_1_merged475_138_to_input_input_ld9_merged480_106.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_138;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_107_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_107 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[11 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_139 = input.input_input_1_merged475_139_to_input_input_ld9_merged480_107.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_139;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_108_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_108 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[12 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_140 = input.input_input_1_merged475_140_to_input_input_ld9_merged480_108.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_140;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_109_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_109 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[13 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_141 = input.input_input_1_merged475_141_to_input_input_ld9_merged480_109.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_141;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_110_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_110 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[14 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_142 = input.input_input_1_merged475_142_to_input_input_ld9_merged480_110.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_142;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_111_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_111 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[15 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_143 = input.input_input_1_merged475_143_to_input_input_ld9_merged480_111.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_143;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_112_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_112 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[16 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_144 = input.input_input_1_merged475_144_to_input_input_ld9_merged480_112.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_144;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_113_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_113 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[17 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_145 = input.input_input_1_merged475_145_to_input_input_ld9_merged480_113.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_145;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_114_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_114 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[18 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_146 = input.input_input_1_merged475_146_to_input_input_ld9_merged480_114.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_146;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_115_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_115 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[19 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_147 = input.input_input_1_merged475_147_to_input_input_ld9_merged480_115.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_147;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_116_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_116 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[20 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_148 = input.input_input_1_merged475_148_to_input_input_ld9_merged480_116.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_148;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_117_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_117 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[21 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_149 = input.input_input_1_merged475_149_to_input_input_ld9_merged480_117.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_149;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_118_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_118 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[22 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_150 = input.input_input_1_merged475_150_to_input_input_ld9_merged480_118.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_150;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_119_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_119 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[23 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_151 = input.input_input_1_merged475_151_to_input_input_ld9_merged480_119.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_151;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_120_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_120 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[24 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_152 = input.input_input_1_merged475_152_to_input_input_ld9_merged480_120.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_152;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_121_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_121 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[25 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_153 = input.input_input_1_merged475_153_to_input_input_ld9_merged480_121.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_153;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_122_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_122 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[26 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_154 = input.input_input_1_merged475_154_to_input_input_ld9_merged480_122.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_154;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_123_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_123 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[27 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_155 = input.input_input_1_merged475_155_to_input_input_ld9_merged480_123.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_155;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_124_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_124 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[28 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_156 = input.input_input_1_merged475_156_to_input_input_ld9_merged480_124.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_156;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_125_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_125 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[29 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_157 = input.input_input_1_merged475_157_to_input_input_ld9_merged480_125.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_157;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_126_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_126 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[30 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_158 = input.input_input_1_merged475_158_to_input_input_ld9_merged480_126.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_158;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_127_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_127 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[31 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_159 = input.input_input_1_merged475_159_to_input_input_ld9_merged480_127.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_159;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_96_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_96 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_128 = input.input_input_1_merged475_128_to_input_input_ld9_merged480_96.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_128;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_97_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_97 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[1 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_129 = input.input_input_1_merged475_129_to_input_input_ld9_merged480_97.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_129;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_98_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_98 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[2 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_130 = input.input_input_1_merged475_130_to_input_input_ld9_merged480_98.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_130;
  return 0;
}

inline hw_uint<16> input_input_ld9_merged480_99_select(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld9_merged480_99 read pattern: { input_ld9_merged480[root = 0, input_ld10, input_ld9] -> input[3 + 32input_ld9, input_ld10] : 0 <= input_ld10 <= 1081 and 0 <= input_ld9 <= 60 }
  // Read schedule : { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged475_131 = input.input_input_1_merged475_131_to_input_input_ld9_merged480_99.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged475_131;
  return 0;
}

// # of bundles = 2
// input_1_merged475_write
//	input_input_1_merged475_128
//	input_input_1_merged475_129
//	input_input_1_merged475_130
//	input_input_1_merged475_131
//	input_input_1_merged475_132
//	input_input_1_merged475_133
//	input_input_1_merged475_134
//	input_input_1_merged475_135
//	input_input_1_merged475_136
//	input_input_1_merged475_137
//	input_input_1_merged475_138
//	input_input_1_merged475_139
//	input_input_1_merged475_140
//	input_input_1_merged475_141
//	input_input_1_merged475_142
//	input_input_1_merged475_143
//	input_input_1_merged475_144
//	input_input_1_merged475_145
//	input_input_1_merged475_146
//	input_input_1_merged475_147
//	input_input_1_merged475_148
//	input_input_1_merged475_149
//	input_input_1_merged475_150
//	input_input_1_merged475_151
//	input_input_1_merged475_152
//	input_input_1_merged475_153
//	input_input_1_merged475_154
//	input_input_1_merged475_155
//	input_input_1_merged475_156
//	input_input_1_merged475_157
//	input_input_1_merged475_158
//	input_input_1_merged475_159
inline void input_input_1_merged475_write_bundle_write(hw_uint<512>& input_1_merged475_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged475_128_res = input_1_merged475_write.extract<0, 15>();
	input_input_1_merged475_128_write(input_input_1_merged475_128_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_129_res = input_1_merged475_write.extract<16, 31>();
	input_input_1_merged475_129_write(input_input_1_merged475_129_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_130_res = input_1_merged475_write.extract<32, 47>();
	input_input_1_merged475_130_write(input_input_1_merged475_130_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_131_res = input_1_merged475_write.extract<48, 63>();
	input_input_1_merged475_131_write(input_input_1_merged475_131_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_132_res = input_1_merged475_write.extract<64, 79>();
	input_input_1_merged475_132_write(input_input_1_merged475_132_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_133_res = input_1_merged475_write.extract<80, 95>();
	input_input_1_merged475_133_write(input_input_1_merged475_133_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_134_res = input_1_merged475_write.extract<96, 111>();
	input_input_1_merged475_134_write(input_input_1_merged475_134_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_135_res = input_1_merged475_write.extract<112, 127>();
	input_input_1_merged475_135_write(input_input_1_merged475_135_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_136_res = input_1_merged475_write.extract<128, 143>();
	input_input_1_merged475_136_write(input_input_1_merged475_136_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_137_res = input_1_merged475_write.extract<144, 159>();
	input_input_1_merged475_137_write(input_input_1_merged475_137_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_138_res = input_1_merged475_write.extract<160, 175>();
	input_input_1_merged475_138_write(input_input_1_merged475_138_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_139_res = input_1_merged475_write.extract<176, 191>();
	input_input_1_merged475_139_write(input_input_1_merged475_139_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_140_res = input_1_merged475_write.extract<192, 207>();
	input_input_1_merged475_140_write(input_input_1_merged475_140_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_141_res = input_1_merged475_write.extract<208, 223>();
	input_input_1_merged475_141_write(input_input_1_merged475_141_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_142_res = input_1_merged475_write.extract<224, 239>();
	input_input_1_merged475_142_write(input_input_1_merged475_142_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_143_res = input_1_merged475_write.extract<240, 255>();
	input_input_1_merged475_143_write(input_input_1_merged475_143_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_144_res = input_1_merged475_write.extract<256, 271>();
	input_input_1_merged475_144_write(input_input_1_merged475_144_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_145_res = input_1_merged475_write.extract<272, 287>();
	input_input_1_merged475_145_write(input_input_1_merged475_145_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_146_res = input_1_merged475_write.extract<288, 303>();
	input_input_1_merged475_146_write(input_input_1_merged475_146_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_147_res = input_1_merged475_write.extract<304, 319>();
	input_input_1_merged475_147_write(input_input_1_merged475_147_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_148_res = input_1_merged475_write.extract<320, 335>();
	input_input_1_merged475_148_write(input_input_1_merged475_148_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_149_res = input_1_merged475_write.extract<336, 351>();
	input_input_1_merged475_149_write(input_input_1_merged475_149_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_150_res = input_1_merged475_write.extract<352, 367>();
	input_input_1_merged475_150_write(input_input_1_merged475_150_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_151_res = input_1_merged475_write.extract<368, 383>();
	input_input_1_merged475_151_write(input_input_1_merged475_151_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_152_res = input_1_merged475_write.extract<384, 399>();
	input_input_1_merged475_152_write(input_input_1_merged475_152_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_153_res = input_1_merged475_write.extract<400, 415>();
	input_input_1_merged475_153_write(input_input_1_merged475_153_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_154_res = input_1_merged475_write.extract<416, 431>();
	input_input_1_merged475_154_write(input_input_1_merged475_154_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_155_res = input_1_merged475_write.extract<432, 447>();
	input_input_1_merged475_155_write(input_input_1_merged475_155_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_156_res = input_1_merged475_write.extract<448, 463>();
	input_input_1_merged475_156_write(input_input_1_merged475_156_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_157_res = input_1_merged475_write.extract<464, 479>();
	input_input_1_merged475_157_write(input_input_1_merged475_157_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_158_res = input_1_merged475_write.extract<480, 495>();
	input_input_1_merged475_158_write(input_input_1_merged475_158_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged475_159_res = input_1_merged475_write.extract<496, 511>();
	input_input_1_merged475_159_write(input_input_1_merged475_159_res, input, root, input_0, input_1, dynamic_address);
}

// input_ld9_merged480_read
//	input_input_ld9_merged480_96
//	input_input_ld9_merged480_97
//	input_input_ld9_merged480_98
//	input_input_ld9_merged480_99
//	input_input_ld9_merged480_100
//	input_input_ld9_merged480_101
//	input_input_ld9_merged480_102
//	input_input_ld9_merged480_103
//	input_input_ld9_merged480_104
//	input_input_ld9_merged480_105
//	input_input_ld9_merged480_106
//	input_input_ld9_merged480_107
//	input_input_ld9_merged480_108
//	input_input_ld9_merged480_109
//	input_input_ld9_merged480_110
//	input_input_ld9_merged480_111
//	input_input_ld9_merged480_112
//	input_input_ld9_merged480_113
//	input_input_ld9_merged480_114
//	input_input_ld9_merged480_115
//	input_input_ld9_merged480_116
//	input_input_ld9_merged480_117
//	input_input_ld9_merged480_118
//	input_input_ld9_merged480_119
//	input_input_ld9_merged480_120
//	input_input_ld9_merged480_121
//	input_input_ld9_merged480_122
//	input_input_ld9_merged480_123
//	input_input_ld9_merged480_124
//	input_input_ld9_merged480_125
//	input_input_ld9_merged480_126
//	input_input_ld9_merged480_127
inline hw_uint<512> input_input_ld9_merged480_read_bundle_read(input_cache& input, int root, int input_ld10, int input_ld9, int dynamic_address) {
  // # of ports in bundle: 32
    // input_input_ld9_merged480_96
    // input_input_ld9_merged480_97
    // input_input_ld9_merged480_98
    // input_input_ld9_merged480_99
    // input_input_ld9_merged480_100
    // input_input_ld9_merged480_101
    // input_input_ld9_merged480_102
    // input_input_ld9_merged480_103
    // input_input_ld9_merged480_104
    // input_input_ld9_merged480_105
    // input_input_ld9_merged480_106
    // input_input_ld9_merged480_107
    // input_input_ld9_merged480_108
    // input_input_ld9_merged480_109
    // input_input_ld9_merged480_110
    // input_input_ld9_merged480_111
    // input_input_ld9_merged480_112
    // input_input_ld9_merged480_113
    // input_input_ld9_merged480_114
    // input_input_ld9_merged480_115
    // input_input_ld9_merged480_116
    // input_input_ld9_merged480_117
    // input_input_ld9_merged480_118
    // input_input_ld9_merged480_119
    // input_input_ld9_merged480_120
    // input_input_ld9_merged480_121
    // input_input_ld9_merged480_122
    // input_input_ld9_merged480_123
    // input_input_ld9_merged480_124
    // input_input_ld9_merged480_125
    // input_input_ld9_merged480_126
    // input_input_ld9_merged480_127

	hw_uint<512> result;
	hw_uint<16> input_input_ld9_merged480_96_res = input_input_ld9_merged480_96_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<0, 512>(result, input_input_ld9_merged480_96_res);
	hw_uint<16> input_input_ld9_merged480_97_res = input_input_ld9_merged480_97_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<16, 512>(result, input_input_ld9_merged480_97_res);
	hw_uint<16> input_input_ld9_merged480_98_res = input_input_ld9_merged480_98_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<32, 512>(result, input_input_ld9_merged480_98_res);
	hw_uint<16> input_input_ld9_merged480_99_res = input_input_ld9_merged480_99_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<48, 512>(result, input_input_ld9_merged480_99_res);
	hw_uint<16> input_input_ld9_merged480_100_res = input_input_ld9_merged480_100_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<64, 512>(result, input_input_ld9_merged480_100_res);
	hw_uint<16> input_input_ld9_merged480_101_res = input_input_ld9_merged480_101_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<80, 512>(result, input_input_ld9_merged480_101_res);
	hw_uint<16> input_input_ld9_merged480_102_res = input_input_ld9_merged480_102_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<96, 512>(result, input_input_ld9_merged480_102_res);
	hw_uint<16> input_input_ld9_merged480_103_res = input_input_ld9_merged480_103_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<112, 512>(result, input_input_ld9_merged480_103_res);
	hw_uint<16> input_input_ld9_merged480_104_res = input_input_ld9_merged480_104_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<128, 512>(result, input_input_ld9_merged480_104_res);
	hw_uint<16> input_input_ld9_merged480_105_res = input_input_ld9_merged480_105_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<144, 512>(result, input_input_ld9_merged480_105_res);
	hw_uint<16> input_input_ld9_merged480_106_res = input_input_ld9_merged480_106_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<160, 512>(result, input_input_ld9_merged480_106_res);
	hw_uint<16> input_input_ld9_merged480_107_res = input_input_ld9_merged480_107_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<176, 512>(result, input_input_ld9_merged480_107_res);
	hw_uint<16> input_input_ld9_merged480_108_res = input_input_ld9_merged480_108_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<192, 512>(result, input_input_ld9_merged480_108_res);
	hw_uint<16> input_input_ld9_merged480_109_res = input_input_ld9_merged480_109_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<208, 512>(result, input_input_ld9_merged480_109_res);
	hw_uint<16> input_input_ld9_merged480_110_res = input_input_ld9_merged480_110_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<224, 512>(result, input_input_ld9_merged480_110_res);
	hw_uint<16> input_input_ld9_merged480_111_res = input_input_ld9_merged480_111_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<240, 512>(result, input_input_ld9_merged480_111_res);
	hw_uint<16> input_input_ld9_merged480_112_res = input_input_ld9_merged480_112_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<256, 512>(result, input_input_ld9_merged480_112_res);
	hw_uint<16> input_input_ld9_merged480_113_res = input_input_ld9_merged480_113_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<272, 512>(result, input_input_ld9_merged480_113_res);
	hw_uint<16> input_input_ld9_merged480_114_res = input_input_ld9_merged480_114_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<288, 512>(result, input_input_ld9_merged480_114_res);
	hw_uint<16> input_input_ld9_merged480_115_res = input_input_ld9_merged480_115_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<304, 512>(result, input_input_ld9_merged480_115_res);
	hw_uint<16> input_input_ld9_merged480_116_res = input_input_ld9_merged480_116_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<320, 512>(result, input_input_ld9_merged480_116_res);
	hw_uint<16> input_input_ld9_merged480_117_res = input_input_ld9_merged480_117_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<336, 512>(result, input_input_ld9_merged480_117_res);
	hw_uint<16> input_input_ld9_merged480_118_res = input_input_ld9_merged480_118_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<352, 512>(result, input_input_ld9_merged480_118_res);
	hw_uint<16> input_input_ld9_merged480_119_res = input_input_ld9_merged480_119_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<368, 512>(result, input_input_ld9_merged480_119_res);
	hw_uint<16> input_input_ld9_merged480_120_res = input_input_ld9_merged480_120_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<384, 512>(result, input_input_ld9_merged480_120_res);
	hw_uint<16> input_input_ld9_merged480_121_res = input_input_ld9_merged480_121_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<400, 512>(result, input_input_ld9_merged480_121_res);
	hw_uint<16> input_input_ld9_merged480_122_res = input_input_ld9_merged480_122_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<416, 512>(result, input_input_ld9_merged480_122_res);
	hw_uint<16> input_input_ld9_merged480_123_res = input_input_ld9_merged480_123_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<432, 512>(result, input_input_ld9_merged480_123_res);
	hw_uint<16> input_input_ld9_merged480_124_res = input_input_ld9_merged480_124_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<448, 512>(result, input_input_ld9_merged480_124_res);
	hw_uint<16> input_input_ld9_merged480_125_res = input_input_ld9_merged480_125_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<464, 512>(result, input_input_ld9_merged480_125_res);
	hw_uint<16> input_input_ld9_merged480_126_res = input_input_ld9_merged480_126_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<480, 512>(result, input_input_ld9_merged480_126_res);
	hw_uint<16> input_input_ld9_merged480_127_res = input_input_ld9_merged480_127_select(input, root, input_ld10, input_ld9, dynamic_address);
	set_at<496, 512>(result, input_input_ld9_merged480_127_res);
	return result;
}

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_merged_banks_3_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_merged_banks_3_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_merged_banks_3_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_merged_banks_3_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_merged_banks_3_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_merged_banks_3_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_merged_banks_3_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_merged_banks_3_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_merged_banks_3_cache {
	// RAM Box: {[16, 1936], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_merged_banks_3_cache {
	// RAM Box: {[17, 1937], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_merged_banks_3_cache {
	// RAM Box: {[18, 1938], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_merged_banks_3_cache {
	// RAM Box: {[19, 1939], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_merged_banks_3_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_merged_banks_3_cache {
	// RAM Box: {[20, 1940], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_merged_banks_3_cache {
	// RAM Box: {[21, 1941], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_merged_banks_3_cache {
	// RAM Box: {[22, 1942], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_merged_banks_3_cache {
	// RAM Box: {[23, 1943], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_merged_banks_3_cache {
	// RAM Box: {[24, 1944], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_merged_banks_3_cache {
	// RAM Box: {[25, 1945], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_merged_banks_3_cache {
	// RAM Box: {[26, 1946], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_merged_banks_3_cache {
	// RAM Box: {[27, 1947], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_merged_banks_3_cache {
	// RAM Box: {[28, 1948], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_merged_banks_3_cache {
	// RAM Box: {[29, 1949], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_merged_banks_3_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_merged_banks_3_cache {
	// RAM Box: {[30, 1950], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_merged_banks_3_cache {
	// RAM Box: {[31, 1951], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_merged_banks_3_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_merged_banks_3_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_merged_banks_3_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_merged_banks_3_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_merged_banks_3_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_merged_banks_3_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_cache {
  // Reader addrs...
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
    // { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // # of banks: 32
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_merged_banks_3;
  input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_merged_banks_3_cache input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_merged_banks_3;
};



inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_0, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_0);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_1, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_1);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_10, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_10);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_11, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_11);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_12, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_12);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_13, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_13);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_14, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_14);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_15, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_15);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_16, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_16);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_17, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_17);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_18, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_18);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_19, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_19);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_2, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_2);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_20, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_20);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_21, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_21);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_22, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_22);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_23, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_23);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_24, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_24);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_25, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_25);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_26, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_26);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_27, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_27);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_28, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_28);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_29, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_29);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_3, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_3);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_30, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_30);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_31, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_31);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_4, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_4);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_5, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_5);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_6, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_6);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_7, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_7);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_8, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_8);
}

inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_18_ld13_merged472_9, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_merged_banks_3.push(input_FIFO_buf12_input_to_gp_18_ld13_merged472_9);
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_352_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_352 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_353_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_353 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_354_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_354 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_355_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_355 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_356_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_356 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_357_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_357 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_358_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_358 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_359_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_359 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_360_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_360 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_361_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_361 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_362_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_362 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_363_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_363 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_364_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_364 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_365_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_365 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_366_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_366 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_367_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_367 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_368_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_368 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_369_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_369 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_370_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_370 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_371_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_371 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_372_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_372 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_373_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_373 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_374_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_374 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_375_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_375 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_376_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_376 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_377_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_377 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_378_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_378 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_379_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_379 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_380_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_380 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_381_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_381 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_382_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_382 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_383_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_383 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_384_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_384 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_385_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_385 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_386_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_386 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_387_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_387 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_388_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_388 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_389_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_389 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_390_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_390 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_391_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_391 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_392_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_392 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_393_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_393 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_394_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_394 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_395_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_395 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_396_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_396 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_397_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_397 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_398_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_398 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_399_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_399 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_400_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_400 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_16 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_401_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_401 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_16 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_402_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_402 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_16 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_403_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_403 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_17 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_404_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_404 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_17 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_405_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_405 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_17 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_406_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_406 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_18 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_407_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_407 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_18 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_408_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_408 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_18 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_409_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_409 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_19 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_410_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_410 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_19 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_411_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_411 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_19 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_412_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_412 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_20 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_413_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_413 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_20 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_414_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_414 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_20 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_415_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_415 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_21 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_416_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_416 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_21 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_417_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_417 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_21 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_418_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_418 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_22 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_419_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_419 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_22 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_420_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_420 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_22 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_421_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_421 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_23 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_422_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_422 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_23 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_423_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_423 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_23 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_424_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_424 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_24 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_425_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_425 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_24 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_426_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_426 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_24 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_427_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_427 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_25 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_428_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_428 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_25 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_429_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_429 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_25 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_430_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_430 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_26 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_431_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_431 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_26 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_432_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_432 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_26 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_433_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_433 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_27 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_434_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_434 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_27 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_435_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_435 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_27 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_436_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_436 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_28 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_437_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_437 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_28 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_438_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_438 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_28 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_439_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_439 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_29 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_29;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_440_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_440 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_29 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_29;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_441_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_441 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_29 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_29;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_442_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_442 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_30 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_443_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_443 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_30 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_444_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_444 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_30 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_445_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_445 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_31 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_merged_banks_3.peek_122();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_31;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_446_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_446 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_31 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_merged_banks_3.peek_61();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_31;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged478_447_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged478_447 read pattern: { blurx_1_merged478[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 60 }
  // Read schedule : { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_31 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_18_ld13_merged472_31;
  return 0;
}

// # of bundles = 2
// blurx_1_merged478_read
//	input_FIFO_buf12_blurx_1_merged478_352
//	input_FIFO_buf12_blurx_1_merged478_353
//	input_FIFO_buf12_blurx_1_merged478_354
//	input_FIFO_buf12_blurx_1_merged478_355
//	input_FIFO_buf12_blurx_1_merged478_356
//	input_FIFO_buf12_blurx_1_merged478_357
//	input_FIFO_buf12_blurx_1_merged478_358
//	input_FIFO_buf12_blurx_1_merged478_359
//	input_FIFO_buf12_blurx_1_merged478_360
//	input_FIFO_buf12_blurx_1_merged478_361
//	input_FIFO_buf12_blurx_1_merged478_362
//	input_FIFO_buf12_blurx_1_merged478_363
//	input_FIFO_buf12_blurx_1_merged478_364
//	input_FIFO_buf12_blurx_1_merged478_365
//	input_FIFO_buf12_blurx_1_merged478_366
//	input_FIFO_buf12_blurx_1_merged478_367
//	input_FIFO_buf12_blurx_1_merged478_368
//	input_FIFO_buf12_blurx_1_merged478_369
//	input_FIFO_buf12_blurx_1_merged478_370
//	input_FIFO_buf12_blurx_1_merged478_371
//	input_FIFO_buf12_blurx_1_merged478_372
//	input_FIFO_buf12_blurx_1_merged478_373
//	input_FIFO_buf12_blurx_1_merged478_374
//	input_FIFO_buf12_blurx_1_merged478_375
//	input_FIFO_buf12_blurx_1_merged478_376
//	input_FIFO_buf12_blurx_1_merged478_377
//	input_FIFO_buf12_blurx_1_merged478_378
//	input_FIFO_buf12_blurx_1_merged478_379
//	input_FIFO_buf12_blurx_1_merged478_380
//	input_FIFO_buf12_blurx_1_merged478_381
//	input_FIFO_buf12_blurx_1_merged478_382
//	input_FIFO_buf12_blurx_1_merged478_383
//	input_FIFO_buf12_blurx_1_merged478_384
//	input_FIFO_buf12_blurx_1_merged478_385
//	input_FIFO_buf12_blurx_1_merged478_386
//	input_FIFO_buf12_blurx_1_merged478_387
//	input_FIFO_buf12_blurx_1_merged478_388
//	input_FIFO_buf12_blurx_1_merged478_389
//	input_FIFO_buf12_blurx_1_merged478_390
//	input_FIFO_buf12_blurx_1_merged478_391
//	input_FIFO_buf12_blurx_1_merged478_392
//	input_FIFO_buf12_blurx_1_merged478_393
//	input_FIFO_buf12_blurx_1_merged478_394
//	input_FIFO_buf12_blurx_1_merged478_395
//	input_FIFO_buf12_blurx_1_merged478_396
//	input_FIFO_buf12_blurx_1_merged478_397
//	input_FIFO_buf12_blurx_1_merged478_398
//	input_FIFO_buf12_blurx_1_merged478_399
//	input_FIFO_buf12_blurx_1_merged478_400
//	input_FIFO_buf12_blurx_1_merged478_401
//	input_FIFO_buf12_blurx_1_merged478_402
//	input_FIFO_buf12_blurx_1_merged478_403
//	input_FIFO_buf12_blurx_1_merged478_404
//	input_FIFO_buf12_blurx_1_merged478_405
//	input_FIFO_buf12_blurx_1_merged478_406
//	input_FIFO_buf12_blurx_1_merged478_407
//	input_FIFO_buf12_blurx_1_merged478_408
//	input_FIFO_buf12_blurx_1_merged478_409
//	input_FIFO_buf12_blurx_1_merged478_410
//	input_FIFO_buf12_blurx_1_merged478_411
//	input_FIFO_buf12_blurx_1_merged478_412
//	input_FIFO_buf12_blurx_1_merged478_413
//	input_FIFO_buf12_blurx_1_merged478_414
//	input_FIFO_buf12_blurx_1_merged478_415
//	input_FIFO_buf12_blurx_1_merged478_416
//	input_FIFO_buf12_blurx_1_merged478_417
//	input_FIFO_buf12_blurx_1_merged478_418
//	input_FIFO_buf12_blurx_1_merged478_419
//	input_FIFO_buf12_blurx_1_merged478_420
//	input_FIFO_buf12_blurx_1_merged478_421
//	input_FIFO_buf12_blurx_1_merged478_422
//	input_FIFO_buf12_blurx_1_merged478_423
//	input_FIFO_buf12_blurx_1_merged478_424
//	input_FIFO_buf12_blurx_1_merged478_425
//	input_FIFO_buf12_blurx_1_merged478_426
//	input_FIFO_buf12_blurx_1_merged478_427
//	input_FIFO_buf12_blurx_1_merged478_428
//	input_FIFO_buf12_blurx_1_merged478_429
//	input_FIFO_buf12_blurx_1_merged478_430
//	input_FIFO_buf12_blurx_1_merged478_431
//	input_FIFO_buf12_blurx_1_merged478_432
//	input_FIFO_buf12_blurx_1_merged478_433
//	input_FIFO_buf12_blurx_1_merged478_434
//	input_FIFO_buf12_blurx_1_merged478_435
//	input_FIFO_buf12_blurx_1_merged478_436
//	input_FIFO_buf12_blurx_1_merged478_437
//	input_FIFO_buf12_blurx_1_merged478_438
//	input_FIFO_buf12_blurx_1_merged478_439
//	input_FIFO_buf12_blurx_1_merged478_440
//	input_FIFO_buf12_blurx_1_merged478_441
//	input_FIFO_buf12_blurx_1_merged478_442
//	input_FIFO_buf12_blurx_1_merged478_443
//	input_FIFO_buf12_blurx_1_merged478_444
//	input_FIFO_buf12_blurx_1_merged478_445
//	input_FIFO_buf12_blurx_1_merged478_446
//	input_FIFO_buf12_blurx_1_merged478_447
inline hw_uint<1536> input_FIFO_buf12_blurx_1_merged478_read_bundle_read(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
  // # of ports in bundle: 96
    // input_FIFO_buf12_blurx_1_merged478_352
    // input_FIFO_buf12_blurx_1_merged478_353
    // input_FIFO_buf12_blurx_1_merged478_354
    // input_FIFO_buf12_blurx_1_merged478_355
    // input_FIFO_buf12_blurx_1_merged478_356
    // input_FIFO_buf12_blurx_1_merged478_357
    // input_FIFO_buf12_blurx_1_merged478_358
    // input_FIFO_buf12_blurx_1_merged478_359
    // input_FIFO_buf12_blurx_1_merged478_360
    // input_FIFO_buf12_blurx_1_merged478_361
    // input_FIFO_buf12_blurx_1_merged478_362
    // input_FIFO_buf12_blurx_1_merged478_363
    // input_FIFO_buf12_blurx_1_merged478_364
    // input_FIFO_buf12_blurx_1_merged478_365
    // input_FIFO_buf12_blurx_1_merged478_366
    // input_FIFO_buf12_blurx_1_merged478_367
    // input_FIFO_buf12_blurx_1_merged478_368
    // input_FIFO_buf12_blurx_1_merged478_369
    // input_FIFO_buf12_blurx_1_merged478_370
    // input_FIFO_buf12_blurx_1_merged478_371
    // input_FIFO_buf12_blurx_1_merged478_372
    // input_FIFO_buf12_blurx_1_merged478_373
    // input_FIFO_buf12_blurx_1_merged478_374
    // input_FIFO_buf12_blurx_1_merged478_375
    // input_FIFO_buf12_blurx_1_merged478_376
    // input_FIFO_buf12_blurx_1_merged478_377
    // input_FIFO_buf12_blurx_1_merged478_378
    // input_FIFO_buf12_blurx_1_merged478_379
    // input_FIFO_buf12_blurx_1_merged478_380
    // input_FIFO_buf12_blurx_1_merged478_381
    // input_FIFO_buf12_blurx_1_merged478_382
    // input_FIFO_buf12_blurx_1_merged478_383
    // input_FIFO_buf12_blurx_1_merged478_384
    // input_FIFO_buf12_blurx_1_merged478_385
    // input_FIFO_buf12_blurx_1_merged478_386
    // input_FIFO_buf12_blurx_1_merged478_387
    // input_FIFO_buf12_blurx_1_merged478_388
    // input_FIFO_buf12_blurx_1_merged478_389
    // input_FIFO_buf12_blurx_1_merged478_390
    // input_FIFO_buf12_blurx_1_merged478_391
    // input_FIFO_buf12_blurx_1_merged478_392
    // input_FIFO_buf12_blurx_1_merged478_393
    // input_FIFO_buf12_blurx_1_merged478_394
    // input_FIFO_buf12_blurx_1_merged478_395
    // input_FIFO_buf12_blurx_1_merged478_396
    // input_FIFO_buf12_blurx_1_merged478_397
    // input_FIFO_buf12_blurx_1_merged478_398
    // input_FIFO_buf12_blurx_1_merged478_399
    // input_FIFO_buf12_blurx_1_merged478_400
    // input_FIFO_buf12_blurx_1_merged478_401
    // input_FIFO_buf12_blurx_1_merged478_402
    // input_FIFO_buf12_blurx_1_merged478_403
    // input_FIFO_buf12_blurx_1_merged478_404
    // input_FIFO_buf12_blurx_1_merged478_405
    // input_FIFO_buf12_blurx_1_merged478_406
    // input_FIFO_buf12_blurx_1_merged478_407
    // input_FIFO_buf12_blurx_1_merged478_408
    // input_FIFO_buf12_blurx_1_merged478_409
    // input_FIFO_buf12_blurx_1_merged478_410
    // input_FIFO_buf12_blurx_1_merged478_411
    // input_FIFO_buf12_blurx_1_merged478_412
    // input_FIFO_buf12_blurx_1_merged478_413
    // input_FIFO_buf12_blurx_1_merged478_414
    // input_FIFO_buf12_blurx_1_merged478_415
    // input_FIFO_buf12_blurx_1_merged478_416
    // input_FIFO_buf12_blurx_1_merged478_417
    // input_FIFO_buf12_blurx_1_merged478_418
    // input_FIFO_buf12_blurx_1_merged478_419
    // input_FIFO_buf12_blurx_1_merged478_420
    // input_FIFO_buf12_blurx_1_merged478_421
    // input_FIFO_buf12_blurx_1_merged478_422
    // input_FIFO_buf12_blurx_1_merged478_423
    // input_FIFO_buf12_blurx_1_merged478_424
    // input_FIFO_buf12_blurx_1_merged478_425
    // input_FIFO_buf12_blurx_1_merged478_426
    // input_FIFO_buf12_blurx_1_merged478_427
    // input_FIFO_buf12_blurx_1_merged478_428
    // input_FIFO_buf12_blurx_1_merged478_429
    // input_FIFO_buf12_blurx_1_merged478_430
    // input_FIFO_buf12_blurx_1_merged478_431
    // input_FIFO_buf12_blurx_1_merged478_432
    // input_FIFO_buf12_blurx_1_merged478_433
    // input_FIFO_buf12_blurx_1_merged478_434
    // input_FIFO_buf12_blurx_1_merged478_435
    // input_FIFO_buf12_blurx_1_merged478_436
    // input_FIFO_buf12_blurx_1_merged478_437
    // input_FIFO_buf12_blurx_1_merged478_438
    // input_FIFO_buf12_blurx_1_merged478_439
    // input_FIFO_buf12_blurx_1_merged478_440
    // input_FIFO_buf12_blurx_1_merged478_441
    // input_FIFO_buf12_blurx_1_merged478_442
    // input_FIFO_buf12_blurx_1_merged478_443
    // input_FIFO_buf12_blurx_1_merged478_444
    // input_FIFO_buf12_blurx_1_merged478_445
    // input_FIFO_buf12_blurx_1_merged478_446
    // input_FIFO_buf12_blurx_1_merged478_447

	hw_uint<1536> result;
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_352_res = input_FIFO_buf12_blurx_1_merged478_352_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<0, 1536>(result, input_FIFO_buf12_blurx_1_merged478_352_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_353_res = input_FIFO_buf12_blurx_1_merged478_353_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<16, 1536>(result, input_FIFO_buf12_blurx_1_merged478_353_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_354_res = input_FIFO_buf12_blurx_1_merged478_354_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<32, 1536>(result, input_FIFO_buf12_blurx_1_merged478_354_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_355_res = input_FIFO_buf12_blurx_1_merged478_355_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<48, 1536>(result, input_FIFO_buf12_blurx_1_merged478_355_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_356_res = input_FIFO_buf12_blurx_1_merged478_356_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<64, 1536>(result, input_FIFO_buf12_blurx_1_merged478_356_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_357_res = input_FIFO_buf12_blurx_1_merged478_357_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<80, 1536>(result, input_FIFO_buf12_blurx_1_merged478_357_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_358_res = input_FIFO_buf12_blurx_1_merged478_358_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<96, 1536>(result, input_FIFO_buf12_blurx_1_merged478_358_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_359_res = input_FIFO_buf12_blurx_1_merged478_359_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<112, 1536>(result, input_FIFO_buf12_blurx_1_merged478_359_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_360_res = input_FIFO_buf12_blurx_1_merged478_360_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<128, 1536>(result, input_FIFO_buf12_blurx_1_merged478_360_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_361_res = input_FIFO_buf12_blurx_1_merged478_361_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<144, 1536>(result, input_FIFO_buf12_blurx_1_merged478_361_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_362_res = input_FIFO_buf12_blurx_1_merged478_362_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<160, 1536>(result, input_FIFO_buf12_blurx_1_merged478_362_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_363_res = input_FIFO_buf12_blurx_1_merged478_363_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<176, 1536>(result, input_FIFO_buf12_blurx_1_merged478_363_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_364_res = input_FIFO_buf12_blurx_1_merged478_364_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<192, 1536>(result, input_FIFO_buf12_blurx_1_merged478_364_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_365_res = input_FIFO_buf12_blurx_1_merged478_365_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<208, 1536>(result, input_FIFO_buf12_blurx_1_merged478_365_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_366_res = input_FIFO_buf12_blurx_1_merged478_366_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<224, 1536>(result, input_FIFO_buf12_blurx_1_merged478_366_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_367_res = input_FIFO_buf12_blurx_1_merged478_367_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<240, 1536>(result, input_FIFO_buf12_blurx_1_merged478_367_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_368_res = input_FIFO_buf12_blurx_1_merged478_368_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<256, 1536>(result, input_FIFO_buf12_blurx_1_merged478_368_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_369_res = input_FIFO_buf12_blurx_1_merged478_369_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<272, 1536>(result, input_FIFO_buf12_blurx_1_merged478_369_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_370_res = input_FIFO_buf12_blurx_1_merged478_370_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<288, 1536>(result, input_FIFO_buf12_blurx_1_merged478_370_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_371_res = input_FIFO_buf12_blurx_1_merged478_371_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<304, 1536>(result, input_FIFO_buf12_blurx_1_merged478_371_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_372_res = input_FIFO_buf12_blurx_1_merged478_372_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<320, 1536>(result, input_FIFO_buf12_blurx_1_merged478_372_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_373_res = input_FIFO_buf12_blurx_1_merged478_373_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<336, 1536>(result, input_FIFO_buf12_blurx_1_merged478_373_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_374_res = input_FIFO_buf12_blurx_1_merged478_374_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<352, 1536>(result, input_FIFO_buf12_blurx_1_merged478_374_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_375_res = input_FIFO_buf12_blurx_1_merged478_375_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<368, 1536>(result, input_FIFO_buf12_blurx_1_merged478_375_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_376_res = input_FIFO_buf12_blurx_1_merged478_376_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<384, 1536>(result, input_FIFO_buf12_blurx_1_merged478_376_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_377_res = input_FIFO_buf12_blurx_1_merged478_377_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<400, 1536>(result, input_FIFO_buf12_blurx_1_merged478_377_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_378_res = input_FIFO_buf12_blurx_1_merged478_378_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<416, 1536>(result, input_FIFO_buf12_blurx_1_merged478_378_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_379_res = input_FIFO_buf12_blurx_1_merged478_379_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<432, 1536>(result, input_FIFO_buf12_blurx_1_merged478_379_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_380_res = input_FIFO_buf12_blurx_1_merged478_380_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<448, 1536>(result, input_FIFO_buf12_blurx_1_merged478_380_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_381_res = input_FIFO_buf12_blurx_1_merged478_381_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<464, 1536>(result, input_FIFO_buf12_blurx_1_merged478_381_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_382_res = input_FIFO_buf12_blurx_1_merged478_382_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<480, 1536>(result, input_FIFO_buf12_blurx_1_merged478_382_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_383_res = input_FIFO_buf12_blurx_1_merged478_383_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<496, 1536>(result, input_FIFO_buf12_blurx_1_merged478_383_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_384_res = input_FIFO_buf12_blurx_1_merged478_384_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<512, 1536>(result, input_FIFO_buf12_blurx_1_merged478_384_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_385_res = input_FIFO_buf12_blurx_1_merged478_385_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<528, 1536>(result, input_FIFO_buf12_blurx_1_merged478_385_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_386_res = input_FIFO_buf12_blurx_1_merged478_386_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<544, 1536>(result, input_FIFO_buf12_blurx_1_merged478_386_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_387_res = input_FIFO_buf12_blurx_1_merged478_387_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<560, 1536>(result, input_FIFO_buf12_blurx_1_merged478_387_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_388_res = input_FIFO_buf12_blurx_1_merged478_388_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<576, 1536>(result, input_FIFO_buf12_blurx_1_merged478_388_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_389_res = input_FIFO_buf12_blurx_1_merged478_389_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<592, 1536>(result, input_FIFO_buf12_blurx_1_merged478_389_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_390_res = input_FIFO_buf12_blurx_1_merged478_390_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<608, 1536>(result, input_FIFO_buf12_blurx_1_merged478_390_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_391_res = input_FIFO_buf12_blurx_1_merged478_391_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<624, 1536>(result, input_FIFO_buf12_blurx_1_merged478_391_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_392_res = input_FIFO_buf12_blurx_1_merged478_392_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<640, 1536>(result, input_FIFO_buf12_blurx_1_merged478_392_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_393_res = input_FIFO_buf12_blurx_1_merged478_393_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<656, 1536>(result, input_FIFO_buf12_blurx_1_merged478_393_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_394_res = input_FIFO_buf12_blurx_1_merged478_394_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<672, 1536>(result, input_FIFO_buf12_blurx_1_merged478_394_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_395_res = input_FIFO_buf12_blurx_1_merged478_395_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<688, 1536>(result, input_FIFO_buf12_blurx_1_merged478_395_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_396_res = input_FIFO_buf12_blurx_1_merged478_396_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<704, 1536>(result, input_FIFO_buf12_blurx_1_merged478_396_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_397_res = input_FIFO_buf12_blurx_1_merged478_397_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<720, 1536>(result, input_FIFO_buf12_blurx_1_merged478_397_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_398_res = input_FIFO_buf12_blurx_1_merged478_398_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<736, 1536>(result, input_FIFO_buf12_blurx_1_merged478_398_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_399_res = input_FIFO_buf12_blurx_1_merged478_399_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<752, 1536>(result, input_FIFO_buf12_blurx_1_merged478_399_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_400_res = input_FIFO_buf12_blurx_1_merged478_400_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<768, 1536>(result, input_FIFO_buf12_blurx_1_merged478_400_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_401_res = input_FIFO_buf12_blurx_1_merged478_401_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<784, 1536>(result, input_FIFO_buf12_blurx_1_merged478_401_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_402_res = input_FIFO_buf12_blurx_1_merged478_402_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<800, 1536>(result, input_FIFO_buf12_blurx_1_merged478_402_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_403_res = input_FIFO_buf12_blurx_1_merged478_403_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<816, 1536>(result, input_FIFO_buf12_blurx_1_merged478_403_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_404_res = input_FIFO_buf12_blurx_1_merged478_404_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<832, 1536>(result, input_FIFO_buf12_blurx_1_merged478_404_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_405_res = input_FIFO_buf12_blurx_1_merged478_405_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<848, 1536>(result, input_FIFO_buf12_blurx_1_merged478_405_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_406_res = input_FIFO_buf12_blurx_1_merged478_406_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<864, 1536>(result, input_FIFO_buf12_blurx_1_merged478_406_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_407_res = input_FIFO_buf12_blurx_1_merged478_407_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<880, 1536>(result, input_FIFO_buf12_blurx_1_merged478_407_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_408_res = input_FIFO_buf12_blurx_1_merged478_408_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<896, 1536>(result, input_FIFO_buf12_blurx_1_merged478_408_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_409_res = input_FIFO_buf12_blurx_1_merged478_409_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<912, 1536>(result, input_FIFO_buf12_blurx_1_merged478_409_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_410_res = input_FIFO_buf12_blurx_1_merged478_410_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<928, 1536>(result, input_FIFO_buf12_blurx_1_merged478_410_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_411_res = input_FIFO_buf12_blurx_1_merged478_411_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<944, 1536>(result, input_FIFO_buf12_blurx_1_merged478_411_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_412_res = input_FIFO_buf12_blurx_1_merged478_412_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<960, 1536>(result, input_FIFO_buf12_blurx_1_merged478_412_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_413_res = input_FIFO_buf12_blurx_1_merged478_413_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<976, 1536>(result, input_FIFO_buf12_blurx_1_merged478_413_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_414_res = input_FIFO_buf12_blurx_1_merged478_414_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<992, 1536>(result, input_FIFO_buf12_blurx_1_merged478_414_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_415_res = input_FIFO_buf12_blurx_1_merged478_415_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1008, 1536>(result, input_FIFO_buf12_blurx_1_merged478_415_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_416_res = input_FIFO_buf12_blurx_1_merged478_416_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1024, 1536>(result, input_FIFO_buf12_blurx_1_merged478_416_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_417_res = input_FIFO_buf12_blurx_1_merged478_417_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1040, 1536>(result, input_FIFO_buf12_blurx_1_merged478_417_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_418_res = input_FIFO_buf12_blurx_1_merged478_418_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1056, 1536>(result, input_FIFO_buf12_blurx_1_merged478_418_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_419_res = input_FIFO_buf12_blurx_1_merged478_419_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1072, 1536>(result, input_FIFO_buf12_blurx_1_merged478_419_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_420_res = input_FIFO_buf12_blurx_1_merged478_420_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1088, 1536>(result, input_FIFO_buf12_blurx_1_merged478_420_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_421_res = input_FIFO_buf12_blurx_1_merged478_421_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1104, 1536>(result, input_FIFO_buf12_blurx_1_merged478_421_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_422_res = input_FIFO_buf12_blurx_1_merged478_422_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1120, 1536>(result, input_FIFO_buf12_blurx_1_merged478_422_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_423_res = input_FIFO_buf12_blurx_1_merged478_423_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1136, 1536>(result, input_FIFO_buf12_blurx_1_merged478_423_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_424_res = input_FIFO_buf12_blurx_1_merged478_424_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1152, 1536>(result, input_FIFO_buf12_blurx_1_merged478_424_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_425_res = input_FIFO_buf12_blurx_1_merged478_425_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1168, 1536>(result, input_FIFO_buf12_blurx_1_merged478_425_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_426_res = input_FIFO_buf12_blurx_1_merged478_426_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1184, 1536>(result, input_FIFO_buf12_blurx_1_merged478_426_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_427_res = input_FIFO_buf12_blurx_1_merged478_427_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1200, 1536>(result, input_FIFO_buf12_blurx_1_merged478_427_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_428_res = input_FIFO_buf12_blurx_1_merged478_428_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1216, 1536>(result, input_FIFO_buf12_blurx_1_merged478_428_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_429_res = input_FIFO_buf12_blurx_1_merged478_429_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1232, 1536>(result, input_FIFO_buf12_blurx_1_merged478_429_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_430_res = input_FIFO_buf12_blurx_1_merged478_430_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1248, 1536>(result, input_FIFO_buf12_blurx_1_merged478_430_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_431_res = input_FIFO_buf12_blurx_1_merged478_431_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1264, 1536>(result, input_FIFO_buf12_blurx_1_merged478_431_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_432_res = input_FIFO_buf12_blurx_1_merged478_432_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1280, 1536>(result, input_FIFO_buf12_blurx_1_merged478_432_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_433_res = input_FIFO_buf12_blurx_1_merged478_433_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1296, 1536>(result, input_FIFO_buf12_blurx_1_merged478_433_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_434_res = input_FIFO_buf12_blurx_1_merged478_434_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1312, 1536>(result, input_FIFO_buf12_blurx_1_merged478_434_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_435_res = input_FIFO_buf12_blurx_1_merged478_435_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1328, 1536>(result, input_FIFO_buf12_blurx_1_merged478_435_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_436_res = input_FIFO_buf12_blurx_1_merged478_436_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1344, 1536>(result, input_FIFO_buf12_blurx_1_merged478_436_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_437_res = input_FIFO_buf12_blurx_1_merged478_437_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1360, 1536>(result, input_FIFO_buf12_blurx_1_merged478_437_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_438_res = input_FIFO_buf12_blurx_1_merged478_438_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1376, 1536>(result, input_FIFO_buf12_blurx_1_merged478_438_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_439_res = input_FIFO_buf12_blurx_1_merged478_439_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1392, 1536>(result, input_FIFO_buf12_blurx_1_merged478_439_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_440_res = input_FIFO_buf12_blurx_1_merged478_440_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1408, 1536>(result, input_FIFO_buf12_blurx_1_merged478_440_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_441_res = input_FIFO_buf12_blurx_1_merged478_441_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1424, 1536>(result, input_FIFO_buf12_blurx_1_merged478_441_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_442_res = input_FIFO_buf12_blurx_1_merged478_442_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1440, 1536>(result, input_FIFO_buf12_blurx_1_merged478_442_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_443_res = input_FIFO_buf12_blurx_1_merged478_443_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1456, 1536>(result, input_FIFO_buf12_blurx_1_merged478_443_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_444_res = input_FIFO_buf12_blurx_1_merged478_444_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1472, 1536>(result, input_FIFO_buf12_blurx_1_merged478_444_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_445_res = input_FIFO_buf12_blurx_1_merged478_445_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1488, 1536>(result, input_FIFO_buf12_blurx_1_merged478_445_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_446_res = input_FIFO_buf12_blurx_1_merged478_446_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1504, 1536>(result, input_FIFO_buf12_blurx_1_merged478_446_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged478_447_res = input_FIFO_buf12_blurx_1_merged478_447_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1520, 1536>(result, input_FIFO_buf12_blurx_1_merged478_447_res);
	return result;
}

// input_to_gp_18_ld13_merged472_write
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_0
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_1
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_2
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_3
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_4
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_5
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_6
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_7
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_8
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_9
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_10
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_11
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_12
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_13
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_14
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_15
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_16
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_17
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_18
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_19
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_20
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_21
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_22
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_23
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_24
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_25
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_26
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_27
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_28
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_29
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_30
//	input_FIFO_buf12_input_to_gp_18_ld13_merged472_31
inline void input_FIFO_buf12_input_to_gp_18_ld13_merged472_write_bundle_write(hw_uint<512>& input_to_gp_18_ld13_merged472_write, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_18_ld14, int input_to_gp_18_ld13, int dynamic_address) {
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_res = input_to_gp_18_ld13_merged472_write.extract<0, 15>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_0_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_res = input_to_gp_18_ld13_merged472_write.extract<16, 31>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_1_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_res = input_to_gp_18_ld13_merged472_write.extract<32, 47>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_2_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_res = input_to_gp_18_ld13_merged472_write.extract<48, 63>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_3_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_res = input_to_gp_18_ld13_merged472_write.extract<64, 79>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_4_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_res = input_to_gp_18_ld13_merged472_write.extract<80, 95>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_5_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_res = input_to_gp_18_ld13_merged472_write.extract<96, 111>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_6_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_res = input_to_gp_18_ld13_merged472_write.extract<112, 127>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_7_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_res = input_to_gp_18_ld13_merged472_write.extract<128, 143>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_8_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_res = input_to_gp_18_ld13_merged472_write.extract<144, 159>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_9_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_res = input_to_gp_18_ld13_merged472_write.extract<160, 175>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_10_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_res = input_to_gp_18_ld13_merged472_write.extract<176, 191>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_11_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_res = input_to_gp_18_ld13_merged472_write.extract<192, 207>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_12_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_res = input_to_gp_18_ld13_merged472_write.extract<208, 223>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_13_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_res = input_to_gp_18_ld13_merged472_write.extract<224, 239>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_14_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_res = input_to_gp_18_ld13_merged472_write.extract<240, 255>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_15_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_res = input_to_gp_18_ld13_merged472_write.extract<256, 271>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_16_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_res = input_to_gp_18_ld13_merged472_write.extract<272, 287>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_17_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_res = input_to_gp_18_ld13_merged472_write.extract<288, 303>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_18_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_res = input_to_gp_18_ld13_merged472_write.extract<304, 319>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_19_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_res = input_to_gp_18_ld13_merged472_write.extract<320, 335>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_20_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_res = input_to_gp_18_ld13_merged472_write.extract<336, 351>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_21_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_res = input_to_gp_18_ld13_merged472_write.extract<352, 367>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_22_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_res = input_to_gp_18_ld13_merged472_write.extract<368, 383>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_23_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_res = input_to_gp_18_ld13_merged472_write.extract<384, 399>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_24_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_res = input_to_gp_18_ld13_merged472_write.extract<400, 415>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_25_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_res = input_to_gp_18_ld13_merged472_write.extract<416, 431>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_26_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_res = input_to_gp_18_ld13_merged472_write.extract<432, 447>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_27_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_res = input_to_gp_18_ld13_merged472_write.extract<448, 463>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_28_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_res = input_to_gp_18_ld13_merged472_write.extract<464, 479>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_29_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_res = input_to_gp_18_ld13_merged472_write.extract<480, 495>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_30_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_res = input_to_gp_18_ld13_merged472_write.extract<496, 511>();
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_write(input_FIFO_buf12_input_to_gp_18_ld13_merged472_31_res, input_FIFO_buf12, root, input_to_gp_18_ld14, input_to_gp_18_ld13, dynamic_address);
}

// Total re-use buffer capacity: 63952 bits
// Operation logic
inline void blurx_to_gp_00_ld5_merged487(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */blurx_to_gp_00, blurx_FIFO_buf4_cache& blurx_FIFO_buf4, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx_to_gp_00
	auto blurx_to_gp_00__lp_32_m_blurx_to_gp_00_ld5__p__0_rp__c____blurx_to_gp_00_ld6_value = blurx_to_gp_00.read();
	auto compute_result = blurx_to_gp_00_ld5_cu486(blurx_to_gp_00__lp_32_m_blurx_to_gp_00_ld5__p__0_rp__c____blurx_to_gp_00_ld6_value);
	// Produce: blurx_FIFO_buf4
	blurx_FIFO_buf4_blurx_to_gp_00_ld5_merged487_write_bundle_write(/* arg names */compute_result, blurx_FIFO_buf4, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blur9_32_1_merged485(blurx_FIFO_buf4_cache& blurx_FIFO_buf4, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */blur9_32, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx_FIFO_buf4
	auto blurx_FIFO_buf4_1_m__lp_32_m_blur9_32_1__p__0_rp___p__0_p_0_c_____1_m_blur9_32_0__p__0_p_0_value = blurx_FIFO_buf4_blur9_32_1_merged485_read_bundle_read(blurx_FIFO_buf4/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blur9_32_1_cu483(blurx_FIFO_buf4_1_m__lp_32_m_blur9_32_1__p__0_rp___p__0_p_0_c_____1_m_blur9_32_0__p__0_p_0_value);
	// Produce: blur9_32
	blur9_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blur9_32_0_blurx_to_gp_00_ld6_(HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx_to_gp_00, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blur9_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blur9_32_0_blurx_to_gp_00_ld6__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_FIFO_buf4_cache blurx_FIFO_buf4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60; blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
//   { blurx_to_gp_00_ld5_merged487[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
// Condition for blurx_to_gp_00_ld5_merged487(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))
//   { blur9_32_1_merged485[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
// Condition for blur9_32_1_merged485(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 2 <= i1 <= 1081 and i2 <= 60 and 5 <= i3 <= 6 and i3 <= 5 + i2 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 60; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          blurx_to_gp_00_ld5_merged487(blurx_to_gp_00 /* buf name */, blurx_FIFO_buf4, 0, ((-2 + 1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blur9_32_1_merged485(blurx_FIFO_buf4 /* buf name */, blur9_32, 0, ((-2 + 1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void blurx_ld1_merged482(blurx_cache& blurx, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */blurx_to_gp_00, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx
	auto blurx__lp_32_m_blurx_ld1__p__0_rp__c____blurx_ld2_value = blurx_blurx_ld1_merged482_read_bundle_read(blurx/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_ld1_cu481(blurx__lp_32_m_blurx_ld1__p__0_rp__c____blurx_ld2_value);
	// Produce: blurx_to_gp_00
	blurx_to_gp_00.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_to_gp_18_ld13_merged472(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_to_gp_18, input_FIFO_buf12_cache& input_FIFO_buf12, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_to_gp_18
	auto input_to_gp_18__lp_32_m_input_to_gp_18_ld13__p__0_rp__c____input_to_gp_18_ld14_value = input_to_gp_18.read();
	auto compute_result = input_to_gp_18_ld13_cu471(input_to_gp_18__lp_32_m_input_to_gp_18_ld13__p__0_rp__c____input_to_gp_18_ld14_value);
	// Produce: input_FIFO_buf12
	input_FIFO_buf12_input_to_gp_18_ld13_merged472_write_bundle_write(/* arg names */compute_result, input_FIFO_buf12, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx_1_merged478(input_FIFO_buf12_cache& input_FIFO_buf12, blurx_cache& blurx, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_FIFO_buf12
	auto input_FIFO_buf12_1_m__lp_32_m_blurx_1__p__0_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value = input_FIFO_buf12_blurx_1_merged478_read_bundle_read(input_FIFO_buf12/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_1_cu476(input_FIFO_buf12_1_m__lp_32_m_blurx_1__p__0_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value);
	// Produce: blurx
	blurx_blurx_1_merged478_write_bundle_write(/* arg names */compute_result, blurx, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blurx_0_blurx_ld2_input_to_gp_18_ld14_(HWStream<hw_uint<512> >& /* get_args num ports = 32 */input_to_gp_18, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx_to_gp_00) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blurx_0_blurx_ld2_input_to_gp_18_ld14__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_cache blurx;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  input_FIFO_buf12_cache input_FIFO_buf12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60; blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60; blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
//   { input_to_gp_18_ld13_merged472[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
// Condition for input_to_gp_18_ld13_merged472(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))
//   { blurx_ld1_merged482[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
// Condition for blurx_ld1_merged482(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))
//   { blurx_1_merged478[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
// Condition for blurx_1_merged478(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 2 <= i1 <= 1081 and 0 <= i2 <= 60 and 3 <= i3 <= 4; [0, i1, i2, 2] : 0 <= i1 <= 1081 and 0 <= i2 <= 60 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 60; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_to_gp_18_ld13_merged472(input_to_gp_18 /* buf name */, input_FIFO_buf12, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0)))) {
	          blurx_1_merged478(input_FIFO_buf12 /* buf name */, blurx, 0, ((-2 + 1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0)))) {
	          blurx_ld1_merged482(blurx /* buf name */, blurx_to_gp_00, 0, ((-2 + 1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void input_1_merged475(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_arg, input_cache& input, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_32_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu473(input_arg_1_m__lp_32_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged475_write_bundle_write(/* arg names */compute_result, input, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_ld9_merged480(input_cache& input, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_to_gp_18, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input
	auto input__lp_32_m_input_ld9__p__0_rp__c____input_ld10_value = input_input_ld9_merged480_read_bundle_read(input/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = input_ld9_cu479(input__lp_32_m_input_ld9__p__0_rp__c____input_ld10_value);
	// Produce: input_to_gp_18
	input_to_gp_18.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_input_0_input_ld10_(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */input_to_gp_18) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_input_0_input_ld10__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60; input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
//   { input_ld9_merged480[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
// Condition for input_ld9_merged480(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))
//   { input_1_merged475[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 60 }
// Condition for input_1_merged475(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1081 and 0 <= i2 <= 60 and 0 <= i3 <= 1 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 60; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged475(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_ld9_merged480(input /* buf name */, input_to_gp_18, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void blur9_32_opt_d32(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blur9_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("blur9_32_opt_d32_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  // channel width: 32
  // port width   : 16
  // dag size     : 32
// Bits to slack match blurx_to_gp_00 = 16384
// Bits to slack match blurx_to_gp_00 = 16384
  // channel width: 32
  // port width   : 16
  // dag size     : 32
// Bits to slack match input_to_gp_18 = 16384
// Bits to slack match input_to_gp_18 = 16384
// Bits in internal re-use buffers               : 63952 bits
// Bits in channels needed to guarantee causality: 0
// Bits in channels needed to match slack        : 32768
  HWStream< hw_uint<512> > blurx_to_gp_00;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=blurx_to_gp_00.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > input_to_gp_18;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=input_to_gp_18.values depth=32
#endif //__VIVADO_SYNTH__


  Extracted_input_0_input_ld10_(input_arg, input_to_gp_18);
  Extracted_blurx_0_blurx_ld2_input_to_gp_18_ld14_(input_to_gp_18, blurx_to_gp_00);
  Extracted_blur9_32_0_blurx_to_gp_00_ld6_(blurx_to_gp_00, blur9_32);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void blur9_32_opt_d32_wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blur9_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    blur9_32_opt_d32(input_arg, blur9_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[31 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[30 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[29 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[28 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[27 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[26 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[25 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[24 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[23 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[22 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[21 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[20 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[19 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[18 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[17 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[16 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[15 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[14 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[13 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[12 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[11 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[10 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[9 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[8 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[7 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[6 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[5 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[4 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[3 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[2 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[1 + 32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59; blur9_32_1_merged485[root = 0, blur9_32_0, blur9_32_1] -> blur9_32[32blur9_32_1, blur9_32_0] : 0 <= blur9_32_0 <= 1079 and 0 <= blur9_32_1 <= 59 }
const int blur9_32_1_merged485_write_pipe0_num_transfers = 64800;
  // { input_1_merged475[root = 0, input_0, input_1] -> input_arg[31 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[30 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[29 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[28 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[27 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[26 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[25 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[24 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[23 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[22 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[21 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[20 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[19 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[18 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[17 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[16 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[15 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[14 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[13 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[12 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[11 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[10 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[9 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[8 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[7 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[6 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[5 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[4 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[3 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[2 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[1 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60; input_1_merged475[root = 0, input_0, input_1] -> input_arg[32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 60 }
const int input_1_merged475_read_pipe0_num_transfers = 66002;


extern "C" {

void blur9_32_opt_d32_accel(hw_uint<512>* input_1_merged475_read_pipe0, hw_uint<512>* blur9_32_1_merged485_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged475_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = blur9_32_1_merged485_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged475_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = blur9_32_1_merged485_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > input_1_merged475_read_pipe0_channel;
  static HWStream<hw_uint<512> > blur9_32_1_merged485_write_pipe0_channel;

  burst_read<512>(input_1_merged475_read_pipe0, input_1_merged475_read_pipe0_channel, input_1_merged475_read_pipe0_num_transfers*size);

  blur9_32_opt_d32_wrapper(input_1_merged475_read_pipe0_channel, blur9_32_1_merged485_write_pipe0_channel, size);

  burst_write<512>(blur9_32_1_merged485_write_pipe0, blur9_32_1_merged485_write_pipe0_channel, blur9_32_1_merged485_write_pipe0_num_transfers*size);
}

}
extern "C" {

void blur9_32_opt_d32_rdai(HWStream<hw_uint<512> >& input_1_merged475_read_pipe0, HWStream<hw_uint<512> >&  blur9_32_1_merged485_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged475_read_pipe0
#pragma HLS INTERFACE axis register port = blur9_32_1_merged485_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  blur9_32_opt_d32(input_1_merged475_read_pipe0, blur9_32_1_merged485_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

