// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_1,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=33.795000,HLS_SYN_LAT=34,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=92,HLS_SYN_FF=9994,HLS_SYN_LUT=9388,HLS_VERSION=2020_1}" *)

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_2_address1,
        input_2_ce1,
        input_2_q1,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_3_address1,
        input_3_ce1,
        input_3_q1,
        conv_out_0_address0,
        conv_out_0_ce0,
        conv_out_0_we0,
        conv_out_0_d0,
        conv_out_1_address0,
        conv_out_1_ce0,
        conv_out_1_we0,
        conv_out_1_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_pp0_stage1 = 5'd4;
parameter    ap_ST_fsm_pp0_stage2 = 5'd8;
parameter    ap_ST_fsm_state26 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] input_0_address0;
output   input_0_ce0;
input  [31:0] input_0_q0;
output  [2:0] input_0_address1;
output   input_0_ce1;
input  [31:0] input_0_q1;
output  [2:0] input_1_address0;
output   input_1_ce0;
input  [31:0] input_1_q0;
output  [2:0] input_1_address1;
output   input_1_ce1;
input  [31:0] input_1_q1;
output  [2:0] input_2_address0;
output   input_2_ce0;
input  [31:0] input_2_q0;
output  [2:0] input_2_address1;
output   input_2_ce1;
input  [31:0] input_2_q1;
output  [2:0] input_3_address0;
output   input_3_ce0;
input  [31:0] input_3_q0;
output  [2:0] input_3_address1;
output   input_3_ce1;
input  [31:0] input_3_q1;
output  [2:0] conv_out_0_address0;
output   conv_out_0_ce0;
output   conv_out_0_we0;
output  [31:0] conv_out_0_d0;
output  [2:0] conv_out_1_address0;
output   conv_out_1_ce0;
output   conv_out_1_we0;
output  [31:0] conv_out_1_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] input_0_address0;
reg input_0_ce0;
reg[2:0] input_0_address1;
reg input_0_ce1;
reg[2:0] input_1_address0;
reg input_1_ce0;
reg[2:0] input_1_address1;
reg input_1_ce1;
reg[2:0] input_2_address0;
reg input_2_ce0;
reg[2:0] input_2_address1;
reg input_2_ce1;
reg[2:0] input_3_address0;
reg input_3_ce0;
reg[2:0] input_3_address1;
reg input_3_ce1;
reg[2:0] conv_out_0_address0;
reg conv_out_0_ce0;
reg conv_out_0_we0;
reg[31:0] conv_out_0_d0;
reg[2:0] conv_out_1_address0;
reg conv_out_1_ce0;
reg conv_out_1_we0;
reg[31:0] conv_out_1_d0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] indvar_flatten_reg_486;
reg   [1:0] r_0_reg_497;
reg   [1:0] c_0_reg_508;
wire   [31:0] grp_fu_770_p3;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state9_pp0_stage1_iter2;
wire    ap_block_state12_pp0_stage1_iter3;
wire    ap_block_state15_pp0_stage1_iter4;
wire    ap_block_state18_pp0_stage1_iter5;
wire    ap_block_state21_pp0_stage1_iter6;
wire    ap_block_state24_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_1363;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state10_pp0_stage2_iter2;
wire    ap_block_state13_pp0_stage2_iter3;
wire    ap_block_state16_pp0_stage2_iter4;
wire    ap_block_state19_pp0_stage2_iter5;
wire    ap_block_state22_pp0_stage2_iter6;
wire    ap_block_state25_pp0_stage2_iter7;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state11_pp0_stage0_iter3;
wire    ap_block_state14_pp0_stage0_iter4;
wire    ap_block_state17_pp0_stage0_iter5;
wire    ap_block_state20_pp0_stage0_iter6;
wire    ap_block_state23_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_780_p3;
wire   [31:0] grp_fu_790_p3;
wire   [31:0] grp_fu_800_p3;
wire   [31:0] grp_fu_810_p3;
wire   [31:0] grp_fu_820_p3;
wire   [31:0] grp_fu_519_p2;
reg   [0:0] icmp_ln8_reg_1363_pp0_iter1_reg;
wire   [31:0] grp_fu_524_p2;
wire   [31:0] grp_fu_529_p2;
wire   [31:0] grp_fu_537_p2;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln8_reg_1363_pp0_iter2_reg;
wire   [31:0] grp_fu_542_p2;
wire   [31:0] grp_fu_547_p2;
wire   [31:0] grp_fu_555_p2;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln8_reg_1363_pp0_iter3_reg;
wire   [31:0] grp_fu_560_p2;
wire   [31:0] grp_fu_565_p2;
wire   [31:0] grp_fu_573_p2;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] icmp_ln8_reg_1363_pp0_iter4_reg;
wire   [31:0] grp_fu_578_p2;
wire   [31:0] grp_fu_583_p2;
wire   [31:0] grp_fu_591_p2;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] icmp_ln8_reg_1363_pp0_iter5_reg;
wire   [31:0] grp_fu_596_p2;
wire   [31:0] grp_fu_601_p2;
wire   [31:0] grp_fu_609_p2;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] icmp_ln8_reg_1363_pp0_iter6_reg;
wire   [31:0] grp_fu_614_p2;
wire   [31:0] grp_fu_619_p2;
wire   [0:0] icmp_ln8_fu_978_p2;
wire   [2:0] add_ln8_fu_984_p2;
reg   [2:0] add_ln8_reg_1367;
wire   [1:0] select_ln34_fu_996_p3;
reg   [1:0] select_ln34_reg_1372;
wire   [1:0] select_ln34_1_fu_1010_p3;
reg   [1:0] select_ln34_1_reg_1377;
reg   [1:0] select_ln34_1_reg_1377_pp0_iter1_reg;
reg   [1:0] select_ln34_1_reg_1377_pp0_iter2_reg;
reg   [1:0] select_ln34_1_reg_1377_pp0_iter3_reg;
reg   [1:0] select_ln34_1_reg_1377_pp0_iter4_reg;
reg   [1:0] select_ln34_1_reg_1377_pp0_iter5_reg;
reg   [1:0] select_ln34_1_reg_1377_pp0_iter6_reg;
wire   [1:0] select_ln34_2_fu_1062_p3;
reg   [1:0] select_ln34_2_reg_1424;
wire   [1:0] select_ln34_3_fu_1076_p3;
reg   [1:0] select_ln34_3_reg_1429;
wire   [0:0] trunc_ln26_fu_1084_p1;
reg   [0:0] trunc_ln26_reg_1434;
reg   [0:0] trunc_ln26_reg_1434_pp0_iter1_reg;
reg   [0:0] trunc_ln26_reg_1434_pp0_iter2_reg;
reg   [0:0] trunc_ln26_reg_1434_pp0_iter3_reg;
reg   [0:0] trunc_ln26_reg_1434_pp0_iter4_reg;
reg   [0:0] trunc_ln26_reg_1434_pp0_iter5_reg;
reg   [0:0] trunc_ln26_reg_1434_pp0_iter6_reg;
reg   [0:0] trunc_ln26_reg_1434_pp0_iter7_reg;
wire   [31:0] grp_fu_635_p2;
wire   [31:0] grp_fu_641_p2;
reg   [31:0] tmp_1_0_0_0_1_reg_1529;
wire   [1:0] c_fu_1158_p2;
reg   [1:0] c_reg_1534;
wire   [31:0] grp_fu_646_p2;
reg   [31:0] tmp_1_0_0_1_reg_1539;
wire   [31:0] grp_fu_651_p2;
reg   [31:0] tmp_1_0_0_1_1_reg_1544;
wire   [31:0] grp_fu_656_p2;
reg   [31:0] tmp_1_0_0_2_reg_1549;
reg   [31:0] tmp_1_0_0_2_reg_1549_pp0_iter1_reg;
wire   [31:0] grp_fu_661_p2;
reg   [31:0] tmp_1_0_0_2_1_reg_1554;
reg   [31:0] tmp_1_0_0_2_1_reg_1554_pp0_iter1_reg;
wire   [31:0] grp_fu_666_p2;
wire   [31:0] grp_fu_672_p2;
reg   [31:0] tmp_1_1_0_0_1_reg_1564;
wire   [31:0] grp_fu_677_p2;
reg   [31:0] tmp_1_1_0_1_reg_1569;
wire   [31:0] grp_fu_682_p2;
reg   [31:0] tmp_1_1_0_1_1_reg_1574;
wire   [31:0] grp_fu_687_p2;
reg   [31:0] tmp_1_1_0_2_reg_1579;
reg   [31:0] tmp_1_1_0_2_reg_1579_pp0_iter1_reg;
wire   [31:0] grp_fu_692_p2;
reg   [31:0] tmp_1_1_0_2_1_reg_1584;
reg   [31:0] tmp_1_1_0_2_1_reg_1584_pp0_iter1_reg;
wire   [31:0] grp_fu_697_p2;
wire   [31:0] grp_fu_703_p2;
reg   [31:0] tmp_1_2_0_0_1_reg_1594;
wire   [31:0] grp_fu_708_p2;
reg   [31:0] tmp_1_2_0_1_reg_1599;
wire   [31:0] grp_fu_713_p2;
reg   [31:0] tmp_1_2_0_1_1_reg_1604;
wire   [31:0] grp_fu_718_p2;
reg   [31:0] tmp_1_2_0_2_reg_1609;
reg   [31:0] tmp_1_2_0_2_reg_1609_pp0_iter1_reg;
wire   [31:0] grp_fu_723_p2;
reg   [31:0] tmp_1_2_0_2_1_reg_1614;
reg   [31:0] tmp_1_2_0_2_1_reg_1614_pp0_iter1_reg;
reg   [31:0] tmp_1_0_1_reg_1619;
reg   [31:0] tmp_1_0_1_reg_1619_pp0_iter2_reg;
reg   [31:0] tmp_1_0_1_0_1_reg_1624;
reg   [31:0] tmp_1_0_1_0_1_reg_1624_pp0_iter2_reg;
reg   [31:0] tmp_1_0_1_1_reg_1629;
reg   [31:0] tmp_1_0_1_1_reg_1629_pp0_iter2_reg;
reg   [31:0] tmp_1_0_1_1_reg_1629_pp0_iter3_reg;
reg   [31:0] tmp_1_0_1_1_1_reg_1634;
reg   [31:0] tmp_1_0_1_1_1_reg_1634_pp0_iter2_reg;
reg   [31:0] tmp_1_0_1_1_1_reg_1634_pp0_iter3_reg;
reg   [31:0] tmp_1_0_1_2_reg_1639;
reg   [31:0] tmp_1_0_1_2_reg_1639_pp0_iter2_reg;
reg   [31:0] tmp_1_0_1_2_reg_1639_pp0_iter3_reg;
reg   [31:0] tmp_1_0_1_2_1_reg_1644;
reg   [31:0] tmp_1_0_1_2_1_reg_1644_pp0_iter2_reg;
reg   [31:0] tmp_1_0_1_2_1_reg_1644_pp0_iter3_reg;
reg   [31:0] tmp_1_0_1_2_1_reg_1644_pp0_iter4_reg;
reg   [31:0] tmp_1_1_1_reg_1649;
reg   [31:0] tmp_1_1_1_reg_1649_pp0_iter2_reg;
reg   [31:0] tmp_1_1_1_0_1_reg_1654;
reg   [31:0] tmp_1_1_1_0_1_reg_1654_pp0_iter2_reg;
reg   [31:0] tmp_1_1_1_1_reg_1659;
reg   [31:0] tmp_1_1_1_1_reg_1659_pp0_iter2_reg;
reg   [31:0] tmp_1_1_1_1_reg_1659_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_1_1_reg_1664;
reg   [31:0] tmp_1_1_1_1_1_reg_1664_pp0_iter2_reg;
reg   [31:0] tmp_1_1_1_1_1_reg_1664_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_2_reg_1669;
reg   [31:0] tmp_1_1_1_2_reg_1669_pp0_iter2_reg;
reg   [31:0] tmp_1_1_1_2_reg_1669_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_2_1_reg_1674;
reg   [31:0] tmp_1_1_1_2_1_reg_1674_pp0_iter2_reg;
reg   [31:0] tmp_1_1_1_2_1_reg_1674_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_2_1_reg_1674_pp0_iter4_reg;
reg   [31:0] tmp_1_2_1_reg_1679;
reg   [31:0] tmp_1_2_1_reg_1679_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_0_1_reg_1684;
reg   [31:0] tmp_1_2_1_0_1_reg_1684_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_1_reg_1689;
reg   [31:0] tmp_1_2_1_1_reg_1689_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_1_reg_1689_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_1_1_reg_1694;
reg   [31:0] tmp_1_2_1_1_1_reg_1694_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_1_1_reg_1694_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_2_reg_1699;
reg   [31:0] tmp_1_2_1_2_reg_1699_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_2_reg_1699_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_2_1_reg_1704;
reg   [31:0] tmp_1_2_1_2_1_reg_1704_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_2_1_reg_1704_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_2_1_reg_1704_pp0_iter4_reg;
reg   [31:0] tmp_1_0_2_reg_1709;
reg   [31:0] tmp_1_0_2_reg_1709_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_reg_1709_pp0_iter3_reg;
reg   [31:0] tmp_1_0_2_reg_1709_pp0_iter4_reg;
reg   [31:0] tmp_1_0_2_0_1_reg_1714;
reg   [31:0] tmp_1_0_2_0_1_reg_1714_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_0_1_reg_1714_pp0_iter3_reg;
reg   [31:0] tmp_1_0_2_0_1_reg_1714_pp0_iter4_reg;
reg   [31:0] tmp_1_0_2_1_reg_1719;
reg   [31:0] tmp_1_0_2_1_reg_1719_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_1_reg_1719_pp0_iter3_reg;
reg   [31:0] tmp_1_0_2_1_reg_1719_pp0_iter4_reg;
reg   [31:0] tmp_1_0_2_1_1_reg_1724;
reg   [31:0] tmp_1_0_2_1_1_reg_1724_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_1_1_reg_1724_pp0_iter3_reg;
reg   [31:0] tmp_1_0_2_1_1_reg_1724_pp0_iter4_reg;
reg   [31:0] tmp_1_0_2_1_1_reg_1724_pp0_iter5_reg;
reg   [31:0] tmp_1_0_2_2_reg_1729;
reg   [31:0] tmp_1_0_2_2_reg_1729_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_2_reg_1729_pp0_iter3_reg;
reg   [31:0] tmp_1_0_2_2_reg_1729_pp0_iter4_reg;
reg   [31:0] tmp_1_0_2_2_reg_1729_pp0_iter5_reg;
reg   [31:0] tmp_1_0_2_2_1_reg_1734;
reg   [31:0] tmp_1_0_2_2_1_reg_1734_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_2_1_reg_1734_pp0_iter3_reg;
reg   [31:0] tmp_1_0_2_2_1_reg_1734_pp0_iter4_reg;
reg   [31:0] tmp_1_0_2_2_1_reg_1734_pp0_iter5_reg;
reg   [31:0] tmp_1_1_2_reg_1739;
reg   [31:0] tmp_1_1_2_reg_1739_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1739_pp0_iter3_reg;
reg   [31:0] tmp_1_1_2_reg_1739_pp0_iter4_reg;
reg   [31:0] tmp_1_1_2_0_1_reg_1744;
reg   [31:0] tmp_1_1_2_0_1_reg_1744_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_0_1_reg_1744_pp0_iter3_reg;
reg   [31:0] tmp_1_1_2_0_1_reg_1744_pp0_iter4_reg;
reg   [31:0] tmp_1_1_2_1_reg_1749;
reg   [31:0] tmp_1_1_2_1_reg_1749_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_1_reg_1749_pp0_iter3_reg;
reg   [31:0] tmp_1_1_2_1_reg_1749_pp0_iter4_reg;
reg   [31:0] tmp_1_1_2_1_1_reg_1754;
reg   [31:0] tmp_1_1_2_1_1_reg_1754_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_1_1_reg_1754_pp0_iter3_reg;
reg   [31:0] tmp_1_1_2_1_1_reg_1754_pp0_iter4_reg;
reg   [31:0] tmp_1_1_2_1_1_reg_1754_pp0_iter5_reg;
reg   [31:0] tmp_1_1_2_2_reg_1759;
reg   [31:0] tmp_1_1_2_2_reg_1759_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_2_reg_1759_pp0_iter3_reg;
reg   [31:0] tmp_1_1_2_2_reg_1759_pp0_iter4_reg;
reg   [31:0] tmp_1_1_2_2_reg_1759_pp0_iter5_reg;
reg   [31:0] tmp_1_1_2_2_1_reg_1764;
reg   [31:0] tmp_1_1_2_2_1_reg_1764_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_2_1_reg_1764_pp0_iter3_reg;
reg   [31:0] tmp_1_1_2_2_1_reg_1764_pp0_iter4_reg;
reg   [31:0] tmp_1_1_2_2_1_reg_1764_pp0_iter5_reg;
reg   [31:0] tmp_1_2_2_reg_1769;
reg   [31:0] tmp_1_2_2_reg_1769_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_reg_1769_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_reg_1769_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_0_1_reg_1774;
reg   [31:0] tmp_1_2_2_0_1_reg_1774_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_0_1_reg_1774_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_0_1_reg_1774_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_1_reg_1779;
reg   [31:0] tmp_1_2_2_1_reg_1779_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_1_reg_1779_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_1_reg_1779_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_1_1_reg_1784;
reg   [31:0] tmp_1_2_2_1_1_reg_1784_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_1_1_reg_1784_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_1_1_reg_1784_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_1_1_reg_1784_pp0_iter5_reg;
reg   [31:0] tmp_1_2_2_2_reg_1789;
reg   [31:0] tmp_1_2_2_2_reg_1789_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_2_reg_1789_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_2_reg_1789_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_2_reg_1789_pp0_iter5_reg;
reg   [31:0] tmp_1_2_2_2_1_reg_1794;
reg   [31:0] tmp_1_2_2_2_1_reg_1794_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_2_1_reg_1794_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_2_1_reg_1794_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_2_1_reg_1794_pp0_iter5_reg;
reg   [31:0] w_sum_3_1_2_2_1_reg_1799;
reg   [31:0] w_sum_3_2_2_2_1_reg_1804;
wire   [3:0] sub_ln34_fu_1173_p2;
reg   [3:0] sub_ln34_reg_1809;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter7;
reg   [2:0] ap_phi_mux_indvar_flatten_phi_fu_490_p4;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_r_0_phi_fu_501_p4;
reg   [1:0] ap_phi_mux_c_0_phi_fu_512_p4;
wire   [63:0] zext_ln26_2_fu_1026_p1;
wire   [63:0] zext_ln26_3_fu_1048_p1;
wire   [63:0] zext_ln26_4_fu_1095_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln26_5_fu_1117_p1;
wire   [63:0] zext_ln26_fu_1132_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_9_fu_1146_p3;
wire   [63:0] zext_ln34_fu_1179_p1;
wire   [63:0] zext_ln34_2_fu_1242_p1;
wire   [63:0] zext_ln34_1_fu_1305_p1;
wire   [31:0] select_ln33_fu_1227_p3;
wire   [31:0] select_ln33_1_fu_1290_p3;
wire   [31:0] select_ln33_2_fu_1353_p3;
reg   [31:0] grp_fu_519_p0;
reg   [31:0] grp_fu_519_p1;
reg   [31:0] grp_fu_524_p0;
reg   [31:0] grp_fu_524_p1;
reg   [31:0] grp_fu_529_p0;
reg   [31:0] grp_fu_529_p1;
reg   [31:0] grp_fu_537_p0;
reg   [31:0] grp_fu_537_p1;
reg   [31:0] grp_fu_542_p0;
reg   [31:0] grp_fu_542_p1;
reg   [31:0] grp_fu_547_p0;
reg   [31:0] grp_fu_547_p1;
reg   [31:0] grp_fu_555_p0;
reg   [31:0] grp_fu_555_p1;
reg   [31:0] grp_fu_560_p0;
reg   [31:0] grp_fu_560_p1;
reg   [31:0] grp_fu_565_p0;
reg   [31:0] grp_fu_565_p1;
reg   [31:0] grp_fu_573_p0;
reg   [31:0] grp_fu_573_p1;
reg   [31:0] grp_fu_578_p0;
reg   [31:0] grp_fu_578_p1;
reg   [31:0] grp_fu_583_p0;
reg   [31:0] grp_fu_583_p1;
reg   [31:0] grp_fu_591_p0;
reg   [31:0] grp_fu_591_p1;
reg   [31:0] grp_fu_596_p0;
reg   [31:0] grp_fu_596_p1;
reg   [31:0] grp_fu_601_p0;
reg   [31:0] grp_fu_601_p1;
reg   [31:0] grp_fu_609_p0;
reg   [31:0] grp_fu_609_p1;
reg   [31:0] grp_fu_614_p0;
reg   [31:0] grp_fu_614_p1;
reg   [31:0] grp_fu_619_p0;
reg   [31:0] grp_fu_619_p1;
reg   [31:0] grp_fu_627_p0;
reg   [31:0] grp_fu_627_p1;
reg   [31:0] grp_fu_635_p1;
reg   [31:0] grp_fu_641_p1;
reg   [31:0] grp_fu_646_p1;
reg   [31:0] grp_fu_651_p1;
reg   [31:0] grp_fu_656_p1;
reg   [31:0] grp_fu_661_p1;
reg   [31:0] grp_fu_666_p1;
reg   [31:0] grp_fu_672_p1;
reg   [31:0] grp_fu_677_p1;
reg   [31:0] grp_fu_682_p1;
reg   [31:0] grp_fu_687_p1;
reg   [31:0] grp_fu_692_p1;
reg   [31:0] grp_fu_697_p1;
reg   [31:0] grp_fu_703_p1;
reg   [31:0] grp_fu_708_p1;
reg   [31:0] grp_fu_713_p1;
reg   [31:0] grp_fu_718_p1;
reg   [31:0] grp_fu_723_p1;
wire   [31:0] grp_fu_627_p2;
wire   [0:0] icmp_ln11_fu_990_p2;
wire   [1:0] add_ln26_1_fu_1004_p2;
wire   [2:0] tmp_fu_1018_p3;
wire   [2:0] or_ln26_3_fu_1034_p2;
wire   [4:0] or_ln_fu_1040_p3;
wire   [1:0] xor_ln26_fu_1056_p2;
wire   [1:0] add_ln26_fu_1070_p2;
wire   [2:0] tmp_8_fu_1088_p3;
wire   [2:0] or_ln26_fu_1103_p2;
wire   [4:0] or_ln26_1_fu_1109_p3;
wire   [2:0] tmp_s_fu_1125_p3;
wire   [2:0] or_ln26_2_fu_1140_p2;
wire   [3:0] p_shl_cast_fu_1166_p3;
wire   [3:0] zext_ln26_1_fu_1163_p1;
wire   [31:0] bitcast_ln33_fu_1185_p1;
wire   [7:0] tmp_2_fu_1189_p4;
wire   [22:0] trunc_ln33_fu_1199_p1;
wire   [0:0] icmp_ln33_1_fu_1209_p2;
wire   [0:0] icmp_ln33_fu_1203_p2;
wire   [0:0] or_ln33_fu_1215_p2;
wire   [0:0] grp_fu_764_p2;
wire   [0:0] and_ln33_fu_1221_p2;
wire   [3:0] add_ln34_1_fu_1237_p2;
wire   [31:0] bitcast_ln33_1_fu_1248_p1;
wire   [7:0] tmp_4_fu_1252_p4;
wire   [22:0] trunc_ln33_1_fu_1262_p1;
wire   [0:0] icmp_ln33_3_fu_1272_p2;
wire   [0:0] icmp_ln33_2_fu_1266_p2;
wire   [0:0] or_ln33_1_fu_1278_p2;
wire   [0:0] and_ln33_1_fu_1284_p2;
wire   [3:0] add_ln34_fu_1300_p2;
wire   [31:0] bitcast_ln33_2_fu_1311_p1;
wire   [7:0] tmp_6_fu_1315_p4;
wire   [22:0] trunc_ln33_2_fu_1325_p1;
wire   [0:0] icmp_ln33_5_fu_1335_p2;
wire   [0:0] icmp_ln33_4_fu_1329_p2;
wire   [0:0] or_ln33_2_fu_1341_p2;
wire   [0:0] and_ln33_2_fu_1347_p2;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_CS_fsm_state26;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_519_p0),
    .din1(grp_fu_519_p1),
    .ce(1'b1),
    .dout(grp_fu_519_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_524_p0),
    .din1(grp_fu_524_p1),
    .ce(1'b1),
    .dout(grp_fu_524_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_529_p0),
    .din1(grp_fu_529_p1),
    .ce(1'b1),
    .dout(grp_fu_529_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_537_p0),
    .din1(grp_fu_537_p1),
    .ce(1'b1),
    .dout(grp_fu_537_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_542_p0),
    .din1(grp_fu_542_p1),
    .ce(1'b1),
    .dout(grp_fu_542_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_547_p0),
    .din1(grp_fu_547_p1),
    .ce(1'b1),
    .dout(grp_fu_547_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_555_p0),
    .din1(grp_fu_555_p1),
    .ce(1'b1),
    .dout(grp_fu_555_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_560_p0),
    .din1(grp_fu_560_p1),
    .ce(1'b1),
    .dout(grp_fu_560_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_565_p0),
    .din1(grp_fu_565_p1),
    .ce(1'b1),
    .dout(grp_fu_565_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_573_p0),
    .din1(grp_fu_573_p1),
    .ce(1'b1),
    .dout(grp_fu_573_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_578_p0),
    .din1(grp_fu_578_p1),
    .ce(1'b1),
    .dout(grp_fu_578_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_583_p0),
    .din1(grp_fu_583_p1),
    .ce(1'b1),
    .dout(grp_fu_583_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_591_p0),
    .din1(grp_fu_591_p1),
    .ce(1'b1),
    .dout(grp_fu_591_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_596_p0),
    .din1(grp_fu_596_p1),
    .ce(1'b1),
    .dout(grp_fu_596_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_601_p0),
    .din1(grp_fu_601_p1),
    .ce(1'b1),
    .dout(grp_fu_601_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_609_p0),
    .din1(grp_fu_609_p1),
    .ce(1'b1),
    .dout(grp_fu_609_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_614_p0),
    .din1(grp_fu_614_p1),
    .ce(1'b1),
    .dout(grp_fu_614_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_619_p0),
    .din1(grp_fu_619_p1),
    .ce(1'b1),
    .dout(grp_fu_619_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_627_p0),
    .din1(grp_fu_627_p1),
    .ce(1'b1),
    .dout(grp_fu_627_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_770_p3),
    .din1(grp_fu_635_p1),
    .ce(1'b1),
    .dout(grp_fu_635_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_780_p3),
    .din1(grp_fu_641_p1),
    .ce(1'b1),
    .dout(grp_fu_641_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_790_p3),
    .din1(grp_fu_646_p1),
    .ce(1'b1),
    .dout(grp_fu_646_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_800_p3),
    .din1(grp_fu_651_p1),
    .ce(1'b1),
    .dout(grp_fu_651_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_810_p3),
    .din1(grp_fu_656_p1),
    .ce(1'b1),
    .dout(grp_fu_656_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_820_p3),
    .din1(grp_fu_661_p1),
    .ce(1'b1),
    .dout(grp_fu_661_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_770_p3),
    .din1(grp_fu_666_p1),
    .ce(1'b1),
    .dout(grp_fu_666_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_780_p3),
    .din1(grp_fu_672_p1),
    .ce(1'b1),
    .dout(grp_fu_672_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_790_p3),
    .din1(grp_fu_677_p1),
    .ce(1'b1),
    .dout(grp_fu_677_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_800_p3),
    .din1(grp_fu_682_p1),
    .ce(1'b1),
    .dout(grp_fu_682_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_810_p3),
    .din1(grp_fu_687_p1),
    .ce(1'b1),
    .dout(grp_fu_687_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_820_p3),
    .din1(grp_fu_692_p1),
    .ce(1'b1),
    .dout(grp_fu_692_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_770_p3),
    .din1(grp_fu_697_p1),
    .ce(1'b1),
    .dout(grp_fu_697_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_780_p3),
    .din1(grp_fu_703_p1),
    .ce(1'b1),
    .dout(grp_fu_703_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_790_p3),
    .din1(grp_fu_708_p1),
    .ce(1'b1),
    .dout(grp_fu_708_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_800_p3),
    .din1(grp_fu_713_p1),
    .ce(1'b1),
    .dout(grp_fu_713_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_810_p3),
    .din1(grp_fu_718_p1),
    .ce(1'b1),
    .dout(grp_fu_718_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_820_p3),
    .din1(grp_fu_723_p1),
    .ce(1'b1),
    .dout(grp_fu_723_p2)
);

conv_1_fcmp_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_1_fcmp_32ns_dEe_U38(
    .din0(grp_fu_627_p2),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(grp_fu_764_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1363 == 1'd0))) begin
        c_0_reg_508 <= c_reg_1534;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_508 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1363 == 1'd0))) begin
        indvar_flatten_reg_486 <= add_ln8_reg_1367;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_486 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1363 == 1'd0))) begin
        r_0_reg_497 <= select_ln34_1_reg_1377;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_497 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln8_reg_1367 <= add_ln8_fu_984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1363 == 1'd0))) begin
        c_reg_1534 <= c_fu_1158_p2;
        tmp_1_0_0_0_1_reg_1529 <= grp_fu_641_p2;
        tmp_1_0_0_1_1_reg_1544 <= grp_fu_651_p2;
        tmp_1_0_0_1_reg_1539 <= grp_fu_646_p2;
        tmp_1_0_0_2_1_reg_1554 <= grp_fu_661_p2;
        tmp_1_0_0_2_reg_1549 <= grp_fu_656_p2;
        tmp_1_1_0_0_1_reg_1564 <= grp_fu_672_p2;
        tmp_1_1_0_1_1_reg_1574 <= grp_fu_682_p2;
        tmp_1_1_0_1_reg_1569 <= grp_fu_677_p2;
        tmp_1_1_0_2_1_reg_1584 <= grp_fu_692_p2;
        tmp_1_1_0_2_reg_1579 <= grp_fu_687_p2;
        tmp_1_2_0_0_1_reg_1594 <= grp_fu_703_p2;
        tmp_1_2_0_1_1_reg_1604 <= grp_fu_713_p2;
        tmp_1_2_0_1_reg_1599 <= grp_fu_708_p2;
        tmp_1_2_0_2_1_reg_1614 <= grp_fu_723_p2;
        tmp_1_2_0_2_reg_1609 <= grp_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln8_reg_1363 <= icmp_ln8_fu_978_p2;
        icmp_ln8_reg_1363_pp0_iter1_reg <= icmp_ln8_reg_1363;
        icmp_ln8_reg_1363_pp0_iter2_reg <= icmp_ln8_reg_1363_pp0_iter1_reg;
        icmp_ln8_reg_1363_pp0_iter3_reg <= icmp_ln8_reg_1363_pp0_iter2_reg;
        icmp_ln8_reg_1363_pp0_iter4_reg <= icmp_ln8_reg_1363_pp0_iter3_reg;
        icmp_ln8_reg_1363_pp0_iter5_reg <= icmp_ln8_reg_1363_pp0_iter4_reg;
        icmp_ln8_reg_1363_pp0_iter6_reg <= icmp_ln8_reg_1363_pp0_iter5_reg;
        select_ln34_1_reg_1377_pp0_iter1_reg <= select_ln34_1_reg_1377;
        select_ln34_1_reg_1377_pp0_iter2_reg <= select_ln34_1_reg_1377_pp0_iter1_reg;
        select_ln34_1_reg_1377_pp0_iter3_reg <= select_ln34_1_reg_1377_pp0_iter2_reg;
        select_ln34_1_reg_1377_pp0_iter4_reg <= select_ln34_1_reg_1377_pp0_iter3_reg;
        select_ln34_1_reg_1377_pp0_iter5_reg <= select_ln34_1_reg_1377_pp0_iter4_reg;
        select_ln34_1_reg_1377_pp0_iter6_reg <= select_ln34_1_reg_1377_pp0_iter5_reg;
        tmp_1_0_1_0_1_reg_1624_pp0_iter2_reg <= tmp_1_0_1_0_1_reg_1624;
        tmp_1_0_1_1_1_reg_1634_pp0_iter2_reg <= tmp_1_0_1_1_1_reg_1634;
        tmp_1_0_1_1_1_reg_1634_pp0_iter3_reg <= tmp_1_0_1_1_1_reg_1634_pp0_iter2_reg;
        tmp_1_0_1_1_reg_1629_pp0_iter2_reg <= tmp_1_0_1_1_reg_1629;
        tmp_1_0_1_1_reg_1629_pp0_iter3_reg <= tmp_1_0_1_1_reg_1629_pp0_iter2_reg;
        tmp_1_0_1_2_1_reg_1644_pp0_iter2_reg <= tmp_1_0_1_2_1_reg_1644;
        tmp_1_0_1_2_1_reg_1644_pp0_iter3_reg <= tmp_1_0_1_2_1_reg_1644_pp0_iter2_reg;
        tmp_1_0_1_2_1_reg_1644_pp0_iter4_reg <= tmp_1_0_1_2_1_reg_1644_pp0_iter3_reg;
        tmp_1_0_1_2_reg_1639_pp0_iter2_reg <= tmp_1_0_1_2_reg_1639;
        tmp_1_0_1_2_reg_1639_pp0_iter3_reg <= tmp_1_0_1_2_reg_1639_pp0_iter2_reg;
        tmp_1_0_1_reg_1619_pp0_iter2_reg <= tmp_1_0_1_reg_1619;
        tmp_1_1_1_0_1_reg_1654_pp0_iter2_reg <= tmp_1_1_1_0_1_reg_1654;
        tmp_1_1_1_1_1_reg_1664_pp0_iter2_reg <= tmp_1_1_1_1_1_reg_1664;
        tmp_1_1_1_1_1_reg_1664_pp0_iter3_reg <= tmp_1_1_1_1_1_reg_1664_pp0_iter2_reg;
        tmp_1_1_1_1_reg_1659_pp0_iter2_reg <= tmp_1_1_1_1_reg_1659;
        tmp_1_1_1_1_reg_1659_pp0_iter3_reg <= tmp_1_1_1_1_reg_1659_pp0_iter2_reg;
        tmp_1_1_1_2_1_reg_1674_pp0_iter2_reg <= tmp_1_1_1_2_1_reg_1674;
        tmp_1_1_1_2_1_reg_1674_pp0_iter3_reg <= tmp_1_1_1_2_1_reg_1674_pp0_iter2_reg;
        tmp_1_1_1_2_1_reg_1674_pp0_iter4_reg <= tmp_1_1_1_2_1_reg_1674_pp0_iter3_reg;
        tmp_1_1_1_2_reg_1669_pp0_iter2_reg <= tmp_1_1_1_2_reg_1669;
        tmp_1_1_1_2_reg_1669_pp0_iter3_reg <= tmp_1_1_1_2_reg_1669_pp0_iter2_reg;
        tmp_1_1_1_reg_1649_pp0_iter2_reg <= tmp_1_1_1_reg_1649;
        tmp_1_2_1_0_1_reg_1684_pp0_iter2_reg <= tmp_1_2_1_0_1_reg_1684;
        tmp_1_2_1_1_1_reg_1694_pp0_iter2_reg <= tmp_1_2_1_1_1_reg_1694;
        tmp_1_2_1_1_1_reg_1694_pp0_iter3_reg <= tmp_1_2_1_1_1_reg_1694_pp0_iter2_reg;
        tmp_1_2_1_1_reg_1689_pp0_iter2_reg <= tmp_1_2_1_1_reg_1689;
        tmp_1_2_1_1_reg_1689_pp0_iter3_reg <= tmp_1_2_1_1_reg_1689_pp0_iter2_reg;
        tmp_1_2_1_2_1_reg_1704_pp0_iter2_reg <= tmp_1_2_1_2_1_reg_1704;
        tmp_1_2_1_2_1_reg_1704_pp0_iter3_reg <= tmp_1_2_1_2_1_reg_1704_pp0_iter2_reg;
        tmp_1_2_1_2_1_reg_1704_pp0_iter4_reg <= tmp_1_2_1_2_1_reg_1704_pp0_iter3_reg;
        tmp_1_2_1_2_reg_1699_pp0_iter2_reg <= tmp_1_2_1_2_reg_1699;
        tmp_1_2_1_2_reg_1699_pp0_iter3_reg <= tmp_1_2_1_2_reg_1699_pp0_iter2_reg;
        tmp_1_2_1_reg_1679_pp0_iter2_reg <= tmp_1_2_1_reg_1679;
        trunc_ln26_reg_1434_pp0_iter1_reg <= trunc_ln26_reg_1434;
        trunc_ln26_reg_1434_pp0_iter2_reg <= trunc_ln26_reg_1434_pp0_iter1_reg;
        trunc_ln26_reg_1434_pp0_iter3_reg <= trunc_ln26_reg_1434_pp0_iter2_reg;
        trunc_ln26_reg_1434_pp0_iter4_reg <= trunc_ln26_reg_1434_pp0_iter3_reg;
        trunc_ln26_reg_1434_pp0_iter5_reg <= trunc_ln26_reg_1434_pp0_iter4_reg;
        trunc_ln26_reg_1434_pp0_iter6_reg <= trunc_ln26_reg_1434_pp0_iter5_reg;
        trunc_ln26_reg_1434_pp0_iter7_reg <= trunc_ln26_reg_1434_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_fu_978_p2 == 1'd0))) begin
        select_ln34_1_reg_1377 <= select_ln34_1_fu_1010_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_fu_978_p2 == 1'd0))) begin
        select_ln34_2_reg_1424 <= select_ln34_2_fu_1062_p3;
        select_ln34_3_reg_1429 <= select_ln34_3_fu_1076_p3;
        select_ln34_reg_1372 <= select_ln34_fu_996_p3;
        trunc_ln26_reg_1434 <= trunc_ln26_fu_1084_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1363_pp0_iter6_reg == 1'd0))) begin
        sub_ln34_reg_1809 <= sub_ln34_fu_1173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_1_0_0_2_1_reg_1554_pp0_iter1_reg <= tmp_1_0_0_2_1_reg_1554;
        tmp_1_0_0_2_reg_1549_pp0_iter1_reg <= tmp_1_0_0_2_reg_1549;
        tmp_1_1_0_2_1_reg_1584_pp0_iter1_reg <= tmp_1_1_0_2_1_reg_1584;
        tmp_1_1_0_2_reg_1579_pp0_iter1_reg <= tmp_1_1_0_2_reg_1579;
        tmp_1_2_0_2_1_reg_1614_pp0_iter1_reg <= tmp_1_2_0_2_1_reg_1614;
        tmp_1_2_0_2_reg_1609_pp0_iter1_reg <= tmp_1_2_0_2_reg_1609;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1363 == 1'd0))) begin
        tmp_1_0_1_0_1_reg_1624 <= grp_fu_641_p2;
        tmp_1_0_1_1_1_reg_1634 <= grp_fu_651_p2;
        tmp_1_0_1_1_reg_1629 <= grp_fu_646_p2;
        tmp_1_0_1_2_1_reg_1644 <= grp_fu_661_p2;
        tmp_1_0_1_2_reg_1639 <= grp_fu_656_p2;
        tmp_1_0_1_reg_1619 <= grp_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln8_reg_1363_pp0_iter1_reg == 1'd0))) begin
        tmp_1_0_2_0_1_reg_1714 <= grp_fu_641_p2;
        tmp_1_0_2_1_1_reg_1724 <= grp_fu_651_p2;
        tmp_1_0_2_1_reg_1719 <= grp_fu_646_p2;
        tmp_1_0_2_2_1_reg_1734 <= grp_fu_661_p2;
        tmp_1_0_2_2_reg_1729 <= grp_fu_656_p2;
        tmp_1_0_2_reg_1709 <= grp_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_1_0_2_0_1_reg_1714_pp0_iter2_reg <= tmp_1_0_2_0_1_reg_1714;
        tmp_1_0_2_0_1_reg_1714_pp0_iter3_reg <= tmp_1_0_2_0_1_reg_1714_pp0_iter2_reg;
        tmp_1_0_2_0_1_reg_1714_pp0_iter4_reg <= tmp_1_0_2_0_1_reg_1714_pp0_iter3_reg;
        tmp_1_0_2_1_1_reg_1724_pp0_iter2_reg <= tmp_1_0_2_1_1_reg_1724;
        tmp_1_0_2_1_1_reg_1724_pp0_iter3_reg <= tmp_1_0_2_1_1_reg_1724_pp0_iter2_reg;
        tmp_1_0_2_1_1_reg_1724_pp0_iter4_reg <= tmp_1_0_2_1_1_reg_1724_pp0_iter3_reg;
        tmp_1_0_2_1_1_reg_1724_pp0_iter5_reg <= tmp_1_0_2_1_1_reg_1724_pp0_iter4_reg;
        tmp_1_0_2_1_reg_1719_pp0_iter2_reg <= tmp_1_0_2_1_reg_1719;
        tmp_1_0_2_1_reg_1719_pp0_iter3_reg <= tmp_1_0_2_1_reg_1719_pp0_iter2_reg;
        tmp_1_0_2_1_reg_1719_pp0_iter4_reg <= tmp_1_0_2_1_reg_1719_pp0_iter3_reg;
        tmp_1_0_2_2_1_reg_1734_pp0_iter2_reg <= tmp_1_0_2_2_1_reg_1734;
        tmp_1_0_2_2_1_reg_1734_pp0_iter3_reg <= tmp_1_0_2_2_1_reg_1734_pp0_iter2_reg;
        tmp_1_0_2_2_1_reg_1734_pp0_iter4_reg <= tmp_1_0_2_2_1_reg_1734_pp0_iter3_reg;
        tmp_1_0_2_2_1_reg_1734_pp0_iter5_reg <= tmp_1_0_2_2_1_reg_1734_pp0_iter4_reg;
        tmp_1_0_2_2_reg_1729_pp0_iter2_reg <= tmp_1_0_2_2_reg_1729;
        tmp_1_0_2_2_reg_1729_pp0_iter3_reg <= tmp_1_0_2_2_reg_1729_pp0_iter2_reg;
        tmp_1_0_2_2_reg_1729_pp0_iter4_reg <= tmp_1_0_2_2_reg_1729_pp0_iter3_reg;
        tmp_1_0_2_2_reg_1729_pp0_iter5_reg <= tmp_1_0_2_2_reg_1729_pp0_iter4_reg;
        tmp_1_0_2_reg_1709_pp0_iter2_reg <= tmp_1_0_2_reg_1709;
        tmp_1_0_2_reg_1709_pp0_iter3_reg <= tmp_1_0_2_reg_1709_pp0_iter2_reg;
        tmp_1_0_2_reg_1709_pp0_iter4_reg <= tmp_1_0_2_reg_1709_pp0_iter3_reg;
        tmp_1_1_2_0_1_reg_1744_pp0_iter2_reg <= tmp_1_1_2_0_1_reg_1744;
        tmp_1_1_2_0_1_reg_1744_pp0_iter3_reg <= tmp_1_1_2_0_1_reg_1744_pp0_iter2_reg;
        tmp_1_1_2_0_1_reg_1744_pp0_iter4_reg <= tmp_1_1_2_0_1_reg_1744_pp0_iter3_reg;
        tmp_1_1_2_1_1_reg_1754_pp0_iter2_reg <= tmp_1_1_2_1_1_reg_1754;
        tmp_1_1_2_1_1_reg_1754_pp0_iter3_reg <= tmp_1_1_2_1_1_reg_1754_pp0_iter2_reg;
        tmp_1_1_2_1_1_reg_1754_pp0_iter4_reg <= tmp_1_1_2_1_1_reg_1754_pp0_iter3_reg;
        tmp_1_1_2_1_1_reg_1754_pp0_iter5_reg <= tmp_1_1_2_1_1_reg_1754_pp0_iter4_reg;
        tmp_1_1_2_1_reg_1749_pp0_iter2_reg <= tmp_1_1_2_1_reg_1749;
        tmp_1_1_2_1_reg_1749_pp0_iter3_reg <= tmp_1_1_2_1_reg_1749_pp0_iter2_reg;
        tmp_1_1_2_1_reg_1749_pp0_iter4_reg <= tmp_1_1_2_1_reg_1749_pp0_iter3_reg;
        tmp_1_1_2_2_1_reg_1764_pp0_iter2_reg <= tmp_1_1_2_2_1_reg_1764;
        tmp_1_1_2_2_1_reg_1764_pp0_iter3_reg <= tmp_1_1_2_2_1_reg_1764_pp0_iter2_reg;
        tmp_1_1_2_2_1_reg_1764_pp0_iter4_reg <= tmp_1_1_2_2_1_reg_1764_pp0_iter3_reg;
        tmp_1_1_2_2_1_reg_1764_pp0_iter5_reg <= tmp_1_1_2_2_1_reg_1764_pp0_iter4_reg;
        tmp_1_1_2_2_reg_1759_pp0_iter2_reg <= tmp_1_1_2_2_reg_1759;
        tmp_1_1_2_2_reg_1759_pp0_iter3_reg <= tmp_1_1_2_2_reg_1759_pp0_iter2_reg;
        tmp_1_1_2_2_reg_1759_pp0_iter4_reg <= tmp_1_1_2_2_reg_1759_pp0_iter3_reg;
        tmp_1_1_2_2_reg_1759_pp0_iter5_reg <= tmp_1_1_2_2_reg_1759_pp0_iter4_reg;
        tmp_1_1_2_reg_1739_pp0_iter2_reg <= tmp_1_1_2_reg_1739;
        tmp_1_1_2_reg_1739_pp0_iter3_reg <= tmp_1_1_2_reg_1739_pp0_iter2_reg;
        tmp_1_1_2_reg_1739_pp0_iter4_reg <= tmp_1_1_2_reg_1739_pp0_iter3_reg;
        tmp_1_2_2_0_1_reg_1774_pp0_iter2_reg <= tmp_1_2_2_0_1_reg_1774;
        tmp_1_2_2_0_1_reg_1774_pp0_iter3_reg <= tmp_1_2_2_0_1_reg_1774_pp0_iter2_reg;
        tmp_1_2_2_0_1_reg_1774_pp0_iter4_reg <= tmp_1_2_2_0_1_reg_1774_pp0_iter3_reg;
        tmp_1_2_2_1_1_reg_1784_pp0_iter2_reg <= tmp_1_2_2_1_1_reg_1784;
        tmp_1_2_2_1_1_reg_1784_pp0_iter3_reg <= tmp_1_2_2_1_1_reg_1784_pp0_iter2_reg;
        tmp_1_2_2_1_1_reg_1784_pp0_iter4_reg <= tmp_1_2_2_1_1_reg_1784_pp0_iter3_reg;
        tmp_1_2_2_1_1_reg_1784_pp0_iter5_reg <= tmp_1_2_2_1_1_reg_1784_pp0_iter4_reg;
        tmp_1_2_2_1_reg_1779_pp0_iter2_reg <= tmp_1_2_2_1_reg_1779;
        tmp_1_2_2_1_reg_1779_pp0_iter3_reg <= tmp_1_2_2_1_reg_1779_pp0_iter2_reg;
        tmp_1_2_2_1_reg_1779_pp0_iter4_reg <= tmp_1_2_2_1_reg_1779_pp0_iter3_reg;
        tmp_1_2_2_2_1_reg_1794_pp0_iter2_reg <= tmp_1_2_2_2_1_reg_1794;
        tmp_1_2_2_2_1_reg_1794_pp0_iter3_reg <= tmp_1_2_2_2_1_reg_1794_pp0_iter2_reg;
        tmp_1_2_2_2_1_reg_1794_pp0_iter4_reg <= tmp_1_2_2_2_1_reg_1794_pp0_iter3_reg;
        tmp_1_2_2_2_1_reg_1794_pp0_iter5_reg <= tmp_1_2_2_2_1_reg_1794_pp0_iter4_reg;
        tmp_1_2_2_2_reg_1789_pp0_iter2_reg <= tmp_1_2_2_2_reg_1789;
        tmp_1_2_2_2_reg_1789_pp0_iter3_reg <= tmp_1_2_2_2_reg_1789_pp0_iter2_reg;
        tmp_1_2_2_2_reg_1789_pp0_iter4_reg <= tmp_1_2_2_2_reg_1789_pp0_iter3_reg;
        tmp_1_2_2_2_reg_1789_pp0_iter5_reg <= tmp_1_2_2_2_reg_1789_pp0_iter4_reg;
        tmp_1_2_2_reg_1769_pp0_iter2_reg <= tmp_1_2_2_reg_1769;
        tmp_1_2_2_reg_1769_pp0_iter3_reg <= tmp_1_2_2_reg_1769_pp0_iter2_reg;
        tmp_1_2_2_reg_1769_pp0_iter4_reg <= tmp_1_2_2_reg_1769_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_1_1_0_1_reg_1654 <= grp_fu_672_p2;
        tmp_1_1_1_1_1_reg_1664 <= grp_fu_682_p2;
        tmp_1_1_1_1_reg_1659 <= grp_fu_677_p2;
        tmp_1_1_1_2_1_reg_1674 <= grp_fu_692_p2;
        tmp_1_1_1_2_reg_1669 <= grp_fu_687_p2;
        tmp_1_1_1_reg_1649 <= grp_fu_666_p2;
        tmp_1_2_1_0_1_reg_1684 <= grp_fu_703_p2;
        tmp_1_2_1_1_1_reg_1694 <= grp_fu_713_p2;
        tmp_1_2_1_1_reg_1689 <= grp_fu_708_p2;
        tmp_1_2_1_2_1_reg_1704 <= grp_fu_723_p2;
        tmp_1_2_1_2_reg_1699 <= grp_fu_718_p2;
        tmp_1_2_1_reg_1679 <= grp_fu_697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_1_1_2_0_1_reg_1744 <= grp_fu_672_p2;
        tmp_1_1_2_1_1_reg_1754 <= grp_fu_682_p2;
        tmp_1_1_2_1_reg_1749 <= grp_fu_677_p2;
        tmp_1_1_2_2_1_reg_1764 <= grp_fu_692_p2;
        tmp_1_1_2_2_reg_1759 <= grp_fu_687_p2;
        tmp_1_1_2_reg_1739 <= grp_fu_666_p2;
        tmp_1_2_2_0_1_reg_1774 <= grp_fu_703_p2;
        tmp_1_2_2_1_1_reg_1784 <= grp_fu_713_p2;
        tmp_1_2_2_1_reg_1779 <= grp_fu_708_p2;
        tmp_1_2_2_2_1_reg_1794 <= grp_fu_723_p2;
        tmp_1_2_2_2_reg_1789 <= grp_fu_718_p2;
        tmp_1_2_2_reg_1769 <= grp_fu_697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_3_1_2_2_1_reg_1799 <= grp_fu_614_p2;
        w_sum_3_2_2_2_1_reg_1804 <= grp_fu_619_p2;
    end
end

always @ (*) begin
    if ((icmp_ln8_fu_978_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1363 == 1'd0))) begin
        ap_phi_mux_c_0_phi_fu_512_p4 = c_reg_1534;
    end else begin
        ap_phi_mux_c_0_phi_fu_512_p4 = c_0_reg_508;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1363 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_490_p4 = add_ln8_reg_1367;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_490_p4 = indvar_flatten_reg_486;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1363 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_501_p4 = select_ln34_1_reg_1377;
    end else begin
        ap_phi_mux_r_0_phi_fu_501_p4 = r_0_reg_497;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_0_address0 = zext_ln34_1_fu_1305_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_address0 = zext_ln34_2_fu_1242_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_address0 = zext_ln34_fu_1179_p1;
        end else begin
            conv_out_0_address0 = 'bx;
        end
    end else begin
        conv_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_out_0_ce0 = 1'b1;
    end else begin
        conv_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_0_d0 = select_ln33_2_fu_1353_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_d0 = select_ln33_1_fu_1290_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_d0 = select_ln33_fu_1227_p3;
        end else begin
            conv_out_0_d0 = 'bx;
        end
    end else begin
        conv_out_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_1434_pp0_iter7_reg == 1'd0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln26_reg_1434_pp0_iter6_reg == 1'd0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln26_reg_1434_pp0_iter7_reg == 1'd0)))) begin
        conv_out_0_we0 = 1'b1;
    end else begin
        conv_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_1_address0 = zext_ln34_1_fu_1305_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_address0 = zext_ln34_2_fu_1242_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_address0 = zext_ln34_fu_1179_p1;
        end else begin
            conv_out_1_address0 = 'bx;
        end
    end else begin
        conv_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_out_1_ce0 = 1'b1;
    end else begin
        conv_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_1_d0 = select_ln33_2_fu_1353_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_d0 = select_ln33_1_fu_1290_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_d0 = select_ln33_fu_1227_p3;
        end else begin
            conv_out_1_d0 = 'bx;
        end
    end else begin
        conv_out_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln26_reg_1434_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((trunc_ln26_reg_1434_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln26_reg_1434_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_out_1_we0 = 1'b1;
    end else begin
        conv_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_519_p0 = grp_fu_519_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_519_p0 = grp_fu_635_p2;
    end else begin
        grp_fu_519_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_519_p1 = tmp_1_0_0_1_reg_1539;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_519_p1 = tmp_1_0_0_0_1_reg_1529;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_519_p1 = 32'd0;
    end else begin
        grp_fu_519_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_524_p0 = grp_fu_524_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_524_p0 = grp_fu_666_p2;
    end else begin
        grp_fu_524_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_524_p1 = tmp_1_1_0_1_reg_1569;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_524_p1 = tmp_1_1_0_0_1_reg_1564;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_524_p1 = 32'd0;
    end else begin
        grp_fu_524_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_529_p0 = grp_fu_529_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_529_p0 = grp_fu_697_p2;
    end else begin
        grp_fu_529_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_529_p1 = tmp_1_2_0_1_reg_1599;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_529_p1 = tmp_1_2_0_0_1_reg_1594;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_529_p1 = 32'd0;
    end else begin
        grp_fu_529_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_537_p0 = grp_fu_537_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_537_p0 = grp_fu_519_p2;
    end else begin
        grp_fu_537_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_537_p1 = tmp_1_0_0_2_1_reg_1554_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_537_p1 = tmp_1_0_0_2_reg_1549_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_537_p1 = tmp_1_0_0_1_1_reg_1544;
    end else begin
        grp_fu_537_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_542_p0 = grp_fu_542_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_542_p0 = grp_fu_524_p2;
    end else begin
        grp_fu_542_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_542_p1 = tmp_1_1_0_2_1_reg_1584_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_542_p1 = tmp_1_1_0_2_reg_1579_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_542_p1 = tmp_1_1_0_1_1_reg_1574;
    end else begin
        grp_fu_542_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_547_p0 = grp_fu_547_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_547_p0 = grp_fu_529_p2;
    end else begin
        grp_fu_547_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_547_p1 = tmp_1_2_0_2_1_reg_1614_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_547_p1 = tmp_1_2_0_2_reg_1609_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_547_p1 = tmp_1_2_0_1_1_reg_1604;
    end else begin
        grp_fu_547_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_555_p0 = grp_fu_555_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_555_p0 = grp_fu_537_p2;
    end else begin
        grp_fu_555_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_555_p1 = tmp_1_0_1_1_reg_1629_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_555_p1 = tmp_1_0_1_0_1_reg_1624_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_555_p1 = tmp_1_0_1_reg_1619_pp0_iter2_reg;
    end else begin
        grp_fu_555_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_560_p0 = grp_fu_560_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_560_p0 = grp_fu_542_p2;
    end else begin
        grp_fu_560_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_560_p1 = tmp_1_1_1_1_reg_1659_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_560_p1 = tmp_1_1_1_0_1_reg_1654_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_560_p1 = tmp_1_1_1_reg_1649_pp0_iter2_reg;
    end else begin
        grp_fu_560_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_565_p0 = grp_fu_565_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_565_p0 = grp_fu_547_p2;
    end else begin
        grp_fu_565_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_565_p1 = tmp_1_2_1_1_reg_1689_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_565_p1 = tmp_1_2_1_0_1_reg_1684_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_565_p1 = tmp_1_2_1_reg_1679_pp0_iter2_reg;
    end else begin
        grp_fu_565_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_573_p0 = grp_fu_573_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_573_p0 = grp_fu_555_p2;
    end else begin
        grp_fu_573_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_573_p1 = tmp_1_0_1_2_1_reg_1644_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_573_p1 = tmp_1_0_1_2_reg_1639_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_573_p1 = tmp_1_0_1_1_1_reg_1634_pp0_iter3_reg;
    end else begin
        grp_fu_573_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_578_p0 = grp_fu_578_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_578_p0 = grp_fu_560_p2;
    end else begin
        grp_fu_578_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_578_p1 = tmp_1_1_1_2_1_reg_1674_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_578_p1 = tmp_1_1_1_2_reg_1669_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_578_p1 = tmp_1_1_1_1_1_reg_1664_pp0_iter3_reg;
    end else begin
        grp_fu_578_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_583_p0 = grp_fu_583_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_583_p0 = grp_fu_565_p2;
    end else begin
        grp_fu_583_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_583_p1 = tmp_1_2_1_2_1_reg_1704_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_583_p1 = tmp_1_2_1_2_reg_1699_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_583_p1 = tmp_1_2_1_1_1_reg_1694_pp0_iter3_reg;
    end else begin
        grp_fu_583_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_591_p0 = grp_fu_591_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_591_p0 = grp_fu_573_p2;
    end else begin
        grp_fu_591_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_591_p1 = tmp_1_0_2_1_reg_1719_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_591_p1 = tmp_1_0_2_0_1_reg_1714_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_591_p1 = tmp_1_0_2_reg_1709_pp0_iter4_reg;
    end else begin
        grp_fu_591_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_596_p0 = grp_fu_596_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_596_p0 = grp_fu_578_p2;
    end else begin
        grp_fu_596_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_596_p1 = tmp_1_1_2_1_reg_1749_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_596_p1 = tmp_1_1_2_0_1_reg_1744_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_596_p1 = tmp_1_1_2_reg_1739_pp0_iter4_reg;
    end else begin
        grp_fu_596_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_601_p0 = grp_fu_601_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_601_p0 = grp_fu_583_p2;
    end else begin
        grp_fu_601_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_601_p1 = tmp_1_2_2_1_reg_1779_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_601_p1 = tmp_1_2_2_0_1_reg_1774_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_601_p1 = tmp_1_2_2_reg_1769_pp0_iter4_reg;
    end else begin
        grp_fu_601_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_609_p0 = grp_fu_609_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_609_p0 = grp_fu_591_p2;
    end else begin
        grp_fu_609_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_609_p1 = tmp_1_0_2_2_1_reg_1734_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_609_p1 = tmp_1_0_2_2_reg_1729_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_609_p1 = tmp_1_0_2_1_1_reg_1724_pp0_iter5_reg;
    end else begin
        grp_fu_609_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_614_p0 = grp_fu_614_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_614_p0 = grp_fu_596_p2;
    end else begin
        grp_fu_614_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_614_p1 = tmp_1_1_2_2_1_reg_1764_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_614_p1 = tmp_1_1_2_2_reg_1759_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_614_p1 = tmp_1_1_2_1_1_reg_1754_pp0_iter5_reg;
    end else begin
        grp_fu_614_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_619_p0 = grp_fu_619_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_619_p0 = grp_fu_601_p2;
    end else begin
        grp_fu_619_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_619_p1 = tmp_1_2_2_2_1_reg_1794_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_619_p1 = tmp_1_2_2_2_reg_1789_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_619_p1 = tmp_1_2_2_1_1_reg_1784_pp0_iter5_reg;
    end else begin
        grp_fu_619_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_627_p0 = w_sum_3_2_2_2_1_reg_1804;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_627_p0 = w_sum_3_1_2_2_1_reg_1799;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_627_p0 = grp_fu_609_p2;
    end else begin
        grp_fu_627_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_627_p1 = 32'd1069547520;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_627_p1 = 32'd1073741824;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_627_p1 = 32'd1065353216;
    end else begin
        grp_fu_627_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_635_p1 = 32'd1050325564;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_635_p1 = 32'd1047977692;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_635_p1 = 32'd1043852296;
    end else begin
        grp_fu_635_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_641_p1 = 32'd1051545250;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_641_p1 = 32'd3186943036;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_641_p1 = 32'd1050880884;
    end else begin
        grp_fu_641_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_646_p1 = 32'd3173206433;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_646_p1 = 32'd3192929656;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_646_p1 = 32'd1039046344;
    end else begin
        grp_fu_646_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_651_p1 = 32'd3182928271;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_651_p1 = 32'd1044659888;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_651_p1 = 32'd3185004896;
    end else begin
        grp_fu_651_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_656_p1 = 32'd3190052988;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_656_p1 = 32'd1052386068;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_656_p1 = 32'd3187673822;
    end else begin
        grp_fu_656_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_661_p1 = 32'd3197137310;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_661_p1 = 32'd3185665976;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_661_p1 = 32'd1017298384;
    end else begin
        grp_fu_661_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_666_p1 = 32'd1048705882;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_666_p1 = 32'd3198754716;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_666_p1 = 32'd1046568084;
    end else begin
        grp_fu_666_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_672_p1 = 32'd1027976824;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_672_p1 = 32'd3199065565;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_672_p1 = 32'd1048093724;
    end else begin
        grp_fu_672_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_677_p1 = 32'd1046255380;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_677_p1 = 32'd1049038478;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_677_p1 = 32'd3192498945;
    end else begin
        grp_fu_677_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_682_p1 = 32'd3175843873;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_682_p1 = 32'd1051119700;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_682_p1 = 32'd1047470304;
    end else begin
        grp_fu_682_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_687_p1 = 32'd1048912004;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_687_p1 = 32'd3192628231;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_687_p1 = 32'd3189056028;
    end else begin
        grp_fu_687_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_692_p1 = 32'd3199729609;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_692_p1 = 32'd1045096592;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_692_p1 = 32'd3187280772;
    end else begin
        grp_fu_692_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_697_p1 = 32'd3195814188;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_697_p1 = 32'd1036986252;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_697_p1 = 32'd3196388545;
    end else begin
        grp_fu_697_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_703_p1 = 32'd3174496249;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_703_p1 = 32'd3170323216;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_703_p1 = 32'd1051100470;
    end else begin
        grp_fu_703_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_708_p1 = 32'd3189737214;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_708_p1 = 32'd3197288499;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_708_p1 = 32'd3198688346;
    end else begin
        grp_fu_708_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_713_p1 = 32'd1044046656;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_713_p1 = 32'd1023051471;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_713_p1 = 32'd1040795234;
    end else begin
        grp_fu_713_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_718_p1 = 32'd3186893421;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_718_p1 = 32'd3199398709;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_718_p1 = 32'd1052183334;
    end else begin
        grp_fu_718_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_723_p1 = 32'd3193191623;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_723_p1 = 32'd3171658927;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_723_p1 = 32'd1043359760;
    end else begin
        grp_fu_723_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_0_address0 = zext_ln26_fu_1132_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_0_address0 = zext_ln26_4_fu_1095_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_0_address0 = zext_ln26_2_fu_1026_p1;
        end else begin
            input_0_address0 = 'bx;
        end
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_0_address1 = tmp_9_fu_1146_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_0_address1 = zext_ln26_5_fu_1117_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_0_address1 = zext_ln26_3_fu_1048_p1;
        end else begin
            input_0_address1 = 'bx;
        end
    end else begin
        input_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_0_ce1 = 1'b1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_1_address0 = zext_ln26_fu_1132_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_1_address0 = zext_ln26_4_fu_1095_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_1_address0 = zext_ln26_2_fu_1026_p1;
        end else begin
            input_1_address0 = 'bx;
        end
    end else begin
        input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_1_address1 = tmp_9_fu_1146_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_1_address1 = zext_ln26_5_fu_1117_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_1_address1 = zext_ln26_3_fu_1048_p1;
        end else begin
            input_1_address1 = 'bx;
        end
    end else begin
        input_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_1_ce1 = 1'b1;
    end else begin
        input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_2_address0 = zext_ln26_fu_1132_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_2_address0 = zext_ln26_4_fu_1095_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_2_address0 = zext_ln26_2_fu_1026_p1;
        end else begin
            input_2_address0 = 'bx;
        end
    end else begin
        input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_2_address1 = tmp_9_fu_1146_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_2_address1 = zext_ln26_5_fu_1117_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_2_address1 = zext_ln26_3_fu_1048_p1;
        end else begin
            input_2_address1 = 'bx;
        end
    end else begin
        input_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_2_ce0 = 1'b1;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_2_ce1 = 1'b1;
    end else begin
        input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_3_address0 = zext_ln26_fu_1132_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_3_address0 = zext_ln26_4_fu_1095_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_3_address0 = zext_ln26_2_fu_1026_p1;
        end else begin
            input_3_address0 = 'bx;
        end
    end else begin
        input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_3_address1 = tmp_9_fu_1146_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_3_address1 = zext_ln26_5_fu_1117_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_3_address1 = zext_ln26_3_fu_1048_p1;
        end else begin
            input_3_address1 = 'bx;
        end
    end else begin
        input_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_3_ce0 = 1'b1;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_3_ce1 = 1'b1;
    end else begin
        input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_978_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_978_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln26_1_fu_1004_p2 = (2'd1 + ap_phi_mux_r_0_phi_fu_501_p4);

assign add_ln26_fu_1070_p2 = ($signed(2'd3) + $signed(ap_phi_mux_r_0_phi_fu_501_p4));

assign add_ln34_1_fu_1237_p2 = (4'd1 + sub_ln34_reg_1809);

assign add_ln34_fu_1300_p2 = (4'd2 + sub_ln34_reg_1809);

assign add_ln8_fu_984_p2 = (ap_phi_mux_indvar_flatten_phi_fu_490_p4 + 3'd1);

assign and_ln33_1_fu_1284_p2 = (or_ln33_1_fu_1278_p2 & grp_fu_764_p2);

assign and_ln33_2_fu_1347_p2 = (or_ln33_2_fu_1341_p2 & grp_fu_764_p2);

assign and_ln33_fu_1221_p2 = (or_ln33_fu_1215_p2 & grp_fu_764_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln33_1_fu_1248_p1 = grp_fu_627_p2;

assign bitcast_ln33_2_fu_1311_p1 = grp_fu_627_p2;

assign bitcast_ln33_fu_1185_p1 = grp_fu_627_p2;

assign c_fu_1158_p2 = (2'd1 + select_ln34_reg_1372);

assign grp_fu_770_p3 = ((trunc_ln26_reg_1434[0:0] === 1'b1) ? input_1_q0 : input_0_q0);

assign grp_fu_780_p3 = ((trunc_ln26_reg_1434[0:0] === 1'b1) ? input_1_q1 : input_0_q1);

assign grp_fu_790_p3 = ((trunc_ln26_reg_1434[0:0] === 1'b1) ? input_2_q0 : input_1_q0);

assign grp_fu_800_p3 = ((trunc_ln26_reg_1434[0:0] === 1'b1) ? input_2_q1 : input_1_q1);

assign grp_fu_810_p3 = ((trunc_ln26_reg_1434[0:0] === 1'b1) ? input_3_q0 : input_2_q0);

assign grp_fu_820_p3 = ((trunc_ln26_reg_1434[0:0] === 1'b1) ? input_3_q1 : input_2_q1);

assign icmp_ln11_fu_990_p2 = ((ap_phi_mux_c_0_phi_fu_512_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln33_1_fu_1209_p2 = ((trunc_ln33_fu_1199_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_2_fu_1266_p2 = ((tmp_4_fu_1252_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln33_3_fu_1272_p2 = ((trunc_ln33_1_fu_1262_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_4_fu_1329_p2 = ((tmp_6_fu_1315_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln33_5_fu_1335_p2 = ((trunc_ln33_2_fu_1325_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1203_p2 = ((tmp_2_fu_1189_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_978_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_490_p4 == 3'd4) ? 1'b1 : 1'b0);

assign or_ln26_1_fu_1109_p3 = {{2'd0}, {or_ln26_fu_1103_p2}};

assign or_ln26_2_fu_1140_p2 = (tmp_s_fu_1125_p3 | 3'd1);

assign or_ln26_3_fu_1034_p2 = (tmp_fu_1018_p3 | 3'd1);

assign or_ln26_fu_1103_p2 = (tmp_8_fu_1088_p3 | 3'd1);

assign or_ln33_1_fu_1278_p2 = (icmp_ln33_3_fu_1272_p2 | icmp_ln33_2_fu_1266_p2);

assign or_ln33_2_fu_1341_p2 = (icmp_ln33_5_fu_1335_p2 | icmp_ln33_4_fu_1329_p2);

assign or_ln33_fu_1215_p2 = (icmp_ln33_fu_1203_p2 | icmp_ln33_1_fu_1209_p2);

assign or_ln_fu_1040_p3 = {{2'd0}, {or_ln26_3_fu_1034_p2}};

assign p_shl_cast_fu_1166_p3 = {{select_ln34_1_reg_1377_pp0_iter6_reg}, {2'd0}};

assign select_ln33_1_fu_1290_p3 = ((and_ln33_1_fu_1284_p2[0:0] === 1'b1) ? grp_fu_627_p2 : 32'd0);

assign select_ln33_2_fu_1353_p3 = ((and_ln33_2_fu_1347_p2[0:0] === 1'b1) ? grp_fu_627_p2 : 32'd0);

assign select_ln33_fu_1227_p3 = ((and_ln33_fu_1221_p2[0:0] === 1'b1) ? grp_fu_627_p2 : 32'd0);

assign select_ln34_1_fu_1010_p3 = ((icmp_ln11_fu_990_p2[0:0] === 1'b1) ? add_ln26_1_fu_1004_p2 : ap_phi_mux_r_0_phi_fu_501_p4);

assign select_ln34_2_fu_1062_p3 = ((icmp_ln11_fu_990_p2[0:0] === 1'b1) ? xor_ln26_fu_1056_p2 : add_ln26_1_fu_1004_p2);

assign select_ln34_3_fu_1076_p3 = ((icmp_ln11_fu_990_p2[0:0] === 1'b1) ? add_ln26_fu_1070_p2 : xor_ln26_fu_1056_p2);

assign select_ln34_fu_996_p3 = ((icmp_ln11_fu_990_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_c_0_phi_fu_512_p4);

assign sub_ln34_fu_1173_p2 = (p_shl_cast_fu_1166_p3 - zext_ln26_1_fu_1163_p1);

assign tmp_2_fu_1189_p4 = {{bitcast_ln33_fu_1185_p1[30:23]}};

assign tmp_4_fu_1252_p4 = {{bitcast_ln33_1_fu_1248_p1[30:23]}};

assign tmp_6_fu_1315_p4 = {{bitcast_ln33_2_fu_1311_p1[30:23]}};

assign tmp_8_fu_1088_p3 = {{select_ln34_2_reg_1424}, {1'd0}};

assign tmp_9_fu_1146_p3 = {{61'd0}, {or_ln26_2_fu_1140_p2}};

assign tmp_fu_1018_p3 = {{select_ln34_1_fu_1010_p3}, {1'd0}};

assign tmp_s_fu_1125_p3 = {{select_ln34_3_reg_1429}, {1'd0}};

assign trunc_ln26_fu_1084_p1 = select_ln34_fu_996_p3[0:0];

assign trunc_ln33_1_fu_1262_p1 = bitcast_ln33_1_fu_1248_p1[22:0];

assign trunc_ln33_2_fu_1325_p1 = bitcast_ln33_2_fu_1311_p1[22:0];

assign trunc_ln33_fu_1199_p1 = bitcast_ln33_fu_1185_p1[22:0];

assign xor_ln26_fu_1056_p2 = (ap_phi_mux_r_0_phi_fu_501_p4 ^ 2'd2);

assign zext_ln26_1_fu_1163_p1 = select_ln34_1_reg_1377_pp0_iter6_reg;

assign zext_ln26_2_fu_1026_p1 = tmp_fu_1018_p3;

assign zext_ln26_3_fu_1048_p1 = or_ln_fu_1040_p3;

assign zext_ln26_4_fu_1095_p1 = tmp_8_fu_1088_p3;

assign zext_ln26_5_fu_1117_p1 = or_ln26_1_fu_1109_p3;

assign zext_ln26_fu_1132_p1 = tmp_s_fu_1125_p3;

assign zext_ln34_1_fu_1305_p1 = add_ln34_fu_1300_p2;

assign zext_ln34_2_fu_1242_p1 = add_ln34_1_fu_1237_p2;

assign zext_ln34_fu_1179_p1 = sub_ln34_fu_1173_p2;

endmodule //conv_1
