// Seed: 1671860283
module module_0 (
    output id_0,
    output reg id_1,
    output id_2
);
  reg   id_4;
  logic id_5;
  logic id_6 = {1{id_5 != (1)}};
  initial begin
    id_2 = 1;
    id_1 <= id_4;
  end
endmodule
