v 4
file . "DigitalClk_tb.vhdl" "3a57d7eb79c4c3cb8c9d86e15c7b7f1e2a3ab9c1" "20200610152518.918":
  entity digitalclk_tb at 1( 0) + 0 on 15;
  architecture behavioural of digitalclk_tb at 8( 121) + 0 on 16;
file . "DigitalClk.vhdl" "4e0df8df352df2add5a46cc85eb58a3cdfe1bbbd" "20200610152433.754":
  entity digitalclk at 1( 0) + 0 on 13;
  architecture behavioural of digitalclk at 10( 229) + 0 on 14;
