---
layout: archive
title: "Benjamin Nowak's Resume"
permalink: /resume/
author_profile: true
redirect_from:
  - /cv
---
<!--  Updated 4/15/2023 -->
{% include base_path %}

Staff Design Verification Engineer
====
---

About:
====
Accomplished design verification engineer with 13+ years of experience leading GPU and SoC development projects, championing cross-functional efficiency and technical excellence. Execution focused and people-centric with proven expertise in developing and executing test plans, architecting test benches, and managing debug triage and coverage closure. Adept at fostering innovation, teamwork, and cultivating high-performing engineering teams. Passionate about advancing hardware accelerators for graphics and machine learning, driving strategic decision-making, and adapting to rapidly evolving technology.

## Core proficiencies include:  
Project Management, Functional Verification, Computer Architecture, GPU, CPU, Software Engineering, UVM, System Verilog, Mentoring, Python, Machine Learning

---

Professional Experience
====
## APPLE INC, Austin TX  
*Staff Graphics Design Verification Engineer* (2021–Present)  
*Senior Graphics Design Verification Engineer* (2016–2021)  
*Graphics Design Verification Engineer* (2013–2016)  
- Led top-level GPU verification lead for alternating iPad Pro generations from (A9X to M1).
- Developed verification test plans and architecture, optimized regression execution.
- Implemented agile processes for DV and regression automation.
- Taught software engineering courses and led Quality Quest program with 100+ teams.

## INTERNATIONAL BUSINESS MACHINES (IBM), Austin TX
*Hardware Architect, Rapid Prototyping, Systems Technology Group* (2012 – 2013)  
- Intrapreneur role requiring cross-functional collaboration.
- Provided guidance on strategic business direction for Power Series Chips and IBM Cloud.
- Delivered Power8 architectural specification for performance telemetry monitoring.
- Co-authored patent on "Hardware level generated interrupts."

*Verification Engineer Team Lead, Systems Technology Group* (2009 – 2012)  
- Owned functional verification of performance verification, power management.
- Developed and tracked test plan and execution schedule.
- Managed regression testing, triage and debugging of test failures.

---

Additional Experience
====
**Research Assistant**, Carnegie Mellon University, Electrical Computer Engineering Department  
**Design Verification Engineer Co-Op**, IBM  
**IT Intern**, CMU, Housing and Dining Services  
**Research Assistant**, CMU, Materials Science and Engineering  

---

Education
====
## Carnegie Mellon University, Pittsburgh PA 
M.S. Electrical and Computer Engineering  (Dec 2008 - May 2009)
B.S. Electrical and Computer Engineering  (Aug 2004 - Dec 2008)
Minor: Computer Science

---

### Patents
- “Hardware Level Generated Interrupts Indicating Load Balancing Status for a Node in a Virtualized Computing Environment”  
  Patent Family Nos: US-9294557-B2, US-20140317265-A1, US-9584597-B2, CN-104113585-A, CN-104113585-B 

---

Affiliations
====
- Institute of Electrical and Electronics Engineers (Senior Member, Prior vice-chair Central Texas Section GOLD Affinity Group)
- Association for Computing Machinery (Member)
- Association for the Advancement of Artificial Intelligence (Member)
- American Go Association (Member)

<!--
Publications
======
  <ul>{% for post in site.publications %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Talks
======
  <ul>{% for post in site.talks %}
    {% include archive-single-talk-cv.html %}
  {% endfor %}</ul>
  
Teaching
======
  <ul>{% for post in site.teaching %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
-->
