

================================================================
== Vitis HLS Report for 'ThreadPE_Pipeline_TFLOOP1'
================================================================
* Date:           Thu Dec 21 15:30:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        PHC_v23_v16_NPC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k410t-fbg900-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.361 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TFLOOP1  |        ?|        ?|         2|          2|          2|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%index_5 = alloca i32 1"   --->   Operation 7 'alloca' 'index_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_025 = alloca i32 1"   --->   Operation 8 'alloca' 'mux_case_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mux_case_126 = alloca i32 1"   --->   Operation 9 'alloca' 'mux_case_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_227 = alloca i32 1"   --->   Operation 10 'alloca' 'mux_case_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_328 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_03310 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_03310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_13412 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_13412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_23514 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_23514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_33616 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_33616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read2740 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27"   --->   Operation 16 'read' 'p_read2740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read2139 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21"   --->   Operation 17 'read' 'p_read2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1538 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 18 'read' 'p_read1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read937 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 19 'read' 'p_read937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read2636 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26"   --->   Operation 20 'read' 'p_read2636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read2035 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 21 'read' 'p_read2035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1434 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 22 'read' 'p_read1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read833 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 23 'read' 'p_read833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read2532 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25"   --->   Operation 24 'read' 'p_read2532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 25 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read1330 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 26 'read' 'p_read1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read729 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 27 'read' 'p_read729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read2428 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 28 'read' 'p_read2428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_810 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 29 'read' 'p_read_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read1226 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 30 'read' 'p_read1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read625 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 31 'read' 'p_read625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read2324 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23"   --->   Operation 32 'read' 'p_read2324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read1723 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 33 'read' 'p_read1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read1122 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 34 'read' 'p_read1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read521 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 35 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read2220 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22"   --->   Operation 36 'read' 'p_read2220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read1619 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 37 'read' 'p_read1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read1018 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 38 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read317 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 39 'read' 'p_read317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read3316 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read33"   --->   Operation 40 'read' 'p_read3316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read3215 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read32"   --->   Operation 41 'read' 'p_read3215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read3014 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30"   --->   Operation 42 'read' 'p_read3014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_811 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29"   --->   Operation 43 'read' 'p_read_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%assignmentbegintemp_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %assignmentbegintemp_V"   --->   Operation 44 'read' 'assignmentbegintemp_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read2811 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read28"   --->   Operation 45 'read' 'p_read2811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read8210 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read82"   --->   Operation 46 'read' 'p_read8210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%helpedList_0_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %helpedList_0_load_1"   --->   Operation 47 'read' 'helpedList_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%helpedList_1_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %helpedList_1_load_1"   --->   Operation 48 'read' 'helpedList_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%helpedList_2_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %helpedList_2_load_1"   --->   Operation 49 'read' 'helpedList_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%helpedList_3_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %helpedList_3_load"   --->   Operation 50 'read' 'helpedList_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%location_0_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_0_load"   --->   Operation 51 'read' 'location_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%location_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_1_load"   --->   Operation 52 'read' 'location_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%location_2_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_2_load"   --->   Operation 53 'read' 'location_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%location_3_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_3_load"   --->   Operation 54 'read' 'location_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read801 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read80"   --->   Operation 55 'read' 'p_read801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_3_load_read, i8 %mux_case_33616"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 57 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_2_load_read, i8 %mux_case_23514"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 58 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_1_load_read, i8 %mux_case_13412"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 59 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_0_load_read, i8 %mux_case_03310"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 60 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %helpedList_3_load_read, i8 %mux_case_328"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 61 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %helpedList_2_load_1_read, i8 %mux_case_227"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 62 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %helpedList_1_load_1_read, i8 %mux_case_126"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 63 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %helpedList_0_load_1_read, i8 %mux_case_025"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 64 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read801, i8 %index_5"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 65 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read8210, i8 %lhs_V_1"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 66 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 %p_read2811, i32 %empty"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond377"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V = load i8 %lhs_V_1"   --->   Operation 68 'load' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%index_5_load = load i8 %index_5" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 69 'load' 'index_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_025_load = load i8 %mux_case_025"   --->   Operation 70 'load' 'mux_case_025_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_126_load = load i8 %mux_case_126"   --->   Operation 71 'load' 'mux_case_126_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_227_load = load i8 %mux_case_227"   --->   Operation 72 'load' 'mux_case_227_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_328_load = load i8 %mux_case_328"   --->   Operation 73 'load' 'mux_case_328_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs_V"   --->   Operation 74 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.06ns)   --->   "%rhs_V = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %mux_case_025_load, i8 %mux_case_126_load, i8 %mux_case_227_load, i8 %mux_case_328_load, i8 %index_5_load"   --->   Operation 75 'mux' 'rhs_V' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i8 %rhs_V"   --->   Operation 76 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.39ns)   --->   "%ret_V = add i9 %sext_ln232_3, i9 %sext_ln232"   --->   Operation 77 'add' 'ret_V' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.25ns)   --->   "%icmp_ln1077 = icmp_sgt  i9 %ret_V, i9 25"   --->   Operation 78 'icmp' 'icmp_ln1077' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.22ns)   --->   "%icmp_ln1081 = icmp_sgt  i8 %index_5_load, i8 %assignmentbegintemp_V_read"   --->   Operation 79 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.61ns)   --->   "%and_ln211 = and i1 %icmp_ln1077, i1 %icmp_ln1081" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:211]   --->   Operation 80 'and' 'and_ln211' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i8 %index_5_load" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 81 'trunc' 'trunc_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %and_ln211, void %while.end414.exitStub, void %while.body385" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:211]   --->   Operation 82 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln212 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:212]   --->   Operation 83 'specpipeline' 'specpipeline_ln212' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:214]   --->   Operation 84 'specloopname' 'specloopname_ln214' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.64ns)   --->   "%switch_ln214 = switch i2 %trunc_ln226, void %V22.i10.i221201724.case.3, i2 0, void %V22.i10.i221201724.case.0, i2 1, void %V22.i10.i221201724.case.1, i2 2, void %V22.i10.i221201724.case.2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:214]   --->   Operation 85 'switch' 'switch_ln214' <Predicate = (and_ln211)> <Delay = 0.64>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln214 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:214]   --->   Operation 86 'write' 'write_ln214' <Predicate = (and_ln211 & trunc_ln226 == 2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln215 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 87 'write' 'write_ln215' <Predicate = (and_ln211 & trunc_ln226 == 2)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.02ns)   --->   "%store_ln215 = store i8 0, i8 %mux_case_23514" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 88 'store' 'store_ln215' <Predicate = (and_ln211 & trunc_ln226 == 2)> <Delay = 1.02>
ST_2 : Operation 89 [1/1] (1.02ns)   --->   "%store_ln215 = store i8 0, i8 %mux_case_227" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 89 'store' 'store_ln215' <Predicate = (and_ln211 & trunc_ln226 == 2)> <Delay = 1.02>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln215 = br void %V22.i10.i221201724.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 90 'br' 'br_ln215' <Predicate = (and_ln211 & trunc_ln226 == 2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln214 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:214]   --->   Operation 91 'write' 'write_ln214' <Predicate = (and_ln211 & trunc_ln226 == 1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln215 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 92 'write' 'write_ln215' <Predicate = (and_ln211 & trunc_ln226 == 1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.02ns)   --->   "%store_ln215 = store i8 0, i8 %mux_case_13412" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 93 'store' 'store_ln215' <Predicate = (and_ln211 & trunc_ln226 == 1)> <Delay = 1.02>
ST_2 : Operation 94 [1/1] (1.02ns)   --->   "%store_ln215 = store i8 0, i8 %mux_case_126" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 94 'store' 'store_ln215' <Predicate = (and_ln211 & trunc_ln226 == 1)> <Delay = 1.02>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln215 = br void %V22.i10.i221201724.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 95 'br' 'br_ln215' <Predicate = (and_ln211 & trunc_ln226 == 1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln214 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:214]   --->   Operation 96 'write' 'write_ln214' <Predicate = (and_ln211 & trunc_ln226 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln215 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 97 'write' 'write_ln215' <Predicate = (and_ln211 & trunc_ln226 == 0)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.02ns)   --->   "%store_ln215 = store i8 0, i8 %mux_case_03310" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 98 'store' 'store_ln215' <Predicate = (and_ln211 & trunc_ln226 == 0)> <Delay = 1.02>
ST_2 : Operation 99 [1/1] (1.02ns)   --->   "%store_ln215 = store i8 0, i8 %mux_case_025" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 99 'store' 'store_ln215' <Predicate = (and_ln211 & trunc_ln226 == 0)> <Delay = 1.02>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln215 = br void %V22.i10.i221201724.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 100 'br' 'br_ln215' <Predicate = (and_ln211 & trunc_ln226 == 0)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln214 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:214]   --->   Operation 101 'write' 'write_ln214' <Predicate = (and_ln211 & trunc_ln226 == 3)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln215 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 102 'write' 'write_ln215' <Predicate = (and_ln211 & trunc_ln226 == 3)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.02ns)   --->   "%store_ln215 = store i8 0, i8 %mux_case_33616" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 103 'store' 'store_ln215' <Predicate = (and_ln211 & trunc_ln226 == 3)> <Delay = 1.02>
ST_2 : Operation 104 [1/1] (1.02ns)   --->   "%store_ln215 = store i8 0, i8 %mux_case_328" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 104 'store' 'store_ln215' <Predicate = (and_ln211 & trunc_ln226 == 3)> <Delay = 1.02>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln215 = br void %V22.i10.i221201724.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:215]   --->   Operation 105 'br' 'br_ln215' <Predicate = (and_ln211 & trunc_ln226 == 3)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_load45 = load i32 %empty"   --->   Operation 106 'load' 'p_load45' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.06ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i8, i32 %p_read_811, i32 %p_read3014, i32 %p_read3215, i32 %p_read3316, i8 %index_5_load"   --->   Operation 107 'mux' 'tmp_s' <Predicate = (and_ln211)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.78ns)   --->   "%sub_ln859 = sub i32 %p_load45, i32 %tmp_s"   --->   Operation 108 'sub' 'sub_ln859' <Predicate = (and_ln211)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.39ns)   --->   "%add_ln75 = add i8 %index_5_load, i8 255"   --->   Operation 109 'add' 'add_ln75' <Predicate = (and_ln211)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.06ns)   --->   "%tmp_184 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read317, i16 %p_read1018, i16 %p_read1619, i16 %p_read2220, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 110 'mux' 'tmp_184' <Predicate = (and_ln211)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_0, i16 %tmp_184" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 111 'write' 'write_ln221' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.06ns)   --->   "%tmp_185 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read521, i16 %p_read1122, i16 %p_read1723, i16 %p_read2324, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 112 'mux' 'tmp_185' <Predicate = (and_ln211)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_1, i16 %tmp_185" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 113 'write' 'write_ln221' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.06ns)   --->   "%tmp_186 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read625, i16 %p_read1226, i16 %p_read_810, i16 %p_read2428, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 114 'mux' 'tmp_186' <Predicate = (and_ln211)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_2, i16 %tmp_186" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 115 'write' 'write_ln221' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.06ns)   --->   "%tmp_187 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read729, i16 %p_read1330, i16 %p_read, i16 %p_read2532, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 116 'mux' 'tmp_187' <Predicate = (and_ln211)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_3, i16 %tmp_187" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 117 'write' 'write_ln221' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.06ns)   --->   "%tmp_188 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read833, i16 %p_read1434, i16 %p_read2035, i16 %p_read2636, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 118 'mux' 'tmp_188' <Predicate = (and_ln211)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_4, i16 %tmp_188" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 119 'write' 'write_ln221' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.06ns)   --->   "%tmp_189 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read937, i16 %p_read1538, i16 %p_read2139, i16 %p_read2740, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 120 'mux' 'tmp_189' <Predicate = (and_ln211)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_5, i16 %tmp_189" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:221]   --->   Operation 121 'write' 'write_ln221' <Predicate = (and_ln211)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.02ns)   --->   "%store_ln211 = store i8 %add_ln75, i8 %index_5" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:211]   --->   Operation 122 'store' 'store_ln211' <Predicate = (and_ln211)> <Delay = 1.02>
ST_2 : Operation 123 [1/1] (1.02ns)   --->   "%store_ln211 = store i32 %sub_ln859, i32 %empty" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:211]   --->   Operation 123 'store' 'store_ln211' <Predicate = (and_ln211)> <Delay = 1.02>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty"   --->   Operation 131 'load' 'p_load' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_03310_load = load i8 %mux_case_03310"   --->   Operation 132 'load' 'mux_case_03310_load' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_13412_load = load i8 %mux_case_13412"   --->   Operation 133 'load' 'mux_case_13412_load' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_23514_load = load i8 %mux_case_23514"   --->   Operation 134 'load' 'mux_case_23514_load' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_33616_load = load i8 %mux_case_33616"   --->   Operation 135 'load' 'mux_case_33616_load' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln226 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %index_5_out, i8 %index_5_load" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 136 'write' 'write_ln226' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mux_case_33616_out, i8 %mux_case_33616_load"   --->   Operation 137 'write' 'write_ln0' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mux_case_23514_out, i8 %mux_case_23514_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mux_case_13412_out, i8 %mux_case_13412_load"   --->   Operation 139 'write' 'write_ln0' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mux_case_03310_out, i8 %mux_case_03310_load"   --->   Operation 140 'write' 'write_ln0' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %lhs_V_1_out, i8 %lhs_V"   --->   Operation 141 'write' 'write_ln0' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load"   --->   Operation 142 'write' 'write_ln0' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln232 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %rhs_V_3_out, i8 %rhs_V"   --->   Operation 143 'write' 'write_ln232' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln226 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %trunc_ln8_out, i2 %trunc_ln226" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226]   --->   Operation 144 'write' 'write_ln226' <Predicate = (!and_ln211)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = (!and_ln211)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_03310_load_1 = load i8 %mux_case_03310" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:218]   --->   Operation 124 'load' 'mux_case_03310_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_13412_load_1 = load i8 %mux_case_13412" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:218]   --->   Operation 125 'load' 'mux_case_13412_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%mux_case_23514_load_1 = load i8 %mux_case_23514" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:218]   --->   Operation 126 'load' 'mux_case_23514_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_33616_load_1 = load i8 %mux_case_33616" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:218]   --->   Operation 127 'load' 'mux_case_33616_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.06ns)   --->   "%tmp_183 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %mux_case_03310_load_1, i8 %mux_case_13412_load_1, i8 %mux_case_23514_load_1, i8 %mux_case_33616_load_1, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:218]   --->   Operation 128 'mux' 'tmp_183' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.02ns)   --->   "%store_ln211 = store i8 %tmp_183, i8 %lhs_V_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:211]   --->   Operation 129 'store' 'store_ln211' <Predicate = true> <Delay = 1.02>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln211 = br void %while.cond377" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:211]   --->   Operation 130 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	'alloca' operation ('mux_case_33616') [74]  (0 ns)
	'store' operation ('store_ln0') of variable 'location_3_load_read' on local variable 'mux_case_33616' [115]  (1.03 ns)

 <State 2>: 5.36ns
The critical path consists of the following:
	'load' operation ('index_5_load', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:226) on local variable 'index_5' [129]  (0 ns)
	'mux' operation ('rhs.V') [135]  (1.07 ns)
	'add' operation ('ret.V') [137]  (1.39 ns)
	'icmp' operation ('icmp_ln1077') [138]  (1.26 ns)
	'and' operation ('and_ln211', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:211) [140]  (0.616 ns)
	blocking operation 1.03 ns on control path)

 <State 3>: 2.09ns
The critical path consists of the following:
	'load' operation ('mux_case_03310_load_1', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:218) on local variable 'mux_case_03310' [173]  (0 ns)
	'mux' operation ('tmp_183', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:218) [180]  (1.07 ns)
	'store' operation ('store_ln211', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:211) of variable 'tmp_183', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:218 on local variable 'lhs.V' [194]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
