Andreas Apostolakis , Dimitris Gizopoulos , Mihalis Psarakis , Antonis Paschalis, Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors, IEEE Transactions on Computers, v.58 n.12, p.1682-1694, December 2009[doi>10.1109/TC.2009.118]
Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
D. Borodin, W. Siauw, and S. Dan Cotofana. 2011. Functional unit sharing between stacked processors in 3D integrated systems. In Proceedings of the 2011 International Conference on Embedded Computer Systems (SAMOS’11). 311--317. DOI: http://dx.doi.org/10.1109/SAMOS.2011.6045477
D. C. Bossen , A. Kitamorn , K. F. Reick , M. S. Floyd, Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology, IBM Journal of Research and Development, v.46 n.1, p.77-86, January 2002[doi>10.1147/rd.461.0077]
Fred A. Bower , Paul G. Shealy , Sule Ozev , Daniel J. Sorin, Tolerating Hard Faults in Microprocessor Array Structures, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.51, June 28-July 01, 2004
Fred A. Bower , Daniel J. Sorin , Sule Ozev, A Mechanism for Online Diagnosis of Hard Faults in Microprocessors, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.197-208, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.8]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Gilberto Contreras , Margaret Martonosi, Power prediction for intel XScale® processors using performance monitoring unit events, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077657]
R. Dolbeau and A. Seznec. 2002. CASH: Revisiting hardware sharing in single-chip parallel processor. IRISA Report 1491, November 2002.
Guenter Gerwig , Michael Kroener, Floating-Point Unit in Standard Cell Design with 116 Bit Wide Dataflow, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, p.266, April 14-16, 1999
D. Gizopoulos, M. Psarakis, S. V. Adve, P. Ramachandran, S. K. S. Hari, D. Sorin, A. Meixner, A. Biswas, and X. Vera. 2011. Architectures for online error detection and recovery in multicore processors. In Design, Automation Test in Europe Conference Exhibition (DATE), 2011. 1--6.
Shantanu Gupta , Shuguang Feng , Amin Ansari , Jason Blome , Scott Mahlke, The StageNet fabric for constructing resilient multicore systems, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.141-151, November 08-12, 2008[doi>10.1109/MICRO.2008.4771786]
ITRS. 2012. The International Technology Roadmap for Semiconductors Reports. http://public.itrs.net/reports.html (2012).
Niraj K. Jha , Sandeep Gupta, Testing of Digital Systems, Cambridge University Press, New York, NY, 2002
R. Joseph. 2006. Exploring salvage techniques for multi-core architectures. In Proceedings of the 2nd Workshop on High Performance Computing Reliability Issues.
I. Koren and Z. Koren. 1998. Defect tolerance in VLSI circuits: Techniques and yield analysis. Proceedings of the IEEE 86, 9 (Sept. 1998), 1819--1838. DOI: http://dx.doi.org/10.1109/5.705525
R. Leveugle , Z. Koren , I. Koren , G. Saucier , N. Wehn, The Hyeti Defect Tolerant Microprocessor: A Practical Experiment and its Cost-Effectiveness Analysis, IEEE Transactions on Computers, v.43 n.12, p.1398-1406, December 1994[doi>10.1109/12.338099]
Daniel Lipetz , Eric Schwarz, Self Checking in Current Floating-Point Units, Proceedings of the 2011 IEEE 20th Symposium on Computer Arithmetic, p.73-76, July 25-27, 2011[doi>10.1109/ARITH.2011.18]
M. Maniatakos, Y Makris, P Kudva, and B. Fleischer. 2011. Exponent monitoring for low-cost concurrent error detection in FPU control logic. In Proceedings of the 2011 IEEE 29th VLSI Test Symposium (VTS). 235--240.
Albert Meixner , Michael E. Bauer , Daniel J. Sorin, Argus: Low-Cost, Comprehensive Error Detection in Simple Cores, IEEE Micro, v.28 n.1, p.52-59, January 2008[doi>10.1109/MM.2008.3]
Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Ajay Naini , Atul Dhablania , Warren James , Debjit Das Sarma, 1-GHz HAL SPARC64® Dual Floating Point Unit with RAS Features, Proceedings of the 15th IEEE Symposium on Computer Arithmetic, p.173, June 11-13, 2001
Michael D. Powell , Arijit Biswas , Shantanu Gupta , Shubhendu S. Mukherjee, Architectural core salvaging in a multi-core processor for hard-error tolerance, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555769]
J. Renau et al. 2005. SESC: SuperESCalar Simulator. http://sesc.sourceforge.net. (2005)
R. Rodrigues , S. Kundu, On graceful degradation of chip multiprocessors in presence of faults via flexible pooling of critical execution units, Proceedings of the 2011 IEEE 17th International On-Line Testing Symposium, p.67-72, July 13-15, 2011[doi>10.1109/IOLTS.2011.5993813]
Rance Rodrigues , Sandip Kundu, An Online Mechanism to Verify Datapath Execution Using Existing Resources in Chip Multiprocessors, Proceedings of the 2011 Asian Test Symposium, p.161-166, November 20-23, 2011[doi>10.1109/ATS.2011.82]
R. Rodrigues, S. Kundu, and O. Khan. 2010. Shadow checker (SC): A low-cost hardware scheme for online detection of faults in small memory structures of a microprocessor. In Proceedings of the 2010 IEEE International Test Conference (ITC). 1--10. DOI:10.1109/TEST.2010.5699222
S. Rusu, S. Tam, H. Muljono, D. Ayers, and J. Chang. 2006. A dual-core multi-threaded xeon processor with 16MB L3 cache. In Proceedings of the 2006 IEEE International Solid-State Circuits Conference (ISSCC’06). 315--324. DOI: http://dx.doi.org/10.1109/ISSCC.2006.1696062
Ethan Schuchman , T. N. Vijaykumar, Rescue: A Microarchitecture for Testability and Defect Tolerance, Proceedings of the 32nd annual international symposium on Computer Architecture, p.160-171, June 04-08, 2005[doi>10.1109/ISCA.2005.44]
Kushal Seetharam , Lance Co Ting Keh , Ralph Nathan , Daniel J. Sorin, Applying Reduced Precision Arithmetic to Detect Errors in Floating Point Multiplication, Proceedings of the 2013 IEEE 19th Pacific Rim International Symposium on Dependable Computing, p.232-235, December 02-04, 2013[doi>10.1109/PRDC.2013.44]
P. Shivakumar, N. P. Jouppi, and P. Shivakumar. 2001. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report.
Premkishore Shivakumar , Stephen W. Keckler , Charles R. Moore , Doug Burger, Exploiting Microarchitectural Redundancy For Defect Tolerance, Proceedings of the 21st International Conference on Computer Design, p.481, October 13-15, 2003
Smitha Shyam , Kypros Constantinides , Sujay Phadke , Valeria Bertacco , Todd Austin, Ultra low-cost defect protection for microprocessor pipelines, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168868]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Exploiting Structural Duplication for Lifetime Reliability Enhancement, Proceedings of the 32nd annual international symposium on Computer Architecture, p.520-531, June 04-08, 2005[doi>10.1109/ISCA.2005.28]
C. H. Stapper, Improved Yield Models for Fault-Tolerant Memory Chips, IEEE Transactions on Computers, v.42 n.7, p.872-881, July 1993[doi>10.1109/12.237727]
J. M. Tendler , J. S. Dodson , J. S. Fields , H. Le , B. Sinharoy, POWER4 system microarchitecture, IBM Journal of Research and Development, v.46 n.1, p.5-25, January 2002[doi>10.1147/rd.461.0005]
N. Weaver, J. H. Kelm, and M. I. Frank. 2009. Emucode: Masking hard faults in complex functional units. In Proceedings of the 2009 IEEE/IFIP International Conference on Dependable Systems Networks (DSN’09). 458--467. DOI: http://dx.doi.org/10.1109/DSN.2009.5270304
