[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7777       tick       3104605       1417408       1366220       3104605 
      2   7777       tick       4588236       2203441       2184811       4588236 
      3   7777       tick       4584903       2200457       2178254       4584903 
      4   7777       tick       4580417       2198187       2182663       4580417 
      5   7777       tick       4601191       2209299       2186957       4601191 
      6   7777       tick       4579320       2199194       2182818       4579320 
      7   7777       tick       4588715       2201905       2181585       4588715 
      8   7777       tick       4596295       2204889       2184502       4596295 
      9   7777       tick       4583298       2199778       2184273       4583298 
     10   7777       tick       4601313       2207653       2185962       4601313 
     11   7777       tick       4579024       2198515       2179609       4579024 
     12   7777       tick       4583952       2201320       2184528       4583952 
     13   7777       tick       4600527       2209576       2172803       4600527 
     14   7777       tick       4599672       2208295       2162214       4599672 
     15   7777       tick       4610652       2211255       2179294       4610652 
     16   7777       tick       4585491       2200392       2177244       4585491 
     17   7777       tick       4594469       2206039       2177128       4594469 
     18   7777       tick       4585300       2202248       2176794       4585300 
     19   7777       tick       4582627       2199277       2183752       4582627 
     20   7777       exit       1296116        621543        615305       1296116 
