Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  3 22:27:53 2025
| Host         : GDESK-34 running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_top_methodology_drc_routed.rpt -pb vga_top_methodology_drc_routed.pb -rpx vga_top_methodology_drc_routed.rpx
| Design       : vga_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 238
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 22         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 46         |
| TIMING-18 | Warning          | Missing input or output delay  | 26         |
| TIMING-20 | Warning          | Non-clocked latch              | 143        |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin dc/bright_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin dc/clk25_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[10]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom0/color_data_reg[10]/PRE,
vbc/boat_animation/rom0/color_data_reg[2]/CLR,
vbc/boat_animation/rom0/color_data_reg[3]/PRE
vbc/boat_animation/rom0/color_data_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[10]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom1/color_data_reg[10]/PRE,
vbc/boat_animation/rom1/color_data_reg[9]/CLR,
vbc/boat_animation/rom2/color_data_reg[10]/PRE,
vbc/boat_animation/rom2/color_data_reg[2]/CLR,
vbc/boat_animation/rom2/color_data_reg[3]/PRE,
vbc/boat_animation/rom2/color_data_reg[9]/CLR,
vbc/boat_animation/rom3/color_data_reg[10]/PRE,
vbc/boat_animation/rom3/color_data_reg[2]/CLR,
vbc/boat_animation/rom3/color_data_reg[3]/PRE,
vbc/boat_animation/rom3/color_data_reg[9]/CLR,
vbc/boat_animation/rom4/color_data_reg[10]/PRE,
vbc/boat_animation/rom4/color_data_reg[9]/CLR,
vbc/boat_animation/rom5/color_data_reg[10]/PRE
vbc/boat_animation/rom5/color_data_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[10]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom6/color_data_reg[10]/PRE,
vbc/boat_animation/rom6/color_data_reg[2]/CLR,
vbc/boat_animation/rom6/color_data_reg[3]/PRE,
vbc/boat_animation/rom6/color_data_reg[9]/CLR,
vbc/boat_animation/rom7/color_data_reg[10]/PRE,
vbc/boat_animation/rom7/color_data_reg[2]/CLR,
vbc/boat_animation/rom7/color_data_reg[3]/PRE
vbc/boat_animation/rom7/color_data_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[11]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom0/color_data_reg[11]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[11]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom1/color_data_reg[11]/CLR,
vbc/boat_animation/rom2/color_data_reg[11]/CLR,
vbc/boat_animation/rom3/color_data_reg[11]/CLR
vbc/boat_animation/rom5/color_data_reg[11]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[11]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom6/color_data_reg[11]/CLR
vbc/boat_animation/rom7/color_data_reg[11]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[3]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom5/color_data_reg[2]/CLR
vbc/boat_animation/rom5/color_data_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[3]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom1/color_data_reg[2]/CLR,
vbc/boat_animation/rom1/color_data_reg[3]/PRE,
vbc/boat_animation/rom4/color_data_reg[2]/CLR
vbc/boat_animation/rom4/color_data_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[4]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom4/color_data_reg[1]/CLR,
vbc/boat_animation/rom4/color_data_reg[5]/PRE,
vbc/boat_animation/rom4/color_data_reg[6]/PRE,
vbc/boat_animation/rom4/color_data_reg[7]/CLR,
vbc/boat_animation/rom5/color_data_reg[1]/CLR,
vbc/boat_animation/rom5/color_data_reg[5]/PRE,
vbc/boat_animation/rom5/color_data_reg[6]/PRE,
vbc/boat_animation/rom5/color_data_reg[7]/CLR,
vbc/boat_animation/rom6/color_data_reg[1]/CLR,
vbc/boat_animation/rom6/color_data_reg[4]/CLR,
vbc/boat_animation/rom6/color_data_reg[5]/PRE,
vbc/boat_animation/rom6/color_data_reg[6]/PRE,
vbc/boat_animation/rom6/color_data_reg[7]/CLR,
vbc/boat_animation/rom7/color_data_reg[1]/CLR,
vbc/boat_animation/rom7/color_data_reg[4]/CLR
 (the first 15 of 25 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[4]_i_3__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom1/color_data_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[4]_i_3__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom0/color_data_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[4]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom3/color_data_reg[0]/CLR,
vbc/boat_animation/rom5/color_data_reg[0]/CLR
vbc/boat_animation/rom5/color_data_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[4]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom4/color_data_reg[0]/CLR,
vbc/boat_animation/rom4/color_data_reg[4]/CLR
vbc/boat_animation/rom6/color_data_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[4]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom0/color_data_reg[0]/PRE,
vbc/boat_animation/rom1/color_data_reg[1]/CLR,
vbc/boat_animation/rom1/color_data_reg[5]/PRE,
vbc/boat_animation/rom1/color_data_reg[6]/PRE,
vbc/boat_animation/rom1/color_data_reg[7]/CLR,
vbc/boat_animation/rom2/color_data_reg[0]/CLR
vbc/boat_animation/rom2/color_data_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[7]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom0/color_data_reg[1]/CLR,
vbc/boat_animation/rom0/color_data_reg[5]/PRE,
vbc/boat_animation/rom0/color_data_reg[6]/PRE,
vbc/boat_animation/rom0/color_data_reg[7]/CLR,
vbc/boat_animation/rom7/color_data_reg[0]/CLR,
vbc/boat_animation/rom7/color_data_reg[5]/PRE,
vbc/boat_animation/rom7/color_data_reg[6]/PRE
vbc/boat_animation/rom7/color_data_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[8]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom0/color_data_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[8]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom1/color_data_reg[8]/CLR,
vbc/boat_animation/rom2/color_data_reg[8]/CLR,
vbc/boat_animation/rom3/color_data_reg[8]/CLR,
vbc/boat_animation/rom4/color_data_reg[8]/CLR
vbc/boat_animation/rom5/color_data_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell vbc/boat_animation/rom0/color_data_reg[8]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/boat_animation/rom6/color_data_reg[8]/CLR
vbc/boat_animation/rom7/color_data_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell vbc/rock0_rom/i_/color_data_reg[10]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock0_rom/color_data_reg[10]/PRE, vbc/rock0_rom/color_data_reg[6]/CLR
vbc/rock0_rom/color_data_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell vbc/rock0_rom/i_/color_data_reg[11]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock0_rom/color_data_reg[11]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell vbc/rock0_rom/i_/color_data_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock0_rom/color_data_reg[0]/CLR, vbc/rock0_rom/color_data_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell vbc/rock0_rom/i_/color_data_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock0_rom/color_data_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell vbc/rock0_rom/i_/color_data_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock0_rom/color_data_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell vbc/rock0_rom/i_/color_data_reg[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock0_rom/color_data_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell vbc/rock0_rom/i_/color_data_reg[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock0_rom/color_data_reg[4]/CLR, vbc/rock0_rom/color_data_reg[5]/PRE
vbc/rock0_rom/color_data_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell vbc/rock1_rom/i_/color_data_reg[10]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock1_rom/color_data_reg[10]/PRE, vbc/rock1_rom/color_data_reg[6]/CLR
vbc/rock1_rom/color_data_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell vbc/rock1_rom/i_/color_data_reg[11]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock1_rom/color_data_reg[11]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell vbc/rock1_rom/i_/color_data_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock1_rom/color_data_reg[0]/CLR, vbc/rock1_rom/color_data_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell vbc/rock1_rom/i_/color_data_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock1_rom/color_data_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell vbc/rock1_rom/i_/color_data_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock1_rom/color_data_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell vbc/rock1_rom/i_/color_data_reg[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock1_rom/color_data_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell vbc/rock1_rom/i_/color_data_reg[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock1_rom/color_data_reg[4]/CLR, vbc/rock1_rom/color_data_reg[5]/PRE
vbc/rock1_rom/color_data_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell vbc/rock2_rom/i_/color_data_reg[10]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock2_rom/color_data_reg[10]/PRE, vbc/rock2_rom/color_data_reg[6]/CLR
vbc/rock2_rom/color_data_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell vbc/rock2_rom/i_/color_data_reg[11]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock2_rom/color_data_reg[11]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell vbc/rock2_rom/i_/color_data_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock2_rom/color_data_reg[0]/CLR, vbc/rock2_rom/color_data_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell vbc/rock2_rom/i_/color_data_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock2_rom/color_data_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell vbc/rock2_rom/i_/color_data_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock2_rom/color_data_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell vbc/rock2_rom/i_/color_data_reg[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock2_rom/color_data_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell vbc/rock2_rom/i_/color_data_reg[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock2_rom/color_data_reg[4]/CLR, vbc/rock2_rom/color_data_reg[5]/PRE
vbc/rock2_rom/color_data_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell vbc/rock3_rom/i_/color_data_reg[10]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock3_rom/color_data_reg[10]/PRE, vbc/rock3_rom/color_data_reg[6]/CLR
vbc/rock3_rom/color_data_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell vbc/rock3_rom/i_/color_data_reg[11]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock3_rom/color_data_reg[11]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell vbc/rock3_rom/i_/color_data_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock3_rom/color_data_reg[0]/CLR, vbc/rock3_rom/color_data_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell vbc/rock3_rom/i_/color_data_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock3_rom/color_data_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell vbc/rock3_rom/i_/color_data_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock3_rom/color_data_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell vbc/rock3_rom/i_/color_data_reg[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock3_rom/color_data_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell vbc/rock3_rom/i_/color_data_reg[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vbc/rock3_rom/color_data_reg[4]/CLR, vbc/rock3_rom/color_data_reg[5]/PRE
vbc/rock3_rom/color_data_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BtnC relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BtnL relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BtnR relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on An0 relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on An1 relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on An2 relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on An3 relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on Ca relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on Cb relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on Cc relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Cd relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Ce relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Cf relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Cg relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on vgaB[0] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on vgaB[1] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on vgaB[2] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on vgaB[3] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on vgaG[0] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on vgaG[1] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on vgaG[2] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on vgaG[3] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on vgaR[0] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on vgaR[1] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on vgaR[2] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on vgaR[3] relative to the rising and/or falling clock edge(s) of ClkPort.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[0] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[10] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[11] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[1] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[2] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[3] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[4] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[5] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[6] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[7] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[8] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom0/color_data_reg[9] cannot be properly analyzed as its control pin vbc/boat_animation/rom0/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[0] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[10] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[11] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[1] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[2] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[3] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[4] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[5] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[6] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[7] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[8] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom1/color_data_reg[9] cannot be properly analyzed as its control pin vbc/boat_animation/rom1/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[0] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[10] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[11] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[1] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[2] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[3] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[4] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[5] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[6] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[7] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[8] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom2/color_data_reg[9] cannot be properly analyzed as its control pin vbc/boat_animation/rom2/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[0] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[10] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[11] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[1] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[2] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[3] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[4] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[5] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[6] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[7] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[8] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom3/color_data_reg[9] cannot be properly analyzed as its control pin vbc/boat_animation/rom3/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[0] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[10] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[1] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[2] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[3] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[4] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[5] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[6] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[7] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[8] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom4/color_data_reg[9] cannot be properly analyzed as its control pin vbc/boat_animation/rom4/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[0] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[10] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[11] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[1] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[2] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[3] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[4] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[5] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[6] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[7] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[8] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom5/color_data_reg[9] cannot be properly analyzed as its control pin vbc/boat_animation/rom5/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[0] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[10] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[11] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[1] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[2] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[3] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[4] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[5] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[6] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[7] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[8] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom6/color_data_reg[9] cannot be properly analyzed as its control pin vbc/boat_animation/rom6/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[0] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[10] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[11] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[1] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[2] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[3] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[4] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[5] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[6] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[7] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[8] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch vbc/boat_animation/rom7/color_data_reg[9] cannot be properly analyzed as its control pin vbc/boat_animation/rom7/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[0] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[10] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[11] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[1] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[2] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[3] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[4] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[5] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[6] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[7] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[8] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch vbc/rock0_rom/color_data_reg[9] cannot be properly analyzed as its control pin vbc/rock0_rom/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[0] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[10] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[11] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[1] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[2] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[3] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[4] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[5] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[6] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[7] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[8] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch vbc/rock1_rom/color_data_reg[9] cannot be properly analyzed as its control pin vbc/rock1_rom/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[0] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[10] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[11] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[1] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[2] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[3] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[4] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[5] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[6] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[7] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[8] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch vbc/rock2_rom/color_data_reg[9] cannot be properly analyzed as its control pin vbc/rock2_rom/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[0] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[10] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[11] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[1] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[2] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[3] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[4] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[5] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[6] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[7] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[8] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch vbc/rock3_rom/color_data_reg[9] cannot be properly analyzed as its control pin vbc/rock3_rom/color_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 143 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


