==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Ext_KWTA64k_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 13623 ; free virtual = 29690
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 13623 ; free virtual = 29690
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA64k_0/solution1/top.cc:164).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA64k_0/solution1/top.cc:163).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA64k_0/solution1/top.cc:162).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA64k_0/solution1/top.cc:161).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA64k_0/solution1/top.cc:151).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA64k_0/solution1/top.cc:150).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:336).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:211).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:360).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:326).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.508 ; gain = 128.949 ; free physical = 13580 ; free virtual = 29657
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_KWTA64k_0/solution1/top.cc:286: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.508 ; gain = 128.949 ; free physical = 13556 ; free virtual = 29628
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 5.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Ext_KWTA64k_0/solution1/top.cc:540:46) in function 'Ext_KWTA64k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:286:27) to (Ext_KWTA64k_0/solution1/top.cc:292:17) in function 'Ext_KWTA64k'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:473:27) to (Ext_KWTA64k_0/solution1/top.cc:478:17) in function 'Ext_KWTA64k'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:293:43) to (Ext_KWTA64k_0/solution1/top.cc:299:17) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:479:43) to (Ext_KWTA64k_0/solution1/top.cc:484:17) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:555:26) to (Ext_KWTA64k_0/solution1/top.cc:557:46) in function 'Ext_KWTA64k'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:300:43) to (Ext_KWTA64k_0/solution1/top.cc:306:17) in function 'Ext_KWTA64k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:485:43) to (Ext_KWTA64k_0/solution1/top.cc:490:17) in function 'Ext_KWTA64k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:558:42) to (Ext_KWTA64k_0/solution1/top.cc:560:47) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:363:54) to (Ext_KWTA64k_0/solution1/top.cc:389:43) in function 'Ext_KWTA64k'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:561:42) to (Ext_KWTA64k_0/solution1/top.cc:563:47) in function 'Ext_KWTA64k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:390:26) to (Ext_KWTA64k_0/solution1/top.cc:396:46) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:397:42) to (Ext_KWTA64k_0/solution1/top.cc:403:47) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:404:42) to (Ext_KWTA64k_0/solution1/top.cc:410:47) in function 'Ext_KWTA64k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.5i64P.i3' into 'Ext_KWTA64k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:168)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 504.508 ; gain = 128.949 ; free physical = 13522 ; free virtual = 29596
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 568.332 ; gain = 192.773 ; free physical = 13528 ; free virtual = 29603
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA64k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA64k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.68 seconds; current allocated memory: 141.086 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 144.925 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA64k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/com_port_cmd' to 'ap_hs'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Ext_KWTA64k_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13323 ; free virtual = 29624
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13323 ; free virtual = 29624
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA64k_0/solution1/top.cc:164).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA64k_0/solution1/top.cc:163).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA64k_0/solution1/top.cc:162).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA64k_0/solution1/top.cc:161).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA64k_0/solution1/top.cc:151).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA64k_0/solution1/top.cc:150).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:336).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:211).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:360).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:326).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 13288 ; free virtual = 29592
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_KWTA64k_0/solution1/top.cc:286: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 13263 ; free virtual = 29569
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 5.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Ext_KWTA64k_0/solution1/top.cc:540:46) in function 'Ext_KWTA64k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:286:27) to (Ext_KWTA64k_0/solution1/top.cc:292:17) in function 'Ext_KWTA64k'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:473:27) to (Ext_KWTA64k_0/solution1/top.cc:478:17) in function 'Ext_KWTA64k'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:293:43) to (Ext_KWTA64k_0/solution1/top.cc:299:17) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:479:43) to (Ext_KWTA64k_0/solution1/top.cc:484:17) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:555:26) to (Ext_KWTA64k_0/solution1/top.cc:557:46) in function 'Ext_KWTA64k'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:300:43) to (Ext_KWTA64k_0/solution1/top.cc:306:17) in function 'Ext_KWTA64k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:485:43) to (Ext_KWTA64k_0/solution1/top.cc:490:17) in function 'Ext_KWTA64k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:558:42) to (Ext_KWTA64k_0/solution1/top.cc:560:47) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:363:54) to (Ext_KWTA64k_0/solution1/top.cc:389:43) in function 'Ext_KWTA64k'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:561:42) to (Ext_KWTA64k_0/solution1/top.cc:563:47) in function 'Ext_KWTA64k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:390:26) to (Ext_KWTA64k_0/solution1/top.cc:396:46) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:397:42) to (Ext_KWTA64k_0/solution1/top.cc:403:47) in function 'Ext_KWTA64k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA64k_0/solution1/top.cc:404:42) to (Ext_KWTA64k_0/solution1/top.cc:410:47) in function 'Ext_KWTA64k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.5i64P.i3' into 'Ext_KWTA64k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA64k' (Ext_KWTA64k_0/solution1/top.cc:168)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 13221 ; free virtual = 29530
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 568.336 ; gain = 192.773 ; free physical = 13199 ; free virtual = 29508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA64k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA64k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.53 seconds; current allocated memory: 140.988 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 144.866 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA64k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA64k/com_port_cmd' to 'ap_hs'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

