INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/1014_halfadder/1014_halfadder.srcs/sources_1/new/h_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/1014_halfadder/1014_halfadder.srcs/sim_1/new/h_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_adder_tb
