Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Nov 28 20:00:49 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_methodology -file uart_transmitter_methodology_drc_routed.rpt -pb uart_transmitter_methodology_drc_routed.pb -rpx uart_transmitter_methodology_drc_routed.rpx
| Design       : uart_transmitter
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 8          |
| TIMING-18 | Warning  | Missing input or output delay | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sync_reest/data[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) baud_controller_tx_inst/counter_reg[0]/CLR, baud_controller_tx_inst/counter_reg[10]/CLR, baud_controller_tx_inst/counter_reg[11]/CLR, baud_controller_tx_inst/counter_reg[12]/CLR, baud_controller_tx_inst/counter_reg[13]/CLR, baud_controller_tx_inst/counter_reg[14]/CLR, baud_controller_tx_inst/counter_reg[1]/CLR, baud_controller_tx_inst/counter_reg[2]/CLR, baud_controller_tx_inst/counter_reg[3]/CLR, baud_controller_tx_inst/counter_reg[4]/CLR, baud_controller_tx_inst/counter_reg[5]/CLR, baud_controller_tx_inst/counter_reg[6]/CLR, baud_controller_tx_inst/counter_reg[7]/CLR, baud_controller_tx_inst/counter_reg[8]/CLR, baud_controller_tx_inst/counter_reg[9]/CLR (the first 15 of 27 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin transmit_module_inst/stages_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin transmit_module_inst/stages_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin transmit_module_inst/stages_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin transmit_module_inst/stages_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin trasmitter_baud_inst/sample_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin trasmitter_baud_inst/sample_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin trasmitter_baud_inst/sample_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin trasmitter_baud_inst/sample_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Tx_WR relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on baud_select[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on baud_select[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on baud_select[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on TxD relative to clock(s) sys_clk
Related violations: <none>


