Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Feb  2 11:27:45 2020
| Host         : Hugh-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            3 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |           10 |
| Yes          | No                    | No                     |              40 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+
|                         Clock Signal                         |                                        Enable Signal                                       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+
|  MMCM0/inst/clk_out                                          | PROCESSOR/flag_enable                                                                      | PROCESSOR/I1               |                1 |              2 |
|  PROGRAM_ROM/instantiate_loader.jtag_loader_6_inst/clk_b     |                                                                                            |                            |                1 |              3 |
|  MMCM0/inst/clk_out                                          |                                                                                            | PROCESSOR/active_interrupt |                3 |              4 |
|  MMCM0/inst/clk_out                                          |                                                                                            | PROCESSOR/I1               |                3 |              6 |
|  MMCM0/inst/clk_out                                          |                                                                                            | PROGRAM_ROM/instruction[7] |                4 |              8 |
|  MMCM0/inst/clk_out                                          | PROCESSOR/spm_enable                                                                       |                            |                2 |              8 |
|  MMCM0/inst/clk_out                                          | PROCESSOR/write_strobe                                                                     |                            |                4 |              8 |
|  MMCM0/inst/clk_out                                          | PROCESSOR/t_state_0                                                                        | PROCESSOR/I1               |                3 |             12 |
|  PROGRAM_ROM/instantiate_loader.jtag_loader_6_inst/shift_clk | PROGRAM_ROM/instantiate_loader.jtag_loader_6_inst/shift                                    |                            |                3 |             14 |
|  MMCM0/inst/clk_out                                          | PROCESSOR/register_enable                                                                  |                            |                2 |             16 |
|  MMCM0/inst/clk_out                                          | PROCESSOR/t_state_0                                                                        |                            |                2 |             16 |
|  PROGRAM_ROM/instantiate_loader.jtag_loader_6_inst/shift_clk | PROGRAM_ROM/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.jtag_din_int[17]_i_1_n_0 |                            |                5 |             18 |
|  MMCM0/inst/clk_out                                          |                                                                                            |                            |               12 |             46 |
+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+


