#-----------------------------------------------------------
# Webtalk v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 22 16:24:23 2016
# Process ID: 27347
# Current directory: /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.sim/sim_1/behav
# Command line: wbtcv -mode batch -source /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.sim/sim_1/behav/xsim.dir/ram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.sim/sim_1/behav/webtalk.log
# Journal file: /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.sim/sim_1/behav/webtalk.jou
#-----------------------------------------------------------
source /home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.sim/sim_1/behav/xsim.dir/ram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.sim/sim_1/behav/xsim.dir/ram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 22 16:24:24 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 22 16:24:24 2016...
