# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/6dcf" --include "/tools/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../MIC_Read_Test.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../MIC_Read_Test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../../MIC_Read_Test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
