.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000110000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001001010000000100
000000001000000000
000000000000000000
000000000000000000
000001111000010010
000000001000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001011000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000011010000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000011111000000010
000010111000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
100000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000001000000111100101100000000000001000000000
000000000000001111000000000000101101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000010000000101101000000000000000000
000100000000000000000111100101100000000000001000000000
000100000000000000000000000000101010000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000110000000101111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000001000111100111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000001000000000000001001000000000000000000

.logic_tile 3 17
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000100000111000111110101000000000000001000000000
000000000000000000000011100000000000000000000000001000
000000000000000111000111010101000000000000001000000000
000000000000000111100110000000000000000000000000000000
000000000000101111000000000000000000000000001000000000
000000000000000111100000000000001001000000000000000000
000001000000001111000000000000000001000000001000000000
000000100000001111000000000000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000010000000000000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000100100000000000000001111011000011111011000110
000000000000000000000000000000101001000011110011100000
000000000000100000000000000001100000000000001000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001111000000000000001000
000000000000000000000000000011111110001100111000000000
000000000000000000000000000000010000110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000001111000000000000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000010000000
000000000000001000000000000000001000001100111000000000
000000000000001011000000000000001110110011000000000100
000000000000000000000000000101001000001100111010000000
000000000000000001000000000000000000110011000000000000
000000000000001001000011100000001000001100111000000000
000000000000000011000100000000001001110011000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011111000110110000100
000000000000000000000000000001011101110100111000000100
000000001110000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100001100110010000000000
000000000000000001000000000000101101100110010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 3 18
000000000000000111100011100101100000000000001000000000
000000000000001111100000000000000000000000000000001000
000000000000000000000000010011000001000000001000000000
000000000000000000000011100000101011000000000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010000000101100110011000000000000
000000000000000111100000000011001000001100111000000000
000000000000000111000011110000101000110011000000000000
000000000000010000000000000101001001001100111000000000
000000000000000001000010000000101010110011000000000000
000000000000000000000010000011001000001100111000000000
000000000000000000000000000000101001110011000000000000
000010100000000000000000000101001001001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000001001000001100111000000101
000000000000000000000000000000001011110011000000000000

.logic_tile 4 18
000000000000010000000000000001101000010100000000000010
000000000000000000000000001011000000000000000000010000
000000000000000111100000001101111110001100110000000000
000000000000000000100000001111010000110011000000100000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 18
000000000000000000000011100101101000001100111000000000
000000000000000000000110100000000000110011000000010000
001000000000001000000010101101001001110001110100000001
100000000000000111000111111001001100110100111000100100
010000000000000001100010100000011111001101000000000000
100000000000000000000000001101001100001110000000000000
000000000000001111000010101001111010101000010110000001
000000000000000001000000001001111001110100010001000000
000000000000001000000000001001101000101000010110000000
000000000000000001000000000101111100110100010000000000
000000000000001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000011111001101000000000000
000000000000000000000000001001001100001110000000000000
010000000001010000000000010001100001111001110110000000
100000000000100001000010001001001111110000110010000110

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000101000000000000101111000000000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101101110011000001000000
000000000001000000000011100011001001001100111000000001
000000000000000000000000000000001110110011000000000000
000000000000001000000000010111001000001100111000000000
000000000000001111000011110000001101110011000000000000
000000000000101001000000010011101000001100111000000000
000000000001000101100011110000001111110011000000000000
000000000000001000000000010111001001001100111000000000
000000000000000101000011110000101000110011000000000000
000000000000000000000000010011101000001100111010000000
000000000000000001000011100000101111110011000000000000

.logic_tile 8 18
000000000100000000000000001001100001101001010100000000
000000000000000000000000000111001001111001111001100000
001000000000000001100000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000000011000011101111000000000000000
100000000000000000000010000101001111110100000000000000
000000000000001101100000011111100000000000000010000000
000000000000000101000010100011100000010110100001100000
000000000000000000000000000011101011111100010110000000
000000000000000000000000000000111001111100011001000000
000000000000000111000010001000011111110000010000000000
000000000000000000000000000101011100110000100000000000
000000000000000000000000001011111010101001010000000000
000000000000000000000000001111010000101000000000000000
010000000000000001000010100000000000000000000000000000
100000000000000000100100000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000111000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000111000111000001000000001000000000
000000000000000000000110110000001000000000000000000000
000000000000000001000000010000000000000000001000000000
000000000000000000100011000000001111000000000000000000
000000000000001101000000010011100000000000001000000000
000000000000001011100011010000000000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001111000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000001000000000000000000001000000001000000000
100000000000000001000000000000001111000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000101000000000000001000110011000000000100
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000000000000000110000101101000001100111100000001
000000000000000000000000000000100000110011000000000000
110000000000000001100000010000001001001100111100000000
000000000000000000000010100000001101110011000000000000

.logic_tile 16 18
000000000000001000000000000000000000001111000100000000
000000000000000001000000000000001000001111000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000001100110100000000
000000000000000000000000000001100000110011000000000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000111100110010101011001000011111000000000
000000000000000111000110010000011101000011110000001000
000000000000001001100111010001000000000000001000000000
000000000000001001100110010000001000000000000000000000
000000000000001000000011100101011100000011111000000000
000000000000000001000011100000111101000011110000000000
000000000000001000000000010101001000000011111000000000
000000000000001011000010000000111101000011110000000000
000000000000000000000110010011101001000011111000000000
000000000000000000000010000000011100000011110000000000
000000000000001001000011110111111001000011111000000000
000000001100000001000111010000001010000011110000000000
000000000000000011100000000101111000000011111000000000
000000000000000000000000000000101110000011110000000000
000000000000000001100110010111111001000011111000000000
000000000000000000000011000000111111000011110000000000

.logic_tile 3 19
000000000000000001100110000111001001001100111000000000
000000000000000111100010100000001001110011000000010100
000000000000000011100000010000001000111100001010000000
000000000000001111100011110000001110111100000000000100
000000000000000000000010100011101001110000000000000000
000000000000000000000011100011101100000000000000000000
000000000000000101000111000001011110110000000000000000
000000000000000101000111100001001111000000000000000000
000000000000000000000111000001100000100000010000000000
000000000000000111000000001111001011000110000000000000
000000000000001000000010001001011010100010000000000000
000000000000001001000000000101111011000100010000000000
000000100000000000000010110111101001100000000000000010
000000000000001001000010000000011111100000000000000000
000000000000001001100110000001111011001000100000000000
000000000000000001000000001011001011010001000000000000

.logic_tile 4 19
000000000001000000000110000000000001000000001000000000
000000000000000000000100000000001101000000000000001000
000000000000001111000110000000000001000000001000000000
000000000000001001100100000000001001000000000000000000
000000000000001000000000000000001000001100111000000000
000000000000001111000000000000001101110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000001
000000000000000000000000010111101000001100111000000000
000000000000010000000010100000100000110011000000000100
000000000100000000000000010000001000001100111000000000
000000000000000000000010100000001010110011000000000100
000000000000000000000000000001001000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000010010000000000110011000000000001

.logic_tile 5 19
000000001110100111100000001001111010001100110000000000
000000000001000000100010100011010000110011000000000000
001000000000000111100000000111000001010000100000000000
100000000000000000100000001011001010010110100000000000
010000000000000001100000000001000001101001010110100000
100000000000000000000000001001001011110110110010000000
000000000000001000000111110000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011100000000001000000111001110110000001
000000000000000000000000000011001010110000110001100000
010000000000000000000000000111000001000110000000000001
100000000000000000000000000000001010000110000010000001

.ramb_tile 6 19
000001100000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 19
000000000000000000000110000111001001001100111000000000
000000000000000111000000000000001110110011000001010000
000000000000001001100111101011001000101001010010000000
000000000000000001000010111011001100100001000000000000
000000000000001111100000000001001111000000000010000000
000000000000001001100000000101101101000000010001000100
000000000000001111100011100001011011100000000000000000
000000000000011001000100000101001010000000000000000000
000000000110000111000000001101101010000010000000000000
000000000000001001100000000101001000000000000000000000
000000000000000000000110011101111001000000010000000000
000000000000000000000010000111111001000000000000000000
000000000000000000000000001111111001000010000000000000
000000001110000111000000001001011011000000000000000000
000000000000000111100000001101011000000000000000000001
000000000000001111100000000001001110000100000000000000

.logic_tile 8 19
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000011101110000011111000000000
000000000000000000000000000000011000000011110000000000
000010000000000000000000000111001110000011111000000000
000001000000000000000000000000100000000011110000000000
000000000010100101000000000011100000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001101000010100011100001000000001000000000
000000000000001011000000000000001100000000000000000000
000010000000000000000011110111100001000000001000000000
000001000000000111000010000000101100000000000000000000
000000000100000000000000000011100001000000001000000000
000000000000000101000010100000001101000000000000000000

.logic_tile 9 19
000000000000010000000000000111000000000000001000000000
000000000000100000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000110011011111110000000000000000000
000000000000000000000110011111011001010000000000000000
000000000000001001100010100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001100110011101111011010000000000000000
000000000000000001000110011101101001000000000000000000
000000000000001101100110101001001100010000000000000000
000000000000000101000000001101101100000000000000000000
000000000000000101100000000011001111000010000000000000
000000000000000000000000001011001000000000000000000000
000000000000000101100000000101011011100000000000000000
000000000000000000000000001101001000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 15 19
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000100000110011000000000000
110000000000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 16 19
000000000000000000000110100111111011100010000000000000
000000000000000101000000001011101010000000000000000000
000000000000000111100000011101111000000001000000000000
000000000000000011000010100001101111100000000000000000
000000000000001101100000011101001000000001000000000000
000000000000000101000010100001111000000000000001000000
000000000000001101100110100001101010000000000000000000
000000000000000101000010100101101111000100010000000000
000000000000001001100110011101011110000000000000000000
000000000000000001000010011111011010000001000000000000
000000000000000000000000000011000000100000010000000000
000000000000000000000000000011001101000000000000000000
000000000000000000000110010101101110000010000000000000
000000000000000000000110010001111111000000000000000100
000000000000000000000110010111101110100000000000000000
000000000000000000000110011101111001000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000111100111100011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100111100111000000000000001000000000
000000000000000001100100000000000000000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010000000101111000000000000000000

.logic_tile 2 20
000000000001000001100000000111011111000011111000000000
000000001010000000100000000000011001000011110000010000
000000000000000000000000010101111110000011111000000000
000000000000000000000011010000101100000011110000000000
000000000001000000000000000001000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000011100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000001100000000001000000000000001000000000
000000001010000000000000000000000000000000000000000000
000001000000100000000000000000000000000000001000000000
000000100001010000000000000000001000000000000000000000
000000000100001000000000000001000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000001110000001000000000000000000000000001000000000
000000000000000000000010000000001000000000000000000000

.logic_tile 3 20
000000100001000111100000000011100001000000001000000000
000011000000101111000000000000101000000000000000001000
000000000000001011100111100101000001000000001000000000
000000000000001111100100000000101100000000000000000000
000001000000110000000011100111000001000000001000000000
000000000100000111000100000000101010000000000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000010100001000001000000001000000000
000000000100000000000000000000001100000000000000000000
000000000000000101100011100111100001000000001000000000
000000000000000101000010100000001001000000000000000000
000001000001010000000000000001100001000000001000000000
000000000000000000000010100000001101000000000000000000
000001000000000101000010100111100000000000001000000000
000000100000000000000000000000101010000000000000000000

.logic_tile 4 20
000000000001000101000000000000001000001100111000000000
000000000000000000100000000000001101110011000000010001
000000000000000000000111010000001000111100001000000000
000000000000000000000010010000000000111100000000000100
000000000000000111100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001101011010100010000000000000
000000000000000000000010001001101110000100010000000000
000000000000000000000000001101100000001100110000000000
000000000000000000000010001001100000110011000000000000
000000000000000000000000000111101010110011000000000000
000000000000000000000000000001000000001100110000000000
000000000100001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000100000000000111000011110001000001000000001000000000
000000000000000000100011110000101101000000000000001000
000000000000000111100000010001100000000000001000000000
000000000000001001100011010000101000000000000000000000
000000000000000000000110100101000000000000001000000000
000000000000001001000111110000001011000000000000000000
000000000000000000000111110001100000000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000011110000101110000000000000000000
000000000000000011100111100101100000000000001000000000
000000000000000000000011110000101001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000000000000101111000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000100000000000000111000000000000001000000000
100000000001000000000000000000000000000000000000000000
010000000000000000000000000000000001000000001000000000
100000000000000000000000000000001111000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101100000000011101000111100001000000100
000000000000000000000000000000100000111100000000000000
000001000000000111000111110000001000001100000000000110
000000100000000000000110000000001100001100000000000000
000000000000000111000000010000011111001100000100000000
000000000000000000000011010000011101001100000011100010
010000000000000000000010000000000000000000000000000000
100000000001000000000111110000000000000000000000000000

.logic_tile 8 20
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000110010101001001111100000000000000
000000000001000000000010000111101101011100000001000001
000000000000100000000010100011011011110011000000000000
000010000000000000000100000000011100001100110001000000
000000000000000000000000001001111110111110110000000000
000000000000000000000011101001111111111111110000000000
000000000000000011100000010000000000000000000000000000
000000000000010101000011010000000000000000000000000000
000000000110000000000111000011000000010110100000000000
000000000001010001000000000000100000010110100000000010
000000000000001011100000010111111111000000000000000000
000000000000001011100011000111101110000010010000000000
000000000000101111000011111011000000010000100000000000
000000000001011011000011001011101110000000000000000000

.logic_tile 9 20
000000000000000000000110000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000110101100000010111100000000000001000000000
000000000000110000000011100000001100000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001111000000000000001101000000000000000000
000000000000000111100010010000011010000011111000100000
000000000000000111100110000000011001000011110000000000
000000000000000001100000010111111110000011111000000000
000000000100000000100010010000010000000011110000100000
000001000000000001100110000000011011000011111000000000
000000100000000000000000000000001100000011110000100000
000000000000000000000000000101101011000011111000000000
000000000000000000000000000000101110000011110000000010
000000000000001001000000010000011001000011111000000000
000000000000000001000011000000011101000011110000100000

.logic_tile 10 20
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000011100101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000011100101101000110011001001000000
000000000000000000000010010000101011001100110000000000
000000000000000000000000000111001000110011001010000000
000000000000001001000011100000101001001100110000000000
000000000000000000000000000001001001110011001010000000
000000000000000000000000000000101101001100110000000000
000000000000000000000000000111001000110011001010000000
000000000000000000000010010000001001001100110000000000
000000000000000001000111100101001000110011001010000000
000000000000000000100000000000101011001100110000000000
000000000000000000000010000101001001110011001000000000
000000000000000000000000000000101010001100110001000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000001001100010110000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000001001100110001001111101010000000000000000
000000000000001001100110100001011101000000000000000000
000000000000000000000110000001101010000010100000000000
000000000000000001000110001001100000000000000000000000
000000000000000000000000010000001100100000000010000000
000000000000000000000010011001011000010000000001000101
000000000000001000000000010101111000010000000000000000
000001000000000101000010001101111001000000000000000010
000000000000000000000010010001011000011001000000000000
000000000000000000000010000101011011100000000000000000
000000000000000101100110110101101110000010000000000000
000000000000000101000010100111101100000000000000000000
000000000000000000000000000000001110000011000000000000
000000000000000000000000000000011111000011000000000000

.logic_tile 15 20
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000000000000110010000001000001100111100000000
100000000000000000000010000000001100110011000000000000
000001000000000000000000010101001000001100111100000000
000010100000000000000010000000100000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000001000000001001100000000101101000001100111100000000
000010000000000001000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 16 20
000000000000001011100110010111111011100000010000000000
000000000000000101100011110001101110010001110001000000
001000000000000011100010110001011101100000000000000000
100000000000000101000111100000001000100000000000000000
010000000000001101100111100001000000010110100100000000
110000000000001011000110110000000000010110100000000000
000001000000001101000010101001111001001000000000000000
000000100000000011000010000111011011000000000000000000
000000000000000000000000001000011100101000000000000000
000000000000000000000000000011000000010100000000000000
000000000000001001100000000001001010000000000000000000
000000000000001001100000001101101001000000100000000000
000000000000000001100000001101011001100000000000000000
000000000000000000000000001101011010000000000000000000
000000000000001001100000011001001111100000000010000000
000000000000000001000010001001101010000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000001010000000000000011100000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001101000000000000010000
000001000000000000000000000011000000000000001000000000
000000100000000000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000010000000001101000000000000000000
000000000000100000000000000011000000000000001000000000
000000000001010000000000000000100000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000110000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 21
000010000000000000000000000111000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000011110000101100000000000000000000
000001100001000000000011100000000000000000001000000000
000001001010100000000100000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010100000000101000010100011000000000000001000000000
000010001010000000000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000000000000000000011000000000000001000000000
000001000000000101000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 4 21
000000000000000000000000010000000001000000001000000000
000000000110000000000011000000001000000000000000001000
000000000000001000000111000111011111000011111000000000
000000000000000111000100000000001001000011110000000000
000010000001011000000000000101101001110011001000000000
000000000000000011000000000000001011001100110000000000
000000000000000001000111000101101001110011001000000000
000000000000000101000100000000101100001100110000000000
000010100000010000000000000011101001110011001000000000
000000000000000000000000000000101011001100110000000000
000000000000000001000010000101101000110011001000000000
000000000000000000000000000000101010001100110000000000
000000000000010001100000000001101000110011001000000000
000000001010000000000000000000101001001100110000000000
000000000000000111000000000101101001110011001000000000
000000000000000000100000000000001001001100110000000000

.logic_tile 5 21
000000000000000000000110100101100001000000001000000000
000000000110000000000100000000101001000000000000010000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001010000000000000000000
000010000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000111000011110000001001000000000000000000
000000100000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000011100111011010000011111000000000
000000000000000000000011100000011011000011110000001001
000000000100001111000011110101100000000000001000000000
000000000000000001000010000000101100000000000000000000
000000000000000000000111100111001010000011111000000000
000000000000000000000010000000111001000011110000000000
000000000000000001100011110111001100000011111000000000
000000000000000000000111010000111001000011110000000000
000001000010000001000010100001101101000011111000000000
000000000000000000000010100000011000000011110000000000
000000000000000101000110000101111101000011111000000000
000000000000000101000010100000001001000011110000000000
000000000000001000000110010111111101000011111000000000
000000000000010001000010000000001001000011110000000000
000000000000001000000111000111111101000011111000000000
000000000000000011000100000000111101000011110000000000

.logic_tile 8 21
000000000000011000000011100011011010100010000000000000
000000000000000001000000001011111011000100010000000000
000000000110000101000010100000000000000000000000000000
000000001110001101100111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000011100000000001100111000101101010000000010000000001
000010100000000111000110110011011111000000000000000000
000101000000011011100011110001101011111100110000000000
000000000000001011000111000011011001101000010000000000
000000000000001000000110001011011010100000000000000000
000000001110000001000000000101011001000000000000000000
000001100000001000000000010111011101100000000000000100
000001000000100011000011010001011100000000000000000000
000000000000100000000000000001111011101010000000000000
000000000000010000000000000011011001001010100000000000

.logic_tile 9 21
000000000000000000000000000000011010000011111000100000
000000000010000000000000000000001100000011110000010000
000000001000000000000000001111001000011100000010000000
000000000000000000000000001011101011001000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000101101001110011001000000000
000000000000000000000010000000101011001100110001010000
000000000000000000000000000001001001110011001000000000
000000000000000000000000000000101011001100110001000000
000000001010000000000000000000001000111100001001000000
000000000000000000000000000000000000111100000000100100
000001000000000000000010000000000000000000000000000000
000000100000000000000111110000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000111100011100000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100110000001001010000011111000000000
000000000000000111100000000000001101000011110001000000
000000000000001011100011100101011010000011111000000000
000000000000000001100000000000100000000011110000000000
000000000000000000000011110101101110000011111000000000
000000000000000000000010000000011010000011110000000000
000000000000000000000000010111111110000011111000000000
000000000000000000000010000000010000000011110000000000
000000000000000000000111000000001001000011111000000000
000000001000000000000110000000011101000011110000000000
000000000000000001100010000000011011000011111000000000
000000001100000000000000000000011001000011110000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000100000010110100000000000

.logic_tile 14 21
000000000000000000000000010001100000001001000100000000
000000000000000000000011110000101001001001000000000101
001000000000000101000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000001110000000000000001101101100110001110010000000
010000000001000000000000000001101111110000110000000000

.logic_tile 15 21
000000000001000000000000000000001000001100110100000000
000000000000000000000000000011000000110011000000010000
001000000000000101000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000001100000011110000000001
000000000000000000000000000000010000000011110000000100
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000000000000001101111001000010000000000000
000000000000000000000000000101111000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000110100000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000000000000001100001100000010010000000
000000000000000000000010100000101000100000010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000001100000001010100000000
000000000000000000000000001101010000000010100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000100000000000001111000000101001010000000000
110000000001000000000000001001000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000010010000101011000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000001001000010010000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000001001000010010000100000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000001111000000000000101101000000000000000000

.logic_tile 2 22
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000010000000000000000000000101000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001011000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001111000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 22
000000000000010000000000000001101000110011001000000000
000000000100000000000000000000101101001100110000010000
000000000000000000000011100101101000110011001000000000
000000000000000000000100000000101100001100110000000000
000000000001000000000000010101001001110011001000000000
000000000000100000000011010000101011001100110000000000
000000000001010000000011100000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000011010001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000011000000000000001000000000
000000000110000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000001000000000
000001000000100000000000000000001100000000000000000000

.ramt_tile 6 22
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000001111100000011111000000000
000010000000000000000000000000011100000011110000010000
000000000000000111000000000000000000000000001000000000
000000000100000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000011000000000000111000000000000001000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000100000101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 8 22
000000000001000111100000000000000000000000001000000000
000010001110110000100000000000001111000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000010110011100010000111101000001100111000000000
000010000000000000000111100000001010110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001011110011000000000000
000010000011000000000000000101001000001100111000000000
000000000100100111000010010000101011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001110110011000000000000
000011000000001000000011110111001000001100111000000000
000000000100010111000011000000101010110011000000000000
000000000000001000000000000101001000001100111000000000
000000000000000011000000000000001000110011000000000000

.logic_tile 9 22
000000000000000111100111100001100001000000001000000000
000000000000000000100100000000101001000000000000001000
000000000000000111100111110011000000000000001000000000
000000000000001111000111100000001001000000000000000000
000000000100001000000010000101000001000000001000000000
000010000000001111000000000000001110000000000000000000
000000000001011000000000000111100001000000001000000000
000010000000101111000000000000101000000000000000000000
000010000000000000000000000101100000000000001000000000
000000000000001111000000000000001110000000000000000000
000000000000000011100111000111000000000000001000000000
000000000000000000100100000000101000000000000000000000
000000000000000011100111000011100001000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000100111000011100101000001000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 10 22
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001011011111000110100000000000
100000000000001111000011101101111101001111110000000000
010010001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010111011000110110110110000001
000000000000000000000011101011001000110110100011000101
000000000100000000000010010000000000000000000000000000
000000000110010000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000001000000000001100011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010001000000000000000010000001101110110011000010000000
100000000000000000000100001111110000001100110000000000

.logic_tile 11 22
000000100000000000000111100111001000000011111000000000
000001000000100000000000000000010000000011110000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000010000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000101000000000000001000000000
000000000001000000000000000000000000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000000000000000000000000000
000001001000000000000000000111100001000000001000000000
000010000000011001000000000000101000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000100000000011100011000000000000001000000000
000000000110010000000100000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000010000000100000000000000000000000
000000000000000000000111100000000001000000001000000000
000010000111000001000000000000001101000000000000000000
000000001100000000000000000000001000111100001000000000
000000000000000000000010000000000000111100000000000010

.logic_tile 13 22
000000000100000111100011110111000000000000001000000000
000000000000000000100011110000001110000000000000001000
000000000000000000000000010101001001000011111000000000
000000000000000000000011100000011011000011110010000001
000001000000100001100000000001000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000111100111110001101100000011111000000000
000000000000000000100011110000101101000011110000000000
000000000100000000000110000111100001000000001000000000
000000000000000001000010010000001011000000000000000000
000000000000000111100000010111100000000000001000000000
000000000000000000100010100000001000000000000000000000
000000001000000011100000010111000001000000001000000000
000000000000001001000011110000101101000000000000000000
000000000000001101100110000111101101000011111000000000
000000000000100101000000000000111100000011110000000000

.logic_tile 14 22
000000000000000000000111110101000000000000001000000000
000000000001010001000011110000101000000000000000001000
000001000000000001000110100101000000000000001000000000
000010100000000000100000000000001010000000000000000000
000000000000001101100110100011100001000000001000000000
000000000000001111000011110000001011000000000000000000
000001000000001000000010010101000001000000001000000000
000000100000000111000111100000101011000000000000000000
000000000000010000000000010111101110000011111000000000
000000000000000000000011000000001110000011110000000000
000000000000000111000000010111101101000011111000000000
000000000000000000100010000000011010000011110000000000
000000000000000111100000000001011001000011111000000000
000000000000011011000000000000101101000011110000000000
000000000000101001100000000001000001000000001000000000
000000000001000001000000000000101001000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000000001011100001001111000000000000
000000000000000000000000000101101011001001000000000000
000000001110000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001011000000000000000000
000000000000000000000111101000001000000001110000000000
000000000000001001000010010001001011000010110010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 23
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000100000000000000000000000111000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000100001000000111000011100000000000001000000000
000000000000001101000000000000101111000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000100100000000001100000000000000000000
000000000000000011100111000011100000000000001000000000
000000000000000000100100000000101100000000000000000000
000000000000001011100111000000000001000000001000000000
000000000000001011000000000000001110000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000100000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000111000000000000001000000000
000000000000010000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000001010000000000000000000000000000000000000000000
000010100000010000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 8 23
000001000000010000000010100000001000111100001000100000
000000000100001111000010100000000000111100000000010000
000000000000000101000010100111011100010010000000000000
000000000000000000000011110111101001110011000000000000
000000000000000000000011100101101111011111110000000000
000010100000010000000100001001011011111111100000000100
000000000000000000000110001001011001110011110000000000
000000000000000111000000000001011001100001010000000000
000000000001010000000110000000000000000000000000000000
000010001100000111000000000000000000000000000000000000
000000000000000001100000000111101010001100110000000000
000000000000000111000000000111110000110011000000000100
000000000000100001100011100000000000000000000000000000
000000000110000001000011100000000000000000000000000000
000010000000000000000010001011001110110000000000000000
000000000000000000000000000011001101000000000000000000

.logic_tile 9 23
000000000000000000000111100001000000000000001000000000
000000000000000000000100000000101110000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000111100001000000000000001000000000
000000000000000001000100000000101000000000000000001000
000000000000000000000110010101001010000011111000000001
000000000000001001000010000000011101000011110010000000
000000000000000001100111100011100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000001010001100000000111011111000011111000000000
000000000000100000000000000000111111000011110000000000
000000000000000001000111100111101101000011111000000000
000000000000000111100011110000001110000011110000000000
000000000000010111000111110101111000000011111000000000
000000000000100000100011010000001111000011110000000000
000000000000001000000110000011101111000011111000000000
000000000000100011000010000000001001000011110000000000
000010100000001001000011100011101101000011111000000000
000001000000000001100111100000111001000011110000000000

.logic_tile 11 23
000000000001000101100110100111100000000000001000000000
000000000000000000000000000000101111000000000000001000
000000000000000101100000000001100000000000001000000000
000000000000001001000000000000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000001000010000000000000000000001100000000000000000000
000000000000001000000110110011100000000000001000000000
000000000000000101000010100000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000001000000111000000000000001111000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000001000011010000001000000000000000000000
000000000001000001000110000101100001000000001000000000
000000000000100001000100000000101101000000000000000000
000000000000000000000111000101100000000000001000000000
000000000100000101000011110000101110000000000000000000

.logic_tile 12 23
000000000000000000000111100011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000100000000000000101100000000000001000000000
000000000001000000000000000000001001000000000000000000
000000000000000001000111100011101000001100111000000000
000000000000000000000000000000001011110011000000000001
000000000000000111100000000101001000001100111000000000
000000001110000000100000000000001001110011000000000001
000000000000000001000010000011001000001100111000000000
000000000000000000000000000000101011110011000000000001
000000001100000001000011100101001000001100111000000000
000000000000000000000000000000101100110011000000000001
000011100000000000000010000001001000001100111000000000
000011000001010001000000000000101111110011000000000001
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101110110011000000000001

.logic_tile 13 23
000000000000100000000000000101001101000011111000000000
000000000101000000000000000000001000000011110000010000
000000000000011000000000000000000001000000001000000000
000000000000001111000000000000001110000000000000000000
000010000001011000000000000111100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000010100000000001000000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000001000000001000000000
000010100000000000000000000000001110000000000000000000
000010000000010000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000000000000001110000000000000000000

.logic_tile 14 23
000000000000001000000000000011000000000000001000000000
000000000000000101000000000000001000000000000000010000
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001000000001000000000
000000000110000000000000000000001110000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000011000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000000010111000000000000001110000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100111000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000100000000000001101101111111100000110000000
000000000000010000000011111111111010110100010001100000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000010000000011100001100110000000000
110000000000000000000000000011011001110011000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100011000001001100110000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000011000011011011111000000000100
000000000000000000000010001111011000101111000001000000
010000001110000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000011100000000001000000001000000000
000000000000000000000011100000001000000000000000001000
000000000000001000000000000101000000000000001000000000
000000000000000111000011100000101111000000000000000000
000001000000000000000011100111100000000000001000000000
000010100000000000000000000000001011000000000000000000
000000000001010011100000000111000000000000001000000000
000000000000100000100000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000000010000000001111000000000000000000
000010000000000000000000000001100000000000001000000000
000001000000000001000000000000101001000000000000000000

.logic_tile 2 24
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000000000000000000011010000100101100100000
100000000000000000000000000011011000001000011000000010
000000000000000000000110000000001000000100101110100000
000000000000000000000000000111001101001000011000000110
000010100000000000000010100101001000010100001110100000
000001000000000000000100000011100000000001011000000110
000000000000000111000000010111101000010100001100000100
000000000000000000000010000111000000000001011010100111
000000000000000000000110010111101000010100001100000101
000000000000000000000010000011000000000001011010100111
000000000000000111000000000000001001000100101100000111
000000000000000000000000000111001101001000011000100111
010000000000001001100000000000001001000100101100000111
100000000000000001000000000011001101001000011000100111

.logic_tile 3 24
000000000000000101100110100111001000000001010100000000
000000000000000000000000001111000000000011110010010000
001000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
000000000000000101100000010001000000010110100010100000
000000000000000000000010100000000000010110100001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110101001001010100000000000000010
000000000000001001000100001111111010000000000000000001
010000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000111001000110100000000000000
000000000000000000000000001011101100111100000010010100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011001100101001010010000000
000000000000000000000000000111101111010110000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000101001000000001110100000000
000000000000001111000000000000101000000001110000010100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000001011000000000000000000000000000001000000000
000000000000001001000000000000001000000000000000010000
000000000000000000000000000001000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000010000000000000000000000000000000000000000000
000000100010000000000000000000000000000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000101000000000000001000000000
000000000000100000000011100000000000000000000000001000
000000000000000111000000000001100001000000001000000000
000000000000000000100011110000101000000000000000000000
000010000000010000000000000111101000110011001000000001
000000001000001001000000000000001001001100110000000000
000000000000000000000000000011001001110011001000000001
000000000000000000000000000000001110001100110000000000
000000000000000000000000000111101001110011001000000000
000010100000001001000000000000001101001100110000000010
000000000000000000000011100111001001110011001000000000
000000000000000000000011110000101110001100110000000010
000000000000000000000111100111001001110011001000000000
000010001010000111000000000000001001001100110000000010
000000000000000000000000000001101001110011001000000000
000000000000000001000000000000101101001100110000000010

.logic_tile 9 24
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000010000000000000011000000000000001000000000
000000100001000000000000000000100000000000000000000000
000000000001010000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000110000000000010110000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 24
000000000000000000000000000101011010000011111000000000
000000000000000000000000000000001110000011110000010000
000010000100000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000000000000000000011100000000000001000000000
000010000000000000000010000000100000000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000001000000000000000000100000000000000000000000

.logic_tile 11 24
000000000000001000000011100001000000000000001000000000
000000000000000101000000000000101000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 12 24
000000000000000000000000000111101001001100110000000000
000000001010000000000000000000001101110011000000010001
001000000000100000000000001011100000111111110010000000
100000000001000000000000000101000000000000000001000000
010000000001000000000011100000000000000000000000000000
100010000110100000000011100000000000000000000000000000
000000001110001000000000001101001101010111100000000000
000000000001000111000000000101101100000111010000000000
000000000010000011100000000011001010001111010110000100
000000000000000001000000000000011111001111010011000101
000000000000001001000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
100000000000100001000000000000000000000000000000000000

.logic_tile 13 24
000010000000000000000000000011000000000000001000000000
000000000010000000000000000000000000000000000000010000
000001000000100000000000000000000000000000001000000000
000010100001010000000000000000001100000000000000000000
000000000001000000000000000011000000000000001000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001100000000000000000000
000010100001010001000000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 14 24
000000000001010000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000100000000000000111000000000000001000000000
000000000001010000000000000000000000000000000000000000
000001100000000000000000000000000000000000001000000000
000010100000000000000000000000001110000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000100000001000000000000000000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001000000000011010000001111000000000000000000

.logic_tile 15 24
000000000000001000000000000011011000000011111000100000
000000000000000001000000000000101000000011110001001000
000000101110000101000000000011100000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000001011000000110000011100001000000001000000000
000000000000001111000000000000101110000000000000000000
000000000000001001100110010101001111000011111000000000
000000000000000001000010000000111111000011110000000000
000000000000000111100111010101111110000011111000000000
000000000100000000000011010000001110000011110000000000
000000000000000000000111010101111100000011111000000000
000000000000000001000111000000011100000011110000000000
000000000000001001000010110101101111000011111000000000
000000000000001011000011110000101111000011110000000000
000000000000001111100111010101101100000011111000000000
000000000000000011100011100000111111000011110000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000001100000000000001000000000
000001000000000000000000000000000000000000000000010000
000010100000010111000000000000001000011100000010000000
000001001110100000000000001111001110101100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000010100000000000000000000000000000
000000000000000000000000000101000001100000010000000100
000000000000000000000000000000001101100000010000000001

.logic_tile 2 25
000000000000000000000000001111001000010100001110100011
000000000000000000000010101111000000000001011001010111
001000000000000000000110000111101000000100100110100001
100000000000000000000000000000101100000100101001000111
000000000000000101000010100001101010001000000000000000
000000000010000000000010101101111010000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000101001001000000100010000100
000000000000000000000000000000011001000000100000000000
000000000000001000000000001101011110000000000000000000
000001000000000001000000001101111011000100000010000000
010010100000000000000011001000011110111110100100000001
100001000000000000000110101001010000111101011000100010

.logic_tile 3 25
000000000000000011100110010101000000000000001000000000
000000000000000000100010000000100000000000000000001000
000000000000001001100110010101001101000011111010000001
000000000000000001000010000000011001000011110000000011
000000000000000001100000000001101100000011111010100000
000000000000000000000010100000111001000011110000100110
000000000000000000000000000000011100000011111010100001
000000000000000000000000000000001001000011110000000110
000000000000000000000110010001111101000011111010000011
000000000000000000000110010000101000000011110000000010
000000000000001001100110010111111101000011111010000110
000000000000001001100110010000111000000011110000100010
000000000000000000000000000000011101000011111000000110
000000000000000000000000000000011001000011110010100010
000010000000000000000110000111100000000010101010000111
000000000000000000000000000000101000000001010010000011

.logic_tile 4 25
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000100000000000000110100101000000000000001000000000
000001000000100000000000000000000000000000000000000000
000000000000000101100110100001100000000000001000000000
000000000000000111000000000000101001000000000000000000
000000000000001101100000010101000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000010000000000000101100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000010101100000000000001000000000
000000001100000000000010010000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 5 25
000000000000000111000000010000000000000000001000000000
000000000000000000000011100000001001000000000000001000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001110000000000000000000
000000100000000000000000000111100000000000001000000000
000000000000100111000000000000101110000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000001000000000000000010000000001000000000000000000000
000001000000000001000000000000000001000000001000000000
000010000000000000000011110000001101000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000001000011100000001111000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000010100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000001000000000001011101000000000000000000000
000000000000000001000000000001000000101000000000010000
001000000000100011100000000101001110000001100110100001
100000000001011001100000000000001101000001101011100101
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000101111010110100001
000000000000001011000000000000001101101111011010000101
000000000000000111000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011100000001000000001001001000000000100
000000000000000001100000000101001110000110000000000001
000000000000000101100000001011011000010100000000000000
000000000000000000100000000011001000000100000000000001
010000000000001000000000001000000001010000100010000000
100000000000000101000000000111001010100000010000000011

.logic_tile 8 25
000000000000000000000000000011001001110011001000000000
000000000000000000000000000000101111001100110000010010
001000000000000101100000000111001001110011001000000000
100000000000000000000000000000101111001100110000000010
110000000000000000000111000000001000111100001000000000
010000000000100000000000000000000000111100000000000010
000000000000001001100000001101000000101001010010000001
000000001010000001000000000101100000000000000011000000
000000100000000000000011111000011001101111000100000000
000000000000000000000111110011001010011111001001100000
000000000000000000000000001101000001101111010000000000
000000000000001111000000000111101010001111000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000111010000000000000000000000000000
100000000000000101000011000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000001110000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000100000000000000000000000001001000000000000000000
000000001100000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000000000000000001000000000
000001100001010000000000000000001001000000000000000000
000000000001000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000001000000001000000000
000001000001010000000000000000001001000000000000010000
000010000000000000000000000001100000000000001000000000
000001000000000000000011110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000100000000000000000000000001001000000000000000000
000000001110000000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000100000000000000000000001100000000000001000000000
000001001000000000000000000000100000000000000000000000
000001100000000000000000000000000001000000001000000000
000010000001000000000000000000001001000000000000000000
000000000001010000000000000001100000000000001000000000
000000000000100000000000000000100000000000000000000000

.logic_tile 11 25
000010100000100000000000000011100000000000001000000000
000001000001000000000000000000100000000000000000010000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000001000010000000000000000000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000001001010000000000000000000100000000000000000000000
000000000000000000000110100000000001000000001000000000
000001001110000000000000000000001101000000000000000000
000000001010000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000100000000000000000001101000000000000000000

.logic_tile 12 25
000000000100000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000010101100000000000000000011100000000000001000000000
000001000000000000000000000000101100000000000000000000
000000000000000000000000000011001000001100111010000000
000000001010000000000000000000100000110011000000000000
000000100000100000000000000011001000001100111010000000
000001000001000000000000000000101100110011000010000000
000010000000000111100010100011001000001100111010000000
000001001010000000000010100000001110110011000000000000
000000000000000101000000000111001001001100111000000000
000001000000000000000010100000101100110011000001000100
000001000010000101000011100011001001001100111010000001
000010000000000000000100000000001111110011000010000000
000000000000000000000010100000001000111100001010000001
000000000000000101000000000000001100111100000010100000

.logic_tile 13 25
000011100001000000000000000111100000000000001000000000
000001000000000000000000000000000000000000000000010000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000000000000000000111100000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001110000000000000000000

.logic_tile 14 25
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000000000000000001000000001000000000
000000001001110000000000000000001000000000000000000000
000000000000000001000000000001100000000000001000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001000000000000000001100000000000001000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000011010000000110010101011011000011111000000000
000000000000000101000011100000011001000011110000010000
001000000000000001100110000101011010000011111000000000
100000000000001101000011110000010000000011110000000000
110000000001001001100010111001101001011100000010000001
010000000000100001000111000011101101111100000000000000
000000000000000000000010101011001001110011000000000000
000000000000000000000110111111011000000000000000000000
000001000000000000000010110101101010100010000000000000
000000000000001111000111100111111111001000100000000000
000001000000001011100010010001000000000000000110000000
000000100010000001100110000000000000000001000000100011
000000101010000001000110101011101001010000000000000000
000001000000000000100000001101011111000000000000000000
010000000000000000000010111001101010100010000000000000
100000001000000000000110101011011101000100010000000000

.logic_tile 16 25
000000000000000000000000010000000000000000000000000000
000000001100000000000010000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000001000011101001100110000000000
010000001110010000000000001011001010110011000000000000
000000000000001101100010100111000000001100110000000000
000000000000000001000100000000101101110011000000000100
000000000100000000000111001000000001001100110000000000
000000000000010000000110000101001101110011000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000111001101111000100000110110000101
000000000000000000000000001101001001111000110001100100
010000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001110000000000000001000
000000000000001001000110000001000000000000001000000000
000000000000000001100000000000100000000000000000000000
000000000000000000000010010111011110000011111000000000
000000000000000000000111110000001101000011110000000010
000000000000000111100000000000011010000011111000000000
000000000000000000100000000000001101000011110000000000
000000000000000000000110010111011001000011111000000000
000000000000000000000010000000001000000011110000000000
000000000000000001100000000000001011000011111000000000
000000000010000000000000000000011100000011110000000000
000000000000001111000000000111101010000011111000000000
000000000100001111100000000000110000000011110000000000
000000001100001111000000010000001111000011111000000000
000000000000000011000010000000001001000011110000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000001111000011110000001101000000000000000000
000000000000000000000111110101100001000000001000000000
000000000000000000000011110000101001000000000000000000
000000010000000111000000000101000000000000001000000000
000000010000100000100011110000101111000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000011100011000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000101100000000000001000000000
000000010000000000000100000000101010000000000000000000

.logic_tile 2 26
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001100000000000000001000
000000000001010001100110010101000000000000001000000000
000000000000000000100110010000000000000000000000000000
000000000000000001100000010101000001000000001000000000
000000000000000000100010010000101011000000000000000000
000000000001001000000110000101100000000000001000000000
000000000100101001000100000000101001000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000101100001000000001000000000
000000010000000001000000000000101000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000110100111100001000000001000000000
000000010000000000000100000000101001000000000000000000

.logic_tile 3 26
000000000000001111000000000000001100000011111010100000
000000000000000001000000000000001000000011110001110110
001000000100000000000000000011001000000100000100000000
100000000000010000000000000000001011000100000010000000
000000000010000000000111010001011110000000000000000000
000000000000000000000010001101011101010000000000000000
000010000000010011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100000010000000000000000000000000000
000000010000000001100010010000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000101000000000001111001101000000000000000000
000000010000001001000000001101001010000000010000000000
110000010000000101000000010000000000000000000000000000
110000011010000000000010000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000101000000000000001000000000
000000000000001001000000000000000000000000000000010000
001000000000110111000000000000001001111100001000000000
100000001010100000000000000000001101111100000010000000
000000000000001000000000001001101000000001010000000000
000000000110000101000000001111001000010001010000000100
000000100000100000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010001000000110000000000000000000000000000000
000000010000000011000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010100000000000111000000000001000000100100000000
010000010000010001000100000000001110000000000000000000

.logic_tile 5 26
000000000000000011100000001001001001110100000000000000
000000000000100000100000000001001001111100000000010000
001000000000001000000011110000000000000000000000000000
100000000000000111000111100000000000000000000000000000
110000000001001000000111000011111110101000010000000000
010000001000001011000100000000101011101000010000000000
000000000000000111100110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010010001000000000011101011001010111100010000000
000000010000000001000010000101011011000111010000000000
000010110001010000000010000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
010000010000000000000000000011000000000000000100000000
100000010000001111000000001111000000101001010000100000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000010000000100101000010100001000000000000001000000000
000001000000010000000011100000100000000000000000001000
001000000000000001100000010000000000000000001000000000
100000000000100000000011010000001000000000000000000000
010000000000000000000000011101001000010100001110100001
010000000000000000000010001001100000000001011011100111
000000000000000000000000011111001000010100001110100000
000000000000000000000011011101100000000001011011100110
000000010110000000000000001000001001000100101110000101
000000010000000000000000001001001100001000011010100010
000000010000001000000110011000001001000100101110000001
000000010000000001000010001101001000001000011000100111
000000010000000000000110001000001001000100101110000101
000000010000000000000000001001001101001000011010100011
010000010000000000000000001000001001000100101100000001
100000010000000000000000001101001101001000011010000111

.logic_tile 8 26
000000000000100000000110110011000001000000001000000000
000000000001000000000010100000101000000000000000001000
000000000000000101100110100111000000000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000001000000000010011000000000000001000000000
000000000000000101000010100000101001000000000000000000
000000010000100101000110000101100000000000001000000000
000000010001010000000110100000001111000000000000000000
000000010000100000000000000011100001000000001000000000
000000010000010101000010100000001000000000000000000000
000000010000000001100010100101100001000000001000000000
000000010000000000100000000000101110000000000000000000
000000010000000101000000000011100001000000001000000000
000000010000000000000000000000101001000000000000000000

.logic_tile 9 26
000000100000000111000000000101001001000001010110000000
000000000000000000100000000011101111000010110000010000
001000000000001111100011100111000001000110000010000000
100001000000000001100100000000101000000110000000000101
010000001110000111100011111111100000110000110000000000
110000001100000000100010000011101110000000000000000000
000000000000000011100111100001101111010000000000000000
000000000000000000000110000000011110010000000000000000
000010110001000000000000000001000000010110100000000000
000001010000000101000010000101000000000000000000000000
000000010000001000000010101000000000111001110000000100
000000010000001011000011110111001111110110110000000000
000000010000000001000110001001101111110011000000000000
000000010000000001100111110101101011000000000000000000
000000010000000000000110011011011101100000000000000000
000000010000000001000011101101111101000000100000000000

.logic_tile 10 26
000001000000000000000000000000000000000000001000000000
000010000000000000000000000000001111000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000000000000000001000000000
000001000000100000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000010000000000000000000100000000000000000000000
000000110000000000000000000000000000000000001000000000
000001011110000000000000000000001111000000000000000000
000000110001010000000000000111000000000000001000000000
000000010000100000000000000000100000000000000000000000
000010010000010000000011100000000000000000001000000000
000000011001100000000100000000001111000000000000000000
000000010001010000000000000111000000000000001000000000
000000010000100000000000000000100000000000000000000000

.logic_tile 11 26
000000000000000000000000000001100000000000001000000000
000000000000100000000000000000100000000000000000010000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000001000000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001001000000000000000000
000000010110010000000000000001100000000000001000000000
000000011100100000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000100000000000000000001001000000000000000000
000000110001000000000000000001100000000000001000000000
000000011000000000000000000000100000000000000000000000
000010110000000000000000000000000001000000001000000000
000001010000000000000000000000001001000000000000000000

.logic_tile 12 26
000000000001000000000000000111101000100000000000000000
000000001110000000000011110101001101001000000000010000
001000000000000111000011111011111100001100110000000000
100000000000000000100011101001010000110011000001100000
010000001010100001100000000000000000000000000000000000
010010100110010000000000000000000000000000000000000000
000001100110000101000000000011111100001100110000000000
000001000000000101000000000000010000110011000001000000
000000010000100000000000011101101111100010000000000000
000000010000000000000011010101011001000100010000000000
000000010000001101100000010000000000000000000110000000
000000011000000101000010100111000000000010000011100000
000000010000000111100000011011111000010111100000000001
000000010000100101100011000111001110001011100000000000
010000011110001001000000000000000000000000000000000000
100000010000000001000000000000000000000000000000000000

.logic_tile 13 26
000000000000001000000000010000001000111100001000000000
000000000100000011000011000000000000111100000000010100
001000001011001000000111001111011100110000110100000000
100000000000100011000100001001011010111000101001000110
010010000000011011100111110001111011111100000110000000
110000000000001011100111010111111110111000101000100100
000000000000000000000000011001101111101001010110000000
000000000000000000000011000111001001100101011000100000
000000010110000011100010100111011000101001010110000000
000010010110010000000100000001111110010110010001000100
000000010000000000000000001111011110110000110110000000
000000010000000000000010111001011011111000101000000110
000000010000100001000000000001101100111001010110000100
000000010000000000000010111001111110010110000000100000
010000010000000101000010101111001010111100000110000101
100000010000001101100100001001001100110100010000100000

.logic_tile 14 26
000000000000000101100110010011101001000011100010000000
000000000000001001000111110101101010000011110000110000
001000000000001111100011110011111100001100000000000000
100000000000000001100110000111011101000000000000000000
010000000000000001100111110001011111000110100000000000
100000000000000000000110001001001111001111110000000000
000000000001000001100000011000001110011111000100100000
000000000000000000000011111001011011101111001001100110
000000010010000000000111010111011100001100110000000100
000000010000000000000010100111100000110011000000100000
000000010000001101000010000001111001100001000000000000
000000010000000011000110101001101000000000000000000000
000000110000001101000011100101111110110011000000000000
000001010000000111000111100001111011000000000000000000
010000010000000101100010110111101101100010000000000000
100000010000101111000011000111011011000100010000000000

.logic_tile 15 26
000000000001000101000010100001000000000000001000000000
000000000000100000100110110000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000001001001001100111000100000
000000000000001101000000000000101111110011000000100000
000000000000000000000010100001001000001100111000100000
000000000000000000000100000000100000110011000000100000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001011110011000000100000
000000010000000000000000000000001000001100111000000000
000000011000000000000000000000001010110011000000100000
000000010000001000000000000111001000001100111000000000
000000010000001011000000000000000000110011000000100000
000000010000000000000010000000001000111100001000000000
000000010000000000000000000000000000111100000000100000

.logic_tile 16 26
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000010100010000011100011100000000001000000001000000000
000000000000010000100000000000001100000000000000000000
000001000000000000000000000001100000000000001000000000
000010100000000000000000000000101111000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000010000000101000000000000000001000000001000000000
000000010000001101100010110000001111000000000000000000
000001010001000101000000000011000000000000001000000000
000010010000000000100000000000000000000000000000000000
000000010000000000000010100001100000000000001000000000
000000011100000000000100000000000000000000000000000000
000000010000000000000010100000001000111100001000000101
000000010000000000000100000000000000111100000000000000

.logic_tile 17 26
000000000000001000000000000000001110000011111000000000
000000000000000001000000000000001000000011110000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000001100010111011101001000100000000000001
000000000000000000000110001011101001001100000010000000
000000000000000000000010001111101011000001000000000000
000000000000000111000000001101101010000000000000000000
000000000000000001000010000101011001000000000000100000
000000000000000000000000001111111000010000000000000000
000000010000000001000010001000011111010000000000000000
000000010000000001000010001101011010100000000000100000
000000010000000000000110010101111010101000000000000000
000000010000000000000010100000010000101000000000000000
000000010000000000000000000011001100010000000000000000
000000010000000000000010000011101101000000000000000000
000000010000000111000000011101000000000000000000000000
000000010000000000100010100001101111010000100000000000

.logic_tile 2 27
000000000000001011100111000101000000000000001000000000
000000000000001011000111100000000000000000000000010000
000000000000000011100111001000001000011100000000000000
000000000000000000000000001101001111101100000010000000
000000000000001000000111000001111000000000010000000000
000000001010001001000000001001011011000000000000000000
000010100000011000000011110000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000101101011000000000000000000
000000010000000000000000000001111010000000010000000000
000000010000000000000000010011001000000000000000000000
000000010000000000000010000001111100000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000011000000000000001000000000
000000000000000101000011100000100000000000000000001000
000000000001011000000000010001100000000000001000000000
000000001010001011000011010000000000000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000100000000010000101000000000000001000000000
000000000110000111000011100000000000000000000000000000
000001010000000000000010000000000000000000001000000000
000000110000000000000000000000001001000000000000000000
000000010000000001000000000000000001000000001000000000
000000011010000000000000000000001010000000000000000000
000000011110000000000000000011100001000000001000000000
000000010000000000000000000000001011000000000000000000
000010010000010000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000001000000111100000011011101001000000000000
000000000000001011000100001011011100010110000000000000
001000000000000000000000000011001010010100000000000000
100000000000001111000010110000110000010100000000000001
000000000000000000000011101000000001111001110000000000
000000000000000000000000001111001001110110110010000000
000000000000000000000111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000111100111011001111101110000000000
000000010000001001000000000111011101111111110000000000
000000010000001001100000000111101001000001000000000000
000000010000000001000000000001111011000000000000000000
010000010000000000000111110000000000000000000100000000
010000010000000000000010010111000000000010000000100000

.logic_tile 5 27
000000000000001000000000010000000001000000001000000000
000000000000001111000011110000001010000000000000001000
000000000000000000000111110001100000000000001000000000
000000100000000000000011110000101011000000000000000000
000001000000000000000000010101100000000000001000000000
000000100000000000000011110000001001000000000000000000
000010100000001001000000000000000000000000001000000000
000001000000000111100000000000001101000000000000000000
000010110000000000000111100000000000000000001000000000
000001010000000000000000000000001111000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000111000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000

.ramb_tile 6 27
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000010101001000000101000110100001
000000000000001101000011110000001011000101001010010111
001000000000000101000111100000001111111111000010100000
100000000000000000000110100000001110111111000010000000
010000001110001000000111000111100001111001110010000000
010000000000000001000000000111001010010110100000100000
000000000000000011100010101101111001000000100000000000
000000000000000101000010110101111000000000000000000001
000000010000000000000011101111100000000110000010000001
000000010010000000000100000101001110000000000000000000
000000010000000000000110100000000000010110100010000000
000000010000000000000000001011000000101001010000000000
000000010000000001000110100111111100000100000000000000
000000010000000000100000000000111111000100000000100000
010000010000101000000111011001011111101000010000000000
100000010000000011000110101101011001011000100000000000

.logic_tile 8 27
000000000000001000000110000011100000000000001000000000
000000000000000101000100000000101000000000000000010000
001000000010101001100010100111001100000011111000000000
100000000000001101000100000000000000000011110000000000
000000000001001111100010100000001000111100001000100000
000010100000000101100110110000000000111100000000000000
000000000000001000000111001001101110011000100100000000
000000000000011101000100001001011001101000010000000100
000000010000000000000000001101000000000000000000000100
000001011000000101000000001101001010010000100000000001
000000010000000000000110111001101010111001010100000000
000000010000000000000010000001011001110000000000000100
000000010110000001100110001101101000110101010100000100
000000010010000000000000001011011011101000000001000000
010000010000100000000110000111111000001001000100000100
100000010000000000000000001001101011101110000000000000

.logic_tile 9 27
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000000000000000000011001110011001000000000
000000000000000111000000000000001100110011000000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001010110011000000000000
000000000000000011100000000000001000110011001000000000
000000000000000111100000000000001100110011000000000000
000010110000000001000010000111001000101010101000000000
000001010000000000100000000000000000101010100000000000
000000010000000001000000000000001000110011001000000000
000000010010000000000000000000001101110011000000000000
000000010000000000000000000000001001110011001000000000
000000010000000001000000000000001111110011000000000000
000000010000000000000010000001001000101010101000000000
000000010000000000000000000000100000101010100000000000

.logic_tile 10 27
000000001010001111000000000000001000111100001000000000
000000000000001111100000000000000000111100000000010000
000000000000000011100000000111000001010000100000000000
000000000000000000100010010000001110010000100000000100
000000000000001000000011111001100000111111110000000000
000000000000001011000011111011000000000000000000000000
000000000000000111000000010111011010100000010000000000
000000000000000000100010001011101110010010100000000000
000000010000001000000010000101111101100000000000000000
000000010000000101000100001101101100101001010000000000
000000010000001101100111000001011110101010000000000001
000000010000000101000111100101011000000101010000000000
000000010000000101100111010111011110011101000000000000
000000010000100001000110000011111011010110000000000000
000000010000001111000111010001111111100000000000000000
000000010000000001000010011101101101000000100000000000

.logic_tile 11 27
000000000000001111100111100111101000111100001000000000
000000100000001001000000000000100000111100000000010000
000000000000001001000111101001001000000010100000000000
000000000000001111100000001011000000000011110000000000
000000000000000111000110010011011000000110100000000000
000000000000000000100111111111111110001111110000000001
000000000000000111000011110111001111010111100000000000
000000000000000001100111111101011010001011100000000000
000000010000000101000111101011000001110000110000000000
000000010000101001000000001101001111000000000000000000
000000010000000101000010010011111001000000000000000000
000000010000000000000110001001101110100001000000000000
000000011100000001000111001001011010100010000000000000
000000010000000000000100000101011100000100010000000000
000000010000000000000110011101001011100010000000000000
000000010000000101000011100001101100000100010000000000

.logic_tile 12 27
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000000001100000010000000001000000001000000000
000000100000000000100010010000001011000000000000000000
000000000000000000000110010101101000001100111000000000
000000000000000000000110010000000000110011000000000000
000000000000101101000000000001101000001100111000000000
000000000000011001000011100000100000110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001011110011000000000000
000000010111000000000000000000001000001100111000000000
000000111110100000000000000000001011110011000000000000
000000011000000000000000000001001000001100111000000000
000000011100000000000000000000000000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001000110011000000000000

.logic_tile 13 27
000000000000000000000110000101011100000011111000100000
000000000000000000000100000000001101000011110001001000
000000000000001001100110010101100001000000001000000000
000000000000000001000010000000101111000000000000000000
000000000000001000000111100101100001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000101011100010000011101110000011111000000000
000000000000000011100000000000111101000011110000000000
000000010000000001000110010011001111000011111000000000
000000010000100000100011100000011000000011110000000000
000000010101010001100000010011101011000011111000000000
000000010000101101100011010000011000000011110000000000
000000010000000101000110010001011111000011111000000000
000000011000000000100110100000101001000011110000000000
000000010000101101100000000111011111000011111000000000
000000010000000101000010110000001001000011110000000000

.logic_tile 14 27
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000100000000000000011100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000101100110011000001100000
000000000000100000000000000011001000001100111010000000
000000000000000000000000000000100000110011000010100000
000000010000001001100110010011001000001100111010000000
000000010000001011100110010000000000110011000001000000
000000010010000000000110010111101000001100111010000000
000000010000000000000110010000000000110011000001000000
000000010000000000000000000011101000001100111010000000
000000010000000000000000000000100000110011000001000000
000001010000101001100000000000001000111100001010000000
000010010000001001100000000000000000111100000001000000

.logic_tile 15 27
000000000000000000000111111011111010101100000100000000
000000000000000001000011111101111000111100011011000100
001000000000001000000110011011011000101100000100100000
100001001010000111000111101001101110111100010011100010
110000000000001000000000000111011001101000010110000000
110000000000001111000000001001011110010110111001000000
000000000000000000000110000001011101101000010110000000
000000000000001111000111110101001001011110101000000000
000000010000000000000110010000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000001000000110101001011000111100000110000001
000000010000000101000010111001011001110100010010000010
000000010000000000000010101011011111100010000000000000
000000010000001001000000001011101111001000100000000000
010000010000000101100010011001011011110001110110000001
100000010000001101000110101111011010110000101000000000

.logic_tile 16 27
000010100110001101100110100000000000000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011110001001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000101100110100101101000001100111010000000
000000000000000111000000000000000000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001011110011000000000000
000000010000000000000000000000001001001100111000000000
000000011100000000000000000000001011110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000000000110011000000000000

.logic_tile 17 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000001011100000000001100001000000001000000000
000000000000000111000011110000001000000000000000000000
000000000000000000000000000101101000001100111000000000
000000001110000000000000000000001101110011000001000000
000000000000001000000000000001101000001100111000000000
000000000000000111000000000000001111110011000001000000
000000010000000000000000000101101001001100111000000000
000000110000001111000011110000001101110011000001000000
000000010000000000000000010001101001001100111000000000
000000010000000000000011110000001110110011000001000000
000000010000000000000000010101101001001100111010000000
000000010000000000000011100000001001110011000000000000
000000010000001000000111000011001001001100111010000000
000000010000001111000000000000001010110011000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000011100111000000000000000000001000000000
000000000000000000100110100000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011100011000000000000001000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000001111000000000111000000000000001000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000001001000011100000000000000
000000000000001111000000000001101001111100000001000000

.logic_tile 2 28
000000000000100000000000000011100000000000001000000000
000000000000010000000010000000000000000000000000001000
001000000000000000000000000001111110110011001100000000
100000000000000111000010110000101101001100110000000100
010000000000000000000000000111001001110011001100000000
010000000000000000000010110000101000001100110000000000
000000000000000101000000000111001000110011001100000000
000000000000000000100000000000101101001100110000000000
000001000000000000000010000011001000110011001100000001
000000100000000000000011100000101101001100110000000000
000000000000000011100000010001101000110011001100000000
000000000000000000100010100000001011001100110000000000
000000000000000000000110110011001001110011001100000000
000000000000000000000010100000101010001100110000000000
000000000000000011100000000011101000110011001100000000
000000000000000000100000000000101101001100110000000000

.logic_tile 3 28
000000000000000000000000010000001000111100001000000000
000000000000000000000010100000000000111100000000010000
001000000100000000000110100000000001000000100100000001
100010000000000000000000000000001010000000000000000000
000000000000000000000110100000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000001000010001101100111100101000000010110100000000000
000000000000000001100000000000100000010110100000000000
000000000000000000000000000111001111110100000000000000
000000000000000000000000000000011110110100000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000001100000010110100000000000
000000000000000001000010000000100000010110100000000000
010001000000000001100000000000011010001100000010000000
110000000000000000100000000000011111001100000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000001000000110100000011100000100000100000000
100000000000000111000000000000010000000000000010000000
000000000000000000000000000101101100111101010000100000
000000000000000000000000000000100000111101010000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000001000000011111100000111001110000000000
000000000000000001100010001011101000111111110000000100
000010100000000000000110001000000001111001110000000000
000000000000000000000011111011001010110110110000000000
000001001100000000000000000001111010111101110000000000
000010100000000000000000000011101101111111110010000000
010000000000000000000000010011001100111101010001000000
010000000000000000000010000000010000111101010000000000

.logic_tile 5 28
000000000000000111100000010001000000000000001000000000
000000000000000000100010000000000000000000000000010000
001000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000100000
110000000000000000000000000101000000000000000100000000
010000000000000001000000000000000000000001001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011000000000010
000000000000000000000011110000011001000011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000110001111001001010100100100000000
000000000000001001000011111101011001111110110000000000
001000000000000001100010101011000000111111110001000000
100000000000010000100010110101000000010110100000000000
110000000000000011100110001011111000001101000000000000
110000000000000000000110110011111001001000000000000000
000000000000000001100010111001001010111010100000000000
000000000000001001000110011101011011010101010000000000
000100001100001000000111001111011001010110100000000000
000100000000000111000011100111101111010110010000000000
000000000000001000000110001001001010110000000000000000
000000000000001111000000001101011011010000100000000000
000000000000001000000010011111100000011111100100000000
000000000000000011000110001101101010000110000000000000
000000000000000101000111110011011010001011100100000000
000000000000000000000011001011101110000110000000000000

.logic_tile 8 28
000001001110100000000110000101100000000000001000000000
000010100001000000000000000000100000000000000000001000
001000000000000000000000000101000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000001110001111000010111001001000001011100000000000
000000000000001011000011001101101111011101000000000000
000000000100001011000010100101011011100000000010000000
000000000000000001000010100000111011100000000000000000
000000001110000000000000000000011010001100110000000000
000010100000001101000000001101010000110011000000000000
000000000000000000000000000011001010111110100111000111
000000000000000000000010000101000000101001010010000011
000001000000101000000011100111001011000100000000000000
000010100001011001000100000000011101000100000000000000
010000000000000000000000001000001110000110110000000000
110000000000000000000000000101011001001001110000000000

.logic_tile 9 28
000000100000000101000010100000001000111100001000000000
000000000000000000100110110000000000111100000000010000
001000000000000001000000000101011101000000000000000000
100000000000000000100010111001011101010000000000000000
000000000000000001100110010101101010000100000000000000
000000000000001001100111000101111011001100000000000000
000000000000001111100010000101111110101100010100000000
000000000000000001000011100001111101011100010000000100
000000000000000001100110001101101010100000010100000100
000000000000000000000000001111001001111000100000000000
000000000000000000000011110101111110101000010110000000
000000000000000000000110000011101011111000100000000000
000000000000000000000000001001101001111001110100000100
000001000000000000000000001111011001110000010000000000
010000000000000001100110000101011010000000000000000000
100000000000000000000000001101000000010100000000000000

.logic_tile 10 28
000000000000000000000011110001000000000000001000000000
000000000000001111000011110000100000000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000001101000000000010101000000000000001000000000
000000000001010011000011100000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000100000000001000000000000000000000000001000000000
000000001000000000100010100000001101000000000000000000
000000000000000000000000000001000001000000001000000000
000000000110000000000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001011000000000000000000

.logic_tile 11 28
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000000000111000111011011001100111000000000
000000000000000000000100000000111111110011000000000000
000000000001010000000010000011001000001100111000000000
000000000000100000000100000000101011110011000000000001
000000000000000000000111000111101000001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000000011100111100011001000001100111000000000
000000000000000000100100000000101001110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000101100111100011001000001100111000000000
000000000000000000000100000000001111110011000000100000
000000000000000101100000010111001000001100111000000000
000000000000000000000010100000001101110011000000000010

.logic_tile 12 28
000000001000000101000011110111101000001100110000000000
000000000001011101100010000000100000110011000000010010
001000000000000101000110001101100001011111100100100001
100000000000001001100000001011001000010110101001000001
010000001000100000000010101000011010100010110000000000
100010101100010000000100000001011011010001110000000000
000000000000000001000000011011101100010111100000000000
000000000000001111000010000101011001001011100000000000
000000001010000000000110000011100000001111000110000001
000010100000000000000111100001001111101111011010100010
000000000000000111000111001000011111001011110110000001
000000000000000001100000000011011001000111110011100000
000000000000000000000110000011101100000011110100000001
000000100000000000000000001001010000101011110001100110
010000000001000001100110100111111000110010100000000000
100000000000000000000010000000001000110010100000000000

.logic_tile 13 28
000000000000001111100010100101011010000011111000000000
000000000000001111100111110000011110000011110000010000
000000000000000001000111010000011010000011111000000000
000000000000000111100111100000011100000011110000000000
000000000000001111000000000000001000111100001000000000
000000000000000001000000000000000000111100000001000000
000000000000001001100110010101101000100000000000100000
000000000000000111000110011011011110001000000000000000
000000000000000001100010001001111010100010000000000000
000000000000000000000100000111101000000100010000000000
000000000000001111000110111011111100100000000000000000
000000000000000001000010001011011001000000000000000000
000000000000000001000000011001101111101000100000000000
000000000000000001000010101001011111010001010000000000
000000000000000101100011100001101011010111100000000000
000000000000000000000100000001001100000111010000000000

.logic_tile 14 28
000000000000000001100000010001000000000000001000000000
000000000000000000100010010000000000000000000000001000
000000000000000001100110000011000001000000001000000000
000000000000000000100100000000101000000000000000000000
000000000000001000000110000000001000001100111000100100
000000000000001001000100000000001011110011000000000000
000000100001000000000000000001001000001100111000100000
000001000000000000000000000000101111110011000000000000
000000001100000000000000000001101000001100111000000000
000000000000000000000011110000101101110011000000000010
000000001010000000000000000011001000001100111000000000
000000000010000000000000000000101010110011000000100010
000000000000000000000000000111101000001100111000000000
000000000000000000000011110000001101110011000000100000
000000000000001000000000000000001000111100001000000010
000000000000000101000000000000000000111100000000000110

.logic_tile 15 28
000000000000001101000110110000000000000000000000000000
000000000000000111000011110000000000000000000000000000
001000000000001000000000011111001001000110100000000000
100000000000000101000010100101011110001111110000000000
110000000000000000000000001001001001001011100000000000
110000000000000000000000000011011111010111100000000000
000000000000001000000011110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000001001000000010111011110101000010110000000
000000000000000101000011110001011100010110110000100001
000000000100001011100000000011011001100000000010000000
000000000000001111100000001111101011000000100000000000
000000000000000111100110111011101101110011000000000000
000000000000000101100010001001001011010010000000000000
010000000000000000000111000000000000000000000000000000
100000000000000001000010000000000000000000000000000000

.logic_tile 16 28
000000000001010000000000000101101000001100110000000000
000000000000100000000000000000000000110011000000010000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110011101000000000000000000000000000000000000
000000000000001000000010000101111000000011110000000001
000000000000000101000000000101100000010111110000000000
000000000000000000000000000111111000000010100000000000
000000000000000000000010001011010000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 17 28
000010000000001000000000000101001000001100110000000000
000001000000000111000000000001000000110011000001010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000001011100000000000000001000000001000000000
000000000000000011000000000000001110000000000000001000
001000000000000000000000000001000000000000001000000000
100000000000000000000000000000001110000000000000000000
110000000000001000000000000101000000000000001000000000
110000000000000011000000000000001110000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000010000000001000111100001000000000
000000000000000001000100000000001000111100000010000000
010000000000000001000000000000001000000011110100000000
100000000000000000000000000000000000000011111001000000

.logic_tile 2 29
000000000000000001100010100111001000110011001100000000
000000000000000000000011100000101011001100110000010000
001000000000000000000000000000001000001100110100000000
100000000000000101000010101111001000110011000000000000
010000000000000101000110001000000000010110100000000000
010000000000000000000010100101000000101001010000000000
000000000000000101000010100000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000001001001111100000000000000000
000000000000000000000000001101001001000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000001000000000000000000000001111000000000000
000000000001000001000010010000001010001111000000000000
000000000000000000000000000001111010100000000000000000
000000000000000000000000001001001011000000000000000000

.logic_tile 3 29
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001100000000000000001000
000000000000000000000011110011000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000111000011100000000000000000000000000000
000000000000000111000000010011100000000000001000000000
000000000000000000000011010000101000000000000000000000
000000000000001000000110110111100001000000001000000000
000000000000001101000110110000101010000000000000000000
000000000000000000000000010101001000011100000000000000
000000000000000000000010111011101110111100000010000000
000000000000000000000000000101101011000010000000000000
000000000000001101000000000000111111000010000000000000
000000000000001000000111010001101011000000000000000000
000000000000001101000010110101111001000001000000000000

.logic_tile 4 29
000001000000001111000111000101100000000000001000000000
000010100000000011000100000000000000000000000000001000
001000000000000000000111010001000000000000001000000000
100000001000001101000111010000000000000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000110100001100000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000001101001110100000000000000
000000000001000000000000000101101011000100000000000000
010000000000000000000000010000000001000000100100000000
010000000000000011000010000000001111000000000000000010

.logic_tile 5 29
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000001000000000000010000000000000000001000000000
100000000000100000000011110000001010000000000000000000
000000000000001001000000000101100001000000001000000000
000000000000000011000000000000101001000000000000000000
000000000000000000000010010101000000000000001000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000011100000001110000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000100000
110000000000000001100000000000011100000100000100000000
110000000000000000100000000000010000000000000010000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000011100111000101011100100000110000000000
000000000000001101100000000011101110110100110000000000
001000000000000000000000010001111100011010100000000000
100000000000000101000010010011011011010110100000000000
110000000000000011100111001111101010100000000100000000
110000001110000001000010001001001011000000000010000000
000000000000000011100110000101111110000010100010000000
000000000000000000000010001111100000000000000000000000
000000000000001101100000001001011010000000000000000000
000000000000000101000010000101011101000010000000000000
000000000000001111100010011101001010000000010110000000
000000000000000001000011101011011110000000000000000000
000000000000000001100111110111011111010110000000000000
000000000000000001000110000001111111000000000000000000
000000000000001001100010100011101010000001000100000000
000000000000000001000010000111001001000000000000100000

.logic_tile 8 29
000001000000100001100110011101101100111000000100000000
000000100001010000100110011101111010111101000000000000
001000000000000000000010110101011010111111000100000000
100000000000000000000110011001111011010111000000000000
110001000000000111100010100001000001110000110000000000
010010100000000000100110111001001010110110110000000001
000000000000001111000110100101111001111110010000000000
000000000000001001000010111001111010101101010000000000
000001001110000000000110001001100000100000010000000000
000000100000000000000011111001101010011001100000000000
000000000000001000000110100111111011010111000100000000
000010000000000001000000000000111111010111000000000000
000000001100000000000111101001011011000001010000000000
000000000000000000000000000011101001010101000000000000
000000000000000101100010111111101110101011110010000000
000000000000000000000010001011010000111111110000000100

.logic_tile 9 29
000000000000000111000010111001111000000000000000000000
000000000000000000000011111101011011000000010000000000
001000000000000011100111101000001110101000000000000000
100000000000000000100010101101010000010100000000000000
010000000000000000000111100111111101101001000000000000
010000000000000000000100001111001001111001010000000000
000000000000000111100111111000000000100000010000000000
000000000000000101000110000101001001010000100000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000010000110011000000000000
000000000000000001000000001101101110000000000100000000
000000000000000000000000001111001110000000100000000000
000000000000001001000110000011100001100000010000000000
000000000000000001000000000000001001100000010000000000
000000000000001000000000010101101110000000000100000000
000000000000000001000010010111001000010000000000000000

.logic_tile 10 29
000000000000000000000011100101000000000000001000000000
000000000000100000000000000000100000000000000000010000
000000000000000000000011100000001000111100001010000001
000000000001010000000011100000000000111100000000000000
000001000000001000000010001011011110111100000000100000
000000100000000011000011110111000000101000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000010001001011101110000000000000
000000100000001111000010011111101011011110100000000000
000000000000000000000000001111001100101101010000000000
000000000000000000000000001001011111010110100001000000
000000000000000001100011100101001001011110100000000000
000001000000000000100111100011011001101110000000000000
000000000000001001000000001101101011100000000000000000
000000000000000001000011111101011111000100000000100000

.logic_tile 11 29
000000001100000001100010010101101001001100110010000000
000000000000000000100111000000101011110011000000010000
001000100000000001100111011000000000011001100000000000
100001000000000111000010010101001010100110010000000000
010000000000000011100000011011101110010110100110100001
100000000000000001100010000011010000111110101010000010
000000000000001001100111111011011000000000000000000000
000000000000001001100011101111001000000010000000000000
000000000000000000000110001011001010000000000010000000
000000000000000001000000000101110000000001010010000000
000000000000001001000000000011000001011001100000000000
000000001000000101000000000000001001011001100000000000
000000000000000001100000001001011010000010000000000000
000000000000000000000010001001101001000000000000000000
010000000000000000000000010111001011000010000000000000
100000000000000000000010001101001000000100000000000010

.logic_tile 12 29
000000000000000000000010110101111100111110100000000000
000000000000000000000110101011010000010100000000000000
000000000000001000000000010001111100000011110000000000
000000000000000101000011011011011010000001110000000000
000000000000000101000000001000001000110110000000100000
000000000000001101000010111001011101111001000000000000
000000000000000000000000000111011000010110100000000000
000000000000000101000000001101001010101000010000000000
000000000001101000000110000111100000100110010000000000
000000000001010101000110101001101101101001010000000000
000000100000000001100110010101001100110010100000000000
000001000000000000100010100000011111110010100000000000
000001000000000001100000011111101011010110100000000000
000010000001010000100010100111001000101000010000000000
000000000000001101000000011011011000010110100000000000
000000000000001001000010000011001010010100100000000000

.logic_tile 13 29
000001000000000000000110010000001111010000000000000000
000000100000000000000111101001001110100000000000000000
000000000000001000000000011011001110010010100000000000
000001000000001111000011110111001110101001010000000000
000000000000000000000010001111011100000011110000000000
000000000000000000000010110101001100000001110000000000
000000000000000111100000010001111001101011010000000000
000000000000000000100010011001101011000111010000000000
000001000000001001100110100111011110001000000000000000
000000100000000111000000000000011001001000000000000000
000000000000000001100110101000001000000000010000000000
000000001000000000000000001011011110000000100000000000
000000000110000111000000000011001110000000000000000000
000000000000001101100000001001100000101000000000000000
000000000000001101100000010101000000110110110000000000
000000000000000001000010101101101100010000100000000010

.logic_tile 14 29
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000100000000000000101100000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111000000001001001100111000000000
000000000010000000000000000000001101110011000000000000
000000000000000111100010000000001000001100111000000000
000000000000100000000000000000001111110011000000000000
000000000000000111100000000011001000001100111000000000
000000000000000111100000000000000000110011000000000000
000000000000000000000000010011001000001100111000000000
000000000000000000000011010000000000110011000000000000
000010000000000000000000000000001000001100111000000000
000001000000000000000011100000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000101011100010111110110100001
000000000000000000000000000000000000010111110001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000011000000001010100100000
000000000000001101000000000001010000000010100000100000
001000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001011100000000000000100000000
110000000000000000000000001101000000010110100000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000110000000000001100000010000000000
000000000000000000000010010111001100010000100001000011
001000000000000000000000000111000000101001010000000000
100000000000000000000000000000000000101001010010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000101000000000001000000010110100000000000
000000000000000000100000000000100000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000110111101101010000000000000000000
000000000000000000000011011111101111010000000000000000
001000000000000000000000010000001010000011110000000000
100000000000000000000011100000000000000011110000100000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100010110011000000000110000000000000
000000000000000101000011010000101110000110000000000000
000000001110000000000000011001011010011111110000000000
000000001000000000000010111101101001111111110000000000
000000000000001000000110100000011100000100000111000000
000000000000000001000000000000000000000000000010000010
000000000000001000000110001111111100101000000000000010
000000000000001101000000001001110000000000000000100000
000000000000000000000110111001111011111100010000000000
000000000000000000000110011111101101111101010000000100

.logic_tile 3 30
000001001111010111000000000101000000000000001000000000
000010100000100000000000000000100000000000000000001000
000000000000001000000000000101100000000000001000000000
000000000000001011000011100000100000000000000000000000
000000001110000000000000000001000000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000101000111000001100000000000001000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000101100000000101101000010100000000000000
000000000000000000100000000000000000010100000000000000

.logic_tile 4 30
000001000000000111100110000001000000000000001000000000
000000100001000000100000000000000000000000000000001000
001000000000000111100000000011100001000000001000000000
100000000000000000000000000000101010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000010011101000111100001000000000
000000000000000111000010100000100000111100000001000000
000000000000000000000000010000001000111101010000000000
000000000000000000000011101011000000111110100000100010
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001010000000000000000101100000010110100100000000
000000000000000000000000000000100000010110100000000000
010000000000001000000000001011000000111111110000000000
110000000000001011000000000111101001101111010001000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000111100000010000000000000000000000000000
100000000000000000100011010000000000000000000000000000
000000000001010111100000001011111000100001000000000000
000000000000100000100000001001001010000001000010000000
000000000000000111100000011000000000000000000100000001
000000000000000000000010101011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110010000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000001000000000000011001100010100000000100000
000000000000000001000010101101100000000000000000000000
000000000000001000000000001111101001000010100000000000
000000000000000001000000001101011110000000100000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000011001001001010110000000100000
000000000000000000000010000111011011010110100000000000
000000000000000001000010001011001100000100000000000000
000000000000000000000000000101101011100001000000000000
000000000000000000000110100101000000001111000000000000
000000000000000000000000001011101100001001000000000000
000000000000000000000000001011100000010110100000000000
000000000000000000000000000001100000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 8 30
000000000110001000000000000000011011000011000000000000
000000000000000001000000000000001111000011000000000000
000000000000000001100000001011111110100100000000000000
000000000000000000000000000111101110001000000000000000
000000000000000000000000000111011100000011110000000000
000000001110000000000000000001111110000001110000000000
000000000010001001100000000000000001010000100000000000
000000000000000001100000000111001110100000010000000000
000000000001010000000110001111101111000000100000000000
000000000000100000000000000111001101100001000000000000
000000100000000001100110100000011100000011000000000000
000000000000010000100010000000011101000011000000000000
000000000000000001100000010001100000101001010000000000
000000000000000001000010010001001110101111010000000000
000000000000000001100110000000011011001100000000000000
000000000000000001100000000000001100001100000000000000

.logic_tile 9 30
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001010000000000000000000
000001000000100000000010100101101000010100000000000000
000000100000010111000000001101000000010101010000000010
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000000000000000
000000000000000000000000000101101010001001000000000000

.logic_tile 10 30
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001101101001000000100000
000000000000000000000000000101101100111111000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000001000000000001100000000000000001000000001000000000
000010100000001001000000000000001001000000000000001000
001000000000000000000000010001011000001100111100000000
100000000000000000000010000000011000110011000010000000
110000000000000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000010000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001001001111001010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000001110001000000110101011101000101101110100000000
000000000000000001000000001101111000001000011000000000
001000000000001111100000000000000000000000000010000000
100000000000000011000000000000000000000000000000000000
010000000110000000000000001111011000000001010000000000
100000000000000000000010000111000000000000000000000000
000000000000000011100111000101111101001111000000000000
000000000000000000100000000111001110001110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100001100000001100110000000000
000000000000001001000000001101000000110011000000000000
000000000000001000000000011111001010010100010010000000
000000000000000001000010100011111000010101010000000000
011000000000001001100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 13 30
000000000000001000000110010101001111101101010000000000
000000000000000001000010010011001110000100000000000000
000000000000001000000000000001011011001111100010000000
000000000000001001000000001001011010011111110000000000
000000000000001000000000000101001110000001010000100000
000000000000000101000000001011010000010110100000000000
000000000000001000000111100000001100011100000000000000
000000000000000111000100000101011111101100000000000000
000000000000101000000000010111001010010000000000000000
000000000000010101000010100000101001010000000000000000
000000000001000000000000000000011000001000000000000000
000000000000000000000000000101001111000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000011100000000111101100001001010000000000
000000000000000000100000000101011111101110100000000000

.logic_tile 14 30
000000000110000000000000000000001000001100110000000000
000000000000000000000000001101000000110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000110001011111010101001010000000000
000000000000000000000100000011101110010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001000000111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000001100110000011100000000000001000000000
000000000001000000000011110000000000000000000000001000
001000100000001111000110001000011010000100101100000000
100000000000000111100000000111001000001000010000000000
010000000000100111100010010111101000010100000100000000
110000000000010000100010001011000000000010100000000000
000000000000001001100011101101101011110000010000000000
000000000000001011000100000001101010110000110000000000
000000000110000000000000010001011000100100000000000000
000000000000000001000010000000011001100100000000000000
000000000000000001100000001000000001000110000100000000
000000000000000000000000000111001100001001000000000000
000000001000000000000000000001000001111001110000000000
000000000000000000000000000011101000110000110001000000
010000000000001000000000000101101011110011000000000000
100000000000000001000000001101101100000000000000000000

.logic_tile 16 30
000000000000000000000000001000000000010110100100000000
000000001110000000000000001001000000101001010000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000000011000000101001010000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000111000000100
000000000000000000
000000000000000000
000000000000000000
000001111000010010
000000001000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010111001100100
000000110000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000011110000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000001100
000000001000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000011000
001000000000011100
000000000001000000
000000000000000000
000000000000000000
000000000000110010
000001110000110000
000001111000000100
000000000000000001
000000000000000010
000001110000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 18 31
100000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000001
001100000000000100
000000000000000000
010000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001111000000000
000000001000000000
010000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 P1B9$SB_IO_OUT_$glb_clk
.sym 7 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 8 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 9 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_$glb_sr
.sym 3715 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 3735 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 3971 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 3972 $PACKER_VCC_NET
.sym 4193 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 4314 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[9]
.sym 4388 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 4396 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4399 vga.count_h[3]
.sym 4401 vga.count_h[1]
.sym 4403 vga.count_h[2]
.sym 4619 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 4628 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 4650 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[9]
.sym 4658 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 4768 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 4856 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 4878 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 4883 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 4884 $PACKER_VCC_NET
.sym 4887 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 5096 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5198 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 5204 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 5246 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 5300 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 5302 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 5455 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5465 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 5498 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 5499 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5505 vga.count_h[3]
.sym 5509 vga.count_h[2]
.sym 5511 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 5615 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 5616 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 5617 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 5618 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 5619 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 5620 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 5621 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
.sym 5664 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 5665 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 5666 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 5669 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 5674 $PACKER_VCC_NET
.sym 5705 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 5707 $PACKER_VCC_NET
.sym 5710 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5711 $PACKER_VCC_NET
.sym 5713 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 5714 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5716 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 5717 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5833 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 5897 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 6059 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 6060 vga.blank_h
.sym 6120 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 6121 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 6122 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 6125 $PACKER_VCC_NET
.sym 6129 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 6130 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 6145 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6283 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 6286 rst_counter[9]
.sym 6344 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 6372 vga.blank_h
.sym 6582 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 6584 locked_SB_LUT4_I3_O
.sym 9214 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 9217 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 9229 $PACKER_VCC_NET
.sym 9236 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 9237 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9240 vga.ball_pos_h[0]
.sym 9241 vga.count_h[1]
.sym 9243 vga.count_h[2]
.sym 9244 vga.count_h[3]
.sym 9360 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9362 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9363 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9364 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 9365 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 9366 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 9367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 9384 vga.count_h[6]
.sym 9386 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9391 vga.count_h[7]
.sym 9394 vga.count_h[7]
.sym 9395 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9507 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 9508 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 9533 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 9551 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 9563 $PACKER_VCC_NET
.sym 9565 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9567 vga.count_h[3]
.sym 9568 vga.count_h[6]
.sym 9569 vga.count_h[1]
.sym 9571 vga.count_h[2]
.sym 9573 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9578 vga.count_h[7]
.sym 9580 $nextpnr_ICESTORM_LC_2$O
.sym 9582 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 9586 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 9588 $PACKER_VCC_NET
.sym 9589 vga.count_h[1]
.sym 9592 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 9594 vga.count_h[2]
.sym 9595 $PACKER_VCC_NET
.sym 9598 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 9600 $PACKER_VCC_NET
.sym 9601 vga.count_h[3]
.sym 9604 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[4]
.sym 9606 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9610 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[5]
.sym 9612 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9616 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[6]
.sym 9619 vga.count_h[6]
.sym 9622 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[7]
.sym 9624 $PACKER_VCC_NET
.sym 9625 vga.count_h[7]
.sym 9684 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 9690 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[7]
.sym 9706 $PACKER_VCC_NET
.sym 9716 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9724 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9727 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[8]
.sym 9729 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9730 $PACKER_VCC_NET
.sym 9733 $nextpnr_ICESTORM_LC_3$I3
.sym 9735 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9743 $nextpnr_ICESTORM_LC_3$I3
.sym 9816 $PACKER_VCC_NET
.sym 9828 vga.count_h[1]
.sym 9830 vga.count_h[2]
.sym 9832 vga.count_h[3]
.sym 9834 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9836 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9846 vga.count_h[2]
.sym 9852 vga.count_h[1]
.sym 9856 vga.count_h[3]
.sym 9858 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9860 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9861 $PACKER_VCC_NET
.sym 9862 vga.count_h[6]
.sym 9864 vga.count_h[7]
.sym 9869 $PACKER_VCC_NET
.sym 9870 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 9874 $nextpnr_ICESTORM_LC_62$O
.sym 9876 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 9880 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 9883 vga.count_h[1]
.sym 9886 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 9889 vga.count_h[2]
.sym 9892 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[3]
.sym 9894 $PACKER_VCC_NET
.sym 9895 vga.count_h[3]
.sym 9898 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[4]
.sym 9901 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9904 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[5]
.sym 9906 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9910 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[6]
.sym 9913 vga.count_h[6]
.sym 9916 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[7]
.sym 9918 vga.count_h[7]
.sym 9919 $PACKER_VCC_NET
.sym 9948 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 9972 vga.count_h[6]
.sym 9973 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9974 vga.count_h[7]
.sym 9975 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9977 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 9978 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 9979 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9980 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 9984 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[7]
.sym 9993 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[9]
.sym 9997 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9999 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10000 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 10011 $PACKER_VCC_NET
.sym 10021 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[8]
.sym 10023 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10024 $PACKER_VCC_NET
.sym 10027 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[9]
.sym 10030 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10034 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[9]
.sym 10036 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 10037 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[9]
.sym 10096 vga.count_h[1]
.sym 10097 vga.count_h[2]
.sym 10098 vga.count_h[3]
.sym 10099 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10100 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10101 vga.count_h[6]
.sym 10102 vga.count_h[7]
.sym 10110 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 10113 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 10120 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10122 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10124 vga.count_h[6]
.sym 10126 vga.count_h[7]
.sym 10138 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10139 $PACKER_VCC_NET
.sym 10140 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 10142 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 10147 $PACKER_VCC_NET
.sym 10149 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10161 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 10162 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 10163 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10164 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10168 $nextpnr_ICESTORM_LC_19$O
.sym 10171 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 10174 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 10176 $PACKER_VCC_NET
.sym 10177 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 10180 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 10182 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10183 $PACKER_VCC_NET
.sym 10186 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 10188 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 10189 $PACKER_VCC_NET
.sym 10192 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[4]
.sym 10195 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10198 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[5]
.sym 10200 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10204 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[6]
.sym 10207 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10210 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[7]
.sym 10212 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 10213 $PACKER_VCC_NET
.sym 10242 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10243 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10244 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10247 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10248 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 10249 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10257 vga.count_h[3]
.sym 10259 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 10265 vga.count_h[2]
.sym 10266 vga.count_h[2]
.sym 10268 vga.count_h[3]
.sym 10270 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10271 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10272 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10274 vga.count_h[6]
.sym 10275 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10276 vga.count_h[7]
.sym 10277 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10278 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[7]
.sym 10288 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10292 vga.count_h[1]
.sym 10306 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10307 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10309 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10315 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10317 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10322 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10324 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10325 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10359 vga.count_h[1]
.sym 10360 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10401 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10402 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 10405 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10408 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10409 $PACKER_VCC_NET
.sym 10410 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10415 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 10419 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10420 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 10424 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 10433 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 10437 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 10438 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 10440 $PACKER_VCC_NET
.sym 10444 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 10445 $PACKER_VCC_NET
.sym 10447 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10448 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10457 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10461 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10462 $nextpnr_ICESTORM_LC_25$O
.sym 10464 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 10468 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10471 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 10474 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[2]
.sym 10477 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10480 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 10482 $PACKER_VCC_NET
.sym 10483 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 10486 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[4]
.sym 10488 $PACKER_VCC_NET
.sym 10489 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10492 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[5]
.sym 10494 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10498 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[6]
.sym 10500 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10504 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[7]
.sym 10506 $PACKER_VCC_NET
.sym 10507 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 10537 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 10538 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 10541 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 10542 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10558 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10568 $PACKER_VCC_NET
.sym 10572 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[7]
.sym 10582 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10583 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 10584 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 10585 vga.count_h[3]
.sym 10588 vga.count_h[3]
.sym 10590 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10592 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10593 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10594 vga.count_h[6]
.sym 10595 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10596 vga.count_h[7]
.sym 10599 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10600 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
.sym 10603 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10606 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10607 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10609 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 10612 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10616 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
.sym 10617 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10618 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 10619 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 10622 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10623 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10624 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10625 vga.count_h[3]
.sym 10628 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10629 vga.count_h[3]
.sym 10630 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10631 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 10634 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10636 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10637 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10641 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10643 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10646 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10647 vga.count_h[7]
.sym 10648 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10649 vga.count_h[6]
.sym 10652 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10653 vga.count_h[3]
.sym 10654 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10684 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10685 rst_counter_SB_LUT4_O_6_I3
.sym 10686 rst_counter_SB_LUT4_O_5_I3
.sym 10687 rst_counter_SB_LUT4_O_4_I3
.sym 10688 rst_counter_SB_LUT4_O_3_I3
.sym 10689 rst_counter_SB_LUT4_O_2_I3
.sym 10690 rst_counter_SB_LUT4_O_1_I3
.sym 10695 vga.count_v_score_4_SB_DFFE_Q_E
.sym 10699 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 10707 locked_SB_LUT4_I3_O
.sym 10710 vga.count_h[7]
.sym 10711 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10712 vga.count_h[6]
.sym 10713 locked_SB_LUT4_I3_O
.sym 10716 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10718 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10725 vga.count_h[2]
.sym 10726 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 10727 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 10734 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 10735 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10740 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10741 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10743 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 10744 $PACKER_VCC_NET
.sym 10748 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10749 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10752 $PACKER_VCC_NET
.sym 10756 $nextpnr_ICESTORM_LC_26$O
.sym 10759 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10762 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[1]
.sym 10765 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 10768 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 10770 $PACKER_VCC_NET
.sym 10771 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10774 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 10776 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10780 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[4]
.sym 10782 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10786 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[5]
.sym 10788 $PACKER_VCC_NET
.sym 10789 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 10792 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 10794 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10799 vga.count_h[2]
.sym 10800 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 10801 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 10802 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 10830 rst_counter_SB_LUT4_O_I3
.sym 10831 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 10832 rst_counter[4]
.sym 10833 rst_counter[1]
.sym 10834 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 10835 rst_counter[3]
.sym 10836 rst_counter[8]
.sym 10837 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 10839 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 10850 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 10854 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10855 rst_counter[9]
.sym 10856 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10858 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10860 rst_counter[5]
.sym 10871 $PACKER_VCC_NET
.sym 10872 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10879 $PACKER_VCC_NET
.sym 10884 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10894 vga.count_h[7]
.sym 10895 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10896 vga.count_h[6]
.sym 10898 vga.blank_h_SB_DFFESS_Q_E
.sym 10900 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10903 $nextpnr_ICESTORM_LC_54$O
.sym 10906 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10909 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 10911 $PACKER_VCC_NET
.sym 10912 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10915 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 10917 $PACKER_VCC_NET
.sym 10918 vga.count_h[6]
.sym 10921 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 10924 vga.count_h[7]
.sym 10927 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 10929 $PACKER_VCC_NET
.sym 10930 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10933 $nextpnr_ICESTORM_LC_55$I3
.sym 10936 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10939 $nextpnr_ICESTORM_LC_55$COUT
.sym 10942 $PACKER_VCC_NET
.sym 10943 $nextpnr_ICESTORM_LC_55$I3
.sym 10949 $nextpnr_ICESTORM_LC_55$COUT
.sym 10950 vga.blank_h_SB_DFFESS_Q_E
.sym 10951 P1B9$SB_IO_OUT_$glb_clk
.sym 10952 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 10977 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10978 rst_counter[5]
.sym 10980 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10981 rst_SB_DFF_Q_D[0]
.sym 10982 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 10983 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10984 vga.blank_h_SB_DFFESS_Q_E
.sym 11008 vga.blank_h_SB_DFFESS_Q_E
.sym 11009 locked_SB_LUT4_I3_O
.sym 11020 locked_SB_LUT4_I3_O
.sym 11021 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11038 rst_SB_DFF_Q_D[0]
.sym 11040 rst_counter[9]
.sym 11043 P1B10$SB_IO_OUT
.sym 11051 P1B10$SB_IO_OUT
.sym 11053 rst_SB_DFF_Q_D[0]
.sym 11058 P1B10$SB_IO_OUT
.sym 11070 rst_counter[9]
.sym 11088 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11097 locked_SB_LUT4_I3_O
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11133 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 11139 vga.hs_out_SB_DFFSR_Q_R
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 11141 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13017 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 13019 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 13027 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13147 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13148 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13269 vga.ball_pos_h[6]
.sym 13270 vga.ball_pos_h[1]
.sym 13283 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 13286 $PACKER_VCC_NET
.sym 13287 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 13289 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 13294 $PACKER_VCC_NET
.sym 13297 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13298 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 13304 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13306 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13307 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13311 $nextpnr_ICESTORM_LC_22$O
.sym 13314 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13317 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13319 $PACKER_VCC_NET
.sym 13320 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 13323 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 13325 $PACKER_VCC_NET
.sym 13326 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13329 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 13331 $PACKER_VCC_NET
.sym 13332 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 13335 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 13337 $PACKER_VCC_NET
.sym 13338 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13341 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 13344 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 13347 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 13349 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13353 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 13355 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 13356 $PACKER_VCC_NET
.sym 13363 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13364 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13365 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 13366 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 13367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 13368 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 13369 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 13372 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 13379 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 13386 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13388 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13389 vga.count_h[2]
.sym 13390 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13391 vga.count_h[3]
.sym 13395 vga.count_h[1]
.sym 13397 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 13418 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13424 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 13432 vga.count_h[7]
.sym 13434 $nextpnr_ICESTORM_LC_23$I3
.sym 13437 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13444 $nextpnr_ICESTORM_LC_23$I3
.sym 13460 vga.count_h[7]
.sym 13461 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 13484 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 13485 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13486 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 13487 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13488 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13489 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 13490 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 13491 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13495 vga.count_h[6]
.sym 13496 vga.ball_pos_h[5]
.sym 13500 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 13501 vga.ball_pos_h[7]
.sym 13502 vga.ball_pos_h[4]
.sym 13508 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 13509 vga.count_h[6]
.sym 13510 vga.count_h[6]
.sym 13512 vga.count_h[7]
.sym 13513 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13514 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13515 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 13516 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 13517 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 13518 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 13519 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13525 vga.count_h[1]
.sym 13526 vga.ball_pos_h[1]
.sym 13527 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13528 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13529 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 13530 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 13531 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 13532 vga.ball_pos_h[0]
.sym 13533 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13535 vga.count_h[2]
.sym 13536 vga.count_h[3]
.sym 13537 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13539 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 13543 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13544 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 13545 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 13546 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13547 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13548 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 13550 vga.count_h[6]
.sym 13554 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 13555 vga.count_h[7]
.sym 13556 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 13557 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 13559 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13560 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13561 vga.ball_pos_h[0]
.sym 13563 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 13565 vga.count_h[1]
.sym 13566 vga.ball_pos_h[1]
.sym 13569 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13571 vga.count_h[2]
.sym 13572 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13573 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 13575 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 13577 vga.count_h[3]
.sym 13578 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 13579 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13581 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 13583 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13584 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 13585 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13587 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 13589 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 13590 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13591 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 13593 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 13595 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 13596 vga.count_h[6]
.sym 13597 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 13599 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 13601 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 13602 vga.count_h[7]
.sym 13603 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 13617 vga.count_h[7]
.sym 13622 vga.ball_pos_h[9]
.sym 13628 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13630 vga.ball_pos_h[1]
.sym 13631 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13635 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13640 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13643 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 13649 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13654 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13663 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13665 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 13672 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 13677 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 13678 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 13680 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 13682 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 13683 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13684 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 13686 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 13688 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13689 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 13690 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 13692 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 13694 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13698 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 13701 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13704 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 13706 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13710 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 13713 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13716 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 13718 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13722 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 13725 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13744 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13753 vga.ball_pos_h[0]
.sym 13765 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 13789 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13803 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 13806 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13809 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 13811 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13815 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 13818 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13821 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 13823 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13827 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 13830 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13833 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 13835 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13839 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 13842 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13845 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 13847 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13864 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13872 vga.ball_pos_h[1]
.sym 13879 vga.count_h[1]
.sym 13881 vga.count_h[2]
.sym 13882 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13883 vga.count_h[3]
.sym 13885 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13887 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13889 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 13904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13926 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 13928 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 13935 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13938 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 13940 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 13947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13950 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 13952 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 13959 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13962 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 13964 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13968 $nextpnr_ICESTORM_LC_27$I3
.sym 13971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 14000 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14001 vga.count_h[6]
.sym 14002 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14003 vga.count_h[7]
.sym 14005 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14007 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 14008 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14011 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14012 $nextpnr_ICESTORM_LC_27$I3
.sym 14053 $nextpnr_ICESTORM_LC_27$I3
.sym 14099 vga.count_h_ball
.sym 14101 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 14105 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14123 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14124 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14125 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14126 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14127 vga.count_h[6]
.sym 14128 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14129 vga.count_h[7]
.sym 14130 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14131 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14141 vga.count_h[1]
.sym 14151 vga.count_h[3]
.sym 14155 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14157 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14158 vga.count_h[2]
.sym 14162 vga.count_h[6]
.sym 14163 vga.count_h[7]
.sym 14165 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14168 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14169 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14172 $nextpnr_ICESTORM_LC_80$O
.sym 14175 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14178 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 14179 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14181 vga.count_h[1]
.sym 14182 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14184 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 14185 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14187 vga.count_h[2]
.sym 14188 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 14190 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 14191 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14192 vga.count_h[3]
.sym 14194 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 14196 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 14197 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14198 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14200 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 14202 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 14203 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14204 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14206 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 14208 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 14209 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14211 vga.count_h[6]
.sym 14212 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 14214 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14215 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14217 vga.count_h[7]
.sym 14218 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 14220 P1B9$SB_IO_OUT_$glb_clk
.sym 14221 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 14223 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 14224 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14225 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 14226 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14227 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14228 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14229 $PACKER_VCC_NET
.sym 14233 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14236 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14244 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14245 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 14246 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 14250 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14251 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14252 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14253 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14254 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14255 vga.count_h[6]
.sym 14256 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14257 vga.count_h[7]
.sym 14258 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14265 vga.count_h[2]
.sym 14270 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14272 vga.count_h[1]
.sym 14273 vga.count_h[2]
.sym 14274 vga.count_h[3]
.sym 14278 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 14280 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14287 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14293 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14294 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14295 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 14296 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14297 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14299 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14303 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14304 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14305 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 14308 vga.count_h[3]
.sym 14309 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14310 vga.count_h[1]
.sym 14311 vga.count_h[2]
.sym 14327 vga.count_h[1]
.sym 14328 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14329 vga.count_h[2]
.sym 14332 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 14333 vga.count_h[2]
.sym 14334 vga.count_h[3]
.sym 14335 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14338 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14341 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14343 P1B9$SB_IO_OUT_$glb_clk
.sym 14344 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 14345 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14346 vga.count_h_score_r_2
.sym 14347 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 14351 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14358 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14360 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 14362 $PACKER_VCC_NET
.sym 14366 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 14368 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14369 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14371 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 14375 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14377 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14378 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14379 $PACKER_VCC_NET
.sym 14389 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 14391 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14392 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14393 $PACKER_VCC_NET
.sym 14395 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 14396 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14398 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14401 $PACKER_VCC_NET
.sym 14406 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 14417 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14418 $nextpnr_ICESTORM_LC_30$O
.sym 14421 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 14424 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 14426 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 14430 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 14432 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14433 $PACKER_VCC_NET
.sym 14436 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 14438 $PACKER_VCC_NET
.sym 14439 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 14442 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 14444 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14448 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 14450 $PACKER_VCC_NET
.sym 14451 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14454 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 14457 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14460 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 14462 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14463 $PACKER_VCC_NET
.sym 14487 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14500 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14504 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 14509 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14510 vga.count_h[2]
.sym 14511 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14512 vga.count_h[7]
.sym 14514 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14516 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14517 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14520 vga.count_h[3]
.sym 14521 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14523 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14524 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 14525 vga.count_h[6]
.sym 14528 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14535 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 14541 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 14543 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14548 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14550 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 14551 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 14554 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14555 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14556 vga.count_h[3]
.sym 14557 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14572 vga.count_h[2]
.sym 14573 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 14574 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14575 vga.count_h[3]
.sym 14578 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14579 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14580 vga.count_h[6]
.sym 14581 vga.count_h[7]
.sym 14591 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 14592 vga.count_h_score_l_0
.sym 14593 rst_counter[7]
.sym 14594 rst_counter[6]
.sym 14595 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 14597 rst_counter[2]
.sym 14598 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 14607 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 14615 rst_counter_SB_LUT4_O_4_I3
.sym 14617 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14618 locked_SB_LUT4_I3_O
.sym 14619 vga.count_h[6]
.sym 14621 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14622 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14624 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14625 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 14626 vga.count_h[7]
.sym 14634 locked_SB_LUT4_I3_O
.sym 14636 $PACKER_VCC_NET
.sym 14638 rst_counter[8]
.sym 14642 rst_counter[4]
.sym 14645 rst_counter[3]
.sym 14650 rst_counter[5]
.sym 14651 $PACKER_VCC_NET
.sym 14653 rst_counter[9]
.sym 14654 rst_counter[2]
.sym 14658 rst_counter[7]
.sym 14659 rst_counter[6]
.sym 14661 rst_counter[9]
.sym 14664 $nextpnr_ICESTORM_LC_88$O
.sym 14666 rst_counter[9]
.sym 14670 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14672 rst_counter[8]
.sym 14673 $PACKER_VCC_NET
.sym 14674 rst_counter[9]
.sym 14676 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 14678 rst_counter[7]
.sym 14679 $PACKER_VCC_NET
.sym 14680 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14682 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 14684 rst_counter[6]
.sym 14685 $PACKER_VCC_NET
.sym 14686 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 14688 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 14690 $PACKER_VCC_NET
.sym 14691 rst_counter[5]
.sym 14692 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 14694 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 14696 $PACKER_VCC_NET
.sym 14697 rst_counter[4]
.sym 14698 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 14700 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 14702 $PACKER_VCC_NET
.sym 14703 rst_counter[3]
.sym 14704 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 14706 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14708 rst_counter[2]
.sym 14709 $PACKER_VCC_NET
.sym 14710 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 14711 locked_SB_LUT4_I3_O
.sym 14712 P1B9$SB_IO_OUT_$glb_clk
.sym 14719 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14720 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14721 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 14723 vga.red_SB_DFFSR_Q_R
.sym 14730 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 14734 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 14738 vga.count_h[7]
.sym 14741 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14743 vga.count_h[6]
.sym 14744 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14746 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14748 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14750 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14756 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14757 locked_SB_LUT4_I3_O
.sym 14758 rst_counter_SB_LUT4_O_5_I3
.sym 14759 rst_counter_SB_LUT4_O_4_I3
.sym 14761 rst_counter_SB_LUT4_O_2_I3
.sym 14764 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14765 rst_counter_SB_LUT4_O_6_I3
.sym 14766 rst_counter[1]
.sym 14768 rst_counter_SB_LUT4_O_3_I3
.sym 14770 rst_counter_SB_LUT4_O_1_I3
.sym 14779 rst_counter_SB_LUT4_O_I3
.sym 14781 $PACKER_VCC_NET
.sym 14787 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 14789 $PACKER_VCC_NET
.sym 14790 rst_counter[1]
.sym 14791 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14794 $PACKER_VCC_NET
.sym 14796 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14797 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 14800 rst_counter_SB_LUT4_O_3_I3
.sym 14808 rst_counter_SB_LUT4_O_I3
.sym 14812 rst_counter_SB_LUT4_O_1_I3
.sym 14813 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14814 rst_counter_SB_LUT4_O_2_I3
.sym 14815 rst_counter_SB_LUT4_O_I3
.sym 14819 rst_counter_SB_LUT4_O_2_I3
.sym 14826 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14830 rst_counter_SB_LUT4_O_5_I3
.sym 14831 rst_counter_SB_LUT4_O_4_I3
.sym 14832 rst_counter_SB_LUT4_O_6_I3
.sym 14833 rst_counter_SB_LUT4_O_3_I3
.sym 14834 locked_SB_LUT4_I3_O
.sym 14835 P1B9$SB_IO_OUT_$glb_clk
.sym 14843 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14844 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14852 vga.blank_h
.sym 14867 $PACKER_VCC_NET
.sym 14880 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14881 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 14884 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 14886 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14887 rst_counter_SB_LUT4_O_4_I3
.sym 14890 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 14891 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 14892 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14893 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 14896 vga.count_h[7]
.sym 14898 rst_SB_DFF_Q_D[0]
.sym 14901 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14902 vga.count_h[6]
.sym 14905 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14908 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 14909 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14911 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14912 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14913 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14914 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14920 rst_counter_SB_LUT4_O_4_I3
.sym 14930 vga.count_h[7]
.sym 14931 vga.count_h[6]
.sym 14935 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 14936 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 14937 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14938 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 14944 rst_SB_DFF_Q_D[0]
.sym 14947 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 14948 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 14950 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14953 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 14954 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 14955 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14956 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14970 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 14977 locked_SB_LUT4_I3_O
.sym 16711 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 16958 vga.ball_pos_h[6]
.sym 16970 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 16973 $PACKER_VCC_NET
.sym 16975 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16978 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16979 $PACKER_VCC_NET
.sym 16981 $PACKER_VCC_NET
.sym 17075 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 17096 vga.ball_pos_h[3]
.sym 17099 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 17192 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 17193 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 17203 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17205 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 17210 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 17213 vga.ball_pos_h[0]
.sym 17215 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17219 vga.ball_pos_h[0]
.sym 17222 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 17224 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 17233 vga.ball_pos_h[8]
.sym 17234 vga.ball_pos_h[4]
.sym 17236 vga.ball_pos_h[6]
.sym 17239 vga.ball_pos_h[7]
.sym 17243 $PACKER_VCC_NET
.sym 17245 vga.ball_pos_h[1]
.sym 17246 vga.ball_pos_h[5]
.sym 17247 vga.ball_pos_h[2]
.sym 17249 $PACKER_VCC_NET
.sym 17251 $PACKER_VCC_NET
.sym 17256 vga.ball_pos_h[3]
.sym 17265 $nextpnr_ICESTORM_LC_56$O
.sym 17267 vga.ball_pos_h[1]
.sym 17271 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17273 $PACKER_VCC_NET
.sym 17274 vga.ball_pos_h[2]
.sym 17277 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17279 vga.ball_pos_h[3]
.sym 17280 $PACKER_VCC_NET
.sym 17281 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17283 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17285 $PACKER_VCC_NET
.sym 17286 vga.ball_pos_h[4]
.sym 17287 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17289 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17291 $PACKER_VCC_NET
.sym 17292 vga.ball_pos_h[5]
.sym 17293 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 17295 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17297 $PACKER_VCC_NET
.sym 17298 vga.ball_pos_h[6]
.sym 17299 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 17301 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17303 $PACKER_VCC_NET
.sym 17304 vga.ball_pos_h[7]
.sym 17305 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 17307 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17309 vga.ball_pos_h[8]
.sym 17310 $PACKER_VCC_NET
.sym 17311 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 17317 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17318 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 17319 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 17320 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 17321 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 17322 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 17325 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17326 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17327 vga.ball_pos_h[8]
.sym 17335 vga.ball_pos_h[2]
.sym 17337 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17339 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17340 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 17341 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 17342 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 17343 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17346 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17348 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17349 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17350 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 17351 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17356 vga.count_h[2]
.sym 17357 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 17358 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 17359 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17360 vga.ball_pos_h[1]
.sym 17361 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17362 vga.ball_pos_h[9]
.sym 17366 vga.count_h[3]
.sym 17367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17368 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 17369 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 17370 vga.count_h[1]
.sym 17371 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17372 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17375 vga.count_h[6]
.sym 17376 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 17379 vga.ball_pos_h[0]
.sym 17380 $PACKER_VCC_NET
.sym 17382 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 17383 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17384 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17385 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 17387 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17388 $nextpnr_ICESTORM_LC_57$I3
.sym 17390 $PACKER_VCC_NET
.sym 17391 vga.ball_pos_h[9]
.sym 17392 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 17394 $nextpnr_ICESTORM_LC_57$COUT
.sym 17397 $PACKER_VCC_NET
.sym 17398 $nextpnr_ICESTORM_LC_57$I3
.sym 17401 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17402 vga.ball_pos_h[0]
.sym 17403 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 17404 $nextpnr_ICESTORM_LC_57$COUT
.sym 17407 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 17408 vga.count_h[2]
.sym 17409 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 17410 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 17413 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17414 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17415 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 17419 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 17420 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 17421 vga.count_h[3]
.sym 17422 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17426 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17427 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17428 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17431 vga.count_h[6]
.sym 17432 vga.ball_pos_h[1]
.sym 17433 vga.count_h[1]
.sym 17434 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 17438 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 17439 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 17441 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17442 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17443 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17449 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17456 vga.ball_pos_h[1]
.sym 17457 vga.ball_pos_h[6]
.sym 17462 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17465 $PACKER_VCC_NET
.sym 17466 $PACKER_VCC_NET
.sym 17470 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 17471 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17473 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 17479 vga.count_h[3]
.sym 17480 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17483 vga.ball_pos_h[0]
.sym 17484 vga.count_h[6]
.sym 17486 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17487 vga.count_h[7]
.sym 17490 vga.count_h[1]
.sym 17492 vga.count_h[2]
.sym 17498 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17499 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 17500 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17501 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 17502 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17505 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17508 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 17510 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 17511 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[1]
.sym 17513 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17514 vga.ball_pos_h[0]
.sym 17517 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[2]
.sym 17519 vga.count_h[1]
.sym 17520 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17523 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[3]
.sym 17525 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17526 vga.count_h[2]
.sym 17529 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[4]
.sym 17531 vga.count_h[3]
.sym 17532 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17535 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[5]
.sym 17537 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17538 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 17541 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[6]
.sym 17543 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 17544 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17547 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[7]
.sym 17549 vga.count_h[6]
.sym 17550 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 17553 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 17555 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 17556 vga.count_h[7]
.sym 17562 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17563 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17564 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17565 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 17566 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 17567 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 17568 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 17571 $PACKER_VCC_NET
.sym 17573 vga.count_h[3]
.sym 17576 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 17577 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 17578 vga.count_h[1]
.sym 17579 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17580 vga.count_h[2]
.sym 17581 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 17584 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17587 $PACKER_VCC_NET
.sym 17597 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 17608 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17613 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17619 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 17620 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 17621 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17626 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 17634 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[9]
.sym 17636 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 17637 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17640 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[10]
.sym 17642 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17643 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 17646 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[11]
.sym 17649 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 17652 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[12]
.sym 17655 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17658 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[13]
.sym 17660 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17664 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[14]
.sym 17667 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17670 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[15]
.sym 17672 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17676 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 17679 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17684 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 17685 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 17686 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 17687 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17697 vga.ball_pos_h[0]
.sym 17701 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17704 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17716 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 17719 $PACKER_VCC_NET
.sym 17720 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 17752 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17757 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[17]
.sym 17760 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17763 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[18]
.sym 17765 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17769 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[19]
.sym 17772 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17775 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[20]
.sym 17777 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17781 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[21]
.sym 17784 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17787 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[22]
.sym 17789 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17793 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[23]
.sym 17796 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17799 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 17801 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17833 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 17835 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17837 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 17839 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17840 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17841 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17842 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17843 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 17859 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[25]
.sym 17883 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17886 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[26]
.sym 17888 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[27]
.sym 17895 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17898 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[28]
.sym 17900 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[29]
.sym 17907 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17910 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[30]
.sym 17912 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[31]
.sym 17919 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17922 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 17924 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17930 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 17933 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 17954 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17955 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17957 $PACKER_VCC_NET
.sym 17958 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 17959 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 17961 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 17963 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 17965 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 17966 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 17972 vga.count_h[1]
.sym 17974 vga.count_h[3]
.sym 17975 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 17980 vga.count_h[1]
.sym 17981 vga.count_h[2]
.sym 17995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 17998 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18002 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18004 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18005 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 18007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18017 vga.count_h[1]
.sym 18040 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18041 vga.count_h[3]
.sym 18042 vga.count_h[1]
.sym 18043 vga.count_h[2]
.sym 18051 P1B9$SB_IO_OUT_$glb_clk
.sym 18052 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 18065 vga.count_h_ball
.sym 18068 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 18077 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18083 $PACKER_VCC_NET
.sym 18086 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18087 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 18095 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18096 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18097 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 18098 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18099 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18100 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18101 $PACKER_VCC_NET
.sym 18103 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 18104 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 18112 vga.count_h[2]
.sym 18113 vga.count_h[3]
.sym 18114 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18115 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18116 vga.count_h[6]
.sym 18117 vga.count_h[7]
.sym 18125 $PACKER_VCC_NET
.sym 18126 $nextpnr_ICESTORM_LC_79$O
.sym 18128 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 18132 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18134 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 18135 $PACKER_VCC_NET
.sym 18136 vga.count_h[2]
.sym 18138 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18140 $PACKER_VCC_NET
.sym 18141 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18142 vga.count_h[3]
.sym 18144 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18147 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 18148 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18150 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18152 $PACKER_VCC_NET
.sym 18153 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18154 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18156 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18158 $PACKER_VCC_NET
.sym 18159 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18160 vga.count_h[6]
.sym 18162 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 18165 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18166 vga.count_h[7]
.sym 18168 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18170 $PACKER_VCC_NET
.sym 18171 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18177 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 18178 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 18183 vga.count_h_paddle_r
.sym 18192 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 18201 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18202 vga.count_h_score_r_0
.sym 18205 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 18207 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 18211 $PACKER_VCC_NET
.sym 18212 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18217 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18218 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18227 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18228 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18230 vga.count_h[6]
.sym 18232 vga.count_h[7]
.sym 18233 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 18234 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18235 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 18241 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18246 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18247 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 18249 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18252 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18253 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18257 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 18258 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18259 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18262 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18263 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18264 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 18265 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 18286 vga.count_h[7]
.sym 18287 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18288 vga.count_h[6]
.sym 18289 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18297 P1B9$SB_IO_OUT_$glb_clk
.sym 18298 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18299 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 18300 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 18301 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 18304 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18305 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 18306 vga.count_h_score_r_0
.sym 18311 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 18314 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 18315 vga.count_h_score_r_2
.sym 18317 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 18323 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 18324 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18326 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18329 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 18330 vga.count_h_score_l_0
.sym 18333 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18340 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18342 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18344 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18346 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 18349 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18352 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18354 $PACKER_VCC_NET
.sym 18355 $PACKER_VCC_NET
.sym 18359 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 18361 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18372 $nextpnr_ICESTORM_LC_33$O
.sym 18374 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 18378 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 18380 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18384 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 18386 $PACKER_VCC_NET
.sym 18387 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 18390 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 18392 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18396 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[4]
.sym 18399 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18402 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 18405 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18408 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[6]
.sym 18410 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18411 $PACKER_VCC_NET
.sym 18414 $nextpnr_ICESTORM_LC_34$I3
.sym 18416 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18423 vga.count_h_score_l_2
.sym 18424 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 18426 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 18427 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 18428 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 18429 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 18436 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18437 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 18442 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18446 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 18447 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 18448 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18449 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 18451 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18455 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 18458 $nextpnr_ICESTORM_LC_34$I3
.sym 18465 rst_counter_SB_LUT4_O_6_I3
.sym 18470 rst_counter_SB_LUT4_O_1_I3
.sym 18474 rst_counter_SB_LUT4_O_5_I3
.sym 18475 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 18476 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 18478 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 18487 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 18489 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 18492 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 18499 $nextpnr_ICESTORM_LC_34$I3
.sym 18504 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 18510 rst_counter_SB_LUT4_O_6_I3
.sym 18515 rst_counter_SB_LUT4_O_5_I3
.sym 18521 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 18522 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 18523 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 18533 rst_counter_SB_LUT4_O_1_I3
.sym 18540 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 18541 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 18543 P1B9$SB_IO_OUT_$glb_clk
.sym 18544 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 18551 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 18552 vga.count_h_paddle_l
.sym 18558 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 18561 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18587 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18592 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18593 vga.count_h[7]
.sym 18594 vga.count_h[6]
.sym 18596 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18597 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18599 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18600 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18602 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18604 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18605 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18608 $PACKER_VCC_NET
.sym 18610 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18614 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18616 $PACKER_VCC_NET
.sym 18617 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18618 $nextpnr_ICESTORM_LC_64$O
.sym 18621 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18624 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18626 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18630 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 18632 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18636 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 18638 $PACKER_VCC_NET
.sym 18639 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18642 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 18644 $PACKER_VCC_NET
.sym 18645 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18649 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18650 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18651 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18652 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 18656 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18657 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18658 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18661 vga.count_h[6]
.sym 18662 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18663 vga.count_h[7]
.sym 18664 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18671 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 18672 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 18674 vga.hs_out
.sym 18675 vga.hs_out_SB_DFFSR_Q_R
.sym 18682 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 18699 $PACKER_VCC_NET
.sym 18710 vga.count_h[6]
.sym 18713 vga.count_h[7]
.sym 18715 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18719 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18721 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18722 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 18724 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18738 $PACKER_VCC_NET
.sym 18741 $nextpnr_ICESTORM_LC_49$O
.sym 18743 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 18747 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18749 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18753 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18755 vga.count_h[6]
.sym 18759 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18761 vga.count_h[7]
.sym 18765 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18767 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18768 $PACKER_VCC_NET
.sym 18771 $nextpnr_ICESTORM_LC_50$I3
.sym 18773 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18777 $nextpnr_ICESTORM_LC_50$COUT
.sym 18780 $PACKER_VCC_NET
.sym 18781 $nextpnr_ICESTORM_LC_50$I3
.sym 18785 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 18787 $nextpnr_ICESTORM_LC_50$COUT
.sym 18799 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18800 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18805 vga.count_h[7]
.sym 18811 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 19054 P1A9$SB_IO_OUT
.sym 19336 P1A9$SB_IO_OUT
.sym 19828 P1A9$SB_IO_OUT
.sym 20296 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 20665 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 20901 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 20902 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 20903 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 20904 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 20905 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 20906 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 20907 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 20927 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 20929 vga.ball_pos_h[3]
.sym 20930 vga.ball_pos_h[9]
.sym 20933 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 20942 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20943 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 20944 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 20945 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20946 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20947 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 20948 $PACKER_VCC_NET
.sym 20949 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 20950 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20953 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20954 $PACKER_VCC_NET
.sym 20973 $nextpnr_ICESTORM_LC_20$O
.sym 20975 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 20979 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 20981 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20985 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 20988 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 20991 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 20994 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20997 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[4]
.sym 20999 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21000 $PACKER_VCC_NET
.sym 21003 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[5]
.sym 21006 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21009 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[6]
.sym 21011 $PACKER_VCC_NET
.sym 21012 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21013 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21015 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[7]
.sym 21017 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21023 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 21024 vga.ball_pos_h[9]
.sym 21025 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21026 vga.ball_pos_h[7]
.sym 21027 vga.ball_pos_h[8]
.sym 21029 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21030 vga.ball_pos_h[2]
.sym 21036 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21037 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 21038 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21042 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21045 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 21047 vga.ball_pos_h[1]
.sym 21054 vga.ball_pos_h[2]
.sym 21058 vga.ball_pos_h[9]
.sym 21059 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[7]
.sym 21069 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21077 $PACKER_VCC_NET
.sym 21082 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 21094 vga.ball_pos_h[1]
.sym 21095 vga.ball_pos_h[2]
.sym 21097 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 21098 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21100 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[7]
.sym 21103 vga.ball_pos_h[1]
.sym 21104 $PACKER_VCC_NET
.sym 21106 vga.ball_pos_h[2]
.sym 21146 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 21147 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21148 vga.ball_pos_h[3]
.sym 21152 vga.ball_pos_h[1]
.sym 21153 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21159 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21161 vga.ball_pos_h[7]
.sym 21163 vga.ball_pos_h[2]
.sym 21165 $PACKER_VCC_NET
.sym 21167 $PACKER_VCC_NET
.sym 21170 vga.ball_motion_l
.sym 21172 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 21174 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 21177 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21190 vga.ball_pos_h[7]
.sym 21191 vga.ball_pos_h[8]
.sym 21192 vga.ball_pos_h[4]
.sym 21194 vga.ball_pos_h[2]
.sym 21195 vga.ball_pos_h[6]
.sym 21205 vga.ball_pos_h[3]
.sym 21209 vga.ball_pos_h[1]
.sym 21217 vga.ball_pos_h[5]
.sym 21219 $nextpnr_ICESTORM_LC_73$O
.sym 21222 vga.ball_pos_h[1]
.sym 21225 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 21228 vga.ball_pos_h[2]
.sym 21231 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 21234 vga.ball_pos_h[3]
.sym 21235 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 21237 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 21240 vga.ball_pos_h[4]
.sym 21241 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 21243 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 21245 vga.ball_pos_h[5]
.sym 21247 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 21249 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 21252 vga.ball_pos_h[6]
.sym 21253 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 21255 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 21257 vga.ball_pos_h[7]
.sym 21259 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 21261 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 21263 vga.ball_pos_h[8]
.sym 21265 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 21282 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21283 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21286 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21287 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21288 vga.ball_pos_h[4]
.sym 21291 $PACKER_VCC_NET
.sym 21292 vga.ball_pos_h[3]
.sym 21293 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21294 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21296 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21301 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 21303 vga.ball_pos_h[5]
.sym 21304 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 21305 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 21311 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21316 vga.ball_pos_h[1]
.sym 21317 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 21319 vga.ball_pos_h[0]
.sym 21321 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 21323 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21324 vga.ball_pos_h[2]
.sym 21328 vga.ball_pos_h[9]
.sym 21334 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 21339 $PACKER_VCC_NET
.sym 21342 $nextpnr_ICESTORM_LC_74$I3
.sym 21345 vga.ball_pos_h[9]
.sym 21346 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 21352 $nextpnr_ICESTORM_LC_74$I3
.sym 21361 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 21362 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 21363 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 21364 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21367 vga.ball_pos_h[1]
.sym 21368 vga.ball_pos_h[2]
.sym 21373 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21374 $PACKER_VCC_NET
.sym 21376 vga.ball_pos_h[0]
.sym 21400 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 21406 $PACKER_VCC_NET
.sym 21407 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21408 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 21413 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 21414 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 21415 vga.ball_pos_h[0]
.sym 21435 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 21437 vga.ball_pos_h[0]
.sym 21440 $PACKER_VCC_NET
.sym 21441 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 21445 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21446 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 21448 $PACKER_VCC_NET
.sym 21454 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21456 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21458 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21462 vga.ball_pos_h[1]
.sym 21465 $nextpnr_ICESTORM_LC_71$O
.sym 21468 vga.ball_pos_h[0]
.sym 21471 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 21473 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21474 $PACKER_VCC_NET
.sym 21475 vga.ball_pos_h[1]
.sym 21477 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 21479 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21480 $PACKER_VCC_NET
.sym 21481 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 21483 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 21485 $PACKER_VCC_NET
.sym 21486 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21487 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 21489 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 21491 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21492 $PACKER_VCC_NET
.sym 21493 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 21495 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 21497 $PACKER_VCC_NET
.sym 21498 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 21499 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 21501 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 21503 $PACKER_VCC_NET
.sym 21504 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 21505 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 21507 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 21509 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 21510 $PACKER_VCC_NET
.sym 21511 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 21523 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 21528 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 21530 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 21532 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21551 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 21563 $PACKER_VCC_NET
.sym 21566 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 21571 $PACKER_VCC_NET
.sym 21573 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 21574 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 21588 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 21590 $PACKER_VCC_NET
.sym 21591 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 21592 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 21594 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 21596 $PACKER_VCC_NET
.sym 21597 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 21598 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 21600 $nextpnr_ICESTORM_LC_72$I3
.sym 21602 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 21603 $PACKER_VCC_NET
.sym 21604 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 21610 $nextpnr_ICESTORM_LC_72$I3
.sym 21659 $PACKER_VCC_NET
.sym 21664 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 21666 vga.ball_motion_l
.sym 21668 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21695 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21698 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 21700 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21702 $PACKER_VCC_NET
.sym 21704 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21706 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21707 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21708 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21710 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 21711 $nextpnr_ICESTORM_LC_38$O
.sym 21713 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 21717 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3[1]
.sym 21719 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21723 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3[2]
.sym 21726 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 21729 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3[3]
.sym 21731 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21732 $PACKER_VCC_NET
.sym 21735 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3[4]
.sym 21737 $PACKER_VCC_NET
.sym 21738 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21741 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3[5]
.sym 21744 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21747 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3[6]
.sym 21749 $PACKER_VCC_NET
.sym 21750 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21753 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 21756 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21761 vga.count_v_paddle_l
.sym 21772 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21782 $PACKER_VCC_NET
.sym 21788 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 21789 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21790 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21793 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21794 vga.count_v_paddle_l
.sym 21795 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21797 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 21818 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21820 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21828 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21830 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 21835 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21836 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21837 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21838 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 21853 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 21854 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21855 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21856 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21896 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 21898 $PACKER_VCC_NET
.sym 21910 vga.vs_out
.sym 21915 vga.count_v_score_4_SB_DFFE_Q_E
.sym 21916 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 21927 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21932 $PACKER_VCC_NET
.sym 21933 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21934 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 21936 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 21937 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21938 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21939 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21951 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 21957 $nextpnr_ICESTORM_LC_65$O
.sym 21959 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 21963 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 21965 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 21969 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21971 $PACKER_VCC_NET
.sym 21972 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21975 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 21977 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 21981 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 21983 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21987 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 21989 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21993 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 21995 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21999 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 22002 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22007 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 22009 vga.vs_out_SB_DFFESR_Q_E
.sym 22011 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 22014 vga.vs_out
.sym 22040 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 22041 vga.count_h[3]
.sym 22043 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 22048 vga.count_h[3]
.sym 22053 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22056 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22068 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 22071 $PACKER_VCC_NET
.sym 22076 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 22079 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22080 $nextpnr_ICESTORM_LC_66$I3
.sym 22082 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22086 $nextpnr_ICESTORM_LC_66$COUT
.sym 22089 $PACKER_VCC_NET
.sym 22090 $nextpnr_ICESTORM_LC_66$I3
.sym 22093 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22094 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22095 vga.count_h[3]
.sym 22096 $nextpnr_ICESTORM_LC_66$COUT
.sym 22125 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 22128 P1B9$SB_IO_OUT_$glb_clk
.sym 22129 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 22143 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 22146 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 22147 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 22152 vga.count_v_paddle_r
.sym 22155 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22160 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 22161 $PACKER_VCC_NET
.sym 22164 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 22171 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22174 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 22175 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 22177 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 22182 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 22185 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 22186 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 22189 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 22191 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 22194 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 22195 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 22196 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 22201 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 22202 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 22204 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 22206 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 22207 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 22211 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 22213 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 22216 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 22218 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 22234 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 22235 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 22236 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 22237 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 22240 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 22241 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 22242 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 22243 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 22246 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 22251 P1B9$SB_IO_OUT_$glb_clk
.sym 22252 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 22254 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 22255 vga.blank_v
.sym 22257 P1A9$SB_IO_OUT
.sym 22266 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 22268 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 22269 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 22271 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 22272 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 22274 $PACKER_VCC_NET
.sym 22277 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 22280 vga.count_h_paddle_l
.sym 22281 vga.hs_out_SB_DFFSR_Q_R
.sym 22284 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 22285 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 22286 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 22294 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 22298 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 22301 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 22306 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 22308 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 22310 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 22311 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 22312 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 22316 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 22317 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 22324 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 22336 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 22340 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 22342 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 22351 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 22352 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 22353 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 22357 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 22359 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 22363 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 22364 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 22365 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 22366 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 22370 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 22372 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 22374 P1B9$SB_IO_OUT_$glb_clk
.sym 22375 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 22382 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 22383 vga.count_h_score_l_1
.sym 22390 $PACKER_VCC_NET
.sym 22392 vga.count_h_score_l_2
.sym 22394 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 22399 vga.count_h_score_r_0
.sym 22402 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 22417 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22418 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22420 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22421 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 22423 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22424 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 22426 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 22429 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 22432 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 22445 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22447 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 22449 $nextpnr_ICESTORM_LC_63$O
.sym 22451 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 22455 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 22457 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22461 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 22463 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22467 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 22469 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22473 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 22475 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22479 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 22482 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22486 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 22487 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 22488 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 22489 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 22494 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 22497 P1B9$SB_IO_OUT_$glb_clk
.sym 22498 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 22501 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 22502 vga.count_h_score_r_1
.sym 22505 P1B7$SB_IO_OUT
.sym 22511 vga.count_h_score_l_0
.sym 22514 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22516 vga.count_h_score_l_1
.sym 22519 vga.count_v_score_4_SB_DFFE_Q_E
.sym 22533 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 22541 vga.count_h[7]
.sym 22543 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 22545 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22552 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 22553 vga.hs_out_SB_DFFSR_Q_R
.sym 22554 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 22558 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 22562 $PACKER_VCC_NET
.sym 22568 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 22572 $nextpnr_ICESTORM_LC_51$O
.sym 22574 vga.count_h[7]
.sym 22578 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 22580 $PACKER_VCC_NET
.sym 22581 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 22584 $nextpnr_ICESTORM_LC_52$I3
.sym 22586 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22590 $nextpnr_ICESTORM_LC_52$COUT
.sym 22592 $PACKER_VCC_NET
.sym 22594 $nextpnr_ICESTORM_LC_52$I3
.sym 22597 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 22600 $nextpnr_ICESTORM_LC_52$COUT
.sym 22610 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 22615 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 22616 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 22617 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22621 vga.hs_out_SB_DFFSR_Q_R
.sym 22630 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 22631 P1B7$SB_IO_OUT
.sym 22632 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 22634 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 22636 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 22640 vga.score_r[1]
.sym 22645 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 22651 vga.count_v_score_2
.sym 22697 P1A9$SB_IO_OUT
.sym 22721 P1A9$SB_IO_OUT
.sym 22737 P1A9$SB_IO_OUT
.sym 22757 P1A9$SB_IO_OUT
.sym 22912 P1B4$SB_IO_OUT
.sym 23026 P1A9$SB_IO_OUT
.sym 23413 P1B4$SB_IO_OUT
.sym 23758 P1A9$SB_IO_OUT
.sym 23897 P1B4$SB_IO_OUT
.sym 24393 P1B4$SB_IO_OUT
.sym 24636 vga.ball_pos_h[5]
.sym 24641 vga.ball_pos_h[4]
.sym 24756 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 24758 vga.ball_pos_h[2]
.sym 24762 vga.ball_pos_h[9]
.sym 24763 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 24765 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 24766 vga.ball_pos_h[7]
.sym 24775 vga.ball_pos_h[7]
.sym 24780 vga.ball_pos_h[6]
.sym 24787 vga.ball_pos_h[2]
.sym 24792 vga.ball_pos_h[1]
.sym 24796 vga.ball_pos_h[5]
.sym 24800 vga.ball_pos_h[3]
.sym 24801 vga.ball_pos_h[4]
.sym 24803 vga.ball_pos_h[0]
.sym 24804 $nextpnr_ICESTORM_LC_83$O
.sym 24807 vga.ball_pos_h[0]
.sym 24810 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 24812 vga.ball_pos_h[1]
.sym 24814 vga.ball_pos_h[0]
.sym 24816 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 24819 vga.ball_pos_h[2]
.sym 24820 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 24822 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 24825 vga.ball_pos_h[3]
.sym 24826 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 24828 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 24831 vga.ball_pos_h[4]
.sym 24832 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 24834 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 24837 vga.ball_pos_h[5]
.sym 24838 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 24840 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 24842 vga.ball_pos_h[6]
.sym 24844 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 24846 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 24849 vga.ball_pos_h[7]
.sym 24850 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 24866 vga.ball_pos_h[6]
.sym 24876 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 24878 vga.ball_pos_h[0]
.sym 24889 P1B4$SB_IO_OUT
.sym 24890 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 24897 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 24898 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 24899 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24901 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 24902 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 24904 vga.ball_pos_h[9]
.sym 24906 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 24907 vga.ball_pos_h[8]
.sym 24908 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 24910 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 24911 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 24915 vga.ball_motion_l
.sym 24916 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 24923 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 24925 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24927 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 24929 vga.ball_pos_h[8]
.sym 24931 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 24934 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 24935 vga.ball_pos_h[9]
.sym 24936 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 24937 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 24940 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 24942 vga.ball_motion_l
.sym 24943 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 24946 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 24947 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 24948 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 24949 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 24952 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 24953 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 24954 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 24955 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 24964 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 24966 vga.ball_motion_l
.sym 24967 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 24970 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 24971 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24972 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24974 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 24975 P1B9$SB_IO_OUT_$glb_clk
.sym 24976 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 24994 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 24996 vga.ball_pos_h[5]
.sym 24997 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 25005 vga.ball_pos_h[1]
.sym 25006 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25007 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 25019 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 25020 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 25023 $PACKER_VCC_NET
.sym 25027 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 25030 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25032 vga.ball_pos_h[1]
.sym 25033 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25034 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 25037 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25038 vga.ball_pos_h[0]
.sym 25043 vga.ball_motion_l
.sym 25051 vga.ball_pos_h[0]
.sym 25052 $PACKER_VCC_NET
.sym 25054 vga.ball_pos_h[1]
.sym 25057 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25058 vga.ball_motion_l
.sym 25059 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25063 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 25064 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 25065 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25087 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 25088 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 25089 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 25094 vga.ball_motion_l
.sym 25095 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25097 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 25098 P1B9$SB_IO_OUT_$glb_clk
.sym 25099 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 25113 vga.ball_pos_h[9]
.sym 25116 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 25118 vga.ball_pos_h[3]
.sym 25122 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 25125 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25129 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25132 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25135 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 25142 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 25143 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 25144 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25145 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25146 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 25147 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 25149 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25151 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 25152 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 25155 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25156 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 25163 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25166 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25167 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25168 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 25169 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25173 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25175 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25176 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25179 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 25181 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 25182 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 25185 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 25187 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25188 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 25191 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 25193 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25194 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 25197 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 25199 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 25200 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25203 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 25205 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 25206 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25209 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 25211 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25212 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 25215 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 25217 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 25218 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25234 P1A9$SB_IO_OUT
.sym 25236 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 25239 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 25243 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25259 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 25267 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25270 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25276 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 25278 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 25296 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 25298 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 25299 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25302 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 25305 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 25308 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 25310 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25314 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 25317 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25320 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 25322 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25326 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 25329 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25332 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 25334 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25338 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 25341 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25359 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25375 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25377 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25381 P1B4$SB_IO_OUT
.sym 25382 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 25404 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25419 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 25421 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25425 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 25428 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25431 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 25433 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25437 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 25440 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25443 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 25445 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25449 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 25452 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25455 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 25457 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25461 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 25464 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25484 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25486 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25495 $PACKER_VCC_NET
.sym 25499 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25505 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 25537 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25542 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 25545 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25548 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 25550 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25554 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 25557 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25560 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 25562 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25566 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 25569 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25572 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 25574 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25578 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 25581 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25584 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25586 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 25618 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25621 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25624 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25628 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25633 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25643 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[31]
.sym 25660 vga.count_v_score_4_SB_DFFE_Q_E
.sym 25667 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[31]
.sym 25668 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25669 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25712 vga.count_v_score_4_SB_DFFE_Q_E
.sym 25713 P1B9$SB_IO_OUT_$glb_clk
.sym 25727 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25731 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[31]
.sym 25742 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25757 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25758 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 25764 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25771 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25778 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25781 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25782 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25784 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25786 $PACKER_VCC_NET
.sym 25788 $nextpnr_ICESTORM_LC_58$O
.sym 25791 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 25794 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25797 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25800 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 25802 $PACKER_VCC_NET
.sym 25803 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25806 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 25809 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25812 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 25815 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25818 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 25821 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25824 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 25827 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25830 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25833 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25852 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 25855 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 25857 vga.ball_motion_l
.sym 25858 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 25859 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 25861 $PACKER_VCC_NET
.sym 25863 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25868 P1B4$SB_IO_OUT
.sym 25874 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25880 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25883 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25885 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25886 vga.count_h_paddle_l
.sym 25887 vga.count_v_paddle_l
.sym 25890 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25892 vga.count_v_paddle_r
.sym 25894 vga.count_h_paddle_r
.sym 25895 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25897 vga.vs_out_SB_DFFESR_Q_E
.sym 25902 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25905 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 25907 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 25912 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25913 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25914 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25915 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25925 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25926 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25927 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 25936 vga.count_v_paddle_r
.sym 25937 vga.count_v_paddle_l
.sym 25938 vga.count_h_paddle_r
.sym 25939 vga.count_h_paddle_l
.sym 25954 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 25955 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25958 vga.vs_out_SB_DFFESR_Q_E
.sym 25959 P1B9$SB_IO_OUT_$glb_clk
.sym 25960 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 25973 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25977 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25979 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25982 vga.count_h_paddle_l
.sym 25985 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25989 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25990 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 25991 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 25995 vga.blank_h
.sym 26002 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 26004 $PACKER_VCC_NET
.sym 26008 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 26009 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 26012 $PACKER_VCC_NET
.sym 26014 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 26015 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 26021 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 26029 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 26031 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 26034 $nextpnr_ICESTORM_LC_45$O
.sym 26037 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 26040 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 26042 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 26043 $PACKER_VCC_NET
.sym 26046 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26048 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 26049 $PACKER_VCC_NET
.sym 26052 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 26055 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 26058 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 26061 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 26064 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 26066 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 26070 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 26073 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 26076 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 26079 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 26096 vga.count_v_score_4_SB_DFFE_Q_E
.sym 26100 P1B8$SB_IO_OUT
.sym 26101 vga.vs_out
.sym 26107 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 26112 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26120 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 26126 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 26127 vga.blank_v
.sym 26133 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26143 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 26155 vga.blank_h
.sym 26157 $nextpnr_ICESTORM_LC_46$I3
.sym 26159 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 26167 $nextpnr_ICESTORM_LC_46$I3
.sym 26171 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26184 vga.blank_v
.sym 26185 vga.blank_h
.sym 26204 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 26205 P1B9$SB_IO_OUT_$glb_clk
.sym 26206 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 26229 P1A9$SB_IO_OUT
.sym 26242 vga.count_h_score_r_1
.sym 26254 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26256 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26257 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26260 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 26262 $PACKER_VCC_NET
.sym 26263 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 26270 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 26272 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26277 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 26280 $nextpnr_ICESTORM_LC_35$O
.sym 26282 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 26286 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 26289 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26292 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 26294 $PACKER_VCC_NET
.sym 26295 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26298 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 26300 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26304 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 26306 $PACKER_VCC_NET
.sym 26307 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 26310 $nextpnr_ICESTORM_LC_36$I3
.sym 26313 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26320 $nextpnr_ICESTORM_LC_36$I3
.sym 26326 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 26328 P1B9$SB_IO_OUT_$glb_clk
.sym 26329 vga.count_h_score_l_1_SB_DFFSR_Q_R
.sym 26346 vga.count_v_score_2
.sym 26376 vga.score_r[1]
.sym 26377 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 26380 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 26384 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 26385 vga.hs_out
.sym 26392 vga.count_v_score_2
.sym 26394 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 26416 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 26417 vga.count_v_score_2
.sym 26418 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 26419 vga.score_r[1]
.sym 26422 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 26443 vga.hs_out
.sym 26451 P1B9$SB_IO_OUT_$glb_clk
.sym 26452 vga.count_h_score_r_1_SB_DFFSR_Q_R
.sym 26465 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26467 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 26525 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26544 P1A9$SB_IO_OUT
.sym 26548 P1B4$SB_IO_OUT
.sym 28199 vga.ball_pos_h[6]
.sym 28250 vga.ball_pos_h[6]
.sym 28260 vga.ball_pos_h[1]
.sym 28299 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 28300 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 28301 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28302 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28303 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28304 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28348 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28355 vga.ball_pos_h[6]
.sym 28399 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28400 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 28401 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28402 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28403 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28404 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 28405 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 28406 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 28441 vga.ball_pos_h[5]
.sym 28451 vga.ball_pos_h[4]
.sym 28453 vga.ball_pos_h[0]
.sym 28505 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28506 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 28507 vga.ball_pos_h[0]
.sym 28543 vga.ball_pos_h[9]
.sym 28547 vga.ball_pos_h[2]
.sym 28549 vga.ball_pos_h[7]
.sym 28552 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 28554 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28555 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28557 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28559 vga.ball_pos_h[8]
.sym 28561 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28562 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 28564 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28566 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 28603 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28605 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 28606 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 28607 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 28608 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 28609 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 28610 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 28646 vga.ball_pos_h[0]
.sym 28647 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 28661 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28662 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28663 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 28666 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 28705 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 28752 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28757 $PACKER_VCC_NET
.sym 28762 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 28766 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28770 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 28855 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 28859 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 28860 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 28864 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 28868 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28963 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28964 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 28968 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28969 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 28970 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 28972 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28974 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29011 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 29012 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 29014 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 29016 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 29017 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 29018 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 29054 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 29056 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 29061 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 29065 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 29066 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 29067 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 29068 vga.count_v_SB_DFFESS_Q_E
.sym 29069 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29071 vga.count_v_SB_DFFESS_Q_E
.sym 29073 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29075 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 29076 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 29115 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29116 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 29117 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29118 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29119 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 29120 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 29158 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 29160 $PACKER_VCC_NET
.sym 29161 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 29163 $PACKER_VCC_NET
.sym 29164 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 29167 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 29168 vga.count_h_ball
.sym 29169 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 29170 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29172 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 29173 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 29174 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 29175 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29215 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 29216 vga.count_v_SB_DFFESS_Q_E
.sym 29217 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29218 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 29219 vga.count_v_score_4_SB_DFFE_Q_E
.sym 29220 P1B8$SB_IO_OUT
.sym 29221 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 29222 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 29258 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 29260 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 29262 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 29268 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29269 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29271 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 29273 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29274 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29277 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 29278 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 29317 vga.score_r_pixels[0]
.sym 29318 vga.red_SB_DFFSR_Q_R
.sym 29319 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 29320 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 29321 vga.count_h_score_l_2_SB_LUT4_I3_O[1]
.sym 29322 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29323 vga.score_r_pixels[1]
.sym 29324 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 29355 P2_7$SB_IO_IN
.sym 29361 vga.count_h_score_r_1
.sym 29366 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 29368 vga.count_v_SB_DFFESS_Q_E
.sym 29370 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29372 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 29373 vga.count_v_score_0
.sym 29374 vga.count_h_score_r_2
.sym 29378 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 29419 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 29420 vga.count_h_score_l_1_SB_LUT4_I3_O[1]
.sym 29421 vga.count_v_score_1
.sym 29422 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 29423 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29424 vga.count_v_score_2
.sym 29425 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 29426 vga.count_v_score_0
.sym 29465 P1B4$SB_IO_OUT
.sym 29466 P2_7$SB_IO_IN
.sym 29479 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29521 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 29522 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29524 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 29525 vga.count_v_score_2_SB_LUT4_I0_O[1]
.sym 29526 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29527 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29566 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 29567 vga.count_v_score_4_SB_LUT4_I1_O
.sym 29571 vga.count_v_score_4_SB_LUT4_I1_O
.sym 29663 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 29697 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 29721 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29748 P1A9$SB_IO_OUT
.sym 29751 P1B4$SB_IO_OUT
.sym 29781 P1B4$SB_IO_OUT
.sym 30296 P1B4$SB_IO_OUT
.sym 31403 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 31772 P1B4$SB_IO_OUT
.sym 31788 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 31790 vga.ball_pos_h[4]
.sym 31794 vga.ball_pos_h[3]
.sym 31796 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 31797 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31803 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 31813 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 31825 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 31860 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 31862 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 31863 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 31882 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 31883 P1B9$SB_IO_OUT_$glb_clk
.sym 31884 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 31885 vga.ball_pos_h[4]
.sym 31887 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 31888 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 31889 vga.ball_pos_h[5]
.sym 31890 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 31891 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 31897 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 31930 vga.ball_pos_h[6]
.sym 31941 vga.ball_pos_h[1]
.sym 31942 $PACKER_VCC_NET
.sym 31944 $PACKER_VCC_NET
.sym 31946 vga.ball_pos_h[5]
.sym 31947 vga.ball_pos_h[0]
.sym 31948 vga.ball_pos_h[7]
.sym 31950 vga.ball_pos_h[4]
.sym 31952 $PACKER_VCC_NET
.sym 31954 vga.ball_pos_h[3]
.sym 31956 vga.ball_pos_h[2]
.sym 31958 $nextpnr_ICESTORM_LC_29$O
.sym 31960 vga.ball_pos_h[0]
.sym 31964 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 31966 vga.ball_pos_h[1]
.sym 31967 $PACKER_VCC_NET
.sym 31970 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 31972 vga.ball_pos_h[2]
.sym 31973 $PACKER_VCC_NET
.sym 31974 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 31976 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 31978 $PACKER_VCC_NET
.sym 31979 vga.ball_pos_h[3]
.sym 31980 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 31982 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 31984 vga.ball_pos_h[4]
.sym 31985 $PACKER_VCC_NET
.sym 31986 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 31988 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 31990 vga.ball_pos_h[5]
.sym 31991 $PACKER_VCC_NET
.sym 31992 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 31994 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 31996 $PACKER_VCC_NET
.sym 31997 vga.ball_pos_h[6]
.sym 31998 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 32000 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 32002 vga.ball_pos_h[7]
.sym 32003 $PACKER_VCC_NET
.sym 32004 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 32009 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 32010 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 32023 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 32033 vga.ball_pos_h[0]
.sym 32035 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 32038 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32040 vga.ball_pos_v[1]
.sym 32041 vga.ball_motion_l
.sym 32042 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32044 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 32049 vga.ball_pos_h[6]
.sym 32052 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32053 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32054 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32055 vga.ball_pos_h[0]
.sym 32056 vga.ball_pos_h[2]
.sym 32057 vga.ball_pos_h[4]
.sym 32058 vga.ball_pos_h[7]
.sym 32061 vga.ball_pos_h[5]
.sym 32062 vga.ball_pos_h[9]
.sym 32064 vga.ball_pos_h[1]
.sym 32065 vga.ball_motion_l
.sym 32066 vga.ball_pos_h[9]
.sym 32071 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32072 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32073 vga.ball_pos_h[8]
.sym 32077 vga.ball_pos_h[3]
.sym 32078 $PACKER_VCC_NET
.sym 32081 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 32083 vga.ball_pos_h[8]
.sym 32084 $PACKER_VCC_NET
.sym 32085 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 32088 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32089 vga.ball_motion_l
.sym 32090 vga.ball_pos_h[9]
.sym 32091 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 32094 vga.ball_pos_h[7]
.sym 32095 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32096 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32097 vga.ball_pos_h[8]
.sym 32100 vga.ball_pos_h[4]
.sym 32101 vga.ball_pos_h[6]
.sym 32102 vga.ball_pos_h[5]
.sym 32103 vga.ball_pos_h[9]
.sym 32106 vga.ball_pos_h[9]
.sym 32107 vga.ball_pos_h[5]
.sym 32108 vga.ball_pos_h[6]
.sym 32109 vga.ball_pos_h[4]
.sym 32112 vga.ball_pos_h[3]
.sym 32113 vga.ball_pos_h[1]
.sym 32114 vga.ball_pos_h[2]
.sym 32115 vga.ball_pos_h[0]
.sym 32118 vga.ball_pos_h[0]
.sym 32119 vga.ball_pos_h[3]
.sym 32120 vga.ball_pos_h[1]
.sym 32121 vga.ball_pos_h[2]
.sym 32124 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32125 vga.ball_pos_h[7]
.sym 32126 vga.ball_pos_h[8]
.sym 32127 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32132 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32133 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 32134 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 32136 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 32137 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32138 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32152 vga.ball_pos_h[1]
.sym 32155 $PACKER_VCC_NET
.sym 32158 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32159 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32161 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32162 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32163 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32164 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32166 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32189 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32193 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32194 vga.ball_pos_h[0]
.sym 32195 $PACKER_VCC_NET
.sym 32197 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32198 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32202 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 32203 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32204 $nextpnr_ICESTORM_LC_15$O
.sym 32206 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32210 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32212 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32216 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32219 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32222 $nextpnr_ICESTORM_LC_16$I3
.sym 32225 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32228 $nextpnr_ICESTORM_LC_16$COUT
.sym 32230 $PACKER_VCC_NET
.sym 32232 $nextpnr_ICESTORM_LC_16$I3
.sym 32237 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32238 $nextpnr_ICESTORM_LC_16$COUT
.sym 32243 vga.ball_pos_h[0]
.sym 32244 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 32251 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 32252 P1B9$SB_IO_OUT_$glb_clk
.sym 32253 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 32254 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32257 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32258 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32259 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 32260 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32261 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32269 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 32278 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32279 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32281 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32284 $PACKER_VCC_NET
.sym 32286 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32287 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32289 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32297 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32298 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32299 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32300 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32301 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32302 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32305 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 32306 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32308 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32309 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32310 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32312 vga.ball_pos_v[1]
.sym 32313 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 32314 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 32315 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 32316 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 32317 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 32318 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32319 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32321 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32322 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32323 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32326 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32327 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 32329 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32330 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32331 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32333 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 32335 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32336 vga.ball_pos_v[1]
.sym 32339 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 32341 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32342 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32343 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 32345 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 32347 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32348 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32349 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 32351 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 32353 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32354 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32355 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 32357 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 32359 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32360 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32361 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 32363 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 32365 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32366 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32367 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 32369 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 32371 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32372 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32373 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 32379 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 32380 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 32381 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 32382 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 32383 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 32384 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 32392 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32397 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32398 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32403 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32404 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 32405 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32406 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32409 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32412 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32413 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 32423 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32434 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32441 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 32442 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32450 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 32452 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32453 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32454 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 32456 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 32459 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32462 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 32464 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32468 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 32471 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32474 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 32476 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32480 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 32483 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32486 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 32488 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32492 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 32495 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32500 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32501 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32502 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 32503 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32505 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 32507 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32512 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32517 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32518 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32524 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 32526 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32527 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 32528 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32531 vga.ball_pos_v[1]
.sym 32532 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32533 vga.ball_motion_l
.sym 32536 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 32565 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32573 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 32575 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32579 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 32582 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32585 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 32587 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32591 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 32594 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32597 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 32599 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32603 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 32606 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32609 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 32611 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32615 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 32618 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32625 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 32626 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 32627 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 32628 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 32629 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 32630 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 32639 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32647 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 32650 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 32651 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32653 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32654 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32655 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32657 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32658 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32659 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 32664 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32696 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 32699 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32702 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 32704 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32708 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 32711 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32714 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 32716 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32720 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 32723 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32726 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 32728 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32732 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 32735 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32738 vga.count_h_ball_SB_LUT4_I2_I3[31]
.sym 32740 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32746 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 32747 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 32748 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32749 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 32750 vga.ball_motion_l
.sym 32751 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 32767 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32770 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32771 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32773 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32774 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 32775 vga.count_h_ball_SB_LUT4_I2_I1[10]
.sym 32776 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 32777 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 32778 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32779 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32780 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32781 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32782 vga.count_h_ball_SB_LUT4_I2_I3[31]
.sym 32787 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 32791 vga.count_h_ball_SB_LUT4_I2_I1[10]
.sym 32792 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 32796 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32799 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 32804 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 32805 vga.count_v_SB_DFFESS_Q_E
.sym 32806 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32807 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 32808 vga.count_h_ball
.sym 32812 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32815 vga.ball_motion_l
.sym 32820 vga.count_h_ball_SB_LUT4_I2_I1[10]
.sym 32821 vga.count_h_ball
.sym 32823 vga.count_h_ball_SB_LUT4_I2_I3[31]
.sym 32827 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32828 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32829 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32839 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32840 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32850 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 32852 vga.ball_motion_l
.sym 32856 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 32857 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 32858 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 32859 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 32862 vga.ball_motion_l
.sym 32864 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 32866 vga.count_v_SB_DFFESS_Q_E
.sym 32867 P1B9$SB_IO_OUT_$glb_clk
.sym 32868 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 32884 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 32885 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32889 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32893 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32895 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32896 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32897 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32898 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32899 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32900 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 32902 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 32904 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 32911 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32912 vga.count_v_SB_DFFESS_Q_E
.sym 32913 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32915 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32916 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32920 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32924 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32930 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32932 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32933 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32937 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32942 $nextpnr_ICESTORM_LC_78$O
.sym 32944 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32948 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 32951 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 32954 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 32955 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32956 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32958 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 32960 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 32961 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32962 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32964 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 32966 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 32967 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32969 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32970 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 32972 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 32973 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32975 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32976 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 32978 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 32979 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32981 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32982 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 32984 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 32985 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32987 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32988 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 32989 vga.count_v_SB_DFFESS_Q_E
.sym 32990 P1B9$SB_IO_OUT_$glb_clk
.sym 32991 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 32993 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 32994 vga.count_h_ball_SB_LUT4_I2_I1[10]
.sym 32995 vga.score_r[1]
.sym 32996 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 32997 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 32998 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 32999 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33008 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33010 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33012 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 33013 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33014 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 33016 vga.count_v_score_4_SB_DFFE_Q_E
.sym 33017 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33019 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 33021 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 33023 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 33024 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 33025 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 33027 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 33028 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 33033 vga.score_r_pixels[0]
.sym 33035 vga.count_v_SB_DFFESS_Q_E
.sym 33038 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 33039 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 33040 vga.count_h_score_r_1
.sym 33041 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 33044 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33045 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 33046 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 33047 vga.score_r_pixels[1]
.sym 33048 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 33052 vga.vs_out
.sym 33056 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33058 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33060 vga.score_r[1]
.sym 33061 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 33063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33064 vga.count_h_score_r_2
.sym 33067 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 33068 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33069 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 33074 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 33075 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33078 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33079 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 33080 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 33084 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 33085 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 33086 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 33087 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 33090 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 33091 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 33092 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33096 vga.vs_out
.sym 33103 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33104 vga.score_r[1]
.sym 33105 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33108 vga.score_r_pixels[1]
.sym 33109 vga.score_r_pixels[0]
.sym 33110 vga.count_h_score_r_1
.sym 33111 vga.count_h_score_r_2
.sym 33112 vga.count_v_SB_DFFESS_Q_E
.sym 33113 P1B9$SB_IO_OUT_$glb_clk
.sym 33114 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 33117 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33118 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 33119 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33120 P1B4$SB_IO_OUT
.sym 33121 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 33122 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33127 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 33131 vga.count_v_SB_DFFESS_Q_E
.sym 33133 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 33141 vga.score_r[1]
.sym 33142 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 33143 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 33144 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33147 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33148 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33149 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33156 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33158 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 33159 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 33161 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 33162 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 33163 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 33165 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 33166 vga.count_v_score_1
.sym 33167 vga.score_r[1]
.sym 33168 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33169 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 33170 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33171 vga.count_v_score_0
.sym 33172 P1A9$SB_IO_OUT
.sym 33174 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33175 vga.count_v_score_0
.sym 33176 vga.count_h_score_r_0
.sym 33179 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 33180 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 33182 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 33183 vga.count_v_score_4_SB_LUT4_I1_O
.sym 33185 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 33186 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 33187 vga.count_h_score_l_2
.sym 33189 vga.count_v_score_0
.sym 33190 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 33191 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 33192 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 33195 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 33196 P1A9$SB_IO_OUT
.sym 33201 vga.count_h_score_r_0
.sym 33202 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 33203 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 33204 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 33207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33208 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33209 vga.count_v_score_1
.sym 33210 vga.score_r[1]
.sym 33213 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 33214 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 33215 vga.count_h_score_l_2
.sym 33216 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 33219 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33220 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33221 vga.count_v_score_1
.sym 33222 vga.score_r[1]
.sym 33225 vga.count_v_score_0
.sym 33226 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 33227 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 33231 vga.count_v_score_0
.sym 33232 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33233 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 33234 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 33235 vga.count_v_score_4_SB_LUT4_I1_O
.sym 33236 P1B9$SB_IO_OUT_$glb_clk
.sym 33238 vga.count_h_score_l_1_SB_LUT4_I3_O[0]
.sym 33239 vga.count_h_score_l_2_SB_LUT4_I3_O[0]
.sym 33240 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 33241 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 33242 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 33243 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 33244 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 33245 vga.count_v_score_4_SB_LUT4_I1_O
.sym 33247 P1B4$SB_IO_OUT
.sym 33253 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 33254 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 33259 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 33268 P1B4$SB_IO_OUT
.sym 33269 vga.count_v_score_4_SB_LUT4_I1_O
.sym 33279 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 33280 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 33282 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 33283 vga.count_h_score_l_2_SB_LUT4_I3_O[1]
.sym 33285 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 33287 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33288 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33289 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 33290 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 33292 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 33293 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 33294 vga.count_v_score_0
.sym 33295 vga.count_h_score_l_1_SB_LUT4_I3_O[0]
.sym 33296 vga.count_h_score_l_2_SB_LUT4_I3_O[0]
.sym 33297 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 33299 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 33300 vga.count_h_score_l_0
.sym 33301 vga.count_h_score_l_1
.sym 33302 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 33303 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 33304 vga.count_h_score_l_1_SB_LUT4_I3_O[1]
.sym 33305 vga.count_v_score_1
.sym 33306 vga.count_v_score_4_SB_DFFE_Q_E
.sym 33307 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 33308 vga.count_v_score_2
.sym 33309 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33310 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 33312 vga.count_h_score_l_1_SB_LUT4_I3_O[0]
.sym 33313 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 33314 vga.count_h_score_l_1_SB_LUT4_I3_O[1]
.sym 33315 vga.count_h_score_l_0
.sym 33318 vga.count_h_score_l_2_SB_LUT4_I3_O[0]
.sym 33319 vga.count_h_score_l_2_SB_LUT4_I3_O[1]
.sym 33320 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 33321 vga.count_h_score_l_1
.sym 33324 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 33325 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 33326 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 33327 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33330 vga.count_v_score_1
.sym 33331 vga.count_v_score_0
.sym 33333 vga.count_v_score_2
.sym 33336 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 33337 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 33338 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 33339 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 33342 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 33343 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33344 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 33345 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 33348 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 33349 vga.count_v_score_1
.sym 33350 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 33351 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33354 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 33355 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 33356 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 33357 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33358 vga.count_v_score_4_SB_DFFE_Q_E
.sym 33359 P1B9$SB_IO_OUT_$glb_clk
.sym 33361 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 33362 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 33363 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 33364 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 33365 vga.count_v_score_2_SB_LUT4_I0_1_O[1]
.sym 33366 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 33367 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33368 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 33379 vga.count_v_score_1
.sym 33382 vga.ball_angle_SB_DFFESR_Q_E
.sym 33402 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 33404 vga.count_v_score_1
.sym 33406 vga.count_v_score_2_SB_LUT4_I0_O[1]
.sym 33413 vga.score_r[1]
.sym 33415 vga.count_v_score_2
.sym 33416 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 33419 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33421 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33425 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 33430 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 33431 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 33435 vga.score_r[1]
.sym 33436 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33438 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33441 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 33442 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 33443 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 33444 vga.count_v_score_1
.sym 33453 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 33454 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 33455 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 33456 vga.count_v_score_1
.sym 33459 vga.count_v_score_2
.sym 33460 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33461 vga.score_r[1]
.sym 33462 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33465 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 33466 vga.score_r[1]
.sym 33467 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 33471 vga.count_v_score_2_SB_LUT4_I0_O[1]
.sym 33472 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 33559 P1B4$SB_IO_OUT
.sym 33577 P1B4$SB_IO_OUT
.sym 33601 P1B4$SB_IO_OUT
.sym 33742 P1A9$SB_IO_OUT
.sym 33778 P1B4$SB_IO_OUT
.sym 34275 P1B4$SB_IO_OUT
.sym 34742 P1B4$SB_IO_OUT
.sym 34767 P1B4$SB_IO_OUT
.sym 35254 P1B4$SB_IO_OUT
.sym 35620 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 35746 P1B4$SB_IO_OUT
.sym 35747 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 35749 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 35750 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 35751 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 35762 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 35763 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 35767 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 35769 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 35770 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 35771 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 35778 vga.ball_motion_l
.sym 35780 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 35786 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 35788 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35790 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 35791 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 35792 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 35802 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 35804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35805 vga.ball_motion_l
.sym 35808 vga.ball_motion_l
.sym 35809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35815 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 35816 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 35817 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 35820 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 35822 vga.ball_motion_l
.sym 35823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35826 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 35827 vga.ball_motion_l
.sym 35829 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 35836 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 35837 P1B9$SB_IO_OUT_$glb_clk
.sym 35838 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 35840 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[8]
.sym 35852 $PACKER_VCC_NET
.sym 35863 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35864 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 35865 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 35871 $PACKER_VCC_NET
.sym 35872 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 35874 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[8]
.sym 35881 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 35893 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 35899 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 35900 $PACKER_VCC_NET
.sym 35901 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 35903 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 35904 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35906 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 35907 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 35908 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 35910 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 35912 $nextpnr_ICESTORM_LC_75$O
.sym 35915 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 35918 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 35920 $PACKER_VCC_NET
.sym 35921 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 35922 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 35924 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 35926 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 35928 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35930 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 35932 $PACKER_VCC_NET
.sym 35933 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 35936 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 35938 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 35939 $PACKER_VCC_NET
.sym 35942 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 35944 $PACKER_VCC_NET
.sym 35945 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 35948 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 35950 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 35951 $PACKER_VCC_NET
.sym 35954 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 35956 $PACKER_VCC_NET
.sym 35957 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 35965 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 35966 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 35967 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 35968 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 35969 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 35993 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35996 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 35997 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35998 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 36009 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36010 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36014 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36017 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36019 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 36020 $PACKER_VCC_NET
.sym 36021 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36023 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36026 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36027 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36028 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36029 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36031 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36032 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36033 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36034 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36035 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36037 $PACKER_VCC_NET
.sym 36038 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 36042 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36043 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36044 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36045 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36049 $PACKER_VCC_NET
.sym 36050 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36051 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36054 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36055 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36056 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36057 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36067 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36072 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36073 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36074 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36075 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36078 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36079 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36080 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36085 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 36086 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 36097 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 36100 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 36101 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 36102 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36103 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 36104 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36107 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36126 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36129 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36130 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 36131 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 36132 vga.ball_pos_v[1]
.sym 36133 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 36136 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36137 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36138 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36139 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 36140 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 36141 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36142 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36143 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36144 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36145 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36146 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36149 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36150 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36152 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36159 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36160 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36161 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36162 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 36177 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36178 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 36179 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36180 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36183 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36184 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 36185 vga.ball_pos_v[1]
.sym 36186 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36189 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36190 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36191 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36192 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36195 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36196 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36197 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36198 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36201 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36202 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 36203 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 36204 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36218 P1B4$SB_IO_OUT
.sym 36221 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36222 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 36223 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36228 vga.ball_pos_v[1]
.sym 36229 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 36230 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 36231 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36234 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 36235 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 36236 vga.ball_pos_v[1]
.sym 36238 P1B4$SB_IO_OUT
.sym 36239 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36240 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 36242 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 36243 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36250 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36258 $PACKER_VCC_NET
.sym 36259 $PACKER_VCC_NET
.sym 36260 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 36265 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36267 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36273 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36275 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 36276 vga.ball_pos_v[1]
.sym 36277 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36281 $nextpnr_ICESTORM_LC_4$O
.sym 36284 vga.ball_pos_v[1]
.sym 36287 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36289 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36290 $PACKER_VCC_NET
.sym 36293 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36295 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36296 $PACKER_VCC_NET
.sym 36297 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36299 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36301 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36302 $PACKER_VCC_NET
.sym 36303 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36305 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36307 $PACKER_VCC_NET
.sym 36308 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 36309 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36311 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36313 $PACKER_VCC_NET
.sym 36314 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36315 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36317 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36319 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 36320 $PACKER_VCC_NET
.sym 36321 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36323 $nextpnr_ICESTORM_LC_5$I3
.sym 36325 $PACKER_VCC_NET
.sym 36326 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36327 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36343 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36345 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36346 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36347 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36348 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36349 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36350 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36351 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 36352 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 36354 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36355 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 36356 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 36357 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 36358 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 36359 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 36363 $PACKER_VCC_NET
.sym 36364 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 36366 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 36367 $nextpnr_ICESTORM_LC_5$I3
.sym 36372 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36374 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 36375 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 36377 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 36378 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36379 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 36383 $PACKER_VCC_NET
.sym 36384 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36387 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 36388 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36391 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36392 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36393 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 36396 vga.ball_pos_v[1]
.sym 36397 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36398 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36399 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36403 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36408 $nextpnr_ICESTORM_LC_5$I3
.sym 36411 vga.ball_pos_v[1]
.sym 36412 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36413 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 36414 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36417 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 36418 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36419 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 36420 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36423 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 36424 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36425 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 36426 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36435 vga.ball_pos_v[1]
.sym 36436 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36438 $PACKER_VCC_NET
.sym 36447 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 36448 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36449 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36450 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36466 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36469 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36470 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36471 $PACKER_VCC_NET
.sym 36473 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36474 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36475 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36479 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36482 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36483 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36485 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36487 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 36489 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 36497 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36500 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36501 $PACKER_VCC_NET
.sym 36503 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36511 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 36517 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 36518 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36519 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 36522 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36523 $PACKER_VCC_NET
.sym 36527 $nextpnr_ICESTORM_LC_67$O
.sym 36529 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36533 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 36535 $PACKER_VCC_NET
.sym 36536 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36539 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 36541 $PACKER_VCC_NET
.sym 36542 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36543 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 36545 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 36547 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 36548 $PACKER_VCC_NET
.sym 36549 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 36551 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 36553 $PACKER_VCC_NET
.sym 36554 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 36555 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 36557 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 36559 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36560 $PACKER_VCC_NET
.sym 36561 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 36563 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 36565 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 36566 $PACKER_VCC_NET
.sym 36567 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 36569 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 36571 $PACKER_VCC_NET
.sym 36572 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36573 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 36593 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 36595 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36596 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36597 $PACKER_VCC_NET
.sym 36600 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36608 vga.count_v_score_4_SB_DFFE_Q_E
.sym 36613 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 36623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 36629 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36630 vga.ball_motion_l
.sym 36631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 36636 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36637 $PACKER_VCC_NET
.sym 36638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 36645 $PACKER_VCC_NET
.sym 36646 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 36648 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36649 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 36650 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 36652 $PACKER_VCC_NET
.sym 36653 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 36654 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 36656 $nextpnr_ICESTORM_LC_68$I3
.sym 36658 $PACKER_VCC_NET
.sym 36659 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36660 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 36666 $nextpnr_ICESTORM_LC_68$I3
.sym 36669 vga.ball_motion_l
.sym 36670 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 36677 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 36678 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 36681 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 36682 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36683 vga.ball_motion_l
.sym 36697 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36698 P1B9$SB_IO_OUT_$glb_clk
.sym 36699 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 36700 vga.count_v_paddle_r
.sym 36701 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36702 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 36703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 36704 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 36705 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36706 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36707 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36713 vga.ball_pos_v[1]
.sym 36719 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36720 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 36725 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36727 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 36732 vga.ball_pos_v[1]
.sym 36734 P1B4$SB_IO_OUT
.sym 36735 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36743 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36744 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36745 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36746 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36748 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36751 vga.ball_pos_v[1]
.sym 36753 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36755 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36758 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 36759 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 36760 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36761 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 36763 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 36766 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36768 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 36770 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 36773 vga.count_h_ball_SB_LUT4_I2_I1[1]
.sym 36775 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36776 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36779 vga.count_h_ball_SB_LUT4_I2_I1[2]
.sym 36781 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36782 vga.ball_pos_v[1]
.sym 36785 vga.count_h_ball_SB_LUT4_I2_I1[3]
.sym 36787 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 36788 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36791 vga.count_h_ball_SB_LUT4_I2_I1[4]
.sym 36793 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 36794 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36797 vga.count_h_ball_SB_LUT4_I2_I1[5]
.sym 36799 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36800 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 36803 vga.count_h_ball_SB_LUT4_I2_I1[6]
.sym 36805 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 36806 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36809 vga.count_h_ball_SB_LUT4_I2_I1[7]
.sym 36811 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36812 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 36815 vga.count_h_ball_SB_LUT4_I2_I1[8]
.sym 36817 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 36818 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36824 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 36825 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 36826 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 36827 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 36828 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 36829 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 36830 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 36837 vga.ball_pos_v[1]
.sym 36839 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 36840 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 36841 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 36842 vga.count_v_paddle_r
.sym 36844 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36845 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 36847 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36849 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36853 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36857 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 36859 vga.count_h_ball_SB_LUT4_I2_I1[8]
.sym 36864 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 36868 P2_7$SB_IO_IN
.sym 36869 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 36871 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 36872 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36873 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36874 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 36875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 36876 P2_7$SB_IO_IN
.sym 36879 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36880 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36886 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36887 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 36889 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 36891 vga.score_r[1]
.sym 36895 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 36896 vga.count_h_ball_SB_LUT4_I2_I1[9]
.sym 36898 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 36899 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36902 $nextpnr_ICESTORM_LC_61$I3
.sym 36904 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 36906 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36912 $nextpnr_ICESTORM_LC_61$I3
.sym 36915 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 36916 P2_7$SB_IO_IN
.sym 36917 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 36918 vga.score_r[1]
.sym 36921 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36922 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36923 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 36927 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 36928 P2_7$SB_IO_IN
.sym 36929 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 36930 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 36933 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36934 P2_7$SB_IO_IN
.sym 36935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 36936 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 36939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 36940 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 36941 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 36942 P2_7$SB_IO_IN
.sym 36944 P1B9$SB_IO_OUT_$glb_clk
.sym 36945 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 36946 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36947 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 36948 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 36949 vga.score_l[0]
.sym 36950 vga.score_l[1]
.sym 36951 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 36952 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 36953 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 36958 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 36960 $PACKER_VCC_NET
.sym 36963 $PACKER_VCC_NET
.sym 36965 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36966 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36967 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 36971 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36972 P1B4$SB_IO_OUT
.sym 36975 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 36990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 36995 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 36996 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 36997 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36998 vga.score_r[1]
.sym 36999 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37000 vga.red_SB_DFFSR_Q_R
.sym 37001 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 37002 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 37003 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 37009 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 37011 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 37014 P2_7$SB_IO_IN
.sym 37019 $nextpnr_ICESTORM_LC_10$O
.sym 37021 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 37025 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 37027 vga.score_r[1]
.sym 37032 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 37033 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 37034 P2_7$SB_IO_IN
.sym 37035 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 37039 vga.score_r[1]
.sym 37040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 37041 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 37044 vga.score_r[1]
.sym 37047 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 37050 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 37051 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 37053 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 37057 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 37058 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 37059 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 37062 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 37065 P2_7$SB_IO_IN
.sym 37067 P1B9$SB_IO_OUT_$glb_clk
.sym 37068 vga.red_SB_DFFSR_Q_R
.sym 37069 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 37070 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 37071 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 37072 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 37073 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37074 vga.count_v_score_3
.sym 37075 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 37076 vga.count_v_score_4
.sym 37081 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 37082 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 37083 P1B4$SB_IO_OUT
.sym 37084 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 37085 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 37087 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 37089 $PACKER_VCC_NET
.sym 37090 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 37092 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37095 vga.score_l[0]
.sym 37097 vga.score_l[1]
.sym 37099 P1B8$SB_IO_OUT
.sym 37100 P1B4$SB_IO_OUT
.sym 37101 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37111 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 37112 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 37113 vga.score_l[0]
.sym 37116 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37117 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 37119 vga.count_v_score_1
.sym 37120 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 37121 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 37122 vga.score_l[1]
.sym 37123 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 37124 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 37125 vga.count_v_score_0
.sym 37128 vga.count_v_score_4_SB_LUT4_I1_O
.sym 37129 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 37130 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 37133 vga.count_v_score_4
.sym 37137 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 37139 vga.count_v_score_3
.sym 37140 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 37141 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37143 vga.count_v_score_0
.sym 37144 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 37145 vga.count_v_score_1
.sym 37146 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 37149 vga.score_l[0]
.sym 37150 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 37151 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 37152 vga.count_v_score_0
.sym 37155 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 37156 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 37157 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 37161 vga.score_l[0]
.sym 37162 vga.count_v_score_0
.sym 37163 vga.score_l[1]
.sym 37164 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37167 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37168 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 37169 vga.count_v_score_1
.sym 37174 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37175 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 37176 vga.count_v_score_0
.sym 37179 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 37180 vga.score_l[0]
.sym 37181 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37182 vga.score_l[1]
.sym 37185 vga.count_v_score_4
.sym 37186 vga.count_v_score_3
.sym 37188 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 37189 vga.count_v_score_4_SB_LUT4_I1_O
.sym 37190 P1B9$SB_IO_OUT_$glb_clk
.sym 37194 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 37199 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37204 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37206 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 37208 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 37209 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 37212 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37213 vga.count_v_score_4_SB_DFFE_Q_E
.sym 37217 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 37233 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 37238 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37245 vga.count_v_score_2_SB_LUT4_I0_1_O[1]
.sym 37246 vga.count_v_score_3
.sym 37252 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 37254 vga.count_v_score_2
.sym 37255 vga.score_l[0]
.sym 37256 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37257 vga.score_l[1]
.sym 37258 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37259 vga.count_v_score_1
.sym 37261 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37262 vga.count_v_score_2
.sym 37264 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 37268 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 37269 vga.count_v_score_2_SB_LUT4_I0_1_O[1]
.sym 37272 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37273 vga.score_l[0]
.sym 37274 vga.score_l[1]
.sym 37275 vga.count_v_score_2
.sym 37278 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 37279 vga.count_v_score_1
.sym 37280 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37281 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37284 vga.score_l[1]
.sym 37286 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37290 vga.count_v_score_2
.sym 37291 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 37292 vga.score_l[0]
.sym 37293 vga.score_l[1]
.sym 37298 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 37299 vga.score_l[0]
.sym 37302 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 37303 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37304 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37310 vga.count_v_score_2
.sym 37311 vga.count_v_score_3
.sym 37324 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 37354 P1B7$SB_IO_OUT
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37376 P1B4$SB_IO_OUT
.sym 37380 P1B7$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37413 P1A9$SB_IO_OUT
.sym 37414 P1B4$SB_IO_OUT
.sym 39592 $PACKER_VCC_NET
.sym 39600 $PACKER_VCC_NET
.sym 39606 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 39607 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 39609 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 39610 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 39612 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 39613 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 39614 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 39618 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 39620 $nextpnr_ICESTORM_LC_0$O
.sym 39622 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 39626 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 39628 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 39632 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 39634 $PACKER_VCC_NET
.sym 39635 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 39638 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 39640 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 39644 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[4]
.sym 39646 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 39647 $PACKER_VCC_NET
.sym 39650 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[5]
.sym 39653 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 39656 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[6]
.sym 39658 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 39662 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[7]
.sym 39665 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 39695 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 39701 $PACKER_VCC_NET
.sym 39703 $PACKER_VCC_NET
.sym 39704 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39705 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39706 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[7]
.sym 39735 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 39743 $nextpnr_ICESTORM_LC_1$I3
.sym 39745 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 39753 $nextpnr_ICESTORM_LC_1$I3
.sym 39795 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 39796 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 39797 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 39798 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 39799 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 39800 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 39819 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39823 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 39825 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 39837 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 39839 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 39840 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39842 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39846 $PACKER_VCC_NET
.sym 39847 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39848 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 39849 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 39851 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 39852 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 39855 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 39857 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 39862 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 39863 $PACKER_VCC_NET
.sym 39864 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39866 $nextpnr_ICESTORM_LC_84$O
.sym 39868 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 39872 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 39874 $PACKER_VCC_NET
.sym 39875 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 39878 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 39880 $PACKER_VCC_NET
.sym 39881 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 39884 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 39887 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 39888 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 39890 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[4]
.sym 39892 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 39894 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39896 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[5]
.sym 39899 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 39900 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39902 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[6]
.sym 39904 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 39905 $PACKER_VCC_NET
.sym 39906 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39908 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 39911 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 39912 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39916 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 39917 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 39918 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 39931 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 39932 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 39950 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39952 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 39967 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[8]
.sym 39969 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39973 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 39980 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 39984 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 39989 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 39992 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 39993 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39996 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 39997 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 39998 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[8]
.sym 39999 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 40040 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 40042 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40046 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 40052 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40061 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40063 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40081 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40083 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 40084 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40085 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40086 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40087 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40088 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40091 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40092 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40096 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 40101 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 40103 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 40105 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 40107 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 40109 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 40111 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 40112 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40114 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40115 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40118 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 40120 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 40121 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 40124 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40126 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40127 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 40130 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 40132 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 40133 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40136 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 40138 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40139 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 40142 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 40144 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 40145 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40148 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 40150 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 40151 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40154 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 40156 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40157 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 40163 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40165 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40166 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40167 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40168 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40169 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40176 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 40177 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40179 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 40180 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40187 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40188 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40193 $PACKER_VCC_NET
.sym 40194 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40198 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 40206 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40228 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 40230 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 40232 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40235 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 40237 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40238 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 40241 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 40243 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 40247 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 40250 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40253 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 40255 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40259 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 40262 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40265 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 40267 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40271 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 40274 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40277 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 40279 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40285 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40305 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40311 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40313 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40315 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40316 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40317 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 40319 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40320 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40321 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 40344 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40358 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 40361 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40364 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 40366 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40370 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 40373 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40376 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 40378 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40382 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 40385 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40388 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 40390 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40394 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 40397 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40400 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 40402 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40420 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 40424 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[31]
.sym 40425 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40427 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40436 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40440 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 40441 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40442 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40444 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 40451 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40481 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 40484 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40487 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 40489 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40493 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 40496 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40499 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 40501 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40505 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 40508 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40511 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 40513 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40517 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 40520 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40523 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 40525 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 40546 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 40551 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 40552 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40554 $PACKER_VCC_NET
.sym 40556 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40559 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40561 P2_7$SB_IO_IN
.sym 40562 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 40565 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40566 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 40573 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 40576 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40577 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 40579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40581 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 40582 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40583 vga.count_v_score_4_SB_DFFE_Q_E
.sym 40585 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40586 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40587 vga.ball_pos_v[1]
.sym 40588 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40590 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40592 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40594 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40596 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40597 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40598 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 40599 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 40600 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 40602 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40605 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40606 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40607 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40608 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 40612 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 40613 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 40617 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40618 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40619 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40624 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40625 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 40626 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 40629 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 40630 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 40635 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 40637 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 40641 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40642 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40643 vga.ball_pos_v[1]
.sym 40644 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40648 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40649 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40650 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40651 vga.count_v_score_4_SB_DFFE_Q_E
.sym 40652 P1B9$SB_IO_OUT_$glb_clk
.sym 40654 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 40656 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 40657 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 40658 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 40659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40660 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 40661 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40667 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 40671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 40672 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 40675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40679 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40680 $PACKER_VCC_NET
.sym 40681 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40684 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 40685 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40686 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40688 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 40689 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 40697 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40699 vga.ball_pos_v[1]
.sym 40707 vga.ball_pos_v[1]
.sym 40708 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 40712 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40714 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40716 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40719 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40726 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40727 $nextpnr_ICESTORM_LC_76$O
.sym 40729 vga.ball_pos_v[1]
.sym 40733 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 40736 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40737 vga.ball_pos_v[1]
.sym 40739 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 40742 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 40743 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 40745 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 40748 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40749 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 40751 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 40753 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40755 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 40757 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 40760 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40761 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 40763 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 40766 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40767 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 40769 $nextpnr_ICESTORM_LC_77$I3
.sym 40771 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40773 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 40792 vga.paddle_r_pos_v[4]
.sym 40796 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40798 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40802 P2_7$SB_IO_IN
.sym 40803 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40804 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40805 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 40806 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40808 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40809 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 40810 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40811 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40812 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 40813 $nextpnr_ICESTORM_LC_77$I3
.sym 40819 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40820 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 40821 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40823 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 40824 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 40826 P2_7$SB_IO_IN
.sym 40827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 40828 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 40829 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 40830 vga.score_l[1]
.sym 40831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 40832 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 40833 P2_7$SB_IO_IN
.sym 40835 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 40837 vga.score_l[0]
.sym 40840 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 40841 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 40847 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 40849 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40854 $nextpnr_ICESTORM_LC_77$I3
.sym 40857 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40858 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 40859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 40860 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 40863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 40864 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 40865 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 40866 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 40869 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40870 P2_7$SB_IO_IN
.sym 40871 vga.score_l[0]
.sym 40872 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40875 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40876 vga.score_l[1]
.sym 40877 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 40878 P2_7$SB_IO_IN
.sym 40881 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 40882 P2_7$SB_IO_IN
.sym 40883 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 40884 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 40887 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40888 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 40889 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 40890 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40893 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 40894 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 40896 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40899 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 40901 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40902 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40904 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40905 vga.ball_angle_SB_DFFESR_Q_E
.sym 40906 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40907 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40921 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 40923 vga.ball_pos_v[1]
.sym 40942 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 40943 vga.count_v_score_4_SB_DFFE_Q_E
.sym 40944 vga.score_l[0]
.sym 40946 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40947 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 40948 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40952 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40953 vga.score_l[1]
.sym 40954 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40955 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 40956 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40962 P2_7$SB_IO_IN
.sym 40965 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 40966 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40968 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40969 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40971 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40974 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40975 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40976 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40977 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40980 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 40983 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40986 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40987 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40988 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 40989 P2_7$SB_IO_IN
.sym 40992 vga.score_l[1]
.sym 40994 vga.score_l[0]
.sym 40999 vga.score_l[1]
.sym 41001 vga.score_l[0]
.sym 41004 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41005 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 41006 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 41007 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 41011 P2_7$SB_IO_IN
.sym 41012 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 41016 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 41017 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 41018 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 41019 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 41020 vga.count_v_score_4_SB_DFFE_Q_E
.sym 41021 P1B9$SB_IO_OUT_$glb_clk
.sym 41024 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 41035 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 41044 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 41053 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 41070 vga.score_l[0]
.sym 41072 vga.score_l[1]
.sym 41075 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 41076 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 41096 $nextpnr_ICESTORM_LC_89$O
.sym 41099 vga.score_l[0]
.sym 41102 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 41105 vga.score_l[1]
.sym 41109 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 41110 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 41112 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 41139 vga.score_l[1]
.sym 41140 vga.score_l[0]
.sym 41141 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 41159 P1B4$SB_IO_OUT
.sym 41161 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41206 P1B4$SB_IO_OUT
.sym 41207 P1B8$SB_IO_OUT
.sym 43536 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43632 P2_10$SB_IO_IN
.sym 43649 vga.paddle_r_pos_v[3]
.sym 43651 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 43652 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43653 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 43655 vga.paddle_r_pos_v[6]
.sym 43658 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 43659 vga.paddle_r_pos_v[7]
.sym 43668 $PACKER_VCC_NET
.sym 43672 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 43675 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 43676 $PACKER_VCC_NET
.sym 43677 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 43679 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43687 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 43690 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 43692 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 43696 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43697 $nextpnr_ICESTORM_LC_8$O
.sym 43700 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43703 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 43705 $PACKER_VCC_NET
.sym 43706 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 43709 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 43711 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43712 $PACKER_VCC_NET
.sym 43713 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 43715 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 43717 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 43718 $PACKER_VCC_NET
.sym 43719 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 43721 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 43723 $PACKER_VCC_NET
.sym 43724 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 43725 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 43727 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 43729 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 43730 $PACKER_VCC_NET
.sym 43731 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 43733 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 43735 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 43736 $PACKER_VCC_NET
.sym 43737 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 43739 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 43741 $PACKER_VCC_NET
.sym 43742 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 43743 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 43749 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43750 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43751 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[2]
.sym 43752 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[3]
.sym 43753 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 43754 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 43773 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 43774 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 43776 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 43777 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 43781 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43782 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43783 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 43790 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 43802 $PACKER_VCC_NET
.sym 43803 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 43820 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 43822 $PACKER_VCC_NET
.sym 43823 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 43824 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 43826 $nextpnr_ICESTORM_LC_9$I3
.sym 43828 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 43829 $PACKER_VCC_NET
.sym 43830 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 43836 $nextpnr_ICESTORM_LC_9$I3
.sym 43870 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 43871 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 43884 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 43885 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43888 $PACKER_VCC_NET
.sym 43890 $PACKER_VCC_NET
.sym 43900 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 43901 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43912 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 43915 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 43917 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43925 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 43929 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43930 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 43934 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 43936 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 43937 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43938 $PACKER_VCC_NET
.sym 43942 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43950 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 43951 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43952 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 43953 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43962 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 43963 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 43964 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 43965 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 43986 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43987 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43989 $PACKER_VCC_NET
.sym 43990 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 43991 P1B9$SB_IO_OUT_$glb_clk
.sym 43992 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 44005 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44008 vga.paddle_r_pos_v[7]
.sym 44010 vga.paddle_r_pos_v[6]
.sym 44011 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44013 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44014 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44015 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44016 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 44018 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44019 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44020 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44022 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44023 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44024 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44025 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44028 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44034 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44037 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44038 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44040 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44041 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44043 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44045 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44047 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44050 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44051 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44052 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44053 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 44055 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44056 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44057 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44058 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44060 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44061 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44062 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44063 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44064 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44065 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44066 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44068 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44069 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44072 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44074 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44075 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 44076 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44078 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44080 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44081 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44084 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 44086 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44087 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44088 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44090 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 44092 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44093 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44094 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44096 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 44098 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44099 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44100 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44102 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 44104 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44105 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44106 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44108 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 44110 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44111 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44112 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44131 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44132 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44133 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 44138 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44142 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44143 vga.paddle_r_pos_v[7]
.sym 44144 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44146 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 44148 vga.paddle_r_pos_v[3]
.sym 44149 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44150 vga.paddle_r_pos_v[8]
.sym 44151 vga.paddle_r_pos_v[6]
.sym 44152 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 44165 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44169 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44179 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44182 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44189 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 44191 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44192 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44193 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44195 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 44197 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44201 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 44204 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44207 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 44209 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44213 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 44216 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44219 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 44221 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44225 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 44228 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44231 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 44233 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44251 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44253 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 44254 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44256 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 44272 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44274 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44275 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 44286 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44312 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 44315 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44318 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 44320 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44324 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 44327 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44330 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 44332 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44336 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 44339 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44342 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 44344 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44348 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 44351 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44354 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 44356 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44374 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44377 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44378 $PACKER_VCC_NET
.sym 44379 $PACKER_VCC_NET
.sym 44380 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44381 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 44382 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44385 $PACKER_VCC_NET
.sym 44390 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44398 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 44430 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44435 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 44438 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44441 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 44443 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44447 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 44450 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44453 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 44455 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44459 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 44462 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44465 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 44467 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44471 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 44474 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44477 $nextpnr_ICESTORM_LC_40$I3
.sym 44479 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44485 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 44486 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 44487 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 44488 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 44489 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 44490 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 44491 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 44492 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44497 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44499 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44500 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44501 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44504 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44509 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44511 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44512 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44513 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44514 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44515 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44516 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44517 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44519 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 44521 $nextpnr_ICESTORM_LC_40$I3
.sym 44526 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44527 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44531 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44532 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44534 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44536 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44537 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 44539 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 44540 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 44542 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 44545 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 44546 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 44547 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 44548 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44549 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44550 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44551 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 44552 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 44553 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 44554 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44555 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44556 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 44557 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 44562 $nextpnr_ICESTORM_LC_40$I3
.sym 44566 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 44567 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44572 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44577 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 44578 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 44579 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44580 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 44583 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 44584 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 44585 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 44586 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 44589 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44590 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44591 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44592 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 44595 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 44596 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 44597 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 44598 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 44601 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44602 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44604 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44609 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 44610 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44611 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 44612 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 44613 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44614 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44615 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 44621 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44623 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44624 vga.paddle_l_pos_v[4]
.sym 44627 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 44629 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44631 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44637 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44639 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44640 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44641 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44649 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 44651 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44652 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44653 vga.ball_pos_v[1]
.sym 44657 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44659 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44666 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44667 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44679 $PACKER_VCC_NET
.sym 44681 $nextpnr_ICESTORM_LC_6$O
.sym 44683 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44687 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44689 vga.ball_pos_v[1]
.sym 44693 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 44695 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44699 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44701 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44705 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 44708 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44711 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44713 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 44714 $PACKER_VCC_NET
.sym 44717 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44719 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44723 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 44726 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44731 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44732 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 44733 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44734 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 44735 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44736 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 44737 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 44738 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44743 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 44744 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 44745 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44747 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44750 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44752 P2_7$SB_IO_IN
.sym 44767 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 44775 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44778 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44779 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 44780 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44782 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44785 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44786 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44787 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44788 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44789 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44790 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 44797 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 44798 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44799 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44800 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44801 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44802 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44804 $nextpnr_ICESTORM_LC_7$I3
.sym 44806 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44814 $nextpnr_ICESTORM_LC_7$I3
.sym 44817 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44818 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44820 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44829 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44830 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44831 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44832 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44835 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 44836 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 44837 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44838 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 44841 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44842 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44843 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44844 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44847 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44848 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44849 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44850 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44855 vga.ball_angle[1]
.sym 44856 vga.ball_angle[2]
.sym 44857 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44860 vga.ball_angle[0]
.sym 44870 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44871 $PACKER_VCC_NET
.sym 44873 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44874 vga.count_v_score_4_SB_LUT4_I1_O
.sym 44877 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44906 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44907 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44911 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44916 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44934 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44935 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44936 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44937 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44986 vga.ball_angle[0]
.sym 44987 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 44991 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 44994 P2_7$SB_IO_IN
.sym 44998 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 45003 vga.ball_angle_SB_DFFESR_Q_E
.sym 47485 vga.paddle_r_pos_v[4]
.sym 47490 vga.paddle_r_pos_v[5]
.sym 47595 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 47610 $PACKER_VCC_NET
.sym 47620 $PACKER_VCC_NET
.sym 47622 vga.paddle_r_pos_v[6]
.sym 47626 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47627 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47628 $PACKER_VCC_NET
.sym 47630 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47631 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[2]
.sym 47632 vga.paddle_r_pos_v[3]
.sym 47634 vga.paddle_r_pos_v[7]
.sym 47637 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47638 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47641 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47645 vga.paddle_r_pos_v[4]
.sym 47646 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47648 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[3]
.sym 47650 vga.paddle_r_pos_v[5]
.sym 47651 $nextpnr_ICESTORM_LC_47$O
.sym 47654 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47657 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[2]
.sym 47660 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[3]
.sym 47665 $PACKER_VCC_NET
.sym 47666 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47667 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47669 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[4]
.sym 47671 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47673 vga.paddle_r_pos_v[3]
.sym 47675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[5]
.sym 47677 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[2]
.sym 47678 $PACKER_VCC_NET
.sym 47679 vga.paddle_r_pos_v[4]
.sym 47681 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[6]
.sym 47683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[3]
.sym 47685 vga.paddle_r_pos_v[5]
.sym 47687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[7]
.sym 47690 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47691 vga.paddle_r_pos_v[6]
.sym 47693 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 47696 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47697 vga.paddle_r_pos_v[7]
.sym 47708 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47715 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47725 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47729 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 47730 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 47737 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 47745 vga.paddle_r_pos_v[8]
.sym 47766 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 47774 $nextpnr_ICESTORM_LC_48$I3
.sym 47776 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 47778 vga.paddle_r_pos_v[8]
.sym 47784 $nextpnr_ICESTORM_LC_48$I3
.sym 47826 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47827 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47828 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 47829 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 47830 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 47831 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47839 vga.paddle_r_pos_v[8]
.sym 47840 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 47841 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47842 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 47845 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 47846 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 47849 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 47853 vga.ball_pos_v[1]
.sym 47854 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 47855 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 47866 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47868 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47869 vga.ball_pos_v[1]
.sym 47870 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 47877 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47879 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 47880 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47881 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47885 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47887 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47889 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 47890 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 47892 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47893 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47895 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47896 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47897 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47899 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47900 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47903 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47905 vga.ball_pos_v[1]
.sym 47906 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47909 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 47911 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47912 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47915 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 47917 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47918 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47921 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 47923 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47924 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47927 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 47929 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 47930 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 47933 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 47935 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 47936 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47939 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 47941 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47942 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 47947 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 47948 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 47950 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 47951 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47962 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 47964 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 47968 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 47969 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47970 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 47971 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 47972 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47973 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47974 vga.paddle_r_pos_v[5]
.sym 47976 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47981 vga.paddle_r_pos_v[4]
.sym 47982 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47983 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 47988 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 47991 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48011 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48020 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 48022 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48023 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 48026 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 48029 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48032 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 48034 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48038 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 48041 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48044 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 48046 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48050 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 48053 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48056 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 48058 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48062 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 48065 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48072 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48073 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48074 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48075 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48076 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48077 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48083 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48091 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 48097 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48098 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48099 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48100 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48105 $PACKER_VCC_NET
.sym 48106 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 48134 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48143 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 48145 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48149 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 48152 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48155 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 48157 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48161 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 48164 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48167 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 48169 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48173 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 48176 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48179 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 48181 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48185 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 48188 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48193 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48194 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48196 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48197 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 48198 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48199 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48206 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48207 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 48208 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48209 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48210 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48213 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48216 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48220 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48222 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 48226 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48227 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48228 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48229 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 48241 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48266 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 48268 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48272 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 48275 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48278 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 48280 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48284 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 48287 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48290 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 48292 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48296 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 48299 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48302 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 48304 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48308 $nextpnr_ICESTORM_LC_39$I3
.sym 48311 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 48318 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 48319 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 48320 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 48321 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 48322 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 48323 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 48328 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48330 vga.paddle_r_pos_v[6]
.sym 48332 vga.paddle_r_pos_v[7]
.sym 48333 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48334 vga.paddle_r_pos_v[3]
.sym 48336 vga.paddle_r_pos_v[8]
.sym 48337 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 48340 vga.ball_pos_v[1]
.sym 48341 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48342 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 48343 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 48344 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48345 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 48347 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 48349 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48352 $nextpnr_ICESTORM_LC_39$I3
.sym 48357 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48358 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48360 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 48361 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48362 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48364 vga.paddle_l_pos_v[4]
.sym 48366 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48367 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48368 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48369 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48370 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48371 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48372 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48373 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48374 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48376 vga.paddle_r_pos_v[4]
.sym 48378 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48379 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 48380 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48382 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 48384 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 48385 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48387 $PACKER_VCC_NET
.sym 48388 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 48389 $nextpnr_ICESTORM_LC_39$COUT
.sym 48391 $PACKER_VCC_NET
.sym 48393 $nextpnr_ICESTORM_LC_39$I3
.sym 48396 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48397 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48399 $nextpnr_ICESTORM_LC_39$COUT
.sym 48402 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 48403 vga.paddle_r_pos_v[4]
.sym 48404 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 48405 vga.paddle_l_pos_v[4]
.sym 48408 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48409 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 48410 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48411 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 48414 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48415 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48416 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 48420 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 48421 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 48422 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48423 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48426 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48427 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48428 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48429 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48432 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48433 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48434 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48435 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48439 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 48440 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48441 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 48442 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 48443 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48444 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48445 vga.ball_pos_v[1]
.sym 48446 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 48451 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 48452 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48453 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48454 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 48458 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48460 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48461 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48462 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48464 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 48465 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48466 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48468 vga.ball_pos_v[1]
.sym 48469 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48472 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48482 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48487 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48491 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48495 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48497 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48499 $PACKER_VCC_NET
.sym 48500 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48505 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48507 $PACKER_VCC_NET
.sym 48509 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48510 vga.ball_pos_v[1]
.sym 48512 $nextpnr_ICESTORM_LC_82$O
.sym 48514 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48518 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48520 $PACKER_VCC_NET
.sym 48521 vga.ball_pos_v[1]
.sym 48522 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48524 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 48526 $PACKER_VCC_NET
.sym 48527 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48528 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48530 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 48532 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48533 $PACKER_VCC_NET
.sym 48534 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 48536 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 48538 $PACKER_VCC_NET
.sym 48539 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48540 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 48542 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 48544 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48545 $PACKER_VCC_NET
.sym 48546 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 48548 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 48550 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48551 $PACKER_VCC_NET
.sym 48552 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 48554 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 48556 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48557 $PACKER_VCC_NET
.sym 48558 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 48562 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 48563 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48564 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 48565 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48566 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 48567 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 48568 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48569 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48583 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48587 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 48592 vga.paddle_l_pos_v[5]
.sym 48595 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48598 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 48604 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48605 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48606 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48607 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48608 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 48609 vga.ball_pos_v[1]
.sym 48610 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48612 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48613 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48615 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48616 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48617 $PACKER_VCC_NET
.sym 48618 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48619 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48622 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 48623 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 48624 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 48628 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48629 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48633 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 48637 $PACKER_VCC_NET
.sym 48638 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48639 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 48642 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48644 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48648 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 48649 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 48651 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48654 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 48655 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48656 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48657 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48660 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48661 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 48663 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48667 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48668 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48672 vga.ball_pos_v[1]
.sym 48673 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48674 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48675 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 48678 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48679 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48680 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 48681 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48682 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 48683 P1B9$SB_IO_OUT_$glb_clk
.sym 48684 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 48685 vga.ball_angle[3]
.sym 48686 $PACKER_GND_NET
.sym 48687 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 48688 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48690 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48691 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 48698 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48703 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48707 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48719 $PACKER_VCC_NET
.sym 48726 $PACKER_VCC_NET
.sym 48727 vga.ball_angle[1]
.sym 48732 vga.ball_angle[0]
.sym 48736 vga.ball_angle[2]
.sym 48744 vga.ball_angle_SB_DFFESR_Q_E
.sym 48758 $nextpnr_ICESTORM_LC_86$O
.sym 48761 vga.ball_angle[0]
.sym 48764 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 48766 $PACKER_VCC_NET
.sym 48767 vga.ball_angle[1]
.sym 48768 vga.ball_angle[0]
.sym 48770 $nextpnr_ICESTORM_LC_87$I3
.sym 48772 vga.ball_angle[2]
.sym 48774 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 48780 $nextpnr_ICESTORM_LC_87$I3
.sym 48797 vga.ball_angle[0]
.sym 48805 vga.ball_angle_SB_DFFESR_Q_E
.sym 48806 P1B9$SB_IO_OUT_$glb_clk
.sym 48807 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 48810 P1B9$SB_IO_OUT
.sym 48816 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48818 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 48820 vga.ball_angle[1]
.sym 48822 vga.ball_angle[2]
.sym 48825 $PACKER_GND_NET
.sym 48835 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 51416 vga.right_down_1d
.sym 51426 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 51433 vga.paddle_r_pos_v[3]
.sym 51435 vga.paddle_r_pos_v[8]
.sym 51436 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51437 vga.paddle_r_pos_v[5]
.sym 51440 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51441 vga.paddle_r_pos_v[5]
.sym 51443 vga.paddle_r_pos_v[4]
.sym 51533 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51535 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51539 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 51547 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51552 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 51556 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51557 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51560 vga.paddle_r_pos_v[7]
.sym 51563 vga.paddle_r_pos_v[6]
.sym 51565 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51577 $PACKER_VCC_NET
.sym 51581 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51592 vga.paddle_r_pos_v[6]
.sym 51593 vga.paddle_r_pos_v[3]
.sym 51595 vga.paddle_r_pos_v[8]
.sym 51597 vga.paddle_r_pos_v[5]
.sym 51600 vga.paddle_r_pos_v[7]
.sym 51603 vga.paddle_r_pos_v[4]
.sym 51605 $nextpnr_ICESTORM_LC_69$O
.sym 51607 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51611 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 51613 vga.paddle_r_pos_v[3]
.sym 51617 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 51619 vga.paddle_r_pos_v[4]
.sym 51620 $PACKER_VCC_NET
.sym 51623 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 51625 $PACKER_VCC_NET
.sym 51626 vga.paddle_r_pos_v[5]
.sym 51629 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 51631 vga.paddle_r_pos_v[6]
.sym 51635 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 51637 vga.paddle_r_pos_v[7]
.sym 51641 $nextpnr_ICESTORM_LC_70$I3
.sym 51644 vga.paddle_r_pos_v[8]
.sym 51651 $nextpnr_ICESTORM_LC_70$I3
.sym 51655 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 51670 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 51671 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51672 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51673 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51674 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51676 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51677 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 51678 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51680 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 51682 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51685 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51687 $PACKER_VCC_NET
.sym 51699 $PACKER_VCC_NET
.sym 51705 vga.paddle_r_pos_v[3]
.sym 51707 $PACKER_VCC_NET
.sym 51709 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51713 vga.paddle_r_pos_v[5]
.sym 51715 vga.paddle_r_pos_v[4]
.sym 51717 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51719 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51720 vga.paddle_r_pos_v[7]
.sym 51723 vga.paddle_r_pos_v[6]
.sym 51728 $nextpnr_ICESTORM_LC_37$O
.sym 51730 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51734 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51736 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51737 $PACKER_VCC_NET
.sym 51740 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51742 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51743 $PACKER_VCC_NET
.sym 51744 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51746 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51748 vga.paddle_r_pos_v[3]
.sym 51749 $PACKER_VCC_NET
.sym 51750 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51752 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51754 vga.paddle_r_pos_v[4]
.sym 51755 $PACKER_VCC_NET
.sym 51756 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51758 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51760 $PACKER_VCC_NET
.sym 51761 vga.paddle_r_pos_v[5]
.sym 51762 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51764 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51766 $PACKER_VCC_NET
.sym 51767 vga.paddle_r_pos_v[6]
.sym 51768 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51770 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51772 $PACKER_VCC_NET
.sym 51773 vga.paddle_r_pos_v[7]
.sym 51774 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51792 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51793 $PACKER_VCC_NET
.sym 51801 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 51802 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 51803 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51804 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 51805 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 51806 vga.ball_pos_v[1]
.sym 51807 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 51808 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51809 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 51810 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 51811 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 51812 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51813 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 51814 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51829 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 51830 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 51831 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51835 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51836 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51839 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51840 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 51841 vga.paddle_r_pos_v[8]
.sym 51846 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 51847 $PACKER_VCC_NET
.sym 51853 $PACKER_VCC_NET
.sym 51854 vga.paddle_r_pos_v[8]
.sym 51855 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51858 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51859 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51870 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51871 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 51872 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 51873 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51877 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51878 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 51879 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 51898 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 51899 P1B9$SB_IO_OUT_$glb_clk
.sym 51900 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 51918 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 51920 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51922 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51923 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51925 vga.paddle_r_pos_v[3]
.sym 51926 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51927 vga.paddle_r_pos_v[8]
.sym 51928 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51929 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51930 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51931 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 51933 vga.paddle_r_pos_v[5]
.sym 51934 vga.paddle_l_pos_v[7]
.sym 51935 vga.paddle_r_pos_v[4]
.sym 51936 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51959 $PACKER_VCC_NET
.sym 51960 vga.paddle_r_pos_v[5]
.sym 51961 vga.paddle_r_pos_v[4]
.sym 51963 vga.paddle_r_pos_v[7]
.sym 51964 vga.paddle_r_pos_v[3]
.sym 51967 vga.paddle_r_pos_v[6]
.sym 51969 $PACKER_VCC_NET
.sym 51970 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51973 vga.paddle_r_pos_v[8]
.sym 51974 $nextpnr_ICESTORM_LC_31$O
.sym 51976 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51980 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51982 vga.paddle_r_pos_v[3]
.sym 51983 $PACKER_VCC_NET
.sym 51986 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51988 vga.paddle_r_pos_v[4]
.sym 51990 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51992 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51994 vga.paddle_r_pos_v[5]
.sym 51995 $PACKER_VCC_NET
.sym 51996 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51998 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 52000 $PACKER_VCC_NET
.sym 52001 vga.paddle_r_pos_v[6]
.sym 52002 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 52004 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 52006 $PACKER_VCC_NET
.sym 52007 vga.paddle_r_pos_v[7]
.sym 52008 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 52010 $nextpnr_ICESTORM_LC_32$I3
.sym 52012 $PACKER_VCC_NET
.sym 52013 vga.paddle_r_pos_v[8]
.sym 52014 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 52016 $nextpnr_ICESTORM_LC_32$COUT
.sym 52019 $PACKER_VCC_NET
.sym 52020 $nextpnr_ICESTORM_LC_32$I3
.sym 52024 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[31]
.sym 52025 vga.paddle_r_pos_v[6]
.sym 52026 vga.paddle_r_pos_v[5]
.sym 52027 vga.paddle_r_pos_v[4]
.sym 52028 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52029 vga.paddle_r_pos_v[7]
.sym 52030 vga.paddle_r_pos_v[3]
.sym 52031 vga.paddle_r_pos_v[8]
.sym 52037 vga.ball_pos_v[1]
.sym 52038 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52044 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52047 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 52048 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 52049 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52051 vga.paddle_r_pos_v[7]
.sym 52052 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52055 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52056 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 52057 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[31]
.sym 52059 vga.paddle_r_pos_v[6]
.sym 52060 $nextpnr_ICESTORM_LC_32$COUT
.sym 52067 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52070 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 52071 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52072 $PACKER_VCC_NET
.sym 52074 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52077 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52078 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52083 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 52085 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52086 vga.paddle_r_pos_v[7]
.sym 52087 vga.paddle_r_pos_v[3]
.sym 52089 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 52090 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 52091 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52093 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 52094 vga.paddle_l_pos_v[7]
.sym 52098 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52099 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 52100 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 52101 $nextpnr_ICESTORM_LC_32$COUT
.sym 52104 $PACKER_VCC_NET
.sym 52105 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52107 vga.paddle_r_pos_v[3]
.sym 52117 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52119 vga.paddle_r_pos_v[3]
.sym 52122 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52123 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52124 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52125 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52128 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 52134 vga.paddle_l_pos_v[7]
.sym 52135 vga.paddle_r_pos_v[7]
.sym 52136 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 52137 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 52144 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52145 P1B9$SB_IO_OUT_$glb_clk
.sym 52146 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 52147 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 52150 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 52151 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 52152 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 52153 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 52154 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 52160 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 52161 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52162 vga.paddle_r_pos_v[4]
.sym 52163 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52164 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52165 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 52166 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 52167 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52169 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52170 vga.paddle_r_pos_v[5]
.sym 52171 vga.paddle_r_pos_v[5]
.sym 52172 vga.ball_pos_v[1]
.sym 52174 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52176 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 52178 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52179 vga.paddle_r_pos_v[3]
.sym 52181 vga.paddle_r_pos_v[8]
.sym 52189 vga.paddle_r_pos_v[6]
.sym 52193 vga.paddle_r_pos_v[7]
.sym 52194 vga.paddle_r_pos_v[3]
.sym 52198 vga.paddle_r_pos_v[5]
.sym 52199 vga.paddle_r_pos_v[4]
.sym 52200 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52201 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52202 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52220 $nextpnr_ICESTORM_LC_85$O
.sym 52223 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52226 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52229 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52232 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 52234 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52236 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52238 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 52240 vga.paddle_r_pos_v[3]
.sym 52242 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 52244 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 52247 vga.paddle_r_pos_v[4]
.sym 52248 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 52250 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 52253 vga.paddle_r_pos_v[5]
.sym 52254 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 52256 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 52258 vga.paddle_r_pos_v[6]
.sym 52260 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 52262 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 52265 vga.paddle_r_pos_v[7]
.sym 52266 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 52270 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 52271 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 52272 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 52273 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52274 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 52275 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 52276 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52277 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 52282 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 52283 vga.paddle_l_pos_v[5]
.sym 52284 $PACKER_VCC_NET
.sym 52286 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 52288 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 52290 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 52294 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 52296 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 52297 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52298 vga.ball_pos_v[1]
.sym 52299 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52304 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52306 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 52311 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 52312 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52313 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 52314 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 52315 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52316 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52318 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 52322 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52323 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 52324 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52325 vga.ball_pos_v[1]
.sym 52329 vga.paddle_l_pos_v[5]
.sym 52330 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 52331 vga.paddle_r_pos_v[5]
.sym 52332 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52334 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52338 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 52340 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 52341 vga.paddle_r_pos_v[8]
.sym 52342 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 52345 vga.paddle_r_pos_v[8]
.sym 52347 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 52350 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52351 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52352 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52356 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52358 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52359 vga.ball_pos_v[1]
.sym 52362 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 52363 vga.paddle_r_pos_v[5]
.sym 52364 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 52365 vga.paddle_l_pos_v[5]
.sym 52368 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 52369 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52370 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 52374 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52376 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 52377 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 52380 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 52381 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52383 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 52387 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 52388 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52389 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52390 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 52391 P1B9$SB_IO_OUT_$glb_clk
.sym 52392 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 52393 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52394 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52395 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52396 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52397 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52398 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52399 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52400 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 52406 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 52407 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 52409 $PACKER_VCC_NET
.sym 52410 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 52411 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 52412 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 52413 P1B4$SB_IO_OUT
.sym 52414 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 52415 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 52416 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 52426 vga.paddle_l_pos_v[3]
.sym 52436 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52437 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52438 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52440 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52442 vga.ball_angle[3]
.sym 52443 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52444 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52446 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 52450 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52452 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52453 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52455 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52456 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52457 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52459 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52460 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52462 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 52463 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52464 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52467 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52468 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 52470 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52473 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52474 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52475 vga.ball_angle[3]
.sym 52476 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52479 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52481 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52482 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52485 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52486 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52487 vga.ball_angle[3]
.sym 52488 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52491 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52492 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52493 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52498 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52499 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52500 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52503 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52504 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 52505 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52506 vga.ball_angle[3]
.sym 52509 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52510 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52511 vga.ball_angle[3]
.sym 52512 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52516 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52517 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 52518 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52519 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 52520 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 52521 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52523 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 52531 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 52533 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 52538 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 52539 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 52557 vga.ball_angle[3]
.sym 52560 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 52561 vga.ball_pos_v[1]
.sym 52562 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 52567 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52570 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 52572 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52577 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52580 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 52581 vga.ball_angle[3]
.sym 52583 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52585 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 52586 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52590 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52591 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 52592 vga.ball_angle[3]
.sym 52593 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 52602 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52603 vga.ball_angle[3]
.sym 52605 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 52608 vga.ball_angle[3]
.sym 52609 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 52610 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 52611 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52620 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52621 vga.ball_pos_v[1]
.sym 52626 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52627 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52628 vga.ball_angle[3]
.sym 52629 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52636 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 52637 P1B9$SB_IO_OUT_$glb_clk
.sym 52638 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 52648 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52649 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 52653 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 52656 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 52658 vga.ball_ratio_SB_DFFESR_Q_E
.sym 52660 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52665 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 52683 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 52707 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 52711 P1B9$SB_IO_OUT
.sym 54902 P2_9_SB_LUT4_I3_O[1]
.sym 54994 P2_9_SB_LUT4_I3_O[3]
.sym 54997 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 54998 P2_9_SB_LUT4_I3_O[2]
.sym 54999 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[2]
.sym 55000 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 55118 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 55119 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 55120 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 55121 P2_10_SB_LUT4_I0_I1[3]
.sym 55122 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 55123 P2_9_SB_LUT4_I1_I3[3]
.sym 55124 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 55130 P2_9_SB_LUT4_I3_O[0]
.sym 55150 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55240 vga.right_down_pressed
.sym 55247 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 55255 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 55266 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 55273 vga.right_down_pressed
.sym 55292 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 55296 P2_4$SB_IO_IN
.sym 55357 P2_4$SB_IO_IN
.sym 55360 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 55361 P1B9$SB_IO_OUT_$glb_clk
.sym 55367 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55368 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55369 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55384 P2_4$SB_IO_IN
.sym 55390 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 55397 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55398 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55405 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55406 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55407 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55410 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55413 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55417 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55418 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 55419 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 55420 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55422 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55423 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55425 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 55426 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55428 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55429 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55430 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55432 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55433 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55435 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55436 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55438 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55439 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55442 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 55444 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55445 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 55446 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55448 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 55450 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55451 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55454 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 55456 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55457 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55458 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55460 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 55462 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55463 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 55466 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 55468 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55469 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55472 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 55474 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55475 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55478 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 55480 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55481 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 55482 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55499 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 55500 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 55502 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55503 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 55505 vga.ball_pos_v[1]
.sym 55507 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55514 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55515 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55518 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55522 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 55531 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 55535 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55544 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55555 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55559 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 55561 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55562 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 55563 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55565 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 55568 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55571 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 55573 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55577 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 55580 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55583 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 55585 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55589 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 55592 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55595 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 55597 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55601 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 55604 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55625 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55632 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55635 vga.paddle_r_pos_v[6]
.sym 55640 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 55641 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55642 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55643 vga.paddle_r_pos_v[7]
.sym 55645 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 55667 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55682 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 55684 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55688 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 55691 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55694 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 55696 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55700 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 55703 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55706 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 55708 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55712 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 55715 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55718 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 55720 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55724 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[23]
.sym 55727 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55754 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55755 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 55759 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55760 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 55761 vga.right_down_pressed
.sym 55762 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55766 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 55768 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[23]
.sym 55801 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55805 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[24]
.sym 55807 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55811 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[25]
.sym 55814 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55817 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[26]
.sym 55819 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55823 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[27]
.sym 55826 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55829 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[28]
.sym 55831 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55835 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[29]
.sym 55838 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55841 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[30]
.sym 55843 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55847 $nextpnr_ICESTORM_LC_24$I3
.sym 55850 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 55855 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 55856 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 55857 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 55858 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 55859 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55860 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 55861 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 55862 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 55867 vga.ball_pos_v[1]
.sym 55869 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55878 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55880 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55881 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 55884 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 55885 vga.paddle_r_pos_v[8]
.sym 55886 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 55887 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 55889 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 55890 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55891 $nextpnr_ICESTORM_LC_24$I3
.sym 55896 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55898 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55900 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55903 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55904 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55905 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55906 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55907 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55910 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55913 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55915 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55918 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55921 vga.right_down_pressed
.sym 55922 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55924 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55925 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55927 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55932 $nextpnr_ICESTORM_LC_24$I3
.sym 55935 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55936 vga.right_down_pressed
.sym 55937 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55938 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55941 vga.right_down_pressed
.sym 55942 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55943 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55944 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55947 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55948 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55949 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55950 vga.right_down_pressed
.sym 55953 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55954 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55955 vga.right_down_pressed
.sym 55956 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55959 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55960 vga.right_down_pressed
.sym 55961 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55962 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55965 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55966 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55967 vga.right_down_pressed
.sym 55968 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55971 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55972 vga.right_down_pressed
.sym 55973 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55974 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55975 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55976 P1B9$SB_IO_OUT_$glb_clk
.sym 55977 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 55980 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 55981 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 55982 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 55983 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 55984 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 55985 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 55993 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55997 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 55998 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 55999 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 56000 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 56002 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 56004 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56006 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 56007 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 56008 $PACKER_VCC_NET
.sym 56010 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 56011 $PACKER_VCC_NET
.sym 56022 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56023 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 56024 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 56025 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 56026 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 56027 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56030 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 56031 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56032 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56034 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56036 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 56037 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56038 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 56039 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 56040 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56041 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 56044 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56045 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 56046 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 56047 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 56048 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 56049 vga.ball_pos_v[1]
.sym 56051 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 56053 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56054 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56055 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56057 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 56059 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56060 vga.ball_pos_v[1]
.sym 56063 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 56065 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56066 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56069 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 56071 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 56072 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 56073 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 56075 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 56077 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 56078 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 56079 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 56081 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 56083 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 56084 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 56085 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 56087 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 56089 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56090 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 56091 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 56093 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 56095 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56096 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 56097 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 56103 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 56104 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 56105 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 56106 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 56107 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 56108 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 56115 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56116 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 56117 vga.paddle_l_pos_v[3]
.sym 56121 vga.paddle_l_pos_v[6]
.sym 56123 vga.paddle_l_pos_v[7]
.sym 56128 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 56129 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 56132 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 56135 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56137 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 56142 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 56143 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 56144 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 56145 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 56146 vga.paddle_r_pos_v[3]
.sym 56147 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 56148 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 56149 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56150 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 56151 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 56154 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 56155 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 56156 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 56157 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 56159 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 56161 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56162 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 56163 vga.paddle_l_pos_v[3]
.sym 56164 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 56165 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 56166 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 56167 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 56168 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 56171 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 56173 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56174 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 56176 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 56177 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 56178 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 56180 $nextpnr_ICESTORM_LC_14$I3
.sym 56183 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 56184 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 56190 $nextpnr_ICESTORM_LC_14$I3
.sym 56193 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56194 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 56195 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 56196 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 56199 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 56200 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56201 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 56202 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 56205 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 56206 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 56207 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 56208 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 56211 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 56212 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 56213 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 56214 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 56217 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 56218 vga.paddle_r_pos_v[3]
.sym 56219 vga.paddle_l_pos_v[3]
.sym 56220 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 56226 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 56227 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 56228 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 56229 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 56230 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 56231 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 56236 vga.paddle_l_pos_v[8]
.sym 56240 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 56267 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56268 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 56269 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 56271 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 56275 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56276 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56278 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 56279 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 56281 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56282 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 56284 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 56286 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 56288 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 56289 vga.ball_angle[3]
.sym 56290 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 56293 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 56294 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 56295 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 56298 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56300 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 56301 vga.ball_angle[3]
.sym 56304 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 56305 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56306 vga.ball_angle[3]
.sym 56307 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 56310 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 56311 vga.ball_angle[3]
.sym 56312 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56313 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 56316 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 56317 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 56318 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 56319 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 56323 vga.ball_angle[3]
.sym 56324 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56325 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 56328 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 56330 vga.ball_angle[3]
.sym 56331 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56334 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56335 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 56337 vga.ball_angle[3]
.sym 56340 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56341 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56342 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 56347 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 56349 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 56359 vga.ball_pos_v[1]
.sym 56361 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56367 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56373 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56375 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 56377 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 56388 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 56390 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 56391 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 56392 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 56396 vga.ball_angle[3]
.sym 56400 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 56403 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 56404 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 56406 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 56412 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56414 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56417 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56421 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 56422 vga.ball_angle[3]
.sym 56423 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56424 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56427 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 56428 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 56429 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 56430 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 56433 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 56434 vga.ball_angle[3]
.sym 56436 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56439 vga.ball_angle[3]
.sym 56441 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56442 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 56446 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56447 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 56448 vga.ball_angle[3]
.sym 56451 vga.ball_angle[3]
.sym 56453 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56454 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 56463 vga.ball_angle[3]
.sym 56464 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56465 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56466 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 56488 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56494 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56511 P1B4$SB_IO_OUT
.sym 56514 P1B9$SB_IO_OUT
.sym 56518 P1B4$SB_IO_OUT
.sym 56529 P1B4$SB_IO_OUT
.sym 56538 P1B9$SB_IO_OUT
.sym 58703 vga.interval_counter[2]
.sym 58704 vga.interval_counter[3]
.sym 58705 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 58706 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 58707 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 58708 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 58726 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 58728 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 58733 P2_10_SB_LUT4_I0_I1[3]
.sym 58824 vga.interval_counter[8]
.sym 58825 vga.interval_counter[9]
.sym 58826 vga.interval_counter[10]
.sym 58827 vga.interval_counter[11]
.sym 58828 P2_9_SB_LUT4_I1_I3[0]
.sym 58829 P2_9_SB_LUT4_I1_I3[1]
.sym 58830 vga.interval_counter[14]
.sym 58831 vga.interval_counter[15]
.sym 58835 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 58851 P2_10_SB_LUT4_I0_O[3]
.sym 58867 vga.interval_counter[2]
.sym 58868 vga.interval_counter[3]
.sym 58869 P2_9_SB_LUT4_I3_O[0]
.sym 58870 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 58872 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 58873 P2_9_SB_LUT4_I3_O[3]
.sym 58876 P2_9_SB_LUT4_I3_O[1]
.sym 58877 P2_9_SB_LUT4_I3_O[2]
.sym 58878 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[2]
.sym 58879 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 58880 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 58881 vga.interval_counter[8]
.sym 58882 vga.interval_counter[9]
.sym 58884 vga.interval_counter[11]
.sym 58886 P2_9_SB_LUT4_I1_I3[1]
.sym 58890 vga.interval_counter[9]
.sym 58895 vga.interval_counter[14]
.sym 58896 vga.interval_counter[15]
.sym 58898 vga.interval_counter[15]
.sym 58899 P2_9_SB_LUT4_I1_I3[1]
.sym 58900 vga.interval_counter[2]
.sym 58901 vga.interval_counter[14]
.sym 58916 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 58917 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 58918 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 58919 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[2]
.sym 58922 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 58923 vga.interval_counter[3]
.sym 58924 vga.interval_counter[8]
.sym 58925 vga.interval_counter[9]
.sym 58928 vga.interval_counter[11]
.sym 58929 vga.interval_counter[8]
.sym 58930 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 58931 vga.interval_counter[9]
.sym 58934 P2_9_SB_LUT4_I3_O[1]
.sym 58935 P2_9_SB_LUT4_I3_O[3]
.sym 58936 P2_9_SB_LUT4_I3_O[0]
.sym 58937 P2_9_SB_LUT4_I3_O[2]
.sym 58947 P2_9_SB_LUT4_I1_O[3]
.sym 58948 P2_10_SB_LUT4_I0_O[0]
.sym 58949 vga.interval_counter[18]
.sym 58950 vga.interval_counter[19]
.sym 58951 vga.interval_counter[20]
.sym 58952 vga.interval_counter[21]
.sym 58953 vga.interval_counter[22]
.sym 58954 vga.interval_counter[23]
.sym 58977 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 58988 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58989 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 58990 vga.interval_counter[10]
.sym 58991 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 58992 P2_9_SB_LUT4_I1_I3[0]
.sym 58993 P2_9_SB_LUT4_I1_I3[1]
.sym 58994 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58995 vga.interval_counter[15]
.sym 58996 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 58998 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 58999 vga.interval_counter[11]
.sym 59002 vga.interval_counter[14]
.sym 59004 P2_9_SB_LUT4_I1_O[3]
.sym 59006 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 59010 P2_9_SB_LUT4_I1_I3[3]
.sym 59011 P2_10_SB_LUT4_I0_O[3]
.sym 59012 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59013 P2_10_SB_LUT4_I0_O[0]
.sym 59014 vga.interval_counter[18]
.sym 59015 vga.interval_counter[19]
.sym 59027 P2_9_SB_LUT4_I1_I3[1]
.sym 59028 P2_9_SB_LUT4_I1_I3[0]
.sym 59029 P2_10_SB_LUT4_I0_O[3]
.sym 59030 P2_9_SB_LUT4_I1_I3[3]
.sym 59033 vga.interval_counter[10]
.sym 59034 vga.interval_counter[15]
.sym 59036 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 59039 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 59041 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 59042 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 59045 vga.interval_counter[11]
.sym 59046 vga.interval_counter[14]
.sym 59047 vga.interval_counter[10]
.sym 59048 vga.interval_counter[15]
.sym 59051 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 59052 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 59053 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 59054 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 59057 P2_10_SB_LUT4_I0_O[0]
.sym 59058 vga.interval_counter[14]
.sym 59059 P2_9_SB_LUT4_I1_O[3]
.sym 59060 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59065 vga.interval_counter[18]
.sym 59066 vga.interval_counter[19]
.sym 59070 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59072 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59077 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[0]
.sym 59090 P2_9_SB_LUT4_I3_O[1]
.sym 59092 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 59097 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 59102 vga.right_down_pressed
.sym 59113 P2_4$SB_IO_IN
.sym 59116 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 59118 vga.right_down_1d
.sym 59126 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59127 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59131 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59137 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59145 vga.right_down_1d
.sym 59146 P2_4$SB_IO_IN
.sym 59186 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 59187 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59188 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59189 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59191 P1B9$SB_IO_OUT_$glb_clk
.sym 59192 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59208 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 59209 P2_3$SB_IO_IN
.sym 59217 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59218 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59221 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 59223 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59234 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59236 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59237 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59239 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 59241 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 59242 vga.ball_pos_v[1]
.sym 59243 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59244 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59245 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59246 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 59248 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 59249 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59252 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 59255 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59256 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 59258 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 59259 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59262 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 59263 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 59266 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[0]
.sym 59268 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59269 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59272 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[1]
.sym 59274 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59275 vga.ball_pos_v[1]
.sym 59278 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 59280 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59281 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59284 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[3]
.sym 59286 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59287 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 59290 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[4]
.sym 59292 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 59293 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59294 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 59296 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[5]
.sym 59298 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 59299 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 59300 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 59302 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[6]
.sym 59304 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59305 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 59306 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 59308 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[7]
.sym 59310 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59311 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 59331 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59332 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59343 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59344 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59348 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59351 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59352 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[7]
.sym 59357 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 59374 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59385 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59389 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[8]
.sym 59391 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59392 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 59395 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[9]
.sym 59398 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59401 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[10]
.sym 59403 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59407 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[11]
.sym 59410 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59413 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[12]
.sym 59415 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59419 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[13]
.sym 59422 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59425 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[14]
.sym 59427 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59431 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[15]
.sym 59434 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59439 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59442 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 59443 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 59444 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 59445 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 59446 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 59449 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59461 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59465 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59466 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59468 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 59469 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59470 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 59472 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 59474 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 59475 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[15]
.sym 59497 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59504 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59510 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59512 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[16]
.sym 59514 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59518 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[17]
.sym 59521 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59524 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[18]
.sym 59526 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59530 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[19]
.sym 59533 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59536 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[20]
.sym 59538 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59542 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[21]
.sym 59545 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59548 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[22]
.sym 59550 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59554 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[23]
.sym 59557 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59562 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 59563 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 59564 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 59565 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 59566 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 59567 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59568 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 59569 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 59581 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59586 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 59588 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59589 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59594 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 59596 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 59597 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 59598 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[23]
.sym 59607 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59616 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59635 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[24]
.sym 59638 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59641 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[25]
.sym 59643 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59647 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[26]
.sym 59650 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59653 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[27]
.sym 59655 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59659 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[28]
.sym 59662 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59665 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[29]
.sym 59667 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59671 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[30]
.sym 59674 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59677 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 59679 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59687 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 59688 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 59689 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 59690 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 59691 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 59692 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59703 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59704 $PACKER_VCC_NET
.sym 59708 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 59710 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 59715 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59717 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 59718 vga.paddle_l_pos_v[8]
.sym 59719 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 59721 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 59726 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 59727 vga.paddle_r_pos_v[6]
.sym 59728 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 59729 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 59730 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 59731 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 59732 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 59733 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 59735 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 59736 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 59737 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 59739 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 59740 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59744 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 59745 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 59746 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 59747 vga.paddle_l_pos_v[3]
.sym 59748 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 59749 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59750 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59751 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59752 $PACKER_VCC_NET
.sym 59753 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59754 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 59755 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 59756 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 59757 vga.paddle_l_pos_v[6]
.sym 59759 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 59760 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59761 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 59762 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 59765 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59766 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 59767 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 59768 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 59771 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 59772 vga.paddle_r_pos_v[6]
.sym 59773 vga.paddle_l_pos_v[6]
.sym 59774 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 59777 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 59779 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 59780 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59783 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59784 $PACKER_VCC_NET
.sym 59786 vga.paddle_l_pos_v[3]
.sym 59789 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 59790 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 59791 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 59792 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 59795 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 59796 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59797 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 59798 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 59801 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59802 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 59803 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59804 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 59805 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 59806 P1B9$SB_IO_OUT_$glb_clk
.sym 59807 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 59808 vga.paddle_l_pos_v[7]
.sym 59809 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59810 vga.paddle_l_pos_v[5]
.sym 59811 vga.paddle_l_pos_v[4]
.sym 59813 vga.paddle_l_pos_v[3]
.sym 59814 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 59815 vga.paddle_l_pos_v[6]
.sym 59829 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 59835 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 59838 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59839 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59841 vga.paddle_l_pos_v[7]
.sym 59843 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 59865 $PACKER_VCC_NET
.sym 59866 vga.paddle_r_pos_v[6]
.sym 59867 vga.paddle_r_pos_v[5]
.sym 59868 vga.paddle_r_pos_v[4]
.sym 59871 vga.paddle_r_pos_v[3]
.sym 59872 vga.paddle_r_pos_v[8]
.sym 59877 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59878 vga.paddle_r_pos_v[7]
.sym 59881 $nextpnr_ICESTORM_LC_41$O
.sym 59883 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59887 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 59889 vga.paddle_r_pos_v[3]
.sym 59893 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 59895 vga.paddle_r_pos_v[4]
.sym 59896 $PACKER_VCC_NET
.sym 59897 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 59899 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 59901 vga.paddle_r_pos_v[5]
.sym 59903 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 59905 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 59907 vga.paddle_r_pos_v[6]
.sym 59909 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 59911 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 59913 vga.paddle_r_pos_v[7]
.sym 59915 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 59917 $nextpnr_ICESTORM_LC_42$I3
.sym 59919 vga.paddle_r_pos_v[8]
.sym 59921 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 59927 $nextpnr_ICESTORM_LC_42$I3
.sym 59932 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59933 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59935 vga.paddle_l_pos_v[8]
.sym 59936 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 59937 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59944 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59946 vga.paddle_l_pos_v[4]
.sym 59948 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59950 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59951 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 59952 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59954 vga.paddle_l_pos_v[5]
.sym 59961 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59965 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59973 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59974 vga.paddle_l_pos_v[5]
.sym 59977 vga.paddle_l_pos_v[3]
.sym 59979 vga.paddle_l_pos_v[6]
.sym 59980 vga.paddle_l_pos_v[7]
.sym 59983 vga.paddle_l_pos_v[4]
.sym 59990 $PACKER_VCC_NET
.sym 59998 $PACKER_VCC_NET
.sym 60000 vga.paddle_l_pos_v[8]
.sym 60004 $nextpnr_ICESTORM_LC_17$O
.sym 60006 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60010 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 60012 $PACKER_VCC_NET
.sym 60013 vga.paddle_l_pos_v[3]
.sym 60016 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 60019 vga.paddle_l_pos_v[4]
.sym 60020 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 60022 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 60024 vga.paddle_l_pos_v[5]
.sym 60025 $PACKER_VCC_NET
.sym 60026 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 60028 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 60030 vga.paddle_l_pos_v[6]
.sym 60031 $PACKER_VCC_NET
.sym 60032 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 60034 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 60036 $PACKER_VCC_NET
.sym 60037 vga.paddle_l_pos_v[7]
.sym 60038 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 60040 $nextpnr_ICESTORM_LC_18$I3
.sym 60042 vga.paddle_l_pos_v[8]
.sym 60043 $PACKER_VCC_NET
.sym 60044 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 60050 $nextpnr_ICESTORM_LC_18$I3
.sym 60057 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 60069 P2_7$SB_IO_IN
.sym 60075 vga.paddle_r_pos_v[8]
.sym 60078 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 60079 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 60098 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 60106 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60108 vga.ball_pos_v[1]
.sym 60110 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 60111 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 60112 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 60117 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60121 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 60127 $nextpnr_ICESTORM_LC_53$O
.sym 60130 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 60133 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 60135 vga.ball_pos_v[1]
.sym 60139 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 60142 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60143 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 60145 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 60148 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 60149 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 60151 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 60153 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 60155 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 60157 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 60159 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 60161 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 60163 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 60166 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60167 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 60169 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 60172 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 60173 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 60178 vga.ball_ratio[1]
.sym 60179 vga.ball_ratio[2]
.sym 60180 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60181 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 60182 vga.ball_ratio[0]
.sym 60183 vga.ball_ratio_SB_DFFESR_Q_E
.sym 60184 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 60192 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 60195 P2_1$SB_IO_IN
.sym 60213 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 60229 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 60230 vga.ball_angle[0]
.sym 60238 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 60241 vga.ball_angle[1]
.sym 60243 vga.ball_angle[2]
.sym 60251 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 60254 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 60263 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 60264 vga.ball_angle[1]
.sym 60265 vga.ball_angle[2]
.sym 60266 vga.ball_angle[0]
.sym 60309 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 60311 P2_7$SB_IO_IN
.sym 60314 vga.ball_angle[0]
.sym 60582 P2_3$SB_IO_IN
.sym 61081 P2_3$SB_IO_IN
.sym 61578 P2_3$SB_IO_IN
.sym 62071 P2_3$SB_IO_IN
.sym 62531 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 62537 P2_9_SB_LUT4_I1_O[0]
.sym 62559 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 62560 P2_9_SB_LUT4_I1_O[0]
.sym 62563 P2_3$SB_IO_IN
.sym 62564 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 62576 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 62582 vga.interval_counter[2]
.sym 62586 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 62588 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 62595 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 62599 vga.interval_counter[3]
.sym 62601 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 62602 P2_9_SB_LUT4_I1_O[0]
.sym 62604 $nextpnr_ICESTORM_LC_21$O
.sym 62607 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 62610 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 62613 P2_9_SB_LUT4_I1_O[0]
.sym 62616 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 62618 vga.interval_counter[2]
.sym 62620 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 62622 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 62624 vga.interval_counter[3]
.sym 62626 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 62628 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 62631 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 62632 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 62634 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 62636 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 62638 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 62640 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 62642 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 62644 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 62646 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 62649 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 62650 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 62652 P1B9$SB_IO_OUT_$glb_clk
.sym 62653 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_$glb_sr
.sym 62654 P2_9_SB_LUT4_I2_O[1]
.sym 62655 P2_9_SB_LUT4_I2_O[2]
.sym 62656 P2_9_SB_LUT4_I3_O[0]
.sym 62657 P2_9_SB_LUT4_I2_O[0]
.sym 62658 P2_10_SB_LUT4_I0_I1[2]
.sym 62659 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 62660 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[1]
.sym 62661 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 62683 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[1]
.sym 62690 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 62696 vga.interval_counter[9]
.sym 62706 vga.interval_counter[11]
.sym 62709 vga.interval_counter[14]
.sym 62710 vga.interval_counter[15]
.sym 62716 P2_9_SB_LUT4_I1_I3[1]
.sym 62719 vga.interval_counter[8]
.sym 62721 vga.interval_counter[10]
.sym 62723 P2_9_SB_LUT4_I1_I3[0]
.sym 62727 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 62729 vga.interval_counter[8]
.sym 62731 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 62733 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 62736 vga.interval_counter[9]
.sym 62737 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 62739 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 62741 vga.interval_counter[10]
.sym 62743 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 62745 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 62747 vga.interval_counter[11]
.sym 62749 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 62751 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 62753 P2_9_SB_LUT4_I1_I3[0]
.sym 62755 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 62757 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 62760 P2_9_SB_LUT4_I1_I3[1]
.sym 62761 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 62763 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 62765 vga.interval_counter[14]
.sym 62767 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 62769 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 62771 vga.interval_counter[15]
.sym 62773 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 62775 P1B9$SB_IO_OUT_$glb_clk
.sym 62776 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_$glb_sr
.sym 62777 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62778 P2_9_SB_LUT4_I3_I0[1]
.sym 62779 vga.right_up_1d
.sym 62780 P2_10_SB_LUT4_I0_O[2]
.sym 62781 P2_10_SB_LUT4_I0_I1[1]
.sym 62782 P2_9_SB_LUT4_I1_O[2]
.sym 62783 P2_9_SB_LUT4_I1_O[1]
.sym 62784 P2_9_SB_LUT4_I3_O[1]
.sym 62789 P2_9$SB_IO_IN
.sym 62810 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62813 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 62824 vga.interval_counter[22]
.sym 62825 vga.interval_counter[23]
.sym 62828 vga.interval_counter[18]
.sym 62830 vga.interval_counter[20]
.sym 62834 P2_9_SB_LUT4_I1_O[3]
.sym 62835 P2_10_SB_LUT4_I0_O[0]
.sym 62839 vga.interval_counter[21]
.sym 62845 vga.interval_counter[19]
.sym 62850 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 62853 P2_9_SB_LUT4_I1_O[3]
.sym 62854 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 62856 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 62859 P2_10_SB_LUT4_I0_O[0]
.sym 62860 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 62862 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 62864 vga.interval_counter[18]
.sym 62866 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 62868 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 62870 vga.interval_counter[19]
.sym 62872 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 62874 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 62876 vga.interval_counter[20]
.sym 62878 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 62880 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 62883 vga.interval_counter[21]
.sym 62884 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 62886 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 62889 vga.interval_counter[22]
.sym 62890 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 62892 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 62895 vga.interval_counter[23]
.sym 62896 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 62898 P1B9$SB_IO_OUT_$glb_clk
.sym 62899 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_$glb_sr
.sym 62902 P2_10_SB_LUT4_I0_O[3]
.sym 62905 vga.right_up_pressed
.sym 62907 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 62917 P2_10_SB_LUT4_I0_I1[3]
.sym 62920 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 62921 P2_9$SB_IO_IN
.sym 62936 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 62946 vga.interval_counter[21]
.sym 62947 vga.interval_counter[22]
.sym 62953 vga.interval_counter[20]
.sym 62956 vga.interval_counter[23]
.sym 62957 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62960 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 62974 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62977 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 62989 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 63016 vga.interval_counter[20]
.sym 63017 vga.interval_counter[23]
.sym 63018 vga.interval_counter[21]
.sym 63019 vga.interval_counter[22]
.sym 63021 P1B9$SB_IO_OUT_$glb_clk
.sym 63022 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_$glb_sr
.sym 63027 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 63046 P2_10_SB_LUT4_I0_O[3]
.sym 63049 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 63051 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63146 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63148 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 63151 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 63152 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63160 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63170 vga.ball_pos_v[1]
.sym 63175 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 63180 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63286 vga.right_down_pressed
.sym 63288 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63293 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63298 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63301 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63302 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 63304 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63310 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63315 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63318 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63321 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 63322 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 63323 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 63324 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 63325 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 63327 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 63328 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 63329 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63330 vga.ball_pos_v[1]
.sym 63332 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 63333 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63334 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 63335 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 63336 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63337 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 63338 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 63339 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63340 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 63341 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 63342 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 63344 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63345 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63346 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63348 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 63350 vga.ball_pos_v[1]
.sym 63351 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63354 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 63356 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63357 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63360 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 63362 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 63363 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 63364 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 63366 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 63368 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 63369 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 63370 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 63372 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 63374 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 63375 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 63376 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 63378 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 63380 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 63381 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 63382 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 63384 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 63386 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 63387 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63388 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 63394 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 63395 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 63396 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 63398 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63417 vga.paddle_l_pos_v[8]
.sym 63418 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63421 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63426 vga.paddle_l_pos_v[3]
.sym 63427 $PACKER_VCC_NET
.sym 63428 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 63433 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63435 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63436 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 63437 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 63438 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63439 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 63440 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 63441 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 63442 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 63443 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 63444 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 63447 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 63448 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63449 vga.ball_pos_v[1]
.sym 63451 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63452 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 63453 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 63454 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 63455 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 63456 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 63458 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 63460 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 63463 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63464 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63465 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 63467 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 63468 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 63469 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 63471 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 63473 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 63475 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63478 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 63479 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 63480 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 63481 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 63484 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63485 vga.ball_pos_v[1]
.sym 63486 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63487 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63490 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 63491 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 63492 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 63493 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 63497 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63502 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63503 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 63504 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63505 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 63508 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 63509 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 63510 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 63511 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 63512 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63513 P1B9$SB_IO_OUT_$glb_clk
.sym 63514 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 63522 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63528 vga.paddle_l_pos_v[7]
.sym 63529 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63535 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 63541 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 63542 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 63544 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 63546 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63547 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63557 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63558 vga.paddle_l_pos_v[5]
.sym 63559 vga.paddle_l_pos_v[4]
.sym 63561 vga.paddle_l_pos_v[3]
.sym 63564 vga.paddle_l_pos_v[7]
.sym 63571 vga.paddle_l_pos_v[6]
.sym 63580 vga.paddle_l_pos_v[8]
.sym 63587 $PACKER_VCC_NET
.sym 63588 $nextpnr_ICESTORM_LC_12$O
.sym 63590 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63594 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63597 vga.paddle_l_pos_v[3]
.sym 63600 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 63602 vga.paddle_l_pos_v[4]
.sym 63603 $PACKER_VCC_NET
.sym 63604 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63606 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 63608 vga.paddle_l_pos_v[5]
.sym 63610 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 63612 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 63615 vga.paddle_l_pos_v[6]
.sym 63616 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 63618 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 63621 vga.paddle_l_pos_v[7]
.sym 63622 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 63624 $nextpnr_ICESTORM_LC_13$I3
.sym 63626 vga.paddle_l_pos_v[8]
.sym 63628 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 63634 $nextpnr_ICESTORM_LC_13$I3
.sym 63640 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 63641 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 63642 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 63643 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 63644 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 63645 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63663 vga.left_down_pressed
.sym 63664 vga.paddle_l_pos_v[3]
.sym 63668 vga.paddle_l_pos_v[6]
.sym 63670 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 63672 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63679 vga.left_down_pressed
.sym 63681 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 63682 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 63683 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 63685 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 63686 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63687 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 63691 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 63693 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63694 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63697 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 63698 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 63699 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 63701 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 63702 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63703 vga.left_down_pressed
.sym 63706 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63707 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 63708 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 63709 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 63710 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 63712 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63713 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63714 vga.left_down_pressed
.sym 63715 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63718 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63719 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 63720 vga.left_down_pressed
.sym 63721 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 63724 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 63725 vga.left_down_pressed
.sym 63726 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 63727 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63730 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 63731 vga.left_down_pressed
.sym 63732 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63733 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 63742 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63743 vga.left_down_pressed
.sym 63744 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 63745 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 63748 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 63749 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 63750 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 63751 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 63754 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 63755 vga.left_down_pressed
.sym 63756 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 63757 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63758 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63759 P1B9$SB_IO_OUT_$glb_clk
.sym 63760 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 63761 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63764 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63765 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 63773 vga.paddle_l_pos_v[7]
.sym 63775 vga.paddle_l_pos_v[3]
.sym 63776 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 63777 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63779 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 63781 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63785 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 63786 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63787 vga.ball_ratio_SB_DFFESR_Q_E
.sym 63789 vga.left_down_pressed
.sym 63790 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63794 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 63796 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 63802 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63803 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63804 vga.paddle_r_pos_v[8]
.sym 63805 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 63806 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 63808 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 63814 vga.paddle_l_pos_v[8]
.sym 63816 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63817 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 63818 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63819 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63820 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 63822 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 63823 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 63826 vga.left_down_pressed
.sym 63827 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 63828 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63829 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63830 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 63832 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63833 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 63841 vga.paddle_l_pos_v[8]
.sym 63842 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 63843 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 63844 vga.paddle_r_pos_v[8]
.sym 63847 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 63848 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63849 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 63850 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 63859 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63860 vga.left_down_pressed
.sym 63861 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63862 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63865 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63866 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 63867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63868 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 63871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 63872 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 63873 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 63874 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63881 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63882 P1B9$SB_IO_OUT_$glb_clk
.sym 63883 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 63884 vga.left_down_pressed
.sym 63891 vga.left_up_pressed
.sym 63906 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63913 vga.paddle_l_pos_v[8]
.sym 63934 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 63945 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 63977 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 63979 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 64004 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 64005 P1B9$SB_IO_OUT_$glb_clk
.sym 64006 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 64007 vga.left_down_1d
.sym 64013 vga.left_up_1d
.sym 64021 P2_2$SB_IO_IN
.sym 64032 P2_1$SB_IO_IN
.sym 64037 $PACKER_VCC_NET
.sym 64041 P1B4$SB_IO_OUT
.sym 64049 vga.ball_ratio[1]
.sym 64050 vga.ball_angle[1]
.sym 64051 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64052 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 64053 vga.ball_angle[1]
.sym 64055 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 64057 vga.ball_angle[0]
.sym 64058 vga.ball_ratio[2]
.sym 64059 vga.ball_ratio_SB_DFFESR_Q_E
.sym 64060 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 64061 vga.ball_ratio[0]
.sym 64063 vga.ball_angle[2]
.sym 64064 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 64066 vga.ball_ratio[2]
.sym 64069 vga.ball_ratio[0]
.sym 64076 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 64080 $nextpnr_ICESTORM_LC_81$O
.sym 64082 vga.ball_ratio[0]
.sym 64086 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 64087 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 64089 vga.ball_ratio[1]
.sym 64090 vga.ball_ratio[0]
.sym 64093 vga.ball_ratio[2]
.sym 64094 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 64096 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 64099 vga.ball_angle[1]
.sym 64100 vga.ball_angle[2]
.sym 64101 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 64102 vga.ball_angle[0]
.sym 64106 vga.ball_ratio[1]
.sym 64107 vga.ball_angle[1]
.sym 64108 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 64111 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 64113 vga.ball_ratio[0]
.sym 64117 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 64118 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64119 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 64123 vga.ball_ratio[2]
.sym 64124 vga.ball_angle[2]
.sym 64125 vga.ball_ratio[0]
.sym 64126 vga.ball_angle[0]
.sym 64127 vga.ball_ratio_SB_DFFESR_Q_E
.sym 64128 P1B9$SB_IO_OUT_$glb_clk
.sym 64129 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 64140 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 64142 vga.ball_angle[1]
.sym 64143 P2_2$SB_IO_IN
.sym 64145 vga.ball_angle[1]
.sym 64147 vga.ball_angle[2]
.sym 64163 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 64264 P2_3$SB_IO_IN
.sym 66393 P2_10$SB_IO_IN
.sym 66403 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 66417 P2_9_SB_LUT4_I1_O[0]
.sym 66438 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 66472 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 66473 P2_9_SB_LUT4_I1_O[0]
.sym 66483 P1B9$SB_IO_OUT_$glb_clk
.sym 66484 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_$glb_sr
.sym 66526 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 66529 vga.interval_counter[11]
.sym 66530 P2_10$SB_IO_IN
.sym 66531 P2_9$SB_IO_IN
.sym 66532 vga.interval_counter[14]
.sym 66534 vga.interval_counter[8]
.sym 66535 vga.interval_counter[9]
.sym 66536 vga.interval_counter[10]
.sym 66538 P2_9_SB_LUT4_I1_I3[0]
.sym 66539 P2_9_SB_LUT4_I1_I3[1]
.sym 66540 P2_9_SB_LUT4_I1_O[0]
.sym 66541 vga.interval_counter[15]
.sym 66542 P2_9_SB_LUT4_I2_O[1]
.sym 66543 P2_9_SB_LUT4_I2_O[2]
.sym 66544 vga.interval_counter[2]
.sym 66545 P2_9_SB_LUT4_I2_O[0]
.sym 66552 vga.interval_counter[2]
.sym 66553 vga.interval_counter[3]
.sym 66556 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 66557 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 66559 vga.interval_counter[2]
.sym 66560 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 66561 P2_9_SB_LUT4_I1_I3[1]
.sym 66562 P2_9_SB_LUT4_I1_I3[0]
.sym 66565 P2_9$SB_IO_IN
.sym 66566 vga.interval_counter[15]
.sym 66567 vga.interval_counter[2]
.sym 66568 P2_10$SB_IO_IN
.sym 66571 P2_10$SB_IO_IN
.sym 66572 vga.interval_counter[10]
.sym 66573 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 66574 vga.interval_counter[11]
.sym 66577 vga.interval_counter[8]
.sym 66578 vga.interval_counter[14]
.sym 66579 vga.interval_counter[2]
.sym 66580 vga.interval_counter[9]
.sym 66583 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 66584 vga.interval_counter[8]
.sym 66585 vga.interval_counter[9]
.sym 66586 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 66589 P2_9_SB_LUT4_I2_O[2]
.sym 66590 P2_9_SB_LUT4_I2_O[1]
.sym 66591 P2_9_SB_LUT4_I2_O[0]
.sym 66595 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 66596 P2_9_SB_LUT4_I1_O[0]
.sym 66597 vga.interval_counter[3]
.sym 66598 vga.interval_counter[2]
.sym 66601 vga.interval_counter[10]
.sym 66602 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 66603 vga.interval_counter[11]
.sym 66604 vga.interval_counter[3]
.sym 66649 P2_9_SB_LUT4_I1_O[3]
.sym 66650 P2_3$SB_IO_IN
.sym 66651 P2_9$SB_IO_IN
.sym 66652 P2_10_SB_LUT4_I0_O[2]
.sym 66653 P2_10_SB_LUT4_I0_I1[2]
.sym 66654 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 66655 P2_10_SB_LUT4_I0_I1[3]
.sym 66656 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 66657 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 66658 P2_10_SB_LUT4_I0_O[0]
.sym 66659 P2_10_SB_LUT4_I0_O[3]
.sym 66660 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 66661 P2_9_SB_LUT4_I1_O[0]
.sym 66662 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 66663 P2_10$SB_IO_IN
.sym 66664 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 66669 P2_9_SB_LUT4_I1_I3[0]
.sym 66670 P2_9_SB_LUT4_I1_I3[1]
.sym 66674 P2_9_SB_LUT4_I3_I0[1]
.sym 66677 P2_10_SB_LUT4_I0_I1[1]
.sym 66678 P2_9_SB_LUT4_I1_O[2]
.sym 66679 P2_9_SB_LUT4_I1_O[1]
.sym 66682 P2_9_SB_LUT4_I1_O[3]
.sym 66683 P2_9_SB_LUT4_I1_O[1]
.sym 66684 P2_9_SB_LUT4_I1_O[2]
.sym 66685 P2_9_SB_LUT4_I1_O[0]
.sym 66689 P2_9_SB_LUT4_I1_O[3]
.sym 66690 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 66691 P2_9_SB_LUT4_I1_I3[0]
.sym 66695 P2_3$SB_IO_IN
.sym 66700 P2_10_SB_LUT4_I0_I1[1]
.sym 66701 P2_10_SB_LUT4_I0_I1[2]
.sym 66702 P2_10$SB_IO_IN
.sym 66703 P2_10_SB_LUT4_I0_I1[3]
.sym 66706 P2_9_SB_LUT4_I1_I3[0]
.sym 66709 P2_9_SB_LUT4_I1_I3[1]
.sym 66712 P2_10_SB_LUT4_I0_O[3]
.sym 66713 P2_9$SB_IO_IN
.sym 66714 P2_10_SB_LUT4_I0_O[2]
.sym 66715 P2_10_SB_LUT4_I0_O[0]
.sym 66718 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 66719 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 66720 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 66721 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 66724 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 66725 P2_9$SB_IO_IN
.sym 66726 P2_9_SB_LUT4_I1_O[0]
.sym 66727 P2_9_SB_LUT4_I3_I0[1]
.sym 66728 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 66729 P1B9$SB_IO_OUT_$glb_clk
.sym 66757 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 66776 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[1]
.sym 66779 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[0]
.sym 66782 vga.right_up_1d
.sym 66785 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 66790 P2_3$SB_IO_IN
.sym 66797 P2_10_SB_LUT4_I0_O[0]
.sym 66818 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[0]
.sym 66819 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[1]
.sym 66835 vga.right_up_1d
.sym 66838 P2_3$SB_IO_IN
.sym 66847 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[0]
.sym 66848 P2_10_SB_LUT4_I0_O[0]
.sym 66852 P1B9$SB_IO_OUT_$glb_clk
.sym 66853 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 66888 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 66908 vga.right_up_pressed
.sym 66910 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66918 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 66952 vga.right_up_pressed
.sym 66953 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 66954 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67012 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67020 $PACKER_VCC_NET
.sym 67022 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 67029 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67031 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 67032 vga.right_down_pressed
.sym 67034 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67041 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 67044 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 67049 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 67051 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 67052 vga.right_down_pressed
.sym 67053 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 67054 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 67063 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67065 $PACKER_VCC_NET
.sym 67066 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 67082 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67083 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 67087 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 67089 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 67090 vga.right_down_pressed
.sym 67097 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67098 P1B9$SB_IO_OUT_$glb_clk
.sym 67099 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 67116 $PACKER_VCC_NET
.sym 67130 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67225 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 67226 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 67227 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 67228 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 67229 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 67230 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 67251 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67252 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67266 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 67269 vga.left_down_pressed
.sym 67276 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 67277 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67279 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67282 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67283 vga.paddle_l_pos_v[3]
.sym 67285 $PACKER_VCC_NET
.sym 67286 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67291 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67309 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67311 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67312 $PACKER_VCC_NET
.sym 67316 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67317 vga.paddle_l_pos_v[3]
.sym 67321 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67323 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67333 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67334 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 67335 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 67336 vga.left_down_pressed
.sym 67343 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67344 P1B9$SB_IO_OUT_$glb_clk
.sym 67345 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]_$glb_sr
.sym 67346 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 67347 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 67365 vga.left_down_pressed
.sym 67367 vga.paddle_l_pos_v[6]
.sym 67368 vga.paddle_l_pos_v[3]
.sym 67371 vga.paddle_l_pos_v[8]
.sym 67373 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 67376 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67379 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67381 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 67392 vga.paddle_l_pos_v[8]
.sym 67394 $PACKER_VCC_NET
.sym 67403 vga.paddle_l_pos_v[7]
.sym 67404 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67405 vga.paddle_l_pos_v[5]
.sym 67408 vga.paddle_l_pos_v[3]
.sym 67414 vga.paddle_l_pos_v[4]
.sym 67418 vga.paddle_l_pos_v[6]
.sym 67419 $nextpnr_ICESTORM_LC_43$O
.sym 67421 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67425 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 67428 vga.paddle_l_pos_v[3]
.sym 67431 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 67433 $PACKER_VCC_NET
.sym 67434 vga.paddle_l_pos_v[4]
.sym 67437 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 67439 vga.paddle_l_pos_v[5]
.sym 67440 $PACKER_VCC_NET
.sym 67443 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 67446 vga.paddle_l_pos_v[6]
.sym 67449 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 67451 vga.paddle_l_pos_v[7]
.sym 67455 $nextpnr_ICESTORM_LC_44$I3
.sym 67457 vga.paddle_l_pos_v[8]
.sym 67465 $nextpnr_ICESTORM_LC_44$I3
.sym 67471 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 67472 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 67473 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 67474 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 67475 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 67476 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 67486 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67499 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67504 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67510 vga.paddle_l_pos_v[7]
.sym 67511 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67513 vga.paddle_l_pos_v[4]
.sym 67520 vga.paddle_l_pos_v[5]
.sym 67521 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67522 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67523 vga.paddle_l_pos_v[3]
.sym 67525 vga.paddle_l_pos_v[6]
.sym 67542 $nextpnr_ICESTORM_LC_11$O
.sym 67545 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67548 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 67551 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67554 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 67556 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67558 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 67560 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 67562 vga.paddle_l_pos_v[3]
.sym 67564 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 67566 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 67568 vga.paddle_l_pos_v[4]
.sym 67570 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 67572 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 67575 vga.paddle_l_pos_v[5]
.sym 67576 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 67578 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 67581 vga.paddle_l_pos_v[6]
.sym 67582 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 67584 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 67586 vga.paddle_l_pos_v[7]
.sym 67588 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 67592 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 67605 $PACKER_VCC_NET
.sym 67628 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 67637 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 67640 vga.left_up_pressed
.sym 67641 vga.left_down_pressed
.sym 67645 vga.paddle_l_pos_v[8]
.sym 67648 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67651 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 67661 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67667 vga.paddle_l_pos_v[8]
.sym 67669 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 67684 vga.left_down_pressed
.sym 67685 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67687 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 67690 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 67691 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67693 vga.left_up_pressed
.sym 67734 $PACKER_VCC_NET
.sym 67756 vga.left_down_1d
.sym 67763 P2_2$SB_IO_IN
.sym 67769 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67770 vga.left_up_1d
.sym 67776 P2_1$SB_IO_IN
.sym 67789 vga.left_down_1d
.sym 67792 P2_2$SB_IO_IN
.sym 67831 vga.left_up_1d
.sym 67832 P2_1$SB_IO_IN
.sym 67836 P1B9$SB_IO_OUT_$glb_clk
.sym 67837 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67873 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 67885 P2_2$SB_IO_IN
.sym 67895 P2_1$SB_IO_IN
.sym 67897 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 67912 P2_2$SB_IO_IN
.sym 67948 P2_1$SB_IO_IN
.sym 67958 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 67959 P1B9$SB_IO_OUT_$glb_clk
.sym 67994 P1B9$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68025 $PACKER_VCC_NET
.sym 68028 P1B9$SB_IO_OUT
.sym 68029 P1B4$SB_IO_OUT
.sym 68033 P2_1$SB_IO_IN
.sym 68187 P2_3$SB_IO_IN
.sym 70082 P2_10$SB_IO_IN
.sym 70343 P2_3$SB_IO_IN
.sym 70706 P2_4$SB_IO_IN
.sym 70836 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 71080 vga.paddle_l_pos_v[5]
.sym 71082 vga.paddle_l_pos_v[4]
.sym 71097 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71099 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 71100 vga.paddle_l_pos_v[4]
.sym 71102 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 71105 vga.paddle_l_pos_v[6]
.sym 71106 vga.paddle_l_pos_v[5]
.sym 71108 vga.paddle_l_pos_v[3]
.sym 71113 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 71114 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 71116 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 71119 $PACKER_VCC_NET
.sym 71120 vga.paddle_l_pos_v[7]
.sym 71123 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71124 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71125 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 71127 $nextpnr_ICESTORM_LC_59$O
.sym 71130 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71133 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 71135 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71139 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 71141 $PACKER_VCC_NET
.sym 71142 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 71143 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71145 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 71148 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 71149 vga.paddle_l_pos_v[3]
.sym 71151 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 71153 $PACKER_VCC_NET
.sym 71154 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 71155 vga.paddle_l_pos_v[4]
.sym 71157 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 71160 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 71161 vga.paddle_l_pos_v[5]
.sym 71163 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 71165 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 71167 vga.paddle_l_pos_v[6]
.sym 71169 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 71172 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 71173 vga.paddle_l_pos_v[7]
.sym 71213 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 71218 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 71242 vga.paddle_l_pos_v[8]
.sym 71250 $nextpnr_ICESTORM_LC_60$I3
.sym 71253 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 71254 vga.paddle_l_pos_v[8]
.sym 71260 $nextpnr_ICESTORM_LC_60$I3
.sym 71345 $PACKER_VCC_NET
.sym 71346 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71347 vga.paddle_l_pos_v[6]
.sym 71353 $PACKER_VCC_NET
.sym 71357 vga.paddle_l_pos_v[7]
.sym 71359 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71363 vga.paddle_l_pos_v[4]
.sym 71367 vga.paddle_l_pos_v[3]
.sym 71369 vga.paddle_l_pos_v[5]
.sym 71372 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71373 $nextpnr_ICESTORM_LC_28$O
.sym 71376 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71379 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71381 $PACKER_VCC_NET
.sym 71382 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71385 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 71387 $PACKER_VCC_NET
.sym 71388 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71389 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71391 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 71393 $PACKER_VCC_NET
.sym 71394 vga.paddle_l_pos_v[3]
.sym 71395 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 71397 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 71399 $PACKER_VCC_NET
.sym 71400 vga.paddle_l_pos_v[4]
.sym 71401 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 71403 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 71405 $PACKER_VCC_NET
.sym 71406 vga.paddle_l_pos_v[5]
.sym 71407 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 71409 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 71411 $PACKER_VCC_NET
.sym 71412 vga.paddle_l_pos_v[6]
.sym 71413 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 71415 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 71417 vga.paddle_l_pos_v[7]
.sym 71418 $PACKER_VCC_NET
.sym 71419 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 71443 vga.paddle_l_pos_v[6]
.sym 71459 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 71464 vga.paddle_l_pos_v[8]
.sym 71472 $PACKER_VCC_NET
.sym 71497 vga.paddle_l_pos_v[8]
.sym 71498 $PACKER_VCC_NET
.sym 71500 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 71568 vga.paddle_l_pos_v[8]
.sym 71697 P2_7$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71817 P2_1$SB_IO_IN
.sym 71833 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71859 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71913 P2_3$SB_IO_IN
.sym 72018 P2_9$SB_IO_IN
.sym 72065 P2_9$SB_IO_IN
.sym 72074 P2_9$SB_IO_IN
.sym 72450 P2_9$SB_IO_IN
.sym 72577 P2_9$SB_IO_IN
.sym 72950 P2_9$SB_IO_IN
.sym 73070 P2_9$SB_IO_IN
.sym 73297 P2_3$SB_IO_IN
.sym 73438 P2_9$SB_IO_IN
.sym 73562 P2_9$SB_IO_IN
.sym 73931 P2_9$SB_IO_IN
.sym 74054 P2_9$SB_IO_IN
.sym 75265 P2_7$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75648 P2_2$SB_IO_IN
.sym 75659 P2_7$SB_IO_IN
.sym 78863 P2_2$SB_IO_IN
.sym 78866 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 78867 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 78884 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 79049 P2_4$SB_IO_IN
.sym 80101 P2_10$SB_IO_IN
.sym 80593 P2_10$SB_IO_IN
.sym 81205 P2_4$SB_IO_IN
.sym 82775 P2_4$SB_IO_IN
.sym 82788 P2_10$SB_IO_IN
.sym 82880 P2_10$SB_IO_IN
.sym 83800 P2_10$SB_IO_IN
.sym 84159 P2_4$SB_IO_IN
.sym 86597 P2_10$SB_IO_IN
.sym 87498 P2_10$SB_IO_IN
.sym 94982 P2_10$SB_IO_IN
.sym 104002 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104006 vga.count_h[1]
.sym 104007 $PACKER_VCC_NET
.sym 104010 vga.count_h[2]
.sym 104011 $PACKER_VCC_NET
.sym 104014 vga.count_h[3]
.sym 104015 $PACKER_VCC_NET
.sym 104018 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104022 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104026 vga.count_h[6]
.sym 104030 vga.count_h[7]
.sym 104031 $PACKER_VCC_NET
.sym 104034 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 104035 $PACKER_VCC_NET
.sym 104038 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104044 $nextpnr_ICESTORM_LC_3$I3
.sym 104066 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104070 vga.count_h[1]
.sym 104074 vga.count_h[2]
.sym 104078 vga.count_h[3]
.sym 104079 $PACKER_VCC_NET
.sym 104082 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104086 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104090 vga.count_h[6]
.sym 104094 vga.count_h[7]
.sym 104095 $PACKER_VCC_NET
.sym 104098 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 104099 $PACKER_VCC_NET
.sym 104102 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104106 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I1[9]
.sym 104107 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 104108 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_2_I3[9]
.sym 104130 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 104134 $PACKER_VCC_NET
.sym 104135 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 104138 $PACKER_VCC_NET
.sym 104139 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104142 $PACKER_VCC_NET
.sym 104143 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 104147 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104151 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 104155 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104158 $PACKER_VCC_NET
.sym 104159 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 104163 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104166 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104167 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104168 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104191 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104192 vga.count_h[1]
.sym 104194 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 104199 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 104203 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104206 $PACKER_VCC_NET
.sym 104207 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 104210 $PACKER_VCC_NET
.sym 104211 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104215 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 104219 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104222 $PACKER_VCC_NET
.sym 104223 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 104227 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104229 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 104230 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
.sym 104231 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 104232 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 104233 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104234 vga.count_h[3]
.sym 104235 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104236 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 104237 vga.count_h[3]
.sym 104238 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104239 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]
.sym 104240 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104242 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104243 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104244 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 104247 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104248 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104249 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 104250 vga.count_h[7]
.sym 104251 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104252 vga.count_h[6]
.sym 104254 vga.count_h[3]
.sym 104255 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104256 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104258 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104263 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 104266 $PACKER_VCC_NET
.sym 104267 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104271 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 104275 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104278 $PACKER_VCC_NET
.sym 104279 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 104283 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104285 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 104286 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 104287 vga.count_h[2]
.sym 104288 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104290 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104294 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104295 $PACKER_VCC_NET
.sym 104298 vga.count_h[6]
.sym 104299 $PACKER_VCC_NET
.sym 104302 vga.count_h[7]
.sym 104306 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 104307 $PACKER_VCC_NET
.sym 104310 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104314 $PACKER_VCC_NET
.sym 104316 $nextpnr_ICESTORM_LC_55$I3
.sym 104320 $nextpnr_ICESTORM_LC_55$COUT
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104333 rst_counter[9]
.sym 104348 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104866 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 104870 $PACKER_VCC_NET
.sym 104871 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 104874 $PACKER_VCC_NET
.sym 104875 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104878 $PACKER_VCC_NET
.sym 104879 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 104882 $PACKER_VCC_NET
.sym 104883 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104887 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 104891 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104894 $PACKER_VCC_NET
.sym 104895 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 104899 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104904 $nextpnr_ICESTORM_LC_23$I3
.sym 104915 vga.count_h[7]
.sym 104916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 104930 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104931 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 104932 vga.ball_pos_h[0]
.sym 104934 vga.count_h[1]
.sym 104935 vga.ball_pos_h[1]
.sym 104938 vga.count_h[2]
.sym 104939 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 104940 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 104942 vga.count_h[3]
.sym 104943 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 104946 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 104948 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 104950 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 104951 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 104952 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 104954 vga.count_h[6]
.sym 104955 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 104956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 104958 vga.count_h[7]
.sym 104959 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 104960 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 104962 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 104963 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 104964 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 104966 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 104967 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 104968 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 104971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 104975 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 104979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 104983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 104987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 104991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 104995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 104999 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105060 $nextpnr_ICESTORM_LC_27$I3
.sym 105090 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105093 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105095 vga.count_h[1]
.sym 105096 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105097 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105099 vga.count_h[2]
.sym 105100 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 105101 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105103 vga.count_h[3]
.sym 105104 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 105105 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105107 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105108 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 105109 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105111 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 105112 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 105113 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105115 vga.count_h[6]
.sym 105116 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 105117 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105119 vga.count_h[7]
.sym 105120 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 105121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105123 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 105124 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 105125 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105127 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105128 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 105129 vga.count_h[1]
.sym 105130 vga.count_h[3]
.sym 105131 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105132 vga.count_h[2]
.sym 105142 vga.count_h[2]
.sym 105143 vga.count_h[1]
.sym 105144 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105145 vga.count_h[2]
.sym 105146 vga.count_h[3]
.sym 105147 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 105148 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 105151 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105152 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105154 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 105159 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 105162 $PACKER_VCC_NET
.sym 105163 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105166 $PACKER_VCC_NET
.sym 105167 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 105171 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105174 $PACKER_VCC_NET
.sym 105175 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105179 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105182 $PACKER_VCC_NET
.sym 105183 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 105187 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105190 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 105191 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 105192 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 105193 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 105194 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105195 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105196 vga.count_h[3]
.sym 105205 vga.count_h[2]
.sym 105206 vga.count_h[3]
.sym 105207 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105208 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 105209 vga.count_h[7]
.sym 105210 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105211 vga.count_h[6]
.sym 105212 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 105218 rst_counter[9]
.sym 105222 rst_counter[8]
.sym 105223 $PACKER_VCC_NET
.sym 105224 rst_counter[9]
.sym 105226 rst_counter[7]
.sym 105227 $PACKER_VCC_NET
.sym 105228 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105230 rst_counter[6]
.sym 105231 $PACKER_VCC_NET
.sym 105232 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 105234 rst_counter[5]
.sym 105235 $PACKER_VCC_NET
.sym 105236 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 105238 rst_counter[4]
.sym 105239 $PACKER_VCC_NET
.sym 105240 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 105242 rst_counter[3]
.sym 105243 $PACKER_VCC_NET
.sym 105244 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 105246 rst_counter[2]
.sym 105247 $PACKER_VCC_NET
.sym 105248 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 105250 rst_counter[1]
.sym 105251 $PACKER_VCC_NET
.sym 105252 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 105253 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 105255 $PACKER_VCC_NET
.sym 105256 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 105260 rst_counter_SB_LUT4_O_3_I3
.sym 105264 rst_counter_SB_LUT4_O_I3
.sym 105265 rst_counter_SB_LUT4_O_2_I3
.sym 105266 rst_counter_SB_LUT4_O_1_I3
.sym 105267 rst_counter_SB_LUT4_O_I3
.sym 105268 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 105272 rst_counter_SB_LUT4_O_2_I3
.sym 105276 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 105277 rst_counter_SB_LUT4_O_6_I3
.sym 105278 rst_counter_SB_LUT4_O_5_I3
.sym 105279 rst_counter_SB_LUT4_O_4_I3
.sym 105280 rst_counter_SB_LUT4_O_3_I3
.sym 105281 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 105282 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 105283 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105284 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 105288 rst_counter_SB_LUT4_O_4_I3
.sym 105295 vga.count_h[7]
.sym 105296 vga.count_h[6]
.sym 105297 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 105298 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 105299 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105300 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 105301 rst_SB_DFF_Q_D[0]
.sym 105306 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 105307 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 105308 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 105309 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 105310 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 105311 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 105312 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 105858 vga.ball_pos_h[1]
.sym 105862 vga.ball_pos_h[2]
.sym 105863 $PACKER_VCC_NET
.sym 105866 vga.ball_pos_h[3]
.sym 105867 $PACKER_VCC_NET
.sym 105868 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105870 vga.ball_pos_h[4]
.sym 105871 $PACKER_VCC_NET
.sym 105872 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 105874 vga.ball_pos_h[5]
.sym 105875 $PACKER_VCC_NET
.sym 105876 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 105878 vga.ball_pos_h[6]
.sym 105879 $PACKER_VCC_NET
.sym 105880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 105882 vga.ball_pos_h[7]
.sym 105883 $PACKER_VCC_NET
.sym 105884 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 105886 vga.ball_pos_h[8]
.sym 105887 $PACKER_VCC_NET
.sym 105888 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 105890 vga.ball_pos_h[9]
.sym 105891 $PACKER_VCC_NET
.sym 105892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 105894 $PACKER_VCC_NET
.sym 105896 $nextpnr_ICESTORM_LC_57$I3
.sym 105897 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105898 vga.ball_pos_h[0]
.sym 105899 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 105900 $nextpnr_ICESTORM_LC_57$COUT
.sym 105901 vga.count_h[2]
.sym 105902 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 105903 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 105904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 105906 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105907 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 105908 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105909 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 105910 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 105911 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 105912 vga.count_h[3]
.sym 105914 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105915 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105917 vga.count_h[6]
.sym 105918 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 105919 vga.count_h[1]
.sym 105920 vga.ball_pos_h[1]
.sym 105922 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105923 vga.ball_pos_h[0]
.sym 105926 vga.count_h[1]
.sym 105927 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 105930 vga.count_h[2]
.sym 105931 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 105934 vga.count_h[3]
.sym 105935 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 105938 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105939 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 105942 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 105943 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 105946 vga.count_h[6]
.sym 105947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 105950 vga.count_h[7]
.sym 105951 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 105954 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 105955 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 105958 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105959 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 105963 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 105967 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105975 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105999 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106050 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 106051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 106052 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 106060 vga.count_h[1]
.sym 106073 vga.count_h[2]
.sym 106074 vga.count_h[3]
.sym 106075 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 106076 vga.count_h[1]
.sym 106082 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 106086 $PACKER_VCC_NET
.sym 106087 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 106088 vga.count_h[2]
.sym 106090 $PACKER_VCC_NET
.sym 106091 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106092 vga.count_h[3]
.sym 106095 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 106096 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106098 $PACKER_VCC_NET
.sym 106099 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106100 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106102 $PACKER_VCC_NET
.sym 106103 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106104 vga.count_h[6]
.sym 106107 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106108 vga.count_h[7]
.sym 106110 $PACKER_VCC_NET
.sym 106111 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106115 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106116 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106118 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 106119 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 106120 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 106121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106122 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 106123 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106124 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106137 vga.count_h[7]
.sym 106138 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106139 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106140 vga.count_h[6]
.sym 106146 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 106151 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106154 $PACKER_VCC_NET
.sym 106155 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 106159 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106163 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106167 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106170 $PACKER_VCC_NET
.sym 106171 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106175 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106180 $nextpnr_ICESTORM_LC_34$I3
.sym 106181 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 106188 rst_counter_SB_LUT4_O_6_I3
.sym 106192 rst_counter_SB_LUT4_O_5_I3
.sym 106194 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 106195 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 106196 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 106204 rst_counter_SB_LUT4_O_1_I3
.sym 106207 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 106208 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 106210 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106215 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106219 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106222 $PACKER_VCC_NET
.sym 106223 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106226 $PACKER_VCC_NET
.sym 106227 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106229 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106230 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106231 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106232 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106234 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106235 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106236 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106237 vga.count_h[7]
.sym 106238 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106239 vga.count_h[6]
.sym 106240 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106242 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106246 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106250 vga.count_h[6]
.sym 106254 vga.count_h[7]
.sym 106258 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106259 $PACKER_VCC_NET
.sym 106262 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106266 $PACKER_VCC_NET
.sym 106268 $nextpnr_ICESTORM_LC_50$I3
.sym 106271 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 106272 $nextpnr_ICESTORM_LC_50$COUT
.sym 106786 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 106791 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106795 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 106799 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106802 $PACKER_VCC_NET
.sym 106803 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106807 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106810 $PACKER_VCC_NET
.sym 106811 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106812 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106815 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106818 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106819 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 106820 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[7]
.sym 106822 vga.ball_pos_h[2]
.sym 106823 $PACKER_VCC_NET
.sym 106824 vga.ball_pos_h[1]
.sym 106850 vga.ball_pos_h[1]
.sym 106855 vga.ball_pos_h[2]
.sym 106859 vga.ball_pos_h[3]
.sym 106860 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 106863 vga.ball_pos_h[4]
.sym 106864 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 106867 vga.ball_pos_h[5]
.sym 106868 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 106871 vga.ball_pos_h[6]
.sym 106872 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 106875 vga.ball_pos_h[7]
.sym 106876 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 106879 vga.ball_pos_h[8]
.sym 106880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 106883 vga.ball_pos_h[9]
.sym 106884 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 106888 $nextpnr_ICESTORM_LC_74$I3
.sym 106893 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106894 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 106895 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106896 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 106899 vga.ball_pos_h[2]
.sym 106900 vga.ball_pos_h[1]
.sym 106902 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106903 $PACKER_VCC_NET
.sym 106904 vga.ball_pos_h[0]
.sym 106914 vga.ball_pos_h[0]
.sym 106918 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106919 $PACKER_VCC_NET
.sym 106920 vga.ball_pos_h[1]
.sym 106922 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 106923 $PACKER_VCC_NET
.sym 106924 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 106926 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 106927 $PACKER_VCC_NET
.sym 106928 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 106930 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 106931 $PACKER_VCC_NET
.sym 106932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 106934 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 106935 $PACKER_VCC_NET
.sym 106936 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 106938 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 106939 $PACKER_VCC_NET
.sym 106940 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 106942 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 106943 $PACKER_VCC_NET
.sym 106944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 106946 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 106947 $PACKER_VCC_NET
.sym 106948 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 106950 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 106951 $PACKER_VCC_NET
.sym 106952 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 106954 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 106955 $PACKER_VCC_NET
.sym 106956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 106960 $nextpnr_ICESTORM_LC_72$I3
.sym 106978 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 106983 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106987 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 106990 $PACKER_VCC_NET
.sym 106991 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106994 $PACKER_VCC_NET
.sym 106995 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106999 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107002 $PACKER_VCC_NET
.sym 107003 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107007 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107009 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107010 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 107011 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 107012 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 107021 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107022 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 107023 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 107024 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 107042 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 107047 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 107050 $PACKER_VCC_NET
.sym 107051 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107055 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 107059 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107063 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107067 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107071 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107075 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107078 $PACKER_VCC_NET
.sym 107080 $nextpnr_ICESTORM_LC_66$I3
.sym 107081 vga.count_h[3]
.sym 107082 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107083 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107084 $nextpnr_ICESTORM_LC_66$COUT
.sym 107101 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 107106 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 107107 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 107108 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 107111 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 107112 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 107115 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 107116 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 107125 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 107126 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 107127 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 107128 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 107129 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107130 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 107131 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107132 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107133 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 107141 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 107147 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 107148 vga.count_h_ball_SB_DFFSR_Q_R[1]
.sym 107154 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 107155 vga.count_h_score_r_0_SB_DFFSR_Q_D[1]
.sym 107156 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 107159 vga.count_h_score_l_0_SB_DFFSR_Q_R[0]
.sym 107160 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 107161 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 107162 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[1]
.sym 107163 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 107164 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 107167 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[0]
.sym 107168 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[3]
.sym 107170 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 107175 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107179 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107183 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107187 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107191 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107193 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 107194 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 107195 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 107196 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 107197 vga.count_h_ball_SB_DFFSR_Q_R[0]
.sym 107202 vga.count_h[7]
.sym 107206 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 107207 $PACKER_VCC_NET
.sym 107210 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 107214 $PACKER_VCC_NET
.sym 107216 $nextpnr_ICESTORM_LC_52$I3
.sym 107219 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 107220 $nextpnr_ICESTORM_LC_52$COUT
.sym 107228 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 107230 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 107231 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 107232 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 107746 vga.ball_pos_h[0]
.sym 107751 vga.ball_pos_h[1]
.sym 107752 vga.ball_pos_h[0]
.sym 107755 vga.ball_pos_h[2]
.sym 107756 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 107759 vga.ball_pos_h[3]
.sym 107760 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 107763 vga.ball_pos_h[4]
.sym 107764 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 107767 vga.ball_pos_h[5]
.sym 107768 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 107771 vga.ball_pos_h[6]
.sym 107772 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 107775 vga.ball_pos_h[7]
.sym 107776 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 107779 vga.ball_pos_h[8]
.sym 107780 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 107781 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 107782 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 107783 vga.ball_pos_h[9]
.sym 107784 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 107786 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107787 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107788 vga.ball_motion_l
.sym 107789 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 107790 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 107791 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 107792 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 107793 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 107794 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 107795 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 107796 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 107802 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107803 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107804 vga.ball_motion_l
.sym 107806 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 107807 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107808 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107810 vga.ball_pos_h[1]
.sym 107811 $PACKER_VCC_NET
.sym 107812 vga.ball_pos_h[0]
.sym 107814 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 107815 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107816 vga.ball_motion_l
.sym 107818 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 107819 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107820 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 107834 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 107835 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107836 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107839 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107840 vga.ball_motion_l
.sym 107842 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107846 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 107847 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 107850 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107851 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 107854 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 107855 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 107858 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107859 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 107862 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107863 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 107866 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107867 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 107870 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107871 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 107874 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107875 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 107879 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 107883 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107887 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107891 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107895 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107899 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107903 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107907 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107911 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107915 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107919 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107923 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107927 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107931 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107935 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107939 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107943 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107947 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107951 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107955 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107959 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107963 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107967 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 107970 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I1[31]
.sym 107971 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107972 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 108002 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 108006 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108010 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108011 $PACKER_VCC_NET
.sym 108014 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108018 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108022 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108026 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108030 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108033 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108034 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108035 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 108036 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 108042 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 108043 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108044 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 108049 vga.count_h_paddle_l
.sym 108050 vga.count_v_paddle_l
.sym 108051 vga.count_h_paddle_r
.sym 108052 vga.count_v_paddle_r
.sym 108063 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 108064 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 108066 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108070 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 108071 $PACKER_VCC_NET
.sym 108074 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108075 $PACKER_VCC_NET
.sym 108078 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108082 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108086 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108090 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108094 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108098 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108104 $nextpnr_ICESTORM_LC_46$I3
.sym 108105 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108115 vga.blank_h
.sym 108116 vga.blank_v
.sym 108130 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
.sym 108135 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108138 $PACKER_VCC_NET
.sym 108139 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108143 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108146 $PACKER_VCC_NET
.sym 108147 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 108151 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108156 $nextpnr_ICESTORM_LC_36$I3
.sym 108157 vga.count_h_ball_SB_DFFSR_Q_R_SB_LUT4_I2_O[2]
.sym 108169 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 108170 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 108171 vga.score_r[1]
.sym 108172 vga.count_v_score_2
.sym 108173 vga.count_h_score_r_0_SB_DFFSR_Q_D[3]
.sym 108188 vga.hs_out
.sym 108722 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 108723 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 108724 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 108738 vga.ball_pos_h[0]
.sym 108742 vga.ball_pos_h[1]
.sym 108743 $PACKER_VCC_NET
.sym 108746 vga.ball_pos_h[2]
.sym 108747 $PACKER_VCC_NET
.sym 108748 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 108750 vga.ball_pos_h[3]
.sym 108751 $PACKER_VCC_NET
.sym 108752 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 108754 vga.ball_pos_h[4]
.sym 108755 $PACKER_VCC_NET
.sym 108756 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 108758 vga.ball_pos_h[5]
.sym 108759 $PACKER_VCC_NET
.sym 108760 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 108762 vga.ball_pos_h[6]
.sym 108763 $PACKER_VCC_NET
.sym 108764 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 108766 vga.ball_pos_h[7]
.sym 108767 $PACKER_VCC_NET
.sym 108768 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 108770 vga.ball_pos_h[8]
.sym 108771 $PACKER_VCC_NET
.sym 108772 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 108773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108774 vga.ball_pos_h[9]
.sym 108775 vga.ball_motion_l
.sym 108776 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 108777 vga.ball_pos_h[7]
.sym 108778 vga.ball_pos_h[8]
.sym 108779 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108780 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108781 vga.ball_pos_h[4]
.sym 108782 vga.ball_pos_h[5]
.sym 108783 vga.ball_pos_h[6]
.sym 108784 vga.ball_pos_h[9]
.sym 108785 vga.ball_pos_h[4]
.sym 108786 vga.ball_pos_h[5]
.sym 108787 vga.ball_pos_h[6]
.sym 108788 vga.ball_pos_h[9]
.sym 108789 vga.ball_pos_h[0]
.sym 108790 vga.ball_pos_h[3]
.sym 108791 vga.ball_pos_h[1]
.sym 108792 vga.ball_pos_h[2]
.sym 108793 vga.ball_pos_h[3]
.sym 108794 vga.ball_pos_h[0]
.sym 108795 vga.ball_pos_h[1]
.sym 108796 vga.ball_pos_h[2]
.sym 108797 vga.ball_pos_h[7]
.sym 108798 vga.ball_pos_h[8]
.sym 108799 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108800 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108802 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108806 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108810 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108814 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108818 $PACKER_VCC_NET
.sym 108820 $nextpnr_ICESTORM_LC_16$I3
.sym 108823 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108824 $nextpnr_ICESTORM_LC_16$COUT
.sym 108827 vga.ball_pos_h[0]
.sym 108828 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 108834 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108835 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 108836 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 108838 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 108839 vga.ball_pos_v[1]
.sym 108842 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108843 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108844 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 108846 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108847 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108848 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 108850 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108851 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 108852 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 108854 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108855 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 108856 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 108858 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108859 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 108860 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 108862 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108863 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 108864 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 108866 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108867 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 108868 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 108871 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108875 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108879 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108883 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108887 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108891 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108895 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108899 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108903 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108907 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108911 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108915 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108919 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108923 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108927 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108931 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108935 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108939 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108943 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108947 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108951 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108955 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108959 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108962 vga.count_h_ball_SB_LUT4_I2_I1[10]
.sym 108963 vga.count_h_ball
.sym 108964 vga.count_h_ball_SB_LUT4_I2_I3[31]
.sym 108965 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108967 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 108968 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108975 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108976 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108983 vga.ball_motion_l
.sym 108984 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108985 vga.count_h_ball_SB_LUT4_I2_O[0]
.sym 108986 vga.count_h_ball_SB_LUT4_I2_O[1]
.sym 108987 vga.count_h_ball_SB_LUT4_I2_O[2]
.sym 108988 vga.count_h_ball_SB_LUT4_I2_O[3]
.sym 108991 vga.ball_motion_l
.sym 108992 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108994 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108999 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 109001 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109003 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109004 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 109005 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109007 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109008 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 109009 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109011 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109012 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 109013 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109015 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109016 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 109017 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109019 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109020 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 109021 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109023 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109024 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 109025 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109027 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109028 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 109031 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 109032 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109034 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109035 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109036 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 109037 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109038 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109039 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109040 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109042 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109043 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 109044 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109048 vga.vs_out
.sym 109050 vga.score_r[1]
.sym 109051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 109052 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 109053 vga.count_h_score_r_2
.sym 109054 vga.score_r_pixels[0]
.sym 109055 vga.score_r_pixels[1]
.sym 109056 vga.count_h_score_r_1
.sym 109057 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 109058 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 109059 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 109060 vga.count_v_score_0
.sym 109063 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 109064 P1A9$SB_IO_OUT
.sym 109065 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 109066 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 109067 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 109068 vga.count_h_score_r_0
.sym 109069 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 109070 vga.count_v_score_1
.sym 109071 vga.score_r[1]
.sym 109072 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 109073 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 109074 vga.count_h_score_r_0_SB_LUT4_I3_O[1]
.sym 109075 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 109076 vga.count_h_score_l_2
.sym 109077 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 109078 vga.score_r[1]
.sym 109079 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 109080 vga.count_v_score_1
.sym 109082 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 109083 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 109084 vga.count_v_score_0
.sym 109085 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109086 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 109087 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 109088 vga.count_v_score_0
.sym 109089 vga.count_h_score_l_1_SB_LUT4_I3_O[0]
.sym 109090 vga.count_h_score_l_1_SB_LUT4_I3_O[1]
.sym 109091 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 109092 vga.count_h_score_l_0
.sym 109093 vga.count_h_score_l_2_SB_LUT4_I3_O[0]
.sym 109094 vga.count_h_score_l_2_SB_LUT4_I3_O[1]
.sym 109095 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 109096 vga.count_h_score_l_1
.sym 109097 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109098 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 109099 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109100 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109102 vga.count_v_score_2
.sym 109103 vga.count_v_score_1
.sym 109104 vga.count_v_score_0
.sym 109105 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109106 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109107 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109108 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109109 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109110 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 109111 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 109112 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109113 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 109114 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 109115 vga.count_v_score_1
.sym 109116 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 109117 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109118 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109119 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 109120 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 109122 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 109123 vga.score_r[1]
.sym 109124 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 109125 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 109126 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 109127 vga.count_v_score_1
.sym 109128 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 109133 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 109134 vga.count_v_score_1
.sym 109135 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 109136 vga.count_v_score_3_SB_LUT4_I3_O[3]
.sym 109137 vga.count_v_score_2
.sym 109138 vga.score_r[1]
.sym 109139 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 109140 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 109142 vga.score_r[1]
.sym 109143 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 109144 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 109147 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 109148 vga.count_v_score_2_SB_LUT4_I0_O[1]
.sym 109698 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 109699 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 109700 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 109706 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109708 vga.ball_motion_l
.sym 109711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109712 vga.ball_motion_l
.sym 109714 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 109715 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 109716 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 109718 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109720 vga.ball_motion_l
.sym 109722 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109724 vga.ball_motion_l
.sym 109730 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 109734 $PACKER_VCC_NET
.sym 109735 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 109736 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 109739 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 109740 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109742 $PACKER_VCC_NET
.sym 109743 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 109746 $PACKER_VCC_NET
.sym 109747 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 109750 $PACKER_VCC_NET
.sym 109751 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 109754 $PACKER_VCC_NET
.sym 109755 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 109758 $PACKER_VCC_NET
.sym 109759 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 109762 $PACKER_VCC_NET
.sym 109763 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 109765 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109766 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109767 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109768 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109770 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109771 $PACKER_VCC_NET
.sym 109772 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109773 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109774 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109775 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109776 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109784 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109785 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109786 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109787 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 109788 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109790 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109791 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109792 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109793 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109794 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 109795 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109796 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109805 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109806 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109807 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109808 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 109809 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 109810 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109811 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 109812 vga.ball_pos_v[1]
.sym 109813 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 109814 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109815 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109816 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109817 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109818 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109819 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 109820 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109821 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109822 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 109823 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109824 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 109826 vga.ball_pos_v[1]
.sym 109830 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109831 $PACKER_VCC_NET
.sym 109834 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109835 $PACKER_VCC_NET
.sym 109836 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109838 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109839 $PACKER_VCC_NET
.sym 109840 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109842 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 109843 $PACKER_VCC_NET
.sym 109844 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109846 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109847 $PACKER_VCC_NET
.sym 109848 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109850 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 109851 $PACKER_VCC_NET
.sym 109852 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 109854 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 109855 $PACKER_VCC_NET
.sym 109856 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 109860 $nextpnr_ICESTORM_LC_5$I3
.sym 109861 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 109862 vga.ball_pos_v[1]
.sym 109863 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109864 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 109865 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109866 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 109867 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 109868 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 109869 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 109870 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109871 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109872 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 109878 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109879 $PACKER_VCC_NET
.sym 109880 vga.ball_pos_v[1]
.sym 109885 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109886 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 109887 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109888 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109890 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109894 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109895 $PACKER_VCC_NET
.sym 109898 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109899 $PACKER_VCC_NET
.sym 109900 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 109902 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 109903 $PACKER_VCC_NET
.sym 109904 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 109906 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 109907 $PACKER_VCC_NET
.sym 109908 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 109910 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 109911 $PACKER_VCC_NET
.sym 109912 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 109914 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 109915 $PACKER_VCC_NET
.sym 109916 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 109918 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 109919 $PACKER_VCC_NET
.sym 109920 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 109922 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 109923 $PACKER_VCC_NET
.sym 109924 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 109926 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 109927 $PACKER_VCC_NET
.sym 109928 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 109932 $nextpnr_ICESTORM_LC_68$I3
.sym 109935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109936 vga.ball_motion_l
.sym 109938 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 109939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 109940 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 109942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109944 vga.ball_motion_l
.sym 109954 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109955 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109958 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 109959 vga.ball_pos_v[1]
.sym 109962 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109963 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 109966 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109967 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 109970 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109971 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 109974 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109975 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 109978 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109979 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 109982 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109983 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 109986 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109987 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 109991 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 109992 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 109996 $nextpnr_ICESTORM_LC_61$I3
.sym 109997 vga.score_r[1]
.sym 109998 P2_7$SB_IO_IN
.sym 109999 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 110000 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 110002 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110003 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 110004 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110005 P2_7$SB_IO_IN
.sym 110006 vga.count_h_score_l_1_SB_LUT4_I3_O[2]
.sym 110007 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 110008 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 110009 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 110010 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 110011 P2_7$SB_IO_IN
.sym 110012 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110013 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 110014 P2_7$SB_IO_IN
.sym 110015 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 110016 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 110018 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110023 vga.score_r[1]
.sym 110025 P2_7$SB_IO_IN
.sym 110026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 110027 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 110028 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110030 vga.count_v_score_3_SB_LUT4_I3_O[0]
.sym 110031 vga.score_r[1]
.sym 110032 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110035 vga.score_r[1]
.sym 110036 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110038 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 110039 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 110040 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 110042 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 110043 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110044 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110046 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110047 P2_7$SB_IO_IN
.sym 110048 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 110049 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110050 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 110051 vga.count_v_score_1
.sym 110052 vga.count_v_score_0
.sym 110053 vga.score_l[0]
.sym 110054 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110055 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 110056 vga.count_v_score_0
.sym 110058 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 110059 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 110060 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 110061 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110062 vga.count_v_score_0
.sym 110063 vga.score_l[0]
.sym 110064 vga.score_l[1]
.sym 110066 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 110067 vga.count_v_score_1
.sym 110068 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110070 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110071 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 110072 vga.count_v_score_0
.sym 110073 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110074 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 110075 vga.score_l[0]
.sym 110076 vga.score_l[1]
.sym 110078 vga.count_v_score_4
.sym 110079 vga.count_v_score_3
.sym 110080 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 110083 vga.count_v_score_2_SB_LUT4_I0_1_O[0]
.sym 110084 vga.count_v_score_2_SB_LUT4_I0_1_O[1]
.sym 110085 vga.score_l[0]
.sym 110086 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110087 vga.score_l[1]
.sym 110088 vga.count_v_score_2
.sym 110089 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110090 vga.count_v_score_1
.sym 110091 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110092 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110095 vga.score_l[1]
.sym 110096 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110097 vga.count_v_score_2
.sym 110098 vga.score_l[1]
.sym 110099 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110100 vga.score_l[0]
.sym 110103 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 110104 vga.score_l[0]
.sym 110106 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110107 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110108 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110111 vga.count_v_score_2
.sym 110112 vga.count_v_score_3
.sym 110658 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 110663 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 110666 $PACKER_VCC_NET
.sym 110667 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 110671 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 110674 $PACKER_VCC_NET
.sym 110675 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 110679 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 110683 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 110687 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 110691 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 110696 $nextpnr_ICESTORM_LC_1$I3
.sym 110722 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 110726 $PACKER_VCC_NET
.sym 110727 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 110730 $PACKER_VCC_NET
.sym 110731 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 110735 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 110736 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 110739 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 110740 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110743 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 110744 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110746 $PACKER_VCC_NET
.sym 110747 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 110748 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110751 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 110752 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110755 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 110756 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110757 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[8]
.sym 110758 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 110759 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 110760 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 110786 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110787 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110790 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 110791 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 110794 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110795 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 110798 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 110799 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 110802 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110803 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 110806 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110807 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 110810 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110811 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 110814 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110815 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 110818 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110819 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 110823 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 110827 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110831 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110835 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110839 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110843 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110847 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110851 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110855 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110859 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110863 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110867 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110871 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110875 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110879 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110883 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110887 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110891 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110895 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110899 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110903 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110907 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110911 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 110913 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110914 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 110915 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 110916 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 110919 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 110920 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 110922 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110923 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110924 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 110927 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 110928 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 110931 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 110932 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 110935 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 110936 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 110937 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110938 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110939 vga.ball_pos_v[1]
.sym 110940 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110941 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 110942 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110943 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110944 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110946 vga.ball_pos_v[1]
.sym 110951 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110952 vga.ball_pos_v[1]
.sym 110955 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110956 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 110959 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110960 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110963 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 110964 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110967 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110968 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110971 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 110972 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 110975 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110976 vga.count_h_ball_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 110980 $nextpnr_ICESTORM_LC_77$I3
.sym 110981 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 110982 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 110983 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110984 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110985 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 110986 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 110987 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 110988 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 110989 P2_7$SB_IO_IN
.sym 110990 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 110991 vga.score_l[0]
.sym 110992 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110993 vga.score_l[1]
.sym 110994 P2_7$SB_IO_IN
.sym 110995 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 110996 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110997 P2_7$SB_IO_IN
.sym 110998 vga.count_h_score_r_2_SB_LUT4_I0_O[2]
.sym 110999 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 111000 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 111001 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111002 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 111003 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111004 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 111006 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 111007 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 111008 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 111009 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111010 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111011 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111012 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111015 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111016 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 111017 P2_7$SB_IO_IN
.sym 111018 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 111019 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 111020 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111023 vga.score_l[0]
.sym 111024 vga.score_l[1]
.sym 111027 vga.score_l[1]
.sym 111028 vga.score_l[0]
.sym 111029 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111030 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 111031 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 111032 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111035 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 111036 P2_7$SB_IO_IN
.sym 111037 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 111038 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 111039 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111040 vga.count_v_score_2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 111042 vga.score_l[0]
.sym 111047 vga.score_l[1]
.sym 111049 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111051 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 111052 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111070 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 111071 vga.score_l[1]
.sym 111072 vga.score_l[0]
.sym 111682 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111686 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 111687 $PACKER_VCC_NET
.sym 111690 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 111691 $PACKER_VCC_NET
.sym 111692 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 111694 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 111695 $PACKER_VCC_NET
.sym 111696 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 111698 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 111699 $PACKER_VCC_NET
.sym 111700 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 111702 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 111703 $PACKER_VCC_NET
.sym 111704 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 111706 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 111707 $PACKER_VCC_NET
.sym 111708 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 111710 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 111711 $PACKER_VCC_NET
.sym 111712 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 111714 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 111715 $PACKER_VCC_NET
.sym 111716 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 111718 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 111719 $PACKER_VCC_NET
.sym 111720 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 111724 $nextpnr_ICESTORM_LC_9$I3
.sym 111749 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 111750 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111751 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 111752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111757 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 111758 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 111759 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 111760 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 111774 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111775 $PACKER_VCC_NET
.sym 111776 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111778 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 111779 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111782 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 111783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111784 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111786 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 111787 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111790 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111791 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 111792 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111794 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111795 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 111796 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111798 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111799 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 111800 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111802 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111803 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 111804 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111806 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111807 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 111808 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111810 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 111811 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 111812 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111815 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111819 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111823 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111827 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111831 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111835 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111839 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111843 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111847 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111851 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111855 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111859 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111863 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111867 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111871 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111875 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111879 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111883 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111887 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111891 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111895 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111899 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111903 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111908 $nextpnr_ICESTORM_LC_40$I3
.sym 111911 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 111912 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 111915 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111916 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111917 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 111918 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 111919 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 111920 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 111921 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 111922 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 111923 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 111924 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 111925 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111926 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 111927 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 111928 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111929 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 111930 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 111931 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 111932 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 111933 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111934 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 111935 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111936 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111938 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111942 vga.ball_pos_v[1]
.sym 111946 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111950 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111954 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111958 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 111959 $PACKER_VCC_NET
.sym 111962 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111966 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 111970 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111976 $nextpnr_ICESTORM_LC_7$I3
.sym 111978 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111979 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111980 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111985 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 111986 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111987 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111988 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111989 vga.hide_r_SB_LUT4_I1_I2[0]
.sym 111990 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111991 vga.hide_r_SB_LUT4_I1_I2[2]
.sym 111992 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 111993 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111994 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111995 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 111996 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111997 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111998 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111999 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112000 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 112005 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 112006 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112007 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 112008 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112674 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112679 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112682 $PACKER_VCC_NET
.sym 112683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112684 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112687 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 112688 vga.paddle_r_pos_v[3]
.sym 112690 $PACKER_VCC_NET
.sym 112691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[2]
.sym 112692 vga.paddle_r_pos_v[4]
.sym 112695 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[3]
.sym 112696 vga.paddle_r_pos_v[5]
.sym 112699 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 112700 vga.paddle_r_pos_v[6]
.sym 112703 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 112704 vga.paddle_r_pos_v[7]
.sym 112707 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 112708 vga.paddle_r_pos_v[8]
.sym 112712 $nextpnr_ICESTORM_LC_48$I3
.sym 112738 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112739 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112742 vga.ball_pos_v[1]
.sym 112743 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112746 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112747 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112750 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112751 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 112754 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112755 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 112758 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 112759 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 112762 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112763 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 112766 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 112767 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 112770 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112771 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 112775 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112779 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112783 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112787 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112791 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112795 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112799 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112803 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112807 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112811 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112815 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112819 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112823 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112827 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112831 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112835 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112839 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112843 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112847 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112851 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112855 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112859 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112863 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 112866 $PACKER_VCC_NET
.sym 112868 $nextpnr_ICESTORM_LC_39$I3
.sym 112870 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112871 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112872 $nextpnr_ICESTORM_LC_39$COUT
.sym 112873 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 112874 vga.paddle_l_pos_v[4]
.sym 112875 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 112876 vga.paddle_r_pos_v[4]
.sym 112877 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 112878 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112879 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 112880 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112882 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 112883 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 112884 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 112885 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 112886 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 112887 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 112888 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 112889 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112890 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 112891 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112892 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 112893 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 112894 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112895 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112896 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 112898 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112902 vga.ball_pos_v[1]
.sym 112903 $PACKER_VCC_NET
.sym 112904 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112906 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112907 $PACKER_VCC_NET
.sym 112908 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112910 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112911 $PACKER_VCC_NET
.sym 112912 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112914 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112915 $PACKER_VCC_NET
.sym 112916 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112918 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 112919 $PACKER_VCC_NET
.sym 112920 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112922 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112923 $PACKER_VCC_NET
.sym 112924 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112926 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 112927 $PACKER_VCC_NET
.sym 112928 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 112930 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112931 $PACKER_VCC_NET
.sym 112932 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 112935 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 112936 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 112938 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 112939 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112940 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 112941 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112942 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 112943 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112944 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 112946 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112947 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112948 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 112951 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112952 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 112953 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112954 vga.ball_pos_v[1]
.sym 112955 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112956 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 112957 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 112958 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 112959 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112960 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112962 vga.ball_angle[0]
.sym 112966 $PACKER_VCC_NET
.sym 112967 vga.ball_angle[1]
.sym 112968 vga.ball_angle[0]
.sym 112971 vga.ball_angle[2]
.sym 112972 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 112976 $nextpnr_ICESTORM_LC_87$I3
.sym 112988 vga.ball_angle[0]
.sym 113666 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113670 vga.paddle_r_pos_v[3]
.sym 113674 vga.paddle_r_pos_v[4]
.sym 113675 $PACKER_VCC_NET
.sym 113678 vga.paddle_r_pos_v[5]
.sym 113679 $PACKER_VCC_NET
.sym 113682 vga.paddle_r_pos_v[6]
.sym 113686 vga.paddle_r_pos_v[7]
.sym 113690 vga.paddle_r_pos_v[8]
.sym 113696 $nextpnr_ICESTORM_LC_70$I3
.sym 113698 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113702 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113703 $PACKER_VCC_NET
.sym 113706 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113707 $PACKER_VCC_NET
.sym 113708 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113710 vga.paddle_r_pos_v[3]
.sym 113711 $PACKER_VCC_NET
.sym 113712 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113714 vga.paddle_r_pos_v[4]
.sym 113715 $PACKER_VCC_NET
.sym 113716 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113718 vga.paddle_r_pos_v[5]
.sym 113719 $PACKER_VCC_NET
.sym 113720 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113722 vga.paddle_r_pos_v[6]
.sym 113723 $PACKER_VCC_NET
.sym 113724 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113726 vga.paddle_r_pos_v[7]
.sym 113727 $PACKER_VCC_NET
.sym 113728 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113730 vga.paddle_r_pos_v[8]
.sym 113731 $PACKER_VCC_NET
.sym 113732 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113735 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113736 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113741 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 113742 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113743 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 113744 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113746 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 113747 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113748 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 113762 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113766 vga.paddle_r_pos_v[3]
.sym 113767 $PACKER_VCC_NET
.sym 113770 vga.paddle_r_pos_v[4]
.sym 113772 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113774 vga.paddle_r_pos_v[5]
.sym 113775 $PACKER_VCC_NET
.sym 113776 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113778 vga.paddle_r_pos_v[6]
.sym 113779 $PACKER_VCC_NET
.sym 113780 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113782 vga.paddle_r_pos_v[7]
.sym 113783 $PACKER_VCC_NET
.sym 113784 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113786 vga.paddle_r_pos_v[8]
.sym 113787 $PACKER_VCC_NET
.sym 113788 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113790 $PACKER_VCC_NET
.sym 113792 $nextpnr_ICESTORM_LC_32$I3
.sym 113793 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 113794 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113795 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 113796 $nextpnr_ICESTORM_LC_32$COUT
.sym 113798 vga.paddle_r_pos_v[3]
.sym 113799 $PACKER_VCC_NET
.sym 113800 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113807 vga.paddle_r_pos_v[3]
.sym 113808 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113809 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 113810 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113811 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113812 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 113813 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 113817 vga.paddle_l_pos_v[7]
.sym 113818 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 113819 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 113820 vga.paddle_r_pos_v[7]
.sym 113826 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113831 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113835 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113836 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113839 vga.paddle_r_pos_v[3]
.sym 113840 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 113843 vga.paddle_r_pos_v[4]
.sym 113844 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 113847 vga.paddle_r_pos_v[5]
.sym 113848 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 113851 vga.paddle_r_pos_v[6]
.sym 113852 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 113855 vga.paddle_r_pos_v[7]
.sym 113856 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 113859 vga.paddle_r_pos_v[8]
.sym 113860 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 113862 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 113863 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113864 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113866 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113867 vga.ball_pos_v[1]
.sym 113868 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113869 vga.paddle_l_pos_v[5]
.sym 113870 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 113871 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 113872 vga.paddle_r_pos_v[5]
.sym 113874 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 113875 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113876 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 113878 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 113879 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113880 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 113882 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 113883 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113884 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 113886 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113887 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 113888 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113890 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113891 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 113892 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113893 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113894 vga.ball_angle[3]
.sym 113895 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113896 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113898 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113899 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113900 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113901 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113902 vga.ball_angle[3]
.sym 113903 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113904 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113906 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113907 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113908 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113910 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 113911 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 113912 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113913 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113914 vga.ball_angle[3]
.sym 113915 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113916 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113917 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113918 vga.ball_angle[3]
.sym 113919 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113920 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113921 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 113922 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113923 vga.ball_angle[3]
.sym 113924 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 113930 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113931 vga.ball_angle[3]
.sym 113932 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113933 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113934 vga.ball_angle[3]
.sym 113935 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 113936 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 113943 vga.ball_pos_v[1]
.sym 113944 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113945 vga.ball_angle[3]
.sym 113946 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113947 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113948 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114624 P2_4$SB_IO_IN
.sym 114626 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 114627 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114630 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 114631 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114632 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114634 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114635 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114638 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114639 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114640 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 114642 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 114643 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 114646 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114647 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 114650 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 114651 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 114654 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 114655 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 114656 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 114658 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 114659 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 114660 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 114663 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114667 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114671 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114675 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114679 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114683 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114687 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114691 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114695 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114699 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114703 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114707 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114711 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114715 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114719 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114723 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114727 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114731 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114735 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114739 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114743 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114747 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114751 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114756 $nextpnr_ICESTORM_LC_24$I3
.sym 114757 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 114758 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 114759 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114760 vga.right_down_pressed
.sym 114761 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 114762 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 114763 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114764 vga.right_down_pressed
.sym 114765 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 114766 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 114767 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114768 vga.right_down_pressed
.sym 114769 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 114770 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 114771 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114772 vga.right_down_pressed
.sym 114773 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 114774 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 114775 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114776 vga.right_down_pressed
.sym 114777 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 114778 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 114779 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114780 vga.right_down_pressed
.sym 114781 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 114782 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 114783 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114784 vga.right_down_pressed
.sym 114786 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114787 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114788 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114790 vga.ball_pos_v[1]
.sym 114791 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114794 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114795 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114798 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 114799 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 114800 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 114802 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114803 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 114804 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 114806 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 114807 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 114808 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 114810 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114811 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 114812 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 114814 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 114815 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 114816 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 114818 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 114819 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 114820 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 114823 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 114824 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 114828 $nextpnr_ICESTORM_LC_14$I3
.sym 114829 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114830 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 114831 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 114832 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 114833 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 114834 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 114835 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 114836 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114837 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114838 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114839 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 114840 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114841 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114842 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 114843 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 114844 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 114845 vga.paddle_l_pos_v[3]
.sym 114846 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 114847 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 114848 vga.paddle_r_pos_v[3]
.sym 114850 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114851 vga.ball_angle[3]
.sym 114852 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 114853 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114854 vga.ball_angle[3]
.sym 114855 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 114856 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114857 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114858 vga.ball_angle[3]
.sym 114859 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 114860 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114861 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 114862 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 114863 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 114864 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114866 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114867 vga.ball_angle[3]
.sym 114868 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 114870 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114871 vga.ball_angle[3]
.sym 114872 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 114874 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114875 vga.ball_angle[3]
.sym 114876 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 114878 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114879 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114880 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114881 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114882 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114883 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 114884 vga.ball_angle[3]
.sym 114885 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114886 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 114887 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 114888 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 114890 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114891 vga.ball_angle[3]
.sym 114892 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 114894 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114895 vga.ball_angle[3]
.sym 114896 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 114898 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114899 vga.ball_angle[3]
.sym 114900 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 114902 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114903 vga.ball_angle[3]
.sym 114904 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 114909 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114910 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114911 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 114912 vga.ball_angle[3]
.sym 115489 P2_9_SB_LUT4_I1_I3[1]
.sym 115490 vga.interval_counter[14]
.sym 115491 vga.interval_counter[2]
.sym 115492 vga.interval_counter[15]
.sym 115501 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 115502 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 115503 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[2]
.sym 115504 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115505 vga.interval_counter[3]
.sym 115506 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 115507 vga.interval_counter[8]
.sym 115508 vga.interval_counter[9]
.sym 115509 vga.interval_counter[11]
.sym 115510 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 115511 vga.interval_counter[8]
.sym 115512 vga.interval_counter[9]
.sym 115513 P2_9_SB_LUT4_I3_O[0]
.sym 115514 P2_9_SB_LUT4_I3_O[1]
.sym 115515 P2_9_SB_LUT4_I3_O[2]
.sym 115516 P2_9_SB_LUT4_I3_O[3]
.sym 115525 P2_9_SB_LUT4_I1_I3[0]
.sym 115526 P2_9_SB_LUT4_I1_I3[1]
.sym 115527 P2_10_SB_LUT4_I0_O[3]
.sym 115528 P2_9_SB_LUT4_I1_I3[3]
.sym 115530 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 115531 vga.interval_counter[10]
.sym 115532 vga.interval_counter[15]
.sym 115534 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 115535 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 115536 P2_9_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 115537 vga.interval_counter[11]
.sym 115538 vga.interval_counter[14]
.sym 115539 vga.interval_counter[10]
.sym 115540 vga.interval_counter[15]
.sym 115541 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 115542 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 115543 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 115544 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 115545 vga.interval_counter[14]
.sym 115546 P2_9_SB_LUT4_I1_O[3]
.sym 115547 P2_10_SB_LUT4_I0_O[0]
.sym 115548 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115551 vga.interval_counter[18]
.sym 115552 vga.interval_counter[19]
.sym 115555 P2_4$SB_IO_IN
.sym 115556 vga.right_down_1d
.sym 115581 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115582 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 115583 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115584 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 115586 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 115587 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115590 vga.ball_pos_v[1]
.sym 115591 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115594 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115595 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115598 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115599 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115602 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115603 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 115604 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 115606 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 115607 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 115608 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 115610 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115611 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 115612 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 115614 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 115615 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 115618 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 115619 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 115623 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115627 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115631 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115635 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115639 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115643 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115647 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115651 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115655 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115659 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115663 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115667 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115671 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115675 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115679 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115683 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115687 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115691 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115695 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115699 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115703 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115707 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115711 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115713 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 115714 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 115715 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 115716 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 115717 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 115718 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115719 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 115720 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 115721 vga.paddle_l_pos_v[6]
.sym 115722 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 115723 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 115724 vga.paddle_r_pos_v[6]
.sym 115726 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 115727 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 115728 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 115730 vga.paddle_l_pos_v[3]
.sym 115731 $PACKER_VCC_NET
.sym 115732 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115733 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115734 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 115735 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 115736 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115737 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 115738 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 115739 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 115740 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 115741 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115742 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 115743 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 115744 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 115746 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115751 vga.paddle_r_pos_v[3]
.sym 115754 $PACKER_VCC_NET
.sym 115755 vga.paddle_r_pos_v[4]
.sym 115756 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 115759 vga.paddle_r_pos_v[5]
.sym 115760 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 115763 vga.paddle_r_pos_v[6]
.sym 115764 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 115767 vga.paddle_r_pos_v[7]
.sym 115768 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 115771 vga.paddle_r_pos_v[8]
.sym 115772 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 115776 $nextpnr_ICESTORM_LC_42$I3
.sym 115778 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115782 vga.paddle_l_pos_v[3]
.sym 115783 $PACKER_VCC_NET
.sym 115786 vga.paddle_l_pos_v[4]
.sym 115788 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115790 vga.paddle_l_pos_v[5]
.sym 115791 $PACKER_VCC_NET
.sym 115792 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 115794 vga.paddle_l_pos_v[6]
.sym 115795 $PACKER_VCC_NET
.sym 115796 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 115798 vga.paddle_l_pos_v[7]
.sym 115799 $PACKER_VCC_NET
.sym 115800 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 115802 vga.paddle_l_pos_v[8]
.sym 115803 $PACKER_VCC_NET
.sym 115804 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 115808 $nextpnr_ICESTORM_LC_18$I3
.sym 115810 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 115815 vga.ball_pos_v[1]
.sym 115819 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115820 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 115823 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115824 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 115827 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115828 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 115831 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 115832 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 115835 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115836 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 115839 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 115840 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 115843 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 115844 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 115849 vga.ball_angle[2]
.sym 115850 vga.ball_angle[0]
.sym 115851 vga.ball_angle[1]
.sym 115852 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 116418 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 116423 P2_9_SB_LUT4_I1_O[0]
.sym 116427 vga.interval_counter[2]
.sym 116428 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 116431 vga.interval_counter[3]
.sym 116432 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 116435 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 116436 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 116439 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 116440 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 116443 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 116444 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 116447 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 116448 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 116451 vga.interval_counter[8]
.sym 116452 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 116455 vga.interval_counter[9]
.sym 116456 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 116459 vga.interval_counter[10]
.sym 116460 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 116463 vga.interval_counter[11]
.sym 116464 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 116467 P2_9_SB_LUT4_I1_I3[0]
.sym 116468 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 116471 P2_9_SB_LUT4_I1_I3[1]
.sym 116472 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 116475 vga.interval_counter[14]
.sym 116476 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 116479 vga.interval_counter[15]
.sym 116480 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 116483 P2_9_SB_LUT4_I1_O[3]
.sym 116484 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 116487 P2_10_SB_LUT4_I0_O[0]
.sym 116488 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 116491 vga.interval_counter[18]
.sym 116492 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 116495 vga.interval_counter[19]
.sym 116496 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 116499 vga.interval_counter[20]
.sym 116500 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 116503 vga.interval_counter[21]
.sym 116504 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 116507 vga.interval_counter[22]
.sym 116508 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 116511 vga.interval_counter[23]
.sym 116512 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 116515 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116516 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 116524 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 116541 vga.interval_counter[20]
.sym 116542 vga.interval_counter[21]
.sym 116543 vga.interval_counter[22]
.sym 116544 vga.interval_counter[23]
.sym 116610 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116611 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116612 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116614 vga.ball_pos_v[1]
.sym 116615 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116618 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116619 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116622 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 116623 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 116624 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 116626 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 116627 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 116628 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 116630 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 116631 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 116632 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 116634 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 116635 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 116636 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 116638 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 116639 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 116640 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 116642 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 116643 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 116644 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 116647 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 116648 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116649 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 116650 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 116651 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 116652 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 116653 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116654 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116655 vga.ball_pos_v[1]
.sym 116656 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116657 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 116658 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 116659 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 116660 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 116661 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116665 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116666 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 116667 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116668 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116669 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 116670 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 116671 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 116672 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 116674 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116679 vga.paddle_l_pos_v[3]
.sym 116682 $PACKER_VCC_NET
.sym 116683 vga.paddle_l_pos_v[4]
.sym 116684 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 116687 vga.paddle_l_pos_v[5]
.sym 116688 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 116691 vga.paddle_l_pos_v[6]
.sym 116692 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 116695 vga.paddle_l_pos_v[7]
.sym 116696 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 116699 vga.paddle_l_pos_v[8]
.sym 116700 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 116704 $nextpnr_ICESTORM_LC_13$I3
.sym 116705 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 116706 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 116707 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116708 vga.left_down_pressed
.sym 116709 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 116710 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 116711 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116712 vga.left_down_pressed
.sym 116713 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 116714 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 116715 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116716 vga.left_down_pressed
.sym 116717 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 116718 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 116719 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116720 vga.left_down_pressed
.sym 116725 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 116726 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 116727 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116728 vga.left_down_pressed
.sym 116729 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 116730 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 116731 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 116732 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 116733 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 116734 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 116735 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116736 vga.left_down_pressed
.sym 116741 vga.paddle_l_pos_v[8]
.sym 116742 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 116743 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 116744 vga.paddle_r_pos_v[8]
.sym 116745 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 116746 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 116747 vga.count_h_ball_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 116748 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116753 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 116754 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 116755 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116756 vga.left_down_pressed
.sym 116757 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 116758 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 116759 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 116760 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 116761 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 116762 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 116763 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 116764 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116783 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 116784 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 116802 vga.ball_ratio[0]
.sym 116805 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 116807 vga.ball_ratio[1]
.sym 116808 vga.ball_ratio[0]
.sym 116809 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 116811 vga.ball_ratio[2]
.sym 116812 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 116813 vga.ball_angle[2]
.sym 116814 vga.ball_angle[0]
.sym 116815 vga.ball_angle[1]
.sym 116816 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 116818 vga.ball_angle[1]
.sym 116819 vga.ball_ratio[1]
.sym 116820 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116823 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 116824 vga.ball_ratio[0]
.sym 116826 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 116827 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116828 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116829 vga.ball_angle[0]
.sym 116830 vga.ball_ratio[0]
.sym 116831 vga.ball_angle[2]
.sym 116832 vga.ball_ratio[2]
.sym 117380 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 117403 P2_9_SB_LUT4_I1_O[0]
.sym 117404 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 117409 vga.interval_counter[2]
.sym 117410 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 117411 P2_9_SB_LUT4_I1_I3[0]
.sym 117412 P2_9_SB_LUT4_I1_I3[1]
.sym 117413 vga.interval_counter[2]
.sym 117414 P2_10$SB_IO_IN
.sym 117415 P2_9$SB_IO_IN
.sym 117416 vga.interval_counter[15]
.sym 117417 vga.interval_counter[11]
.sym 117418 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 117419 vga.interval_counter[10]
.sym 117420 P2_10$SB_IO_IN
.sym 117421 vga.interval_counter[2]
.sym 117422 vga.interval_counter[14]
.sym 117423 vga.interval_counter[9]
.sym 117424 vga.interval_counter[8]
.sym 117425 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 117426 vga.interval_counter[9]
.sym 117427 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 117428 vga.interval_counter[8]
.sym 117430 P2_9_SB_LUT4_I2_O[0]
.sym 117431 P2_9_SB_LUT4_I2_O[1]
.sym 117432 P2_9_SB_LUT4_I2_O[2]
.sym 117433 vga.interval_counter[3]
.sym 117434 P2_9_SB_LUT4_I1_O[0]
.sym 117435 vga.interval_counter[2]
.sym 117436 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 117437 vga.interval_counter[3]
.sym 117438 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 117439 vga.interval_counter[11]
.sym 117440 vga.interval_counter[10]
.sym 117441 P2_9_SB_LUT4_I1_O[0]
.sym 117442 P2_9_SB_LUT4_I1_O[1]
.sym 117443 P2_9_SB_LUT4_I1_O[2]
.sym 117444 P2_9_SB_LUT4_I1_O[3]
.sym 117446 P2_9_SB_LUT4_I1_O[3]
.sym 117447 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 117448 P2_9_SB_LUT4_I1_I3[0]
.sym 117452 P2_3$SB_IO_IN
.sym 117453 P2_10$SB_IO_IN
.sym 117454 P2_10_SB_LUT4_I0_I1[1]
.sym 117455 P2_10_SB_LUT4_I0_I1[2]
.sym 117456 P2_10_SB_LUT4_I0_I1[3]
.sym 117459 P2_9_SB_LUT4_I1_I3[0]
.sym 117460 P2_9_SB_LUT4_I1_I3[1]
.sym 117461 P2_10_SB_LUT4_I0_O[0]
.sym 117462 P2_9$SB_IO_IN
.sym 117463 P2_10_SB_LUT4_I0_O[2]
.sym 117464 P2_10_SB_LUT4_I0_O[3]
.sym 117465 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 117466 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 117467 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 117468 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 117469 P2_9_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 117470 P2_9_SB_LUT4_I3_I0[1]
.sym 117471 P2_9_SB_LUT4_I1_O[0]
.sym 117472 P2_9$SB_IO_IN
.sym 117483 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[0]
.sym 117484 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[1]
.sym 117495 P2_3$SB_IO_IN
.sym 117496 vga.right_up_1d
.sym 117503 P2_9_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[0]
.sym 117504 P2_10_SB_LUT4_I0_O[0]
.sym 117522 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 117523 vga.right_up_pressed
.sym 117524 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117537 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 117538 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 117539 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 117540 vga.right_down_pressed
.sym 117546 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117547 $PACKER_VCC_NET
.sym 117548 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117559 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117560 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117562 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 117563 vga.right_down_pressed
.sym 117564 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 117610 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117611 $PACKER_VCC_NET
.sym 117612 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117615 vga.paddle_l_pos_v[3]
.sym 117616 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117619 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117620 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117625 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 117626 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 117627 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117628 vga.left_down_pressed
.sym 117634 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117638 vga.paddle_l_pos_v[3]
.sym 117642 vga.paddle_l_pos_v[4]
.sym 117643 $PACKER_VCC_NET
.sym 117646 vga.paddle_l_pos_v[5]
.sym 117647 $PACKER_VCC_NET
.sym 117650 vga.paddle_l_pos_v[6]
.sym 117654 vga.paddle_l_pos_v[7]
.sym 117658 vga.paddle_l_pos_v[8]
.sym 117664 $nextpnr_ICESTORM_LC_44$I3
.sym 117666 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117671 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117675 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117676 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117679 vga.paddle_l_pos_v[3]
.sym 117680 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117683 vga.paddle_l_pos_v[4]
.sym 117684 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 117687 vga.paddle_l_pos_v[5]
.sym 117688 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 117691 vga.paddle_l_pos_v[6]
.sym 117692 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 117695 vga.paddle_l_pos_v[7]
.sym 117696 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 117699 vga.paddle_l_pos_v[8]
.sym 117700 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 117710 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117711 vga.left_down_pressed
.sym 117712 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 117714 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 117715 vga.left_up_pressed
.sym 117716 P2_9_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117731 P2_2$SB_IO_IN
.sym 117732 vga.left_down_1d
.sym 117759 P2_1$SB_IO_IN
.sym 117760 vga.left_up_1d
.sym 117764 P2_2$SB_IO_IN
.sym 117788 P2_1$SB_IO_IN
.sym 118562 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 118567 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118570 $PACKER_VCC_NET
.sym 118571 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118572 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118575 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 118576 vga.paddle_l_pos_v[3]
.sym 118578 $PACKER_VCC_NET
.sym 118579 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 118580 vga.paddle_l_pos_v[4]
.sym 118583 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 118584 vga.paddle_l_pos_v[5]
.sym 118587 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 118588 vga.paddle_l_pos_v[6]
.sym 118591 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 118592 vga.paddle_l_pos_v[7]
.sym 118595 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 118596 vga.paddle_l_pos_v[8]
.sym 118600 $nextpnr_ICESTORM_LC_60$I3
.sym 118626 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118630 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118631 $PACKER_VCC_NET
.sym 118634 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118635 $PACKER_VCC_NET
.sym 118636 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118638 vga.paddle_l_pos_v[3]
.sym 118639 $PACKER_VCC_NET
.sym 118640 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118642 vga.paddle_l_pos_v[4]
.sym 118643 $PACKER_VCC_NET
.sym 118644 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 118646 vga.paddle_l_pos_v[5]
.sym 118647 $PACKER_VCC_NET
.sym 118648 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 118650 vga.paddle_l_pos_v[6]
.sym 118651 $PACKER_VCC_NET
.sym 118652 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 118654 vga.paddle_l_pos_v[7]
.sym 118655 $PACKER_VCC_NET
.sym 118656 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 118658 vga.paddle_l_pos_v[8]
.sym 118659 $PACKER_VCC_NET
.sym 118660 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
