0.7
2020.2
Oct 19 2021
03:16:22
D:/Xilinx/Vivado/2021.2/paulh/arty_test/arty_test.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Vivado/2021.2/paulh/arty_test/arty_test.srcs/sim_1/new/test_bench.v,1663519572,verilog,,,,test_bench,,,,,,,,
D:/Xilinx/Vivado/2021.2/paulh/arty_test/arty_test.srcs/sources_1/new/clock_divider.v,1663499831,verilog,,D:/Xilinx/Vivado/2021.2/paulh/arty_test/arty_test.srcs/sim_1/new/test_bench.v,,clock_divider,,,,,,,,
