/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [26:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [25:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  reg [6:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [26:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_1z ? celloutsig_0_3z[1] : celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_2z[1] ? celloutsig_0_4z : celloutsig_0_7z;
  assign celloutsig_0_35z = !(celloutsig_0_26z[2] ? celloutsig_0_15z : celloutsig_0_0z);
  assign celloutsig_1_0z = ~in_data[188];
  assign celloutsig_1_1z = ~in_data[96];
  assign celloutsig_0_7z = ~celloutsig_0_0z;
  assign celloutsig_0_11z = ~celloutsig_0_1z;
  assign celloutsig_0_4z = ~((celloutsig_0_3z[1] | celloutsig_0_2z[8]) & (in_data[79] | celloutsig_0_2z[1]));
  assign celloutsig_1_16z = celloutsig_1_12z[7] | ~(_00_);
  assign celloutsig_0_15z = celloutsig_0_10z | ~(in_data[10]);
  assign celloutsig_1_8z = celloutsig_1_5z[9] | celloutsig_1_4z;
  reg [13:0] _13_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 14'h0000;
    else _13_ <= { celloutsig_1_5z[17:5], celloutsig_1_0z };
  assign { _01_[13:3], _00_, _01_[1:0] } = _13_;
  assign celloutsig_1_18z = { celloutsig_1_12z[8:2], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_15z } / { 1'h1, celloutsig_1_9z[1], celloutsig_1_9z, celloutsig_1_16z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[1:0] };
  assign celloutsig_0_1z = { in_data[65:48], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } === in_data[47:27];
  assign celloutsig_0_0z = in_data[80:78] >= in_data[66:64];
  assign celloutsig_0_17z = celloutsig_0_8z[8:4] >= { celloutsig_0_8z[10:7], celloutsig_0_12z };
  assign celloutsig_1_15z = { celloutsig_1_11z[11:8], celloutsig_1_1z } <= celloutsig_1_9z[12:8];
  assign celloutsig_1_4z = ! in_data[150:142];
  assign celloutsig_0_12z = ! celloutsig_0_2z[3:1];
  assign celloutsig_1_6z = celloutsig_1_5z[8:1] || celloutsig_1_2z[7:0];
  assign celloutsig_0_39z = { celloutsig_0_9z[19:17], celloutsig_0_4z, celloutsig_0_17z } < { celloutsig_0_3z[7:6], celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_28z };
  assign celloutsig_1_3z = { celloutsig_1_2z[7:5], celloutsig_1_0z } < in_data[151:148];
  assign celloutsig_1_11z = { in_data[180:179], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z } % { 1'h1, celloutsig_1_5z[10:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z } % { 1'h1, in_data[81:56] };
  assign celloutsig_0_23z = { celloutsig_0_16z[22:12], celloutsig_0_17z, celloutsig_0_0z } % { 1'h1, celloutsig_0_13z[14:5], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_12z = celloutsig_1_7z[8:0] % { 1'h1, _01_[7:3], _00_, _01_[1:0] };
  assign celloutsig_1_9z = - { celloutsig_1_5z[17:6], celloutsig_1_4z };
  assign celloutsig_0_6z = - celloutsig_0_3z[7:3];
  assign celloutsig_0_8z = - { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_2z = - { in_data[12:4], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[181:174], celloutsig_1_0z } | { in_data[149:142], celloutsig_1_0z };
  assign celloutsig_1_13z = { _01_[12:8], celloutsig_1_3z, celloutsig_1_3z } | { celloutsig_1_5z[10:6], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_7z[4:1], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_28z = ~^ celloutsig_0_23z[4:0];
  assign celloutsig_1_5z = { in_data[148], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } >> { in_data[137], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[175:167], celloutsig_1_4z, celloutsig_1_1z } >> { celloutsig_1_5z[10:1], celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_9z >> { celloutsig_0_9z[26:7], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_26z = in_data[60:57] << celloutsig_0_3z[7:4];
  assign celloutsig_0_16z = { in_data[83:65], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z } >>> { celloutsig_0_13z[26:2], celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[21:15], celloutsig_0_0z } - celloutsig_0_2z[9:2];
  always_latch
    if (clkin_data[0]) celloutsig_0_38z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_38z = { celloutsig_0_3z[4:3], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_4z };
  assign _01_[2] = _00_;
  assign { out_data[143:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
