{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617016756570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617016756571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 29 19:19:16 2021 " "Processing started: Mon Mar 29 19:19:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617016756571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1617016756571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off netFPGAmini -c netFPGAmini --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off netFPGAmini -c netFPGAmini --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1617016756571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1617016758053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1617016758055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um_my/um.v 1 1 " "Found 1 design units, including 1 entities, in source file um_my/um.v" { { "Info" "ISGN_ENTITY_NAME" "1 UM " "Found entity 1: UM" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12_phy_alt_mem_phy_dq_dqs.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/ddr2_12_phy_alt_mem_phy_dq_dqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12_phy_alt_mem_phy_dq_dqs " "Found entity 1: ddr2_12_phy_alt_mem_phy_dq_dqs" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_dq_dqs.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_dq_dqs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12_alt_mem_ddrx_controller_top " "Found entity 1: ddr2_12_alt_mem_ddrx_controller_top" {  } { { "UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/ddr2_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12 " "Found entity 1: ddr2_12" {  } { { "UM/ddr2/ddr2_12.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "UM/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "UM/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(130) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(130): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(132) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(132): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(134) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(134): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(179) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(179): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(226) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(226): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 226 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(227) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(227): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(228) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(228): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 228 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(229) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(229): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(230) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(230): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(231) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(231): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(232) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(232): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(233) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(233): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(234) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(234): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 234 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(235) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(235): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 235 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(236) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(236): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 236 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(237) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(237): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 237 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(155) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(155): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(222) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(222): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 222 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(223) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(223): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(224) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(224): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 224 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(225) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(225): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 225 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(165) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(165): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(166) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(166): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(168) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(168): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(249) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(249): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(136) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(136): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(131) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(131): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(133) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(133): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "UM/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "UM/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "UM/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "UM/ddr2/alt_mem_ddrx_odt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "UM/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "UM/ddr2/alt_mem_ddrx_arbiter.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "UM/ddr2/alt_mem_ddrx_burst_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "UM/ddr2/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_cmd_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(47) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(47): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "UM/ddr2/alt_mem_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "UM/ddr2/alt_mem_ddrx_buffer_manager.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "UM/ddr2/alt_mem_ddrx_burst_tracking.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "UM/ddr2/alt_mem_ddrx_dataid_manager.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "UM/ddr2/alt_mem_ddrx_list.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "UM/ddr2/alt_mem_ddrx_rdata_path.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "UM/ddr2/alt_mem_ddrx_wdata_path.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_define.iv 0 0 " "Found 0 design units, including 0 entities, in source file um/ddr2/alt_mem_ddrx_define.iv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file um/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770635 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770635 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file um/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770676 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770676 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file um/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770724 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file um/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770756 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(144) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(144): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016770766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "UM/ddr2/alt_mem_ddrx_input_if.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "UM/ddr2/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "UM/ddr2/alt_mem_ddrx_rank_timer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "UM/ddr2/alt_mem_ddrx_sideband.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "UM/ddr2/alt_mem_ddrx_tbp.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "UM/ddr2/alt_mem_ddrx_timing_param.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/ddr2_12_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_12_phy_alt_mem_phy_seq_wrapper" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq_wrapper.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016770804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016770804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file um/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_12_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_12_phy_alt_mem_phy_constants_pkg" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_12_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_12_phy_alt_mem_phy_record_pkg" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_12_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_12_phy_alt_mem_phy_record_pkg-body" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_12_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_12_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_12_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_12_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_12_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_12_phy_alt_mem_phy_iram_addr_pkg" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_12_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_12_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_12_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_12_phy_alt_mem_phy_regs_pkg" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_12_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_12_phy_alt_mem_phy_regs_pkg-body" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_12_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_12_phy_alt_mem_phy_mmi-struct" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_12_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_12_phy_alt_mem_phy_admin-struct" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_12_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_12_phy_alt_mem_phy_iram_ram-struct" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_12_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_12_phy_alt_mem_phy_iram-struct" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_12_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_12_phy_alt_mem_phy_dgrb-struct" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_12_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_12_phy_alt_mem_phy_dgwb-rtl" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_12_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_12_phy_alt_mem_phy_ctrl-struct" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_12_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_12_phy_alt_mem_phy_seq-struct" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_12_phy_alt_mem_phy_mmi" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_12_phy_alt_mem_phy_admin " "Found entity 2: ddr2_12_phy_alt_mem_phy_admin" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_12_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_12_phy_alt_mem_phy_iram_ram" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_12_phy_alt_mem_phy_iram " "Found entity 4: ddr2_12_phy_alt_mem_phy_iram" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_12_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_12_phy_alt_mem_phy_dgrb" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_12_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_12_phy_alt_mem_phy_dgwb" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_12_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_12_phy_alt_mem_phy_ctrl" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_12_phy_alt_mem_phy_seq " "Found entity 8: ddr2_12_phy_alt_mem_phy_seq" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/ddr2_12_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12_phy " "Found entity 1: ddr2_12_phy" {  } { { "UM/ddr2/ddr2_12_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771350 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "altera_attribute ddr2_12_phy_alt_mem_phy.v(11) " "Verilog HDL Attribute warning at ddr2_12_phy_alt_mem_phy.v(11): overriding existing value for attribute \"altera_attribute\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 11 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016771350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12_phy_alt_mem_phy.v 13 13 " "Found 13 design units, including 13 entities, in source file um/ddr2/ddr2_12_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12_phy_alt_mem_phy " "Found entity 1: ddr2_12_phy_alt_mem_phy" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_12_phy_alt_mem_phy_ac " "Found entity 2: ddr2_12_phy_alt_mem_phy_ac" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_12_phy_alt_mem_phy_addr_cmd " "Found entity 3: ddr2_12_phy_alt_mem_phy_addr_cmd" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_12_phy_alt_mem_phy_dp_io " "Found entity 4: ddr2_12_phy_alt_mem_phy_dp_io" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 2041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_12_phy_alt_mem_phy_clk_reset " "Found entity 5: ddr2_12_phy_alt_mem_phy_clk_reset" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 2343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_12_phy_alt_mem_phy_postamble " "Found entity 6: ddr2_12_phy_alt_mem_phy_postamble" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_12_phy_alt_mem_phy_read_dp " "Found entity 7: ddr2_12_phy_alt_mem_phy_read_dp" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_12_phy_alt_mem_phy_write_dp_fr " "Found entity 8: ddr2_12_phy_alt_mem_phy_write_dp_fr" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_12_phy_alt_mem_phy_rdata_valid " "Found entity 9: ddr2_12_phy_alt_mem_phy_rdata_valid" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_12_phy_alt_mem_phy_mux " "Found entity 10: ddr2_12_phy_alt_mem_phy_mux" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_12_phy_alt_mem_phy_mimic " "Found entity 11: ddr2_12_phy_alt_mem_phy_mimic" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4986 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_12_phy_alt_mem_phy_mimic_debug " "Found entity 12: ddr2_12_phy_alt_mem_phy_mimic_debug" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 5241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""} { "Info" "ISGN_ENTITY_NAME" "13 ddr2_12_phy_alt_mem_phy_reset_pipe " "Found entity 13: ddr2_12_phy_alt_mem_phy_reset_pipe" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 5473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12_phy_alt_mem_phy_pll " "Found entity 1: ddr2_12_phy_alt_mem_phy_pll" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2/ddr2_12_controller_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2/ddr2_12_controller_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_12_controller_phy " "Found entity 1: ddr2_12_controller_phy" {  } { { "UM/ddr2/ddr2_12_controller_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_controller_phy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/sfp2gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/sfp2gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 sfp2gmii " "Found entity 1: sfp2gmii" {  } { { "sfp/sfp2gmii.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "um/ddr2_ctrl_input.v 1 1 " "Found 1 design units, including 1 entities, in source file um/ddr2_ctrl_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_ctrl_input " "Found entity 1: ddr2_ctrl_input" {  } { { "UM/ddr2_ctrl_input.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2_ctrl_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file ddr2/ddr2_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6800 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6944 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 7840 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10973 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11623 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12889 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_phy_alt_mem_phy_mmi" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_admin " "Found entity 2: ddr2_phy_alt_mem_phy_admin" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_phy_alt_mem_phy_iram_ram" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_iram " "Found entity 4: ddr2_phy_alt_mem_phy_iram" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_phy_alt_mem_phy_dgrb" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 7734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_phy_alt_mem_phy_dgwb" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10906 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_phy_alt_mem_phy_ctrl" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_seq " "Found entity 8: ddr2_phy_alt_mem_phy_seq" {  } { { "ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_pll " "Found entity 1: ddr2_phy_alt_mem_phy_pll" {  } { { "ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_phy_alt_mem_phy_dq_dqs.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_phy_alt_mem_phy_dq_dqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_dq_dqs " "Found entity 1: ddr2_phy_alt_mem_phy_dq_dqs" {  } { { "ddr2/ddr2_phy_alt_mem_phy_dq_dqs.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy_dq_dqs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771491 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "altera_attribute ddr2_phy_alt_mem_phy.v(11) " "Verilog HDL Attribute warning at ddr2_phy_alt_mem_phy.v(11): overriding existing value for attribute \"altera_attribute\"" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 11 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016771493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_phy_alt_mem_phy.v 13 13 " "Found 13 design units, including 13 entities, in source file ddr2/ddr2_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy " "Found entity 1: ddr2_phy_alt_mem_phy" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_ac " "Found entity 2: ddr2_phy_alt_mem_phy_ac" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 1142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_addr_cmd " "Found entity 3: ddr2_phy_alt_mem_phy_addr_cmd" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 1524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_dp_io " "Found entity 4: ddr2_phy_alt_mem_phy_dp_io" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 2041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_clk_reset " "Found entity 5: ddr2_phy_alt_mem_phy_clk_reset" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 2343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_postamble " "Found entity 6: ddr2_phy_alt_mem_phy_postamble" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 3162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_read_dp " "Found entity 7: ddr2_phy_alt_mem_phy_read_dp" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 3657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_write_dp_fr " "Found entity 8: ddr2_phy_alt_mem_phy_write_dp_fr" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 4124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_phy_alt_mem_phy_rdata_valid " "Found entity 9: ddr2_phy_alt_mem_phy_rdata_valid" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 4439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_phy_alt_mem_phy_mux " "Found entity 10: ddr2_phy_alt_mem_phy_mux" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 4710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_phy_alt_mem_phy_mimic " "Found entity 11: ddr2_phy_alt_mem_phy_mimic" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 4986 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_phy_alt_mem_phy_mimic_debug " "Found entity 12: ddr2_phy_alt_mem_phy_mimic_debug" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 5241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""} { "Info" "ISGN_ENTITY_NAME" "13 ddr2_phy_alt_mem_phy_reset_pipe " "Found entity 13: ddr2_phy_alt_mem_phy_reset_pipe" {  } { { "ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_alt_mem_phy.v" 5473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy " "Found entity 1: ddr2_phy" {  } { { "ddr2/ddr2_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_example_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_example_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_example_top " "Found entity 1: ddr2_example_top" {  } { { "ddr2/ddr2_example_top.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_example_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_example_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_example_driver " "Found entity 1: ddr2_example_driver" {  } { { "ddr2/ddr2_example_driver.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_driver.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_ex_lfsr8.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_ex_lfsr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_ex_lfsr8 " "Found entity 1: ddr2_ex_lfsr8" {  } { { "ddr2/ddr2_ex_lfsr8.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_ex_lfsr8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_alt_ddrx_controller_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_alt_ddrx_controller_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_alt_ddrx_controller_wrapper " "Found entity 1: ddr2_alt_ddrx_controller_wrapper" {  } { { "ddr2/ddr2_alt_ddrx_controller_wrapper.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_alt_ddrx_controller_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/altera_avalon_half_rate_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/altera_avalon_half_rate_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_half_rate_bridge " "Found entity 1: altera_avalon_half_rate_bridge" {  } { { "ddr2/altera_avalon_half_rate_bridge.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_mem_phy_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file ddr2/alt_mem_phy_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_wdata_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_wdata_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_wdata_fifo " "Found entity 1: alt_ddrx_wdata_fifo" {  } { { "ddr2/alt_ddrx_wdata_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_wdata_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_timing_param " "Found entity 1: alt_ddrx_timing_param" {  } { { "ddr2/alt_ddrx_timing_param.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_timing_param.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_ddrx_state_machine.v(1424) " "Verilog HDL information at alt_ddrx_state_machine.v(1424): always construct contains both blocking and non-blocking assignments" {  } { { "ddr2/alt_ddrx_state_machine.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_state_machine.v" 1424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1617016771535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fetch FETCH alt_ddrx_state_machine.v(240) " "Verilog HDL Declaration information at alt_ddrx_state_machine.v(240): object \"fetch\" differs only in case from object \"FETCH\" in the same scope" {  } { { "ddr2/alt_ddrx_state_machine.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_state_machine.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_state_machine " "Found entity 1: alt_ddrx_state_machine" {  } { { "ddr2/alt_ddrx_state_machine.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_state_machine.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_rank_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_rank_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_rank_monitor " "Found entity 1: alt_ddrx_rank_monitor" {  } { { "ddr2/alt_ddrx_rank_monitor.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_rank_monitor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_odt_gen.v(205) " "Verilog HDL Declaration information at alt_ddrx_odt_gen.v(205): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ddr2/alt_ddrx_odt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_odt_gen.v" 205 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_odt_gen.v(384) " "Verilog HDL Declaration information at alt_ddrx_odt_gen.v(384): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ddr2/alt_ddrx_odt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_odt_gen.v" 384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_odt_gen " "Found entity 1: alt_ddrx_odt_gen" {  } { { "ddr2/alt_ddrx_odt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_odt_gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_input_if " "Found entity 1: alt_ddrx_input_if" {  } { { "ddr2/alt_ddrx_input_if.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_input_if.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771555 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_encoder_72.v D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_encoder_72.v " "Clear box output file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_encoder_72.v is not compatible with the current compile. Used regenerated output file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_encoder_72.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Design Software" 0 -1 1617016771606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_ddrx_encoder_72.v 2 2 " "Found 2 design units, including 2 entities, in source file db/alt_ddrx_encoder_72.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_encoder_72_altecc_encoder_rlb " "Found entity 1: alt_ddrx_encoder_72_altecc_encoder_rlb" {  } { { "db/alt_ddrx_encoder_72.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_encoder_72.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771607 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_ddrx_encoder_72 " "Found entity 2: alt_ddrx_encoder_72" {  } { { "db/alt_ddrx_encoder_72.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_encoder_72.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771607 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_encoder_40.v D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_encoder_40.v " "Clear box output file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_encoder_40.v is not compatible with the current compile. Used regenerated output file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_encoder_40.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Design Software" 0 -1 1617016771675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_ddrx_encoder_40.v 2 2 " "Found 2 design units, including 2 entities, in source file db/alt_ddrx_encoder_40.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_encoder_40_altecc_encoder_plb " "Found entity 1: alt_ddrx_encoder_40_altecc_encoder_plb" {  } { { "db/alt_ddrx_encoder_40.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_encoder_40.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771685 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_ddrx_encoder_40 " "Found entity 2: alt_ddrx_encoder_40" {  } { { "db/alt_ddrx_encoder_40.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_encoder_40.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_encoder " "Found entity 1: alt_ddrx_encoder" {  } { { "ddr2/alt_ddrx_encoder.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_encoder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_ecc.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_ecc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ecc " "Found entity 1: alt_ddrx_ecc" {  } { { "ddr2/alt_ddrx_ecc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_ecc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771695 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_decoder_72.v D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_decoder_72.v " "Clear box output file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_decoder_72.v is not compatible with the current compile. Used regenerated output file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_decoder_72.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Design Software" 0 -1 1617016771785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_ddrx_decoder_72.v 2 2 " "Found 2 design units, including 2 entities, in source file db/alt_ddrx_decoder_72.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_decoder_72_altecc_decoder_e8f " "Found entity 1: alt_ddrx_decoder_72_altecc_decoder_e8f" {  } { { "db/alt_ddrx_decoder_72.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_decoder_72.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771795 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_ddrx_decoder_72 " "Found entity 2: alt_ddrx_decoder_72" {  } { { "db/alt_ddrx_decoder_72.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_decoder_72.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771795 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_decoder_40.v D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_decoder_40.v " "Clear box output file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_decoder_40.v is not compatible with the current compile. Used regenerated output file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_decoder_40.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Design Software" 0 -1 1617016771890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_ddrx_decoder_40.v 2 2 " "Found 2 design units, including 2 entities, in source file db/alt_ddrx_decoder_40.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_decoder_40_altecc_decoder_c8f " "Found entity 1: alt_ddrx_decoder_40_altecc_decoder_c8f" {  } { { "db/alt_ddrx_decoder_40.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_decoder_40.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771890 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_ddrx_decoder_40 " "Found entity 2: alt_ddrx_decoder_40" {  } { { "db/alt_ddrx_decoder_40.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_ddrx_decoder_40.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_decoder " "Found entity 1: alt_ddrx_decoder" {  } { { "ddr2/alt_ddrx_decoder.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_decoder.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ddr3_odt_gen " "Found entity 1: alt_ddrx_ddr3_odt_gen" {  } { { "ddr2/alt_ddrx_ddr3_odt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_ddr3_odt_gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ddr2_odt_gen " "Found entity 1: alt_ddrx_ddr2_odt_gen" {  } { { "ddr2/alt_ddrx_ddr2_odt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_ddr2_odt_gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_ddrx_csr.v(760) " "Verilog HDL information at alt_ddrx_csr.v(760): always construct contains both blocking and non-blocking assignments" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 760 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1617016771913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CAS_WR_LAT mem_cas_wr_lat alt_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_ddrx_csr.v(61): object \"MEM_CAS_WR_LAT\" differs only in case from object \"mem_cas_wr_lat\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADD_LAT mem_add_lat alt_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_ddrx_csr.v(62): object \"MEM_ADD_LAT\" differs only in case from object \"mem_add_lat\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TCL mem_tcl alt_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_ddrx_csr.v(63): object \"MEM_TCL\" differs only in case from object \"mem_tcl\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRRD mem_trrd alt_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_ddrx_csr.v(64): object \"MEM_TRRD\" differs only in case from object \"mem_trrd\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TFAW mem_tfaw alt_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_ddrx_csr.v(65): object \"MEM_TFAW\" differs only in case from object \"mem_tfaw\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRFC mem_trfc alt_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_ddrx_csr.v(66): object \"MEM_TRFC\" differs only in case from object \"mem_trfc\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TREFI mem_trefi alt_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_ddrx_csr.v(67): object \"MEM_TREFI\" differs only in case from object \"mem_trefi\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRCD mem_trcd alt_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_ddrx_csr.v(68): object \"MEM_TRCD\" differs only in case from object \"mem_trcd\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRP mem_trp alt_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_ddrx_csr.v(69): object \"MEM_TRP\" differs only in case from object \"mem_trp\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWR mem_twr alt_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_ddrx_csr.v(70): object \"MEM_TWR\" differs only in case from object \"mem_twr\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWTR mem_twtr alt_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_ddrx_csr.v(71): object \"MEM_TWTR\" differs only in case from object \"mem_twtr\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRTP mem_trtp alt_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_ddrx_csr.v(72): object \"MEM_TRTP\" differs only in case from object \"mem_trtp\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRAS mem_tras alt_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_ddrx_csr.v(73): object \"MEM_TRAS\" differs only in case from object \"mem_tras\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRC mem_trc alt_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_ddrx_csr.v(74): object \"MEM_TRC\" differs only in case from object \"mem_trc\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_AUTO_PD_CYCLES mem_auto_pd_cycles alt_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_ddrx_csr.v(75): object \"MEM_AUTO_PD_CYCLES\" differs only in case from object \"mem_auto_pd_cycles\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ORDER addr_order alt_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_ddrx_csr.v(78): object \"ADDR_ORDER\" differs only in case from object \"addr_order\" in the same scope" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_csr " "Found entity 1: alt_ddrx_csr" {  } { { "ddr2/alt_ddrx_csr.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_csr.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CAS_WR_LAT mem_cas_wr_lat alt_ddrx_controller.v(69) " "Verilog HDL Declaration information at alt_ddrx_controller.v(69): object \"MEM_CAS_WR_LAT\" differs only in case from object \"mem_cas_wr_lat\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADD_LAT mem_add_lat alt_ddrx_controller.v(70) " "Verilog HDL Declaration information at alt_ddrx_controller.v(70): object \"MEM_ADD_LAT\" differs only in case from object \"mem_add_lat\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TCL mem_tcl alt_ddrx_controller.v(71) " "Verilog HDL Declaration information at alt_ddrx_controller.v(71): object \"MEM_TCL\" differs only in case from object \"mem_tcl\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRRD mem_trrd alt_ddrx_controller.v(72) " "Verilog HDL Declaration information at alt_ddrx_controller.v(72): object \"MEM_TRRD\" differs only in case from object \"mem_trrd\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TFAW mem_tfaw alt_ddrx_controller.v(73) " "Verilog HDL Declaration information at alt_ddrx_controller.v(73): object \"MEM_TFAW\" differs only in case from object \"mem_tfaw\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRFC mem_trfc alt_ddrx_controller.v(74) " "Verilog HDL Declaration information at alt_ddrx_controller.v(74): object \"MEM_TRFC\" differs only in case from object \"mem_trfc\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TREFI mem_trefi alt_ddrx_controller.v(75) " "Verilog HDL Declaration information at alt_ddrx_controller.v(75): object \"MEM_TREFI\" differs only in case from object \"mem_trefi\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRCD mem_trcd alt_ddrx_controller.v(76) " "Verilog HDL Declaration information at alt_ddrx_controller.v(76): object \"MEM_TRCD\" differs only in case from object \"mem_trcd\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRP mem_trp alt_ddrx_controller.v(77) " "Verilog HDL Declaration information at alt_ddrx_controller.v(77): object \"MEM_TRP\" differs only in case from object \"mem_trp\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWR mem_twr alt_ddrx_controller.v(78) " "Verilog HDL Declaration information at alt_ddrx_controller.v(78): object \"MEM_TWR\" differs only in case from object \"mem_twr\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWTR mem_twtr alt_ddrx_controller.v(79) " "Verilog HDL Declaration information at alt_ddrx_controller.v(79): object \"MEM_TWTR\" differs only in case from object \"mem_twtr\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRTP mem_trtp alt_ddrx_controller.v(80) " "Verilog HDL Declaration information at alt_ddrx_controller.v(80): object \"MEM_TRTP\" differs only in case from object \"mem_trtp\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRAS mem_tras alt_ddrx_controller.v(81) " "Verilog HDL Declaration information at alt_ddrx_controller.v(81): object \"MEM_TRAS\" differs only in case from object \"mem_tras\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRC mem_trc alt_ddrx_controller.v(82) " "Verilog HDL Declaration information at alt_ddrx_controller.v(82): object \"MEM_TRC\" differs only in case from object \"mem_trc\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_AUTO_PD_CYCLES mem_auto_pd_cycles alt_ddrx_controller.v(83) " "Verilog HDL Declaration information at alt_ddrx_controller.v(83): object \"MEM_AUTO_PD_CYCLES\" differs only in case from object \"mem_auto_pd_cycles\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ORDER addr_order alt_ddrx_controller.v(94) " "Verilog HDL Declaration information at alt_ddrx_controller.v(94): object \"ADDR_ORDER\" differs only in case from object \"addr_order\" in the same scope" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1617016771927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_controller " "Found entity 1: alt_ddrx_controller" {  } { { "ddr2/alt_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_cmd_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_cmd_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cmd_queue " "Found entity 1: alt_ddrx_cmd_queue" {  } { { "ddr2/alt_ddrx_cmd_queue.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_cmd_queue.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cmd_gen " "Found entity 1: alt_ddrx_cmd_gen" {  } { { "ddr2/alt_ddrx_cmd_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_cmd_gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_clock_and_reset.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr2/alt_ddrx_clock_and_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_clock_and_reset " "Found entity 1: alt_ddrx_clock_and_reset" {  } { { "ddr2/alt_ddrx_clock_and_reset.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_clock_and_reset.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771939 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_ddrx_reset_sync " "Found entity 2: alt_ddrx_reset_sync" {  } { { "ddr2/alt_ddrx_clock_and_reset.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_clock_and_reset.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cache " "Found entity 1: alt_ddrx_cache" {  } { { "ddr2/alt_ddrx_cache.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_cache.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_bypass.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bypass " "Found entity 1: alt_ddrx_bypass" {  } { { "ddr2/alt_ddrx_bypass.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_bypass.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_bank_timer_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_bank_timer_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer_wrapper " "Found entity 1: alt_ddrx_bank_timer_wrapper" {  } { { "ddr2/alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_bank_timer_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_bank_timer_info.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_bank_timer_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer_info " "Found entity 1: alt_ddrx_bank_timer_info" {  } { { "ddr2/alt_ddrx_bank_timer_info.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_bank_timer_info.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_bank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_bank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer " "Found entity 1: alt_ddrx_bank_timer" {  } { { "ddr2/alt_ddrx_bank_timer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_bank_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_avalon_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_avalon_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_avalon_if " "Found entity 1: alt_ddrx_avalon_if" {  } { { "ddr2/alt_ddrx_avalon_if.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_avalon_if.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_afi_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_afi_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_afi_block " "Found entity 1: alt_ddrx_afi_block" {  } { { "ddr2/alt_ddrx_afi_block.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_afi_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/alt_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/alt_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_addr_cmd " "Found entity 1: alt_ddrx_addr_cmd" {  } { { "ddr2/alt_ddrx_addr_cmd.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/alt_ddrx_addr_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "pll_clk.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/pll_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0 " "Found entity 1: pll_0" {  } { { "pll_0.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/pll_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2_controller_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2_controller_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy " "Found entity 1: ddr2_controller_phy" {  } { { "ddr2/ddr2_controller_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_controller_phy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2/ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2/ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2 " "Found entity 1: ddr2" {  } { { "ddr2/ddr2.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_ctrl_module/um2ddr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_ctrl_module/um2ddr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 um2ddr_fifo " "Found entity 1: um2ddr_fifo" {  } { { "ddr2_ctrl_module/um2ddr_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/um2ddr_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_ctrl_module/um2ddr_command_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_ctrl_module/um2ddr_command_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 um2ddr_command_fifo " "Found entity 1: um2ddr_command_fifo" {  } { { "ddr2_ctrl_module/um2ddr_command_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/um2ddr_command_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_ctrl_module/ddr2um_valid_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_ctrl_module/ddr2um_valid_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2um_valid_fifo " "Found entity 1: ddr2um_valid_fifo" {  } { { "ddr2_ctrl_module/ddr2um_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_valid_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_ctrl_module/ddr2um_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_ctrl_module/ddr2um_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2um_fifo " "Found entity 1: ddr2um_fifo" {  } { { "ddr2_ctrl_module/ddr2um_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_ctrl_module/ddr2_interface2um.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_ctrl_module/ddr2_interface2um.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_interface2um " "Found entity 1: ddr2_interface2um" {  } { { "ddr2_ctrl_module/ddr2_interface2um.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_interface2um.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016771999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016771999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_ctrl_module/ddr2_ctrl_output.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_ctrl_module/ddr2_ctrl_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_ctrl_output " "Found entity 1: ddr2_ctrl_output" {  } { { "ddr2_ctrl_module/ddr2_ctrl_output.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_ctrl_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr2_ctrl_module/ddr2_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr2_ctrl_module/ddr2_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_ctrl " "Found entity 1: ddr2_ctrl" {  } { { "ddr2_ctrl_module/ddr2_ctrl.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/rule_32_30_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/rule_32_30_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rule_32_30_fifo " "Found entity 1: rule_32_30_fifo" {  } { { "cdp/rule_32_30_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rule_32_30_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772002 ""}
{ "Warning" "WCPT_PRELIMINARY_FAMILY_SUPPORT" "CRC Compiler (6AF7_00BC) Arria II GX " "Support for IP core CRC Compiler (6AF7_00BC) in device family Arria II GX is preliminary and specifications are subject to change." {  } {  } 0 292021 "Support for IP core %1!s! in device family %2!s! is preliminary and specifications are subject to change." 0 0 "Design Software" 0 -1 1617016772035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/crc_check_altcrc.v 9 9 " "Found 9 design units, including 9 entities, in source file cdp/crc_check_altcrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_check_altcrcipb " "Found entity 1: crc_check_altcrcipb" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc_check_altcrcfeedfwdExpr " "Found entity 2: crc_check_altcrcfeedfwdExpr" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc_check_altcrcfeedfwd " "Found entity 3: crc_check_altcrcfeedfwd" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""} { "Info" "ISGN_ENTITY_NAME" "4 crc_check_altcrcfeedbckExpr " "Found entity 4: crc_check_altcrcfeedbckExpr" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""} { "Info" "ISGN_ENTITY_NAME" "5 crc_check_altcrcfeedbck " "Found entity 5: crc_check_altcrcfeedbck" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""} { "Info" "ISGN_ENTITY_NAME" "6 crc_check_altcrcscaleExpr " "Found entity 6: crc_check_altcrcscaleExpr" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 972 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""} { "Info" "ISGN_ENTITY_NAME" "7 crc_check_altcrcscale " "Found entity 7: crc_check_altcrcscale" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""} { "Info" "ISGN_ENTITY_NAME" "8 crc_check_altcrceop " "Found entity 8: crc_check_altcrceop" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""} { "Info" "ISGN_ENTITY_NAME" "9 crc_check_altcrc " "Found entity 9: crc_check_altcrc" {  } { { "cdp/crc_check_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/crc32_gen_altcrc.v 9 9 " "Found 9 design units, including 9 entities, in source file manage_md/crc32_gen_altcrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_gen_altcrcipb " "Found entity 1: crc32_gen_altcrcipb" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc32_gen_altcrcfeedfwdExpr " "Found entity 2: crc32_gen_altcrcfeedfwdExpr" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc32_gen_altcrcfeedfwd " "Found entity 3: crc32_gen_altcrcfeedfwd" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""} { "Info" "ISGN_ENTITY_NAME" "4 crc32_gen_altcrcfeedbckExpr " "Found entity 4: crc32_gen_altcrcfeedbckExpr" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""} { "Info" "ISGN_ENTITY_NAME" "5 crc32_gen_altcrcfeedbck " "Found entity 5: crc32_gen_altcrcfeedbck" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""} { "Info" "ISGN_ENTITY_NAME" "6 crc32_gen_altcrcscaleExpr " "Found entity 6: crc32_gen_altcrcscaleExpr" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""} { "Info" "ISGN_ENTITY_NAME" "7 crc32_gen_altcrcscale " "Found entity 7: crc32_gen_altcrcscale" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""} { "Info" "ISGN_ENTITY_NAME" "8 crc32_gen_altcrceop " "Found entity 8: crc32_gen_altcrceop" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""} { "Info" "ISGN_ENTITY_NAME" "9 crc32_gen_altcrc " "Found entity 9: crc32_gen_altcrc" {  } { { "manage_md/crc32_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 1028 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/crc_check.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/crc_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_check " "Found entity 1: crc_check" {  } { { "cdp/crc_check.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/level2_64_19.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/level2_64_19.v" { { "Info" "ISGN_ENTITY_NAME" "1 level2_64_19 " "Found entity 1: level2_64_19" {  } { { "cdp/level2_64_19.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/level2_64_19.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/rx_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/rx_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_crc " "Found entity 1: rx_crc" {  } { { "cdp/rx_crc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_crc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/tx_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/tx_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_gen " "Found entity 1: tx_gen" {  } { { "cdp/tx_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/tx_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/level2_256_139.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/level2_256_139.v" { { "Info" "ISGN_ENTITY_NAME" "1 level2_256_139 " "Found entity 1: level2_256_139" {  } { { "cdp/level2_256_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/level2_256_139.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/input2output_128_139.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/input2output_128_139.v" { { "Info" "ISGN_ENTITY_NAME" "1 input2output_128_139 " "Found entity 1: input2output_128_139" {  } { { "cdp/input2output_128_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/input2output_128_139.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/rx_64_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/rx_64_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_64_1 " "Found entity 1: rx_64_1" {  } { { "cdp/rx_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_64_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/input_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/input_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_ctrl " "Found entity 1: input_ctrl" {  } { { "cdp/input_ctrl.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/input_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/output_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/output_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ctrl " "Found entity 1: output_ctrl" {  } { { "cdp/output_ctrl.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/output_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkt_input_ctrl/pkt_input_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pkt_input_ctrl/pkt_input_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pkt_input_ctrl " "Found entity 1: pkt_input_ctrl" {  } { { "pkt_input_ctrl/pkt_input_ctrl.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/pkt_input_ctrl/pkt_input_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/tx_valid_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/tx_valid_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_valid_fifo " "Found entity 1: tx_valid_fifo" {  } { { "manage_md/tx_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_valid_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "manage_md/tx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/result_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/result_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 result_fifo " "Found entity 1: result_fifo" {  } { { "manage_md/result_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/result_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/pkt_length_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/pkt_length_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pkt_length_fifo " "Found entity 1: pkt_length_fifo" {  } { { "manage_md/pkt_length_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_length_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/pkt_gen_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/pkt_gen_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pkt_gen_fifo " "Found entity 1: pkt_gen_fifo" {  } { { "manage_md/pkt_gen_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_gen_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/pkt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/pkt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pkt_gen " "Found entity 1: pkt_gen" {  } { { "manage_md/pkt_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_gen.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/net_magic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/net_magic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 NET_MAGIC_CTRL " "Found entity 1: NET_MAGIC_CTRL" {  } { { "manage_md/NET_MAGIC_CTRL.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/NET_MAGIC_CTRL.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/manage_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/manage_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 manage_tx " "Found entity 1: manage_tx" {  } { { "manage_md/manage_tx.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/manage_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/manage_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/manage_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 manage_rx " "Found entity 1: manage_rx" {  } { { "manage_md/manage_rx.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/manage_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/local_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/local_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 local_bus " "Found entity 1: local_bus" {  } { { "manage_md/local_bus.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/local_bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/length_gen_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/length_gen_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 length_gen_fifo " "Found entity 1: length_gen_fifo" {  } { { "manage_md/length_gen_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/length_gen_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_fifo " "Found entity 1: data_fifo" {  } { { "manage_md/data_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/crc32_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/crc32_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_gen " "Found entity 1: crc32_gen" {  } { { "manage_md/crc32_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/command_parse.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/command_parse.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_parse " "Found entity 1: command_parse" {  } { { "manage_md/command_parse.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/com_valid_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/com_valid_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 com_valid_fifo " "Found entity 1: com_valid_fifo" {  } { { "manage_md/com_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/com_valid_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_md/cdp_local_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_md/cdp_local_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdp_local_bus " "Found entity 1: cdp_local_bus" {  } { { "manage_md/cdp_local_bus.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/cdp_local_bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/tx139_gmii_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/tx139_gmii_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx139_gmii_1000 " "Found entity 1: tx139_gmii_1000" {  } { { "cdp/tx139_gmii_1000.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/rx_tx_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/rx_tx_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_tx_1000 " "Found entity 1: rx_tx_1000" {  } { { "cdp/rx_tx_1000.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_tx_1000.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/rgmii_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/rgmii_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_gmii " "Found entity 1: rgmii_gmii" {  } { { "cdp/rgmii_gmii.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rgmii_gmii.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/gmii_139_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/gmii_139_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_139_1000 " "Found entity 1: gmii_139_1000" {  } { { "cdp/gmii_139_1000.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/gmii_139_1000.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/ddio_out_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/ddio_out_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_1 " "Found entity 1: ddio_out_1" {  } { { "cdp/ddio_out_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_out_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "cdp/ddio_out.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/ddio_in_4.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/ddio_in_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_4 " "Found entity 1: ddio_in_4" {  } { { "cdp/ddio_in_4.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_in_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/ddio_in_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/ddio_in_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_1 " "Found entity 1: ddio_in_1" {  } { { "cdp/ddio_in_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_in_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/check_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/check_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_fifo " "Found entity 1: check_fifo" {  } { { "cdp/check_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/check_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/check_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/check_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_100_1000 " "Found entity 1: check_100_1000" {  } { { "cdp/check_100_1000.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/check_100_1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/asyn_256_139.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/asyn_256_139.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_256_139 " "Found entity 1: asyn_256_139" {  } { { "cdp/asyn_256_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/asyn_256_139.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/asyn_64_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/asyn_64_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_64_1 " "Found entity 1: asyn_64_1" {  } { { "cdp/asyn_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/asyn_64_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/sfp_rx_tx_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/sfp_rx_tx_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 sfp_rx_tx_1000 " "Found entity 1: sfp_rx_tx_1000" {  } { { "sfp/sfp_rx_tx_1000.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp_rx_tx_1000.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/act_led.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/act_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 act_led " "Found entity 1: act_led" {  } { { "sfp/act_led.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/act_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "netfpgamini.v 1 1 " "Found 1 design units, including 1 entities, in source file netfpgamini.v" { { "Info" "ISGN_ENTITY_NAME" "1 netFPGAmini " "Found entity 1: netFPGAmini" {  } { { "netFPGAmini.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rli/check_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file rli/check_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_ip " "Found entity 1: check_ip" {  } { { "rli/check_ip.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rli/check_ip_altcrc.v 9 9 " "Found 9 design units, including 9 entities, in source file rli/check_ip_altcrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_ip_altcrcipb " "Found entity 1: check_ip_altcrcipb" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""} { "Info" "ISGN_ENTITY_NAME" "2 check_ip_altcrcfeedfwdExpr " "Found entity 2: check_ip_altcrcfeedfwdExpr" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""} { "Info" "ISGN_ENTITY_NAME" "3 check_ip_altcrcfeedfwd " "Found entity 3: check_ip_altcrcfeedfwd" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""} { "Info" "ISGN_ENTITY_NAME" "4 check_ip_altcrcfeedbckExpr " "Found entity 4: check_ip_altcrcfeedbckExpr" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""} { "Info" "ISGN_ENTITY_NAME" "5 check_ip_altcrcfeedbck " "Found entity 5: check_ip_altcrcfeedbck" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""} { "Info" "ISGN_ENTITY_NAME" "6 check_ip_altcrcscaleExpr " "Found entity 6: check_ip_altcrcscaleExpr" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""} { "Info" "ISGN_ENTITY_NAME" "7 check_ip_altcrcscale " "Found entity 7: check_ip_altcrcscale" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""} { "Info" "ISGN_ENTITY_NAME" "8 check_ip_altcrceop " "Found entity 8: check_ip_altcrceop" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""} { "Info" "ISGN_ENTITY_NAME" "9 check_ip_altcrc " "Found entity 9: check_ip_altcrc" {  } { { "rli/check_ip_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp/rule_32_30.v 1 1 " "Found 1 design units, including 1 entities, in source file cdp/rule_32_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 rule_32_30 " "Found entity 1: rule_32_30" {  } { { "cdp/rule_32_30.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rule_32_30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rli/nmac_crc_check.v 1 1 " "Found 1 design units, including 1 entities, in source file rli/nmac_crc_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 nmac_crc_check " "Found entity 1: nmac_crc_check" {  } { { "rli/nmac_crc_check.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/nmac_crc_check.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016772771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016772771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "netFPGAmini " "Elaborating entity \"netFPGAmini\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1617016773627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UM UM:UM " "Elaborating entity \"UM\" for hierarchy \"UM:UM\"" {  } { { "netFPGAmini.v" "UM" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016773775 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UM_ID0 UM.v(334) " "Verilog HDL Always Construct warning at UM.v(334): inferring latch(es) for variable \"UM_ID0\", which holds its previous value in one or more paths through the always construct" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617016773827 "|netFPGAmini|UM:UM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UM_ID1 UM.v(334) " "Verilog HDL Always Construct warning at UM.v(334): inferring latch(es) for variable \"UM_ID1\", which holds its previous value in one or more paths through the always construct" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617016773828 "|netFPGAmini|UM:UM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UM_ID2 UM.v(334) " "Verilog HDL Always Construct warning at UM.v(334): inferring latch(es) for variable \"UM_ID2\", which holds its previous value in one or more paths through the always construct" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617016773828 "|netFPGAmini|UM:UM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UM_ID3 UM.v(334) " "Verilog HDL Always Construct warning at UM.v(334): inferring latch(es) for variable \"UM_ID3\", which holds its previous value in one or more paths through the always construct" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617016773828 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[0\] UM.v(334) " "Inferred latch for \"UM_ID3\[0\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773897 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[1\] UM.v(334) " "Inferred latch for \"UM_ID3\[1\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773897 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[2\] UM.v(334) " "Inferred latch for \"UM_ID3\[2\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[3\] UM.v(334) " "Inferred latch for \"UM_ID3\[3\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[4\] UM.v(334) " "Inferred latch for \"UM_ID3\[4\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[5\] UM.v(334) " "Inferred latch for \"UM_ID3\[5\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[6\] UM.v(334) " "Inferred latch for \"UM_ID3\[6\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[7\] UM.v(334) " "Inferred latch for \"UM_ID3\[7\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[8\] UM.v(334) " "Inferred latch for \"UM_ID3\[8\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[9\] UM.v(334) " "Inferred latch for \"UM_ID3\[9\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[10\] UM.v(334) " "Inferred latch for \"UM_ID3\[10\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[11\] UM.v(334) " "Inferred latch for \"UM_ID3\[11\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[12\] UM.v(334) " "Inferred latch for \"UM_ID3\[12\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[13\] UM.v(334) " "Inferred latch for \"UM_ID3\[13\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[14\] UM.v(334) " "Inferred latch for \"UM_ID3\[14\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[15\] UM.v(334) " "Inferred latch for \"UM_ID3\[15\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[16\] UM.v(334) " "Inferred latch for \"UM_ID3\[16\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[17\] UM.v(334) " "Inferred latch for \"UM_ID3\[17\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[18\] UM.v(334) " "Inferred latch for \"UM_ID3\[18\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773904 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[19\] UM.v(334) " "Inferred latch for \"UM_ID3\[19\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[20\] UM.v(334) " "Inferred latch for \"UM_ID3\[20\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[21\] UM.v(334) " "Inferred latch for \"UM_ID3\[21\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[22\] UM.v(334) " "Inferred latch for \"UM_ID3\[22\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[23\] UM.v(334) " "Inferred latch for \"UM_ID3\[23\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[24\] UM.v(334) " "Inferred latch for \"UM_ID3\[24\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[25\] UM.v(334) " "Inferred latch for \"UM_ID3\[25\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[26\] UM.v(334) " "Inferred latch for \"UM_ID3\[26\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[27\] UM.v(334) " "Inferred latch for \"UM_ID3\[27\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[28\] UM.v(334) " "Inferred latch for \"UM_ID3\[28\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[29\] UM.v(334) " "Inferred latch for \"UM_ID3\[29\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[30\] UM.v(334) " "Inferred latch for \"UM_ID3\[30\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID3\[31\] UM.v(334) " "Inferred latch for \"UM_ID3\[31\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[0\] UM.v(334) " "Inferred latch for \"UM_ID2\[0\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[1\] UM.v(334) " "Inferred latch for \"UM_ID2\[1\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[2\] UM.v(334) " "Inferred latch for \"UM_ID2\[2\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[3\] UM.v(334) " "Inferred latch for \"UM_ID2\[3\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[4\] UM.v(334) " "Inferred latch for \"UM_ID2\[4\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[5\] UM.v(334) " "Inferred latch for \"UM_ID2\[5\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773905 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[6\] UM.v(334) " "Inferred latch for \"UM_ID2\[6\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[7\] UM.v(334) " "Inferred latch for \"UM_ID2\[7\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[8\] UM.v(334) " "Inferred latch for \"UM_ID2\[8\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[9\] UM.v(334) " "Inferred latch for \"UM_ID2\[9\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[10\] UM.v(334) " "Inferred latch for \"UM_ID2\[10\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[11\] UM.v(334) " "Inferred latch for \"UM_ID2\[11\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[12\] UM.v(334) " "Inferred latch for \"UM_ID2\[12\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[13\] UM.v(334) " "Inferred latch for \"UM_ID2\[13\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[14\] UM.v(334) " "Inferred latch for \"UM_ID2\[14\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[15\] UM.v(334) " "Inferred latch for \"UM_ID2\[15\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[16\] UM.v(334) " "Inferred latch for \"UM_ID2\[16\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[17\] UM.v(334) " "Inferred latch for \"UM_ID2\[17\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[18\] UM.v(334) " "Inferred latch for \"UM_ID2\[18\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[19\] UM.v(334) " "Inferred latch for \"UM_ID2\[19\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[20\] UM.v(334) " "Inferred latch for \"UM_ID2\[20\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[21\] UM.v(334) " "Inferred latch for \"UM_ID2\[21\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[22\] UM.v(334) " "Inferred latch for \"UM_ID2\[22\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[23\] UM.v(334) " "Inferred latch for \"UM_ID2\[23\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773906 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[24\] UM.v(334) " "Inferred latch for \"UM_ID2\[24\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[25\] UM.v(334) " "Inferred latch for \"UM_ID2\[25\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[26\] UM.v(334) " "Inferred latch for \"UM_ID2\[26\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[27\] UM.v(334) " "Inferred latch for \"UM_ID2\[27\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[28\] UM.v(334) " "Inferred latch for \"UM_ID2\[28\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[29\] UM.v(334) " "Inferred latch for \"UM_ID2\[29\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[30\] UM.v(334) " "Inferred latch for \"UM_ID2\[30\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID2\[31\] UM.v(334) " "Inferred latch for \"UM_ID2\[31\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[0\] UM.v(334) " "Inferred latch for \"UM_ID1\[0\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[1\] UM.v(334) " "Inferred latch for \"UM_ID1\[1\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[2\] UM.v(334) " "Inferred latch for \"UM_ID1\[2\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[3\] UM.v(334) " "Inferred latch for \"UM_ID1\[3\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[4\] UM.v(334) " "Inferred latch for \"UM_ID1\[4\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[5\] UM.v(334) " "Inferred latch for \"UM_ID1\[5\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[6\] UM.v(334) " "Inferred latch for \"UM_ID1\[6\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[7\] UM.v(334) " "Inferred latch for \"UM_ID1\[7\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[8\] UM.v(334) " "Inferred latch for \"UM_ID1\[8\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[9\] UM.v(334) " "Inferred latch for \"UM_ID1\[9\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773907 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[10\] UM.v(334) " "Inferred latch for \"UM_ID1\[10\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[11\] UM.v(334) " "Inferred latch for \"UM_ID1\[11\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[12\] UM.v(334) " "Inferred latch for \"UM_ID1\[12\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[13\] UM.v(334) " "Inferred latch for \"UM_ID1\[13\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[14\] UM.v(334) " "Inferred latch for \"UM_ID1\[14\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[15\] UM.v(334) " "Inferred latch for \"UM_ID1\[15\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[16\] UM.v(334) " "Inferred latch for \"UM_ID1\[16\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[17\] UM.v(334) " "Inferred latch for \"UM_ID1\[17\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[18\] UM.v(334) " "Inferred latch for \"UM_ID1\[18\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[19\] UM.v(334) " "Inferred latch for \"UM_ID1\[19\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[20\] UM.v(334) " "Inferred latch for \"UM_ID1\[20\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[21\] UM.v(334) " "Inferred latch for \"UM_ID1\[21\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[22\] UM.v(334) " "Inferred latch for \"UM_ID1\[22\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[23\] UM.v(334) " "Inferred latch for \"UM_ID1\[23\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[24\] UM.v(334) " "Inferred latch for \"UM_ID1\[24\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[25\] UM.v(334) " "Inferred latch for \"UM_ID1\[25\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[26\] UM.v(334) " "Inferred latch for \"UM_ID1\[26\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[27\] UM.v(334) " "Inferred latch for \"UM_ID1\[27\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[28\] UM.v(334) " "Inferred latch for \"UM_ID1\[28\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773908 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[29\] UM.v(334) " "Inferred latch for \"UM_ID1\[29\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[30\] UM.v(334) " "Inferred latch for \"UM_ID1\[30\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID1\[31\] UM.v(334) " "Inferred latch for \"UM_ID1\[31\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[0\] UM.v(334) " "Inferred latch for \"UM_ID0\[0\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[1\] UM.v(334) " "Inferred latch for \"UM_ID0\[1\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[2\] UM.v(334) " "Inferred latch for \"UM_ID0\[2\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[3\] UM.v(334) " "Inferred latch for \"UM_ID0\[3\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[4\] UM.v(334) " "Inferred latch for \"UM_ID0\[4\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[5\] UM.v(334) " "Inferred latch for \"UM_ID0\[5\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[6\] UM.v(334) " "Inferred latch for \"UM_ID0\[6\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[7\] UM.v(334) " "Inferred latch for \"UM_ID0\[7\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[8\] UM.v(334) " "Inferred latch for \"UM_ID0\[8\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[9\] UM.v(334) " "Inferred latch for \"UM_ID0\[9\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[10\] UM.v(334) " "Inferred latch for \"UM_ID0\[10\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[11\] UM.v(334) " "Inferred latch for \"UM_ID0\[11\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[12\] UM.v(334) " "Inferred latch for \"UM_ID0\[12\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773909 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[13\] UM.v(334) " "Inferred latch for \"UM_ID0\[13\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773910 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[14\] UM.v(334) " "Inferred latch for \"UM_ID0\[14\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[15\] UM.v(334) " "Inferred latch for \"UM_ID0\[15\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[16\] UM.v(334) " "Inferred latch for \"UM_ID0\[16\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[17\] UM.v(334) " "Inferred latch for \"UM_ID0\[17\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[18\] UM.v(334) " "Inferred latch for \"UM_ID0\[18\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[19\] UM.v(334) " "Inferred latch for \"UM_ID0\[19\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[20\] UM.v(334) " "Inferred latch for \"UM_ID0\[20\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[21\] UM.v(334) " "Inferred latch for \"UM_ID0\[21\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[22\] UM.v(334) " "Inferred latch for \"UM_ID0\[22\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[23\] UM.v(334) " "Inferred latch for \"UM_ID0\[23\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[24\] UM.v(334) " "Inferred latch for \"UM_ID0\[24\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[25\] UM.v(334) " "Inferred latch for \"UM_ID0\[25\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[26\] UM.v(334) " "Inferred latch for \"UM_ID0\[26\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[27\] UM.v(334) " "Inferred latch for \"UM_ID0\[27\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[28\] UM.v(334) " "Inferred latch for \"UM_ID0\[28\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[29\] UM.v(334) " "Inferred latch for \"UM_ID0\[29\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[30\] UM.v(334) " "Inferred latch for \"UM_ID0\[30\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773911 "|netFPGAmini|UM:UM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UM_ID0\[31\] UM.v(334) " "Inferred latch for \"UM_ID0\[31\]\" at UM.v(334)" {  } { { "UM_my/UM.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617016773912 "|netFPGAmini|UM:UM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input2output_128_139 UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO " "Elaborating entity \"input2output_128_139\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\"" {  } { { "UM_my/UM.v" "CDP2UM_DATA_FIFO" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM_my/UM.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016774901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\"" {  } { { "cdp/input2output_128_139.v" "scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/input2output_128_139.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\"" {  } { { "cdp/input2output_128_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/input2output_128_139.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 139 " "Parameter \"lpm_width\" = \"139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775264 ""}  } { { "cdp/input2output_128_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/input2output_128_139.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016775264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_i791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_i791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_i791 " "Found entity 1: scfifo_i791" {  } { { "db/scfifo_i791.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_i791.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016775386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016775386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_i791 UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated " "Elaborating entity \"scfifo_i791\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pd91 " "Found entity 1: a_dpfifo_pd91" {  } { { "db/a_dpfifo_pd91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_pd91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016775483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016775483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pd91 UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo " "Elaborating entity \"a_dpfifo_pd91\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\"" {  } { { "db/scfifo_i791.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_i791.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_urn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_urn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_urn1 " "Found entity 1: altsyncram_urn1" {  } { { "db/altsyncram_urn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_urn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016775629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016775629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_urn1 UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|altsyncram_urn1:FIFOram " "Elaborating entity \"altsyncram_urn1\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|altsyncram_urn1:FIFOram\"" {  } { { "db/a_dpfifo_pd91.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_pd91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4p8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4p8 " "Found entity 1: cmpr_4p8" {  } { { "db/cmpr_4p8.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_4p8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016775757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016775757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4p8 UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cmpr_4p8:almost_full_comparer " "Elaborating entity \"cmpr_4p8\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cmpr_4p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_pd91.tdf" "almost_full_comparer" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_pd91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4p8 UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cmpr_4p8:three_comparison " "Elaborating entity \"cmpr_4p8\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cmpr_4p8:three_comparison\"" {  } { { "db/a_dpfifo_pd91.tdf" "three_comparison" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_pd91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hkb " "Found entity 1: cntr_hkb" {  } { { "db/cntr_hkb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_hkb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016775920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016775920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hkb UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cntr_hkb:rd_ptr_msb " "Elaborating entity \"cntr_hkb\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cntr_hkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_pd91.tdf" "rd_ptr_msb" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_pd91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016775922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uk7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uk7 " "Found entity 1: cntr_uk7" {  } { { "db/cntr_uk7.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_uk7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016776062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016776062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uk7 UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cntr_uk7:usedw_counter " "Elaborating entity \"cntr_uk7\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cntr_uk7:usedw_counter\"" {  } { { "db/a_dpfifo_pd91.tdf" "usedw_counter" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_pd91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikb " "Found entity 1: cntr_ikb" {  } { { "db/cntr_ikb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_ikb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016776165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016776165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ikb UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cntr_ikb:wr_ptr " "Elaborating entity \"cntr_ikb\" for hierarchy \"UM:UM\|input2output_128_139:CDP2UM_DATA_FIFO\|scfifo:scfifo_component\|scfifo_i791:auto_generated\|a_dpfifo_pd91:dpfifo\|cntr_ikb:wr_ptr\"" {  } { { "db/a_dpfifo_pd91.tdf" "wr_ptr" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_pd91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ctrl input_ctrl:input_ctrl " "Elaborating entity \"input_ctrl\" for hierarchy \"input_ctrl:input_ctrl\"" {  } { { "netFPGAmini.v" "input_ctrl" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level2_256_139 input_ctrl:input_ctrl\|level2_256_139:level2_256_139 " "Elaborating entity \"level2_256_139\" for hierarchy \"input_ctrl:input_ctrl\|level2_256_139:level2_256_139\"" {  } { { "cdp/input_ctrl.v" "level2_256_139" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/input_ctrl.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_64_1 input_ctrl:input_ctrl\|rx_64_1:rx_64_1 " "Elaborating entity \"rx_64_1\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\"" {  } { { "cdp/input_ctrl.v" "rx_64_1" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/input_ctrl.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\"" {  } { { "cdp/rx_64_1.v" "scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_64_1.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\"" {  } { { "cdp/rx_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_64_1.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component " "Instantiated megafunction \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776790 ""}  } { { "cdp/rx_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_64_1.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016776790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_and1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_and1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_and1 " "Found entity 1: scfifo_and1" {  } { { "db/scfifo_and1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_and1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016776918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016776918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_and1 input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated " "Elaborating entity \"scfifo_and1\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k1c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k1c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k1c1 " "Found entity 1: a_dpfifo_k1c1" {  } { { "db/a_dpfifo_k1c1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_k1c1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016776966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016776966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k1c1 input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo " "Elaborating entity \"a_dpfifo_k1c1\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\"" {  } { { "db/scfifo_and1.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_and1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016776966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdp1 " "Found entity 1: altsyncram_pdp1" {  } { { "db/altsyncram_pdp1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_pdp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016777082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016777082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdp1 input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|altsyncram_pdp1:FIFOram " "Elaborating entity \"altsyncram_pdp1\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|altsyncram_pdp1:FIFOram\"" {  } { { "db/a_dpfifo_k1c1.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_k1c1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016777092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2p8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2p8 " "Found entity 1: cmpr_2p8" {  } { { "db/cmpr_2p8.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_2p8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016777228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016777228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2p8 input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cmpr_2p8:almost_full_comparer " "Elaborating entity \"cmpr_2p8\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cmpr_2p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_k1c1.tdf" "almost_full_comparer" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_k1c1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016777228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2p8 input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cmpr_2p8:three_comparison " "Elaborating entity \"cmpr_2p8\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cmpr_2p8:three_comparison\"" {  } { { "db/a_dpfifo_k1c1.tdf" "three_comparison" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_k1c1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016777243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fkb " "Found entity 1: cntr_fkb" {  } { { "db/cntr_fkb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_fkb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016777377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016777377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fkb input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cntr_fkb:rd_ptr_msb " "Elaborating entity \"cntr_fkb\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cntr_fkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_k1c1.tdf" "rd_ptr_msb" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_k1c1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016777377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sk7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sk7 " "Found entity 1: cntr_sk7" {  } { { "db/cntr_sk7.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_sk7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016777457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016777457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sk7 input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cntr_sk7:usedw_counter " "Elaborating entity \"cntr_sk7\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cntr_sk7:usedw_counter\"" {  } { { "db/a_dpfifo_k1c1.tdf" "usedw_counter" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_k1c1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016777457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gkb " "Found entity 1: cntr_gkb" {  } { { "db/cntr_gkb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_gkb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016777538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016777538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gkb input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cntr_gkb:wr_ptr " "Elaborating entity \"cntr_gkb\" for hierarchy \"input_ctrl:input_ctrl\|rx_64_1:rx_64_1\|scfifo:scfifo_component\|scfifo_and1:auto_generated\|a_dpfifo_k1c1:dpfifo\|cntr_gkb:wr_ptr\"" {  } { { "db/a_dpfifo_k1c1.tdf" "wr_ptr" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_k1c1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016777539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ctrl output_ctrl:output_ctrl " "Elaborating entity \"output_ctrl\" for hierarchy \"output_ctrl:output_ctrl\"" {  } { { "netFPGAmini.v" "output_ctrl" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016777550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rule_32_30_fifo output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30 " "Elaborating entity \"rule_32_30_fifo\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\"" {  } { { "cdp/output_ctrl.v" "rule_32_30" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/output_ctrl.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016777879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\"" {  } { { "cdp/rule_32_30_fifo.v" "scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rule_32_30_fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\"" {  } { { "cdp/rule_32_30_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rule_32_30_fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component " "Instantiated megafunction \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778128 ""}  } { { "cdp/rule_32_30_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rule_32_30_fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016778128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_v4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_v4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_v4a1 " "Found entity 1: scfifo_v4a1" {  } { { "db/scfifo_v4a1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_v4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016778211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016778211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_v4a1 output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated " "Elaborating entity \"scfifo_v4a1\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6ba1 " "Found entity 1: a_dpfifo_6ba1" {  } { { "db/a_dpfifo_6ba1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_6ba1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016778277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016778277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6ba1 output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo " "Elaborating entity \"a_dpfifo_6ba1\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\"" {  } { { "db/scfifo_v4a1.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_v4a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kkn1 " "Found entity 1: altsyncram_kkn1" {  } { { "db/altsyncram_kkn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_kkn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016778410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016778410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kkn1 output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_kkn1:FIFOram " "Elaborating entity \"altsyncram_kkn1\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_kkn1:FIFOram\"" {  } { { "db/a_dpfifo_6ba1.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_6ba1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1p8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1p8 " "Found entity 1: cmpr_1p8" {  } { { "db/cmpr_1p8.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_1p8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016778554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016778554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1p8 output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cmpr_1p8:almost_full_comparer " "Elaborating entity \"cmpr_1p8\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cmpr_1p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6ba1.tdf" "almost_full_comparer" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_6ba1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1p8 output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cmpr_1p8:three_comparison " "Elaborating entity \"cmpr_1p8\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cmpr_1p8:three_comparison\"" {  } { { "db/a_dpfifo_6ba1.tdf" "three_comparison" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_6ba1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ekb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ekb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ekb " "Found entity 1: cntr_ekb" {  } { { "db/cntr_ekb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_ekb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016778711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016778711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ekb output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cntr_ekb:rd_ptr_msb " "Elaborating entity \"cntr_ekb\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cntr_ekb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6ba1.tdf" "rd_ptr_msb" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_6ba1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rk7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rk7 " "Found entity 1: cntr_rk7" {  } { { "db/cntr_rk7.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_rk7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016778805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016778805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rk7 output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cntr_rk7:usedw_counter " "Elaborating entity \"cntr_rk7\" for hierarchy \"output_ctrl:output_ctrl\|rule_32_30_fifo:rule_32_30\|scfifo:scfifo_component\|scfifo_v4a1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cntr_rk7:usedw_counter\"" {  } { { "db/a_dpfifo_6ba1.tdf" "usedw_counter" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_6ba1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_interface2um ddr2_interface2um:ddr2_interface2um " "Elaborating entity \"ddr2_interface2um\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\"" {  } { { "netFPGAmini.v" "ddr2_interface2um" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst " "Elaborating entity \"ddr2_12\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\"" {  } { { "ddr2_ctrl_module/ddr2_interface2um.v" "ddr2_ctrl_hp_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_interface2um.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_controller_phy ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst " "Elaborating entity \"ddr2_12_controller_phy\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\"" {  } { { "UM/ddr2/ddr2_12.v" "ddr2_12_controller_phy_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_alt_mem_ddrx_controller_top ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst " "Elaborating entity \"ddr2_12_alt_mem_ddrx_controller_top\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\"" {  } { { "UM/ddr2/ddr2_12_controller_phy.v" "ddr2_12_alt_mem_ddrx_controller_top_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_controller_phy.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst\"" {  } { { "UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016778976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\"" {  } { { "UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016779017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller_st_top.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016779085 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "afi_rrank alt_mem_ddrx_controller.v(495) " "Verilog HDL warning at alt_mem_ddrx_controller.v(495): the port and data declarations for array port \"afi_rrank\" do not specify the same range for each dimension" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 495 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Design Software" 0 -1 1617016779086 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "afi_rrank alt_mem_ddrx_controller.v(850) " "HDL warning at alt_mem_ddrx_controller.v(850): see declaration for object \"afi_rrank\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 850 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016779086 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "afi_wrank alt_mem_ddrx_controller.v(496) " "Verilog HDL warning at alt_mem_ddrx_controller.v(496): the port and data declarations for array port \"afi_wrank\" do not specify the same range for each dimension" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 496 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Design Software" 0 -1 1617016779086 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "afi_wrank alt_mem_ddrx_controller.v(851) " "HDL warning at alt_mem_ddrx_controller.v(851): see declaration for object \"afi_wrank\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 851 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016779095 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "input_if_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016779199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016779212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "tbp_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016779334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016779817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016779961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_odt_gen.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_odt_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_wdata_path.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_wdata_path.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_wdata_path.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_wdata_path.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "UM/ddr2/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_dataid_manager.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_wdata_path.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016780904 ""}  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016780904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c0s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0s1 " "Found entity 1: altsyncram_c0s1" {  } { { "db/altsyncram_c0s1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_c0s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016781000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016781000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c0s1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_c0s1:auto_generated " "Elaborating entity \"altsyncram_c0s1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_c0s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_wdata_path.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781116 ""}  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016781116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tr1 " "Found entity 1: altsyncram_2tr1" {  } { { "db/altsyncram_2tr1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_2tr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016781210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016781210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2tr1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_2tr1:auto_generated " "Elaborating entity \"altsyncram_2tr1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_2tr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_wdata_path.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781532 ""}  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016781532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_iia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_iia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_iia1 " "Found entity 1: scfifo_iia1" {  } { { "db/scfifo_iia1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_iia1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016781673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016781673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_iia1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated " "Elaborating entity \"scfifo_iia1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rt91 " "Found entity 1: a_dpfifo_rt91" {  } { { "db/a_dpfifo_rt91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_rt91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016781792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016781792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rt91 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo " "Elaborating entity \"a_dpfifo_rt91\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\"" {  } { { "db/scfifo_iia1.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_iia1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhn1 " "Found entity 1: altsyncram_qhn1" {  } { { "db/altsyncram_qhn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_qhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016781882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016781882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qhn1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|altsyncram_qhn1:FIFOram " "Elaborating entity \"altsyncram_qhn1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|altsyncram_qhn1:FIFOram\"" {  } { { "db/a_dpfifo_rt91.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_rt91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016781882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vo8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vo8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vo8 " "Found entity 1: cmpr_vo8" {  } { { "db/cmpr_vo8.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_vo8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016782000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016782000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vo8 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cmpr_vo8:almost_full_comparer " "Elaborating entity \"cmpr_vo8\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cmpr_vo8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rt91.tdf" "almost_full_comparer" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_rt91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vo8 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cmpr_vo8:three_comparison " "Elaborating entity \"cmpr_vo8\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cmpr_vo8:three_comparison\"" {  } { { "db/a_dpfifo_rt91.tdf" "three_comparison" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_rt91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ckb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ckb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ckb " "Found entity 1: cntr_ckb" {  } { { "db/cntr_ckb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_ckb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016782160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016782160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ckb ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cntr_ckb:rd_ptr_msb " "Elaborating entity \"cntr_ckb\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cntr_ckb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rt91.tdf" "rd_ptr_msb" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_rt91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pk7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pk7 " "Found entity 1: cntr_pk7" {  } { { "db/cntr_pk7.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_pk7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016782241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016782241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pk7 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cntr_pk7:usedw_counter " "Elaborating entity \"cntr_pk7\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cntr_pk7:usedw_counter\"" {  } { { "db/a_dpfifo_rt91.tdf" "usedw_counter" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_rt91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dkb " "Found entity 1: cntr_dkb" {  } { { "db/cntr_dkb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_dkb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016782314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016782314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dkb ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cntr_dkb:wr_ptr " "Elaborating entity \"cntr_dkb\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_iia1:auto_generated\|a_dpfifo_rt91:dpfifo\|cntr_dkb:wr_ptr\"" {  } { { "db/a_dpfifo_rt91.tdf" "wr_ptr" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_rt91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 2040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "UM/ddr2/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdata_path.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016782858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016782859 ""}  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016782859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5ka1 " "Found entity 1: scfifo_5ka1" {  } { { "db/scfifo_5ka1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_5ka1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016783021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016783021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5ka1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated " "Elaborating entity \"scfifo_5ka1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ev91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ev91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ev91 " "Found entity 1: a_dpfifo_ev91" {  } { { "db/a_dpfifo_ev91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ev91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016783096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016783096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ev91 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo " "Elaborating entity \"a_dpfifo_ev91\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\"" {  } { { "db/scfifo_5ka1.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_5ka1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ln1 " "Found entity 1: altsyncram_0ln1" {  } { { "db/altsyncram_0ln1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_0ln1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016783208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016783208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ln1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|altsyncram_0ln1:FIFOram " "Elaborating entity \"altsyncram_0ln1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|altsyncram_0ln1:FIFOram\"" {  } { { "db/a_dpfifo_ev91.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ev91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0p8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0p8 " "Found entity 1: cmpr_0p8" {  } { { "db/cmpr_0p8.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_0p8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016783311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016783311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0p8 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|cmpr_0p8:almost_full_comparer " "Elaborating entity \"cmpr_0p8\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|cmpr_0p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ev91.tdf" "almost_full_comparer" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ev91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0p8 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|cmpr_0p8:three_comparison " "Elaborating entity \"cmpr_0p8\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|cmpr_0p8:three_comparison\"" {  } { { "db/a_dpfifo_ev91.tdf" "three_comparison" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ev91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qk7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qk7 " "Found entity 1: cntr_qk7" {  } { { "db/cntr_qk7.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_qk7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016783398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016783398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qk7 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|cntr_qk7:usedw_counter " "Elaborating entity \"cntr_qk7\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|cntr_qk7:usedw_counter\"" {  } { { "db/a_dpfifo_ev91.tdf" "usedw_counter" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ev91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ekb ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|cntr_ekb:wr_ptr " "Elaborating entity \"cntr_ekb\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5ka1:auto_generated\|a_dpfifo_ev91:dpfifo\|cntr_ekb:wr_ptr\"" {  } { { "db/a_dpfifo_ev91.tdf" "wr_ptr" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ev91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdata_path.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783677 ""}  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016783677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_oia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_oia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_oia1 " "Found entity 1: scfifo_oia1" {  } { { "db/scfifo_oia1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_oia1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016783801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016783801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_oia1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_oia1:auto_generated " "Elaborating entity \"scfifo_oia1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_oia1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1u91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1u91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1u91 " "Found entity 1: a_dpfifo_1u91" {  } { { "db/a_dpfifo_1u91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_1u91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016783872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016783872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1u91 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_oia1:auto_generated\|a_dpfifo_1u91:dpfifo " "Elaborating entity \"a_dpfifo_1u91\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_oia1:auto_generated\|a_dpfifo_1u91:dpfifo\"" {  } { { "db/scfifo_oia1.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_oia1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016783874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6in1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6in1 " "Found entity 1: altsyncram_6in1" {  } { { "db/altsyncram_6in1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_6in1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016784050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016784050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6in1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_oia1:auto_generated\|a_dpfifo_1u91:dpfifo\|altsyncram_6in1:FIFOram " "Elaborating entity \"altsyncram_6in1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_oia1:auto_generated\|a_dpfifo_1u91:dpfifo\|altsyncram_6in1:FIFOram\"" {  } { { "db/a_dpfifo_1u91.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_1u91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdata_path.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdata_path.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdata_path.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784416 ""}  } { { "UM/ddr2/alt_mem_ddrx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016784416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0ka1 " "Found entity 1: scfifo_0ka1" {  } { { "db/scfifo_0ka1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_0ka1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016784545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016784545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0ka1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_0ka1:auto_generated " "Elaborating entity \"scfifo_0ka1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_0ka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9v91 " "Found entity 1: a_dpfifo_9v91" {  } { { "db/a_dpfifo_9v91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_9v91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016784647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016784647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9v91 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_0ka1:auto_generated\|a_dpfifo_9v91:dpfifo " "Elaborating entity \"a_dpfifo_9v91\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_0ka1:auto_generated\|a_dpfifo_9v91:dpfifo\"" {  } { { "db/scfifo_0ka1.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_0ka1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkn1 " "Found entity 1: altsyncram_mkn1" {  } { { "db/altsyncram_mkn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_mkn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016784729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016784729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkn1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_0ka1:auto_generated\|a_dpfifo_9v91:dpfifo\|altsyncram_mkn1:FIFOram " "Elaborating entity \"altsyncram_mkn1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_0ka1:auto_generated\|a_dpfifo_9v91:dpfifo\|altsyncram_mkn1:FIFOram\"" {  } { { "db/a_dpfifo_9v91.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_9v91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_rdata_path.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016784831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 33 " "Parameter \"width_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 33 " "Parameter \"width_b\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784832 ""}  } { { "UM/ddr2/alt_mem_ddrx_buffer.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016784832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3s1 " "Found entity 1: altsyncram_k3s1" {  } { { "db/altsyncram_k3s1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_k3s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016784927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016784927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3s1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_k3s1:auto_generated " "Elaborating entity \"altsyncram_k3s1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_k3s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016784962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(190) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617016785064 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "sideband_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "UM/ddr2/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_controller.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst " "Elaborating entity \"ddr2_12_phy\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\"" {  } { { "UM/ddr2/ddr2_12_controller_phy.v" "ddr2_12_phy_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_controller_phy.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst " "Elaborating entity \"ddr2_12_phy_alt_mem_phy\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\"" {  } { { "UM/ddr2/ddr2_12_phy.v" "ddr2_12_phy_alt_mem_phy_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016785991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ddr2_12_phy_alt_mem_phy.v(506) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(506): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786004 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_dp_io ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_dp_io:dpio " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_dp_io\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "dpio" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_dq_dqs ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_dp_io:dpio\|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group\[0\].dq_dqs " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_dq_dqs\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_dp_io:dpio\|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group\[0\].dq_dqs\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "dqs_group\[0\].dq_dqs" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_read_dp ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_read_dp\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "rdp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3971 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786265 ""}  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3971 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016786265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8pn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pn1 " "Found entity 1: altsyncram_8pn1" {  } { { "db/altsyncram_8pn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_8pn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016786383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016786383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8pn1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_8pn1:auto_generated " "Elaborating entity \"altsyncram_8pn1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_8pn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_write_dp_fr ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ddr2_12_phy_alt_mem_phy.v(4300) " "Verilog HDL assignment warning at ddr2_12_phy_alt_mem_phy.v(4300): truncated value with size 2 to match size of target (1)" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617016786404 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_addr_cmd ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_addr_cmd\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "period_sel_rst_n ddr2_12_phy_alt_mem_phy.v(1680) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1680): object \"period_sel_rst_n\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786431 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_ac ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_ac\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_12_phy_alt_mem_phy.v(1178) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1178): object \"ac_h_r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786450 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_12_phy_alt_mem_phy.v(1179) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1179): object \"ac_l_r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786450 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_12_phy_alt_mem_phy.v(1180) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1180): object \"ac_h_2r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786450 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_12_phy_alt_mem_phy.v(1181) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1181): object \"ac_l_2r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786450 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_12_phy_alt_mem_phy.v(1188) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1188): object \"ac_2x_retime\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786450 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_12_phy_alt_mem_phy.v(1189) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1189): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786450 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1475 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016786554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786554 ""}  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1475 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016786554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_6ed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_6ed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_6ed " "Found entity 1: ddio_out_6ed" {  } { { "db/ddio_out_6ed.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ddio_out_6ed.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016786672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016786672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_6ed ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_6ed:auto_generated " "Elaborating entity \"ddio_out_6ed\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_6ed:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_ac ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_ac\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_12_phy_alt_mem_phy.v(1178) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1178): object \"ac_h_r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786802 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_12_phy_alt_mem_phy.v(1179) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1179): object \"ac_l_r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786802 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_12_phy_alt_mem_phy.v(1180) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1180): object \"ac_h_2r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786802 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_12_phy_alt_mem_phy.v(1181) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1181): object \"ac_l_2r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786803 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_12_phy_alt_mem_phy.v(1188) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1188): object \"ac_2x_retime\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786803 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_12_phy_alt_mem_phy.v(1189) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(1189): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016786803 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1502 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016786825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786825 ""}  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1502 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016786825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_pgd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_pgd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_pgd " "Found entity 1: ddio_out_pgd" {  } { { "db/ddio_out_pgd.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ddio_out_pgd.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016786897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016786897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_pgd ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_pgd:auto_generated " "Elaborating entity \"ddio_out_pgd\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_12_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_pgd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_postamble ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_postamble\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "poa" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\|altsyncram:full_rate_ram_gen.altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\|altsyncram:full_rate_ram_gen.altsyncram_inst\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016786986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\|altsyncram:full_rate_ram_gen.altsyncram_inst " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\|altsyncram:full_rate_ram_gen.altsyncram_inst\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016787006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\|altsyncram:full_rate_ram_gen.altsyncram_inst " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\|altsyncram:full_rate_ram_gen.altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787007 ""}  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016787007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uco1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uco1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uco1 " "Found entity 1: altsyncram_uco1" {  } { { "db/altsyncram_uco1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_uco1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016787069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016787069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uco1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\|altsyncram:full_rate_ram_gen.altsyncram_inst\|altsyncram_uco1:auto_generated " "Elaborating entity \"altsyncram_uco1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_postamble:poa\|altsyncram:full_rate_ram_gen.altsyncram_inst\|altsyncram_uco1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_seq_wrapper ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "seq_wrapper" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_seq ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_seq\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787106 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ddr2_12_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_12_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1617016787136 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ddr2_12_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_12_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1617016787136 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_admin ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\|ddr2_12_phy_alt_mem_phy_admin:admin " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_admin\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\|ddr2_12_phy_alt_mem_phy_admin:admin\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "admin" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 13079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_dgrb ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\|ddr2_12_phy_alt_mem_phy_dgrb:dgrb " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_dgrb\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\|ddr2_12_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 13375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016787590 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ddr2_12_phy_alt_mem_phy_seq.vhd(9404) " "VHDL Process Statement warning at ddr2_12_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 9404 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1617016787686 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_dgwb ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\|ddr2_12_phy_alt_mem_phy_dgwb:dgwb " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_dgwb\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\|ddr2_12_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 13437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_ctrl ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\|ddr2_12_phy_alt_mem_phy_ctrl:ctrl " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_ctrl\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_12_phy_alt_mem_phy_seq:seq_inst\|ddr2_12_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_seq.vhd" 13475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_rdata_valid ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_rdata_valid\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "rdv_pipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ddr2_12_phy_alt_mem_phy.v(4487) " "Verilog HDL or VHDL warning at ddr2_12_phy_alt_mem_phy.v(4487): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016788874 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "altsyncram_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016788931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016788932 ""}  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 4678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016788932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2p1 " "Found entity 1: altsyncram_o2p1" {  } { { "db/altsyncram_o2p1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_o2p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016789077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016789077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2p1 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_o2p1:auto_generated " "Elaborating entity \"altsyncram_o2p1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_o2p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_clk_reset ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_clk_reset\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "clk" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_pll ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_pll\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "full_rate.pll" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 2837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" "altpll_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016789370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 833 " "Parameter \"clk0_phase_shift\" = \"833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift -1250 " "Parameter \"clk3_phase_shift\" = \"-1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 2 " "Parameter \"clk5_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 0 " "Parameter \"clk5_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Left_Right " "Parameter \"pll_type\" = \"Left_Right\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 104 " "Parameter \"vco_phase_shift_step\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 7 " "Parameter \"width_clock\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789371 ""}  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy_pll.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016789371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_quo3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_quo3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_quo3 " "Found entity 1: altpll_quo3" {  } { { "db/altpll_quo3.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016789493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016789493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_quo3 ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated " "Elaborating entity \"altpll_quo3\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_jdo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_jdo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_jdo " "Found entity 1: altpll_dyn_phase_le_jdo" {  } { { "db/altpll_dyn_phase_le_jdo.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_dyn_phase_le_jdo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016789545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016789545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_jdo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|altpll_dyn_phase_le_jdo:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_jdo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|altpll_dyn_phase_le_jdo:altpll_dyn_phase_le2\"" {  } { { "db/altpll_quo3.tdf" "altpll_dyn_phase_le2" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_kdo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_kdo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_kdo " "Found entity 1: altpll_dyn_phase_le_kdo" {  } { { "db/altpll_dyn_phase_le_kdo.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_dyn_phase_le_kdo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016789595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016789595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_kdo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|altpll_dyn_phase_le_kdo:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_kdo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|altpll_dyn_phase_le_kdo:altpll_dyn_phase_le4\"" {  } { { "db/altpll_quo3.tdf" "altpll_dyn_phase_le4" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_ldo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_ldo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_ldo " "Found entity 1: altpll_dyn_phase_le_ldo" {  } { { "db/altpll_dyn_phase_le_ldo.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_dyn_phase_le_ldo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016789647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016789647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_ldo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|altpll_dyn_phase_le_ldo:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_ldo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|altpll_dyn_phase_le_ldo:altpll_dyn_phase_le5\"" {  } { { "db/altpll_quo3.tdf" "altpll_dyn_phase_le5" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_mdo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_mdo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_mdo " "Found entity 1: altpll_dyn_phase_le_mdo" {  } { { "db/altpll_dyn_phase_le_mdo.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_dyn_phase_le_mdo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016789721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016789721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_mdo ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|altpll_dyn_phase_le_mdo:altpll_dyn_phase_le6 " "Elaborating entity \"altpll_dyn_phase_le_mdo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|altpll_dyn_phase_le_mdo:altpll_dyn_phase_le6\"" {  } { { "db/altpll_quo3.tdf" "altpll_dyn_phase_le6" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hud.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hud.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hud " "Found entity 1: cntr_hud" {  } { { "db/cntr_hud.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_hud.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016789885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016789885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hud ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|cntr_hud:phasestep_counter " "Elaborating entity \"cntr_hud\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|cntr_hud:phasestep_counter\"" {  } { { "db/altpll_quo3.tdf" "phasestep_counter" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016789887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7dc " "Found entity 1: cmpr_7dc" {  } { { "db/cmpr_7dc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_7dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016790016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016790016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7dc ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|cntr_hud:phasestep_counter\|cmpr_7dc:cmpr13 " "Elaborating entity \"cmpr_7dc\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|cntr_hud:phasestep_counter\|cmpr_7dc:cmpr13\"" {  } { { "db/cntr_hud.tdf" "cmpr13" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_hud.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nce " "Found entity 1: cntr_nce" {  } { { "db/cntr_nce.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_nce.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016790176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016790176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nce ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|cntr_nce:pll_internal_phasestep " "Elaborating entity \"cntr_nce\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|cntr_nce:pll_internal_phasestep\"" {  } { { "db/altpll_quo3.tdf" "pll_internal_phasestep" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8dc " "Found entity 1: cmpr_8dc" {  } { { "db/cmpr_8dc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_8dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016790313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016790313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8dc ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|cntr_nce:pll_internal_phasestep\|cmpr_8dc:cmpr14 " "Elaborating entity \"cmpr_8dc\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|cntr_nce:pll_internal_phasestep\|cmpr_8dc:cmpr14\"" {  } { { "db/cntr_nce.tdf" "cmpr14" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_nce.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_reset_pipe ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_reset_pipe ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 3099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_12_phy_alt_mem_phy_mimic ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_mimic:mmc " "Elaborating entity \"ddr2_12_phy_alt_mem_phy_mimic\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_mimic:mmc\"" {  } { { "UM/ddr2/ddr2_12_phy_alt_mem_phy.v" "mmc" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_ctrl ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl " "Elaborating entity \"ddr2_ctrl\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\"" {  } { { "ddr2_ctrl_module/ddr2_interface2um.v" "ddr2_ctrl" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_interface2um.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_ctrl_input ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_input:ddr2_ctrl_input " "Elaborating entity \"ddr2_ctrl_input\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_input:ddr2_ctrl_input\"" {  } { { "ddr2_ctrl_module/ddr2_ctrl.v" "ddr2_ctrl_input" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_ctrl.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift ddr2_ctrl_input.v(68) " "Verilog HDL or VHDL warning at ddr2_ctrl_input.v(68): object \"shift\" assigned a value but never read" {  } { { "UM/ddr2_ctrl_input.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2_ctrl_input.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617016790411 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_ctrl_output ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output " "Elaborating entity \"ddr2_ctrl_output\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\"" {  } { { "ddr2_ctrl_module/ddr2_ctrl.v" "ddr2_ctrl_output" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_ctrl.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2um_valid_fifo ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo " "Elaborating entity \"ddr2um_valid_fifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\"" {  } { { "ddr2_ctrl_module/ddr2_ctrl_output.v" "rd_ddr2_size_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_ctrl_output.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016790627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\"" {  } { { "ddr2_ctrl_module/ddr2um_valid_fifo.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_valid_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\"" {  } { { "ddr2_ctrl_module/ddr2um_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_valid_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791120 ""}  } { { "ddr2_ctrl_module/ddr2um_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_valid_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016791120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r7t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r7t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r7t1 " "Found entity 1: dcfifo_r7t1" {  } { { "db/dcfifo_r7t1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r7t1 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated " "Elaborating entity \"dcfifo_r7t1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9db.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9db.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9db " "Found entity 1: a_gray2bin_9db" {  } { { "db/a_gray2bin_9db.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_gray2bin_9db.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9db ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|a_gray2bin_9db:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9db\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|a_gray2bin_9db:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_r7t1.tdf" "wrptr_g_gray2bin" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_827.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_827.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_827 " "Found entity 1: a_graycounter_827" {  } { { "db/a_graycounter_827.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_827.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_827 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|a_graycounter_827:rdptr_g1p " "Elaborating entity \"a_graycounter_827\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|a_graycounter_827:rdptr_g1p\"" {  } { { "db/dcfifo_r7t1.tdf" "rdptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4gc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4gc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4gc " "Found entity 1: a_graycounter_4gc" {  } { { "db/a_graycounter_4gc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_4gc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4gc ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|a_graycounter_4gc:wrptr_g1p " "Elaborating entity \"a_graycounter_4gc\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|a_graycounter_4gc:wrptr_g1p\"" {  } { { "db/dcfifo_r7t1.tdf" "wrptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5k71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5k71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5k71 " "Found entity 1: dpram_5k71" {  } { { "db/dpram_5k71.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dpram_5k71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5k71 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|dpram_5k71:fifo_lutram " "Elaborating entity \"dpram_5k71\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|dpram_5k71:fifo_lutram\"" {  } { { "db/dcfifo_r7t1.tdf" "fifo_lutram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791542 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_5k71.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dpram_5k71.tdf" 32 2 0 } } { "db/dcfifo_r7t1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ddr2_ctrl_module/ddr2um_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_valid_fifo.v" 87 0 0 } } { "ddr2_ctrl_module/ddr2_ctrl_output.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_ctrl_output.v" 209 0 0 } } { "ddr2_ctrl_module/ddr2_ctrl.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_ctrl.v" 107 0 0 } } { "ddr2_ctrl_module/ddr2_interface2um.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_interface2um.v" 164 0 0 } } { "netFPGAmini.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 406 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Design Software" 0 -1 1617016791542 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|dpram_5k71:fifo_lutram"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_r7t1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe9 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe9" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|dffpipe_cd9:ws_brp " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|dffpipe_cd9:ws_brp\"" {  } { { "db/dcfifo_r7t1.tdf" "ws_brp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\"" {  } { { "db/dcfifo_r7t1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe13 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe13\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe13" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q26 " "Found entity 1: cmpr_q26" {  } { { "db/cmpr_q26.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_q26.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016791859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016791859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q26 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|cmpr_q26:rdempty_eq_comp " "Elaborating entity \"cmpr_q26\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_valid_fifo:rd_ddr2_size_fifo\|dcfifo:dcfifo_component\|dcfifo_r7t1:auto_generated\|cmpr_q26:rdempty_eq_comp\"" {  } { { "db/dcfifo_r7t1.tdf" "rdempty_eq_comp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r7t1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2um_fifo ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo " "Elaborating entity \"ddr2um_fifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\"" {  } { { "ddr2_ctrl_module/ddr2_ctrl_output.v" "ddr2um_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2_ctrl_output.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016791872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\"" {  } { { "ddr2_ctrl_module/ddr2um_fifo.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\"" {  } { { "ddr2_ctrl_module/ddr2um_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016792187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792188 ""}  } { { "ddr2_ctrl_module/ddr2um_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/ddr2_ctrl_module/ddr2um_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016792188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7bt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7bt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7bt1 " "Found entity 1: dcfifo_7bt1" {  } { { "db/dcfifo_7bt1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016792263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016792263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7bt1 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated " "Elaborating entity \"dcfifo_7bt1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_meb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_meb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_meb " "Found entity 1: a_gray2bin_meb" {  } { { "db/a_gray2bin_meb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_gray2bin_meb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016792323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016792323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_meb ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|a_gray2bin_meb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_meb\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|a_gray2bin_meb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_7bt1.tdf" "wrptr_g_gray2bin" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_l37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l37 " "Found entity 1: a_graycounter_l37" {  } { { "db/a_graycounter_l37.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_l37.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016792478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016792478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l37 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|a_graycounter_l37:rdptr_g1p " "Elaborating entity \"a_graycounter_l37\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|a_graycounter_l37:rdptr_g1p\"" {  } { { "db/dcfifo_7bt1.tdf" "rdptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_hhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hhc " "Found entity 1: a_graycounter_hhc" {  } { { "db/a_graycounter_hhc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_hhc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016792602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016792602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hhc ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|a_graycounter_hhc:wrptr_g1p " "Elaborating entity \"a_graycounter_hhc\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|a_graycounter_hhc:wrptr_g1p\"" {  } { { "db/dcfifo_7bt1.tdf" "wrptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h4d1 " "Found entity 1: altsyncram_h4d1" {  } { { "db/altsyncram_h4d1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_h4d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016792768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016792768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h4d1 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|altsyncram_h4d1:fifo_ram " "Elaborating entity \"altsyncram_h4d1\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|altsyncram_h4d1:fifo_ram\"" {  } { { "db/dcfifo_7bt1.tdf" "fifo_ram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016792768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016793008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016793008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_7bt1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016793009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016793098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016793098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016793098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016793190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016793190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_7bt1.tdf" "ws_brp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016793190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016793278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016793278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_7bt1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016793287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016793374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016793374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016793382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_746.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_746.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_746 " "Found entity 1: cmpr_746" {  } { { "db/cmpr_746.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_746.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016793533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016793533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_746 ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|cmpr_746:rdempty_eq_comp " "Elaborating entity \"cmpr_746\" for hierarchy \"ddr2_interface2um:ddr2_interface2um\|ddr2_ctrl:ddr2_ctrl\|ddr2_ctrl_output:ddr2_ctrl_output\|ddr2um_fifo:ddr2um_fifo\|dcfifo:dcfifo_component\|dcfifo_7bt1:auto_generated\|cmpr_746:rdempty_eq_comp\"" {  } { { "db/dcfifo_7bt1.tdf" "rdempty_eq_comp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_7bt1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016793535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NET_MAGIC_CTRL NET_MAGIC_CTRL:NET_MAGIC_CTRL " "Elaborating entity \"NET_MAGIC_CTRL\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\"" {  } { { "netFPGAmini.v" "NET_MAGIC_CTRL" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016793996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manage_rx NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx " "Elaborating entity \"manage_rx\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\"" {  } { { "manage_md/NET_MAGIC_CTRL.v" "manage_rx" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/NET_MAGIC_CTRL.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rli/fifo_256_139.v 1 1 " "Using design file rli/fifo_256_139.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_256_139 " "Found entity 1: fifo_256_139" {  } { { "fifo_256_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/fifo_256_139.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016794278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016794278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_256_139 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_256_139:fifo_256_139_manage_rx " "Elaborating entity \"fifo_256_139\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_256_139:fifo_256_139_manage_rx\"" {  } { { "manage_md/manage_rx.v" "fifo_256_139_manage_rx" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/manage_rx.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rli/fifo_64_1.v 1 1 " "Using design file rli/fifo_64_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_64_1 " "Found entity 1: fifo_64_1" {  } { { "fifo_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/fifo_64_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016794634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016794634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_64_1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx " "Elaborating entity \"fifo_64_1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\"" {  } { { "manage_md/manage_rx.v" "fifo_64_1_manage_rx" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/manage_rx.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\"" {  } { { "fifo_64_1.v" "scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/fifo_64_1.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\"" {  } { { "fifo_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/fifo_64_1.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016794884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component " "Instantiated megafunction \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016794885 ""}  } { { "fifo_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/fifo_64_1.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016794885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m591 " "Found entity 1: scfifo_m591" {  } { { "db/scfifo_m591.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_m591.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016795033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016795033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m591 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\|scfifo_m591:auto_generated " "Elaborating entity \"scfifo_m591\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\|scfifo_m591:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tb91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tb91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tb91 " "Found entity 1: a_dpfifo_tb91" {  } { { "db/a_dpfifo_tb91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_tb91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016795101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016795101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tb91 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\|scfifo_m591:auto_generated\|a_dpfifo_tb91:dpfifo " "Elaborating entity \"a_dpfifo_tb91\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\|scfifo_m591:auto_generated\|a_dpfifo_tb91:dpfifo\"" {  } { { "db/scfifo_m591.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_m591.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81i1 " "Found entity 1: altsyncram_81i1" {  } { { "db/altsyncram_81i1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_81i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016795181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016795181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81i1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\|scfifo_m591:auto_generated\|a_dpfifo_tb91:dpfifo\|altsyncram_81i1:FIFOram " "Elaborating entity \"altsyncram_81i1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_rx:manage_rx\|fifo_64_1:fifo_64_1_manage_rx\|scfifo:scfifo_component\|scfifo_m591:auto_generated\|a_dpfifo_tb91:dpfifo\|altsyncram_81i1:FIFOram\"" {  } { { "db/a_dpfifo_tb91.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_tb91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command_parse NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse " "Elaborating entity \"command_parse\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\"" {  } { { "manage_md/NET_MAGIC_CTRL.v" "command_parse" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/NET_MAGIC_CTRL.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_fifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo " "Elaborating entity \"data_fifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\"" {  } { { "manage_md/command_parse.v" "com_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\"" {  } { { "manage_md/data_fifo.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\"" {  } { { "manage_md/data_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/data_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016795774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 35 " "Parameter \"lpm_width\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795775 ""}  } { { "manage_md/data_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/data_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016795775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tdt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_tdt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tdt1 " "Found entity 1: dcfifo_tdt1" {  } { { "db/dcfifo_tdt1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tdt1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016795880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016795880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tdt1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated " "Elaborating entity \"dcfifo_tdt1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016795883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1d1 " "Found entity 1: altsyncram_b1d1" {  } { { "db/altsyncram_b1d1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_b1d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016796040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016796040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b1d1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|altsyncram_b1d1:fifo_ram " "Elaborating entity \"altsyncram_b1d1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|altsyncram_b1d1:fifo_ram\"" {  } { { "db/dcfifo_tdt1.tdf" "fifo_ram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tdt1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016796101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016796101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_tdt1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tdt1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016796148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016796148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe6 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe6\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe6" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016796193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016796193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_tdt1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tdt1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016796243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016796243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe9 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe9\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe9" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_746 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|cmpr_746:wrfull_eq_comp " "Elaborating entity \"cmpr_746\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|data_fifo:com_fifo\|dcfifo:dcfifo_component\|dcfifo_tdt1:auto_generated\|cmpr_746:wrfull_eq_comp\"" {  } { { "db/dcfifo_tdt1.tdf" "wrfull_eq_comp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tdt1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "com_valid_fifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo " "Elaborating entity \"com_valid_fifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\"" {  } { { "manage_md/command_parse.v" "com_valid_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\"" {  } { { "manage_md/com_valid_fifo.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/com_valid_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\"" {  } { { "manage_md/com_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/com_valid_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796663 ""}  } { { "manage_md/com_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/com_valid_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016796663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_clo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_clo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_clo1 " "Found entity 1: dcfifo_clo1" {  } { { "db/dcfifo_clo1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016796811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016796811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_clo1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated " "Elaborating entity \"dcfifo_clo1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_leb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_leb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_leb " "Found entity 1: a_gray2bin_leb" {  } { { "db/a_gray2bin_leb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_gray2bin_leb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016796897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016796897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_leb NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|a_gray2bin_leb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_leb\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|a_gray2bin_leb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_clo1.tdf" "wrptr_g_gray2bin" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016796902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_k37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_k37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_k37 " "Found entity 1: a_graycounter_k37" {  } { { "db/a_graycounter_k37.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_k37.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_k37 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|a_graycounter_k37:rdptr_g1p " "Elaborating entity \"a_graycounter_k37\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|a_graycounter_k37:rdptr_g1p\"" {  } { { "db/dcfifo_clo1.tdf" "rdptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ghc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ghc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ghc " "Found entity 1: a_graycounter_ghc" {  } { { "db/a_graycounter_ghc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_ghc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ghc NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|a_graycounter_ghc:wrptr_g1p " "Elaborating entity \"a_graycounter_ghc\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|a_graycounter_ghc:wrptr_g1p\"" {  } { { "db/dcfifo_clo1.tdf" "wrptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2b1 " "Found entity 1: altsyncram_u2b1" {  } { { "db/altsyncram_u2b1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_u2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2b1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|altsyncram_u2b1:fifo_ram " "Elaborating entity \"altsyncram_u2b1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|altsyncram_u2b1:fifo_ram\"" {  } { { "db/dcfifo_clo1.tdf" "fifo_ram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_clo1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_ue9:dffpipe12 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_ue9:dffpipe12\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe12" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_clo1.tdf" "ws_brp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_clo1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ve9:dffpipe16 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ve9:dffpipe16\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe16" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_646.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_646.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_646 " "Found entity 1: cmpr_646" {  } { { "db/cmpr_646.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_646.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016797784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016797784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_646 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|cmpr_646:rdempty_eq_comp " "Elaborating entity \"cmpr_646\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|cmpr_646:rdempty_eq_comp\"" {  } { { "db/dcfifo_clo1.tdf" "rdempty_eq_comp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_646 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|cmpr_646:wrfull_eq_comp " "Elaborating entity \"cmpr_646\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|com_valid_fifo:com_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_clo1:auto_generated\|cmpr_646:wrfull_eq_comp\"" {  } { { "db/dcfifo_clo1.tdf" "wrfull_eq_comp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_clo1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_fifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo " "Elaborating entity \"result_fifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\"" {  } { { "manage_md/command_parse.v" "result_head_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016797821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\"" {  } { { "manage_md/result_fifo.v" "scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/result_fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\"" {  } { { "manage_md/result_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/result_fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798143 ""}  } { { "manage_md/result_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/result_fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016798143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_be91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_be91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_be91 " "Found entity 1: scfifo_be91" {  } { { "db/scfifo_be91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_be91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016798305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016798305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_be91 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated " "Elaborating entity \"scfifo_be91\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ik91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ik91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ik91 " "Found entity 1: a_dpfifo_ik91" {  } { { "db/a_dpfifo_ik91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ik91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016798402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016798402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ik91 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo " "Elaborating entity \"a_dpfifo_ik91\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\"" {  } { { "db/scfifo_be91.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_be91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otn1 " "Found entity 1: altsyncram_otn1" {  } { { "db/altsyncram_otn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_otn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016798545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016798545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_otn1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|altsyncram_otn1:FIFOram " "Elaborating entity \"altsyncram_otn1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|altsyncram_otn1:FIFOram\"" {  } { { "db/a_dpfifo_ik91.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ik91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dq8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dq8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dq8 " "Found entity 1: cmpr_dq8" {  } { { "db/cmpr_dq8.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_dq8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016798707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016798707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dq8 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cmpr_dq8:almost_full_comparer " "Elaborating entity \"cmpr_dq8\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cmpr_dq8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ik91.tdf" "almost_full_comparer" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ik91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dq8 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cmpr_dq8:three_comparison " "Elaborating entity \"cmpr_dq8\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cmpr_dq8:three_comparison\"" {  } { { "db/a_dpfifo_ik91.tdf" "three_comparison" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ik91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jkb " "Found entity 1: cntr_jkb" {  } { { "db/cntr_jkb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_jkb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016798889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016798889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jkb NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cntr_jkb:rd_ptr_msb " "Elaborating entity \"cntr_jkb\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cntr_jkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ik91.tdf" "rd_ptr_msb" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ik91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7m7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7m7 " "Found entity 1: cntr_7m7" {  } { { "db/cntr_7m7.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_7m7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016798984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016798984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7m7 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cntr_7m7:usedw_counter " "Elaborating entity \"cntr_7m7\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cntr_7m7:usedw_counter\"" {  } { { "db/a_dpfifo_ik91.tdf" "usedw_counter" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ik91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016798986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rlb " "Found entity 1: cntr_rlb" {  } { { "db/cntr_rlb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_rlb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016799065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016799065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rlb NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cntr_rlb:wr_ptr " "Elaborating entity \"cntr_rlb\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|result_fifo:result_head_fifo\|scfifo:scfifo_component\|scfifo_be91:auto_generated\|a_dpfifo_ik91:dpfifo\|cntr_rlb:wr_ptr\"" {  } { { "db/a_dpfifo_ik91.tdf" "wr_ptr" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_ik91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pkt_length_fifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo " "Elaborating entity \"pkt_length_fifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\"" {  } { { "manage_md/command_parse.v" "pkt_length_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\"" {  } { { "manage_md/pkt_length_fifo.v" "scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_length_fifo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\"" {  } { { "manage_md/pkt_length_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_length_fifo.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799618 ""}  } { { "manage_md/pkt_length_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_length_fifo.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016799618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2u91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2u91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2u91 " "Found entity 1: scfifo_2u91" {  } { { "db/scfifo_2u91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_2u91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016799716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016799716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2u91 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated " "Elaborating entity \"scfifo_2u91\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_94a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_94a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_94a1 " "Found entity 1: a_dpfifo_94a1" {  } { { "db/a_dpfifo_94a1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_94a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016799770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016799770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_94a1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo " "Elaborating entity \"a_dpfifo_94a1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\"" {  } { { "db/scfifo_2u91.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_2u91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8on1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8on1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8on1 " "Found entity 1: altsyncram_8on1" {  } { { "db/altsyncram_8on1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_8on1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016799914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016799914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8on1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\|altsyncram_8on1:FIFOram " "Elaborating entity \"altsyncram_8on1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\|altsyncram_8on1:FIFOram\"" {  } { { "db/a_dpfifo_94a1.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_94a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016799926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5p8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5p8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5p8 " "Found entity 1: cmpr_5p8" {  } { { "db/cmpr_5p8.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_5p8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016800030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016800030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5p8 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\|cmpr_5p8:almost_full_comparer " "Elaborating entity \"cmpr_5p8\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\|cmpr_5p8:almost_full_comparer\"" {  } { { "db/a_dpfifo_94a1.tdf" "almost_full_comparer" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_94a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5p8 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\|cmpr_5p8:three_comparison " "Elaborating entity \"cmpr_5p8\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\|cmpr_5p8:three_comparison\"" {  } { { "db/a_dpfifo_94a1.tdf" "three_comparison" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_94a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vk7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vk7 " "Found entity 1: cntr_vk7" {  } { { "db/cntr_vk7.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_vk7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016800178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016800178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vk7 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\|cntr_vk7:usedw_counter " "Elaborating entity \"cntr_vk7\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|command_parse:command_parse\|pkt_length_fifo:pkt_length_fifo\|scfifo:scfifo_component\|scfifo_2u91:auto_generated\|a_dpfifo_94a1:dpfifo\|cntr_vk7:usedw_counter\"" {  } { { "db/a_dpfifo_94a1.tdf" "usedw_counter" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_94a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pkt_gen NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen " "Elaborating entity \"pkt_gen\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\"" {  } { { "manage_md/NET_MAGIC_CTRL.v" "pkt_gen" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/NET_MAGIC_CTRL.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN " "Elaborating entity \"crc32_gen\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\"" {  } { { "manage_md/pkt_gen.v" "My_CRC32_GEN" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_gen.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrc NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst " "Elaborating entity \"crc32_gen_altcrc\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\"" {  } { { "manage_md/crc32_gen.v" "crc32_gen_altcrc_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrcipb NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcipb:crc32_gen_altcrcipb_0 " "Elaborating entity \"crc32_gen_altcrcipb\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcipb:crc32_gen_altcrcipb_0\"" {  } { { "manage_md/crc32_gen_altcrc.v" "crc32_gen_altcrcipb_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrcfeedfwd NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0 " "Elaborating entity \"crc32_gen_altcrcfeedfwd\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0\"" {  } { { "manage_md/crc32_gen_altcrc.v" "crc32_gen_altcrcfeedfwd_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrcfeedfwdExpr NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0\|crc32_gen_altcrcfeedfwdExpr:crc32_gen_altcrcfeedfwdpipe " "Elaborating entity \"crc32_gen_altcrcfeedfwdExpr\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0\|crc32_gen_altcrcfeedfwdExpr:crc32_gen_altcrcfeedfwdpipe\"" {  } { { "manage_md/crc32_gen_altcrc.v" "crc32_gen_altcrcfeedfwdpipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrcfeedbck NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcfeedbck:crc32_gen_altcrcfeedbck_0 " "Elaborating entity \"crc32_gen_altcrcfeedbck\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcfeedbck:crc32_gen_altcrcfeedbck_0\"" {  } { { "manage_md/crc32_gen_altcrc.v" "crc32_gen_altcrcfeedbck_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrcfeedbckExpr NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcfeedbck:crc32_gen_altcrcfeedbck_0\|crc32_gen_altcrcfeedbckExpr:crc32_gen_altcrcfeedbckpipe " "Elaborating entity \"crc32_gen_altcrcfeedbckExpr\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcfeedbck:crc32_gen_altcrcfeedbck_0\|crc32_gen_altcrcfeedbckExpr:crc32_gen_altcrcfeedbckpipe\"" {  } { { "manage_md/crc32_gen_altcrc.v" "crc32_gen_altcrcfeedbckpipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrcscale NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcscale:crc32_gen_altcrcscale_0 " "Elaborating entity \"crc32_gen_altcrcscale\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcscale:crc32_gen_altcrcscale_0\"" {  } { { "manage_md/crc32_gen_altcrc.v" "crc32_gen_altcrcscale_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrcscaleExpr NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcscale:crc32_gen_altcrcscale_0\|crc32_gen_altcrcscaleExpr:crc32_gen_altcrcscalepipe " "Elaborating entity \"crc32_gen_altcrcscaleExpr\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrcscale:crc32_gen_altcrcscale_0\|crc32_gen_altcrcscaleExpr:crc32_gen_altcrcscalepipe\"" {  } { { "manage_md/crc32_gen_altcrc.v" "crc32_gen_altcrcscalepipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_gen_altcrceop NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrceop:crc32_gen_altcrceop_0 " "Elaborating entity \"crc32_gen_altcrceop\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|crc32_gen:My_CRC32_GEN\|crc32_gen_altcrc:crc32_gen_altcrc_inst\|crc32_gen_altcrceop:crc32_gen_altcrceop_0\"" {  } { { "manage_md/crc32_gen_altcrc.v" "crc32_gen_altcrceop_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/crc32_gen_altcrc.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pkt_gen_fifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo " "Elaborating entity \"pkt_gen_fifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\"" {  } { { "manage_md/pkt_gen.v" "pkt_gen_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_gen.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016800953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\"" {  } { { "manage_md/pkt_gen_fifo.v" "scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_gen_fifo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\"" {  } { { "manage_md/pkt_gen_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_gen_fifo.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801149 ""}  } { { "manage_md/pkt_gen_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_gen_fifo.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016801149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t0a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t0a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t0a1 " "Found entity 1: scfifo_t0a1" {  } { { "db/scfifo_t0a1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_t0a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016801225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016801225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t0a1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\|scfifo_t0a1:auto_generated " "Elaborating entity \"scfifo_t0a1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\|scfifo_t0a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_47a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_47a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_47a1 " "Found entity 1: a_dpfifo_47a1" {  } { { "db/a_dpfifo_47a1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_47a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016801317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016801317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_47a1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\|scfifo_t0a1:auto_generated\|a_dpfifo_47a1:dpfifo " "Elaborating entity \"a_dpfifo_47a1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\|scfifo_t0a1:auto_generated\|a_dpfifo_47a1:dpfifo\"" {  } { { "db/scfifo_t0a1.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_t0a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utn1 " "Found entity 1: altsyncram_utn1" {  } { { "db/altsyncram_utn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_utn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016801429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016801429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_utn1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\|scfifo_t0a1:auto_generated\|a_dpfifo_47a1:dpfifo\|altsyncram_utn1:FIFOram " "Elaborating entity \"altsyncram_utn1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|pkt_gen_fifo:pkt_gen_fifo\|scfifo:scfifo_component\|scfifo_t0a1:auto_generated\|a_dpfifo_47a1:dpfifo\|altsyncram_utn1:FIFOram\"" {  } { { "db/a_dpfifo_47a1.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_47a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "length_gen_fifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|length_gen_fifo:length_gen_fifo " "Elaborating entity \"length_gen_fifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|pkt_gen:pkt_gen\|length_gen_fifo:length_gen_fifo\"" {  } { { "manage_md/pkt_gen.v" "length_gen_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/pkt_gen.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manage_tx NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx " "Elaborating entity \"manage_tx\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\"" {  } { { "manage_md/NET_MAGIC_CTRL.v" "manage_tx" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/NET_MAGIC_CTRL.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016801716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo " "Elaborating entity \"tx_fifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\"" {  } { { "manage_md/manage_tx.v" "ack_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/manage_tx.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\"" {  } { { "manage_md/tx_fifo.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\"" {  } { { "manage_md/tx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802651 ""}  } { { "manage_md/tx_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016802651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vdt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vdt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vdt1 " "Found entity 1: dcfifo_vdt1" {  } { { "db/dcfifo_vdt1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_vdt1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016802745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016802745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vdt1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated " "Elaborating entity \"dcfifo_vdt1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1d1 " "Found entity 1: altsyncram_d1d1" {  } { { "db/altsyncram_d1d1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_d1d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016802865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016802865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d1d1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|altsyncram_d1d1:fifo_ram " "Elaborating entity \"altsyncram_d1d1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|altsyncram_d1d1:fifo_ram\"" {  } { { "db/dcfifo_vdt1.tdf" "fifo_ram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_vdt1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_epl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016802938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016802938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|alt_synch_pipe_epl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\"" {  } { { "db/dcfifo_vdt1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_vdt1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016802943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016803067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016803067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_0f9:dffpipe6 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_0f9:dffpipe6\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe6" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_epl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_fpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016803164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016803164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\"" {  } { { "db/dcfifo_vdt1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_vdt1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016803249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016803249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_1f9:dffpipe9 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_fifo:ack_fifo\|dcfifo:dcfifo_component\|dcfifo_vdt1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_1f9:dffpipe9\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe9" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_fpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_valid_fifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo " "Elaborating entity \"tx_valid_fifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\"" {  } { { "manage_md/manage_tx.v" "ack_valid_fifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/manage_tx.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\"" {  } { { "manage_md/tx_valid_fifo.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_valid_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\"" {  } { { "manage_md/tx_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_valid_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803695 ""}  } { { "manage_md/tx_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_valid_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016803695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9ft1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9ft1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9ft1 " "Found entity 1: dcfifo_9ft1" {  } { { "db/dcfifo_9ft1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016803842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016803842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9ft1 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated " "Elaborating entity \"dcfifo_9ft1\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ddb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ddb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ddb " "Found entity 1: a_gray2bin_ddb" {  } { { "db/a_gray2bin_ddb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_gray2bin_ddb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016803921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016803921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ddb NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|a_gray2bin_ddb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ddb\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|a_gray2bin_ddb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_9ft1.tdf" "wrptr_g_gray2bin" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016803924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_c27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_c27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_c27 " "Found entity 1: a_graycounter_c27" {  } { { "db/a_graycounter_c27.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_c27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_c27 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|a_graycounter_c27:rdptr_g1p " "Elaborating entity \"a_graycounter_c27\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|a_graycounter_c27:rdptr_g1p\"" {  } { { "db/dcfifo_9ft1.tdf" "rdptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8gc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8gc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8gc " "Found entity 1: a_graycounter_8gc" {  } { { "db/a_graycounter_8gc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_8gc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8gc NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|a_graycounter_8gc:wrptr_g1p " "Elaborating entity \"a_graycounter_8gc\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|a_graycounter_8gc:wrptr_g1p\"" {  } { { "db/dcfifo_9ft1.tdf" "wrptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_3k71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_3k71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_3k71 " "Found entity 1: dpram_3k71" {  } { { "db/dpram_3k71.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dpram_3k71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_3k71 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|dpram_3k71:fifo_lutram " "Elaborating entity \"dpram_3k71\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|dpram_3k71:fifo_lutram\"" {  } { { "db/dcfifo_9ft1.tdf" "fifo_lutram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804231 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_3k71.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dpram_3k71.tdf" 36 2 0 } } { "db/dcfifo_9ft1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "manage_md/tx_valid_fifo.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/tx_valid_fifo.v" 91 0 0 } } { "manage_md/manage_tx.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/manage_tx.v" 296 0 0 } } { "manage_md/NET_MAGIC_CTRL.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/NET_MAGIC_CTRL.v" 229 0 0 } } { "netFPGAmini.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 475 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Design Software" 0 -1 1617016804231 "|netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|dpram_3k71:fifo_lutram"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s47 " "Found entity 1: decode_s47" {  } { { "db/decode_s47.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/decode_s47.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s47 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|dpram_3k71:fifo_lutram\|decode_s47:wr_decode " "Elaborating entity \"decode_s47\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|dpram_3k71:fifo_lutram\|decode_s47:wr_decode\"" {  } { { "db/dpram_3k71.tdf" "wr_decode" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dpram_3k71.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5v7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5v7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5v7 " "Found entity 1: mux_5v7" {  } { { "db/mux_5v7.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/mux_5v7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5v7 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|dpram_3k71:fifo_lutram\|mux_5v7:rd_mux " "Elaborating entity \"mux_5v7\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|dpram_3k71:fifo_lutram\|mux_5v7:rd_mux\"" {  } { { "db/dpram_3k71.tdf" "rd_mux" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dpram_3k71.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_9ft1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe11 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe11\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe11" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_9ft1.tdf" "ws_brp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_9ft1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u26 " "Found entity 1: cmpr_u26" {  } { { "db/cmpr_u26.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_u26.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016804954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016804954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u26 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|cmpr_u26:rdempty_eq_comp " "Elaborating entity \"cmpr_u26\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|cmpr_u26:rdempty_eq_comp\"" {  } { { "db/dcfifo_9ft1.tdf" "rdempty_eq_comp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u26 NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|cmpr_u26:wrfull_eq_comp " "Elaborating entity \"cmpr_u26\" for hierarchy \"NET_MAGIC_CTRL:NET_MAGIC_CTRL\|manage_tx:manage_tx\|tx_valid_fifo:ack_valid_fifo\|dcfifo:dcfifo_component\|dcfifo_9ft1:auto_generated\|cmpr_u26:wrfull_eq_comp\"" {  } { { "db/dcfifo_9ft1.tdf" "wrfull_eq_comp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_9ft1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nmac_crc_check nmac_crc_check:nmac_crc_check_0 " "Elaborating entity \"nmac_crc_check\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\"" {  } { { "netFPGAmini.v" "nmac_crc_check_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016804978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0 " "Elaborating entity \"check_ip\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\"" {  } { { "rli/nmac_crc_check.v" "check_ip0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/nmac_crc_check.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrc nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst " "Elaborating entity \"check_ip_altcrc\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\"" {  } { { "rli/check_ip.v" "check_ip_altcrc_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrcipb nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcipb:check_ip_altcrcipb_0 " "Elaborating entity \"check_ip_altcrcipb\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcipb:check_ip_altcrcipb_0\"" {  } { { "rli/check_ip_altcrc.v" "check_ip_altcrcipb_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrcfeedfwd nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0 " "Elaborating entity \"check_ip_altcrcfeedfwd\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0\"" {  } { { "rli/check_ip_altcrc.v" "check_ip_altcrcfeedfwd_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrcfeedfwdExpr nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0\|check_ip_altcrcfeedfwdExpr:check_ip_altcrcfeedfwdpipe " "Elaborating entity \"check_ip_altcrcfeedfwdExpr\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0\|check_ip_altcrcfeedfwdExpr:check_ip_altcrcfeedfwdpipe\"" {  } { { "rli/check_ip_altcrc.v" "check_ip_altcrcfeedfwdpipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrcfeedbck nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcfeedbck:check_ip_altcrcfeedbck_0 " "Elaborating entity \"check_ip_altcrcfeedbck\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcfeedbck:check_ip_altcrcfeedbck_0\"" {  } { { "rli/check_ip_altcrc.v" "check_ip_altcrcfeedbck_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrcfeedbckExpr nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcfeedbck:check_ip_altcrcfeedbck_0\|check_ip_altcrcfeedbckExpr:check_ip_altcrcfeedbckpipe " "Elaborating entity \"check_ip_altcrcfeedbckExpr\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcfeedbck:check_ip_altcrcfeedbck_0\|check_ip_altcrcfeedbckExpr:check_ip_altcrcfeedbckpipe\"" {  } { { "rli/check_ip_altcrc.v" "check_ip_altcrcfeedbckpipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrcscale nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcscale:check_ip_altcrcscale_0 " "Elaborating entity \"check_ip_altcrcscale\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcscale:check_ip_altcrcscale_0\"" {  } { { "rli/check_ip_altcrc.v" "check_ip_altcrcscale_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrcscaleExpr nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcscale:check_ip_altcrcscale_0\|check_ip_altcrcscaleExpr:check_ip_altcrcscalepipe " "Elaborating entity \"check_ip_altcrcscaleExpr\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrcscale:check_ip_altcrcscale_0\|check_ip_altcrcscaleExpr:check_ip_altcrcscalepipe\"" {  } { { "rli/check_ip_altcrc.v" "check_ip_altcrcscalepipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_ip_altcrceop nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrceop:check_ip_altcrceop_0 " "Elaborating entity \"check_ip_altcrceop\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|check_ip:check_ip0\|check_ip_altcrc:check_ip_altcrc_inst\|check_ip_altcrceop:check_ip_altcrceop_0\"" {  } { { "rli/check_ip_altcrc.v" "check_ip_altcrceop_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/check_ip_altcrc.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805722 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rli/asy_256_139.v 1 1 " "Using design file rli/asy_256_139.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asy_256_139 " "Found entity 1: asy_256_139" {  } { { "asy_256_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/asy_256_139.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016805832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016805832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asy_256_139 nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391 " "Elaborating entity \"asy_256_139\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\"" {  } { { "rli/nmac_crc_check.v" "asy_256_1391" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/nmac_crc_check.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016805832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\"" {  } { { "asy_256_139.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/asy_256_139.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\"" {  } { { "asy_256_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/asy_256_139.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component " "Instantiated megafunction \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 139 " "Parameter \"lpm_width\" = \"139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806501 ""}  } { { "asy_256_139.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/asy_256_139.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016806501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_opn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_opn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_opn1 " "Found entity 1: dcfifo_opn1" {  } { { "db/dcfifo_opn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_opn1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016806662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016806662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_opn1 nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated " "Elaborating entity \"dcfifo_opn1\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66b1 " "Found entity 1: altsyncram_66b1" {  } { { "db/altsyncram_66b1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_66b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016806904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016806904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_66b1 nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|altsyncram_66b1:fifo_ram " "Elaborating entity \"altsyncram_66b1\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|altsyncram_66b1:fifo_ram\"" {  } { { "db/dcfifo_opn1.tdf" "fifo_ram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_opn1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016806914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016807133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016807133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_opn1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_opn1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016807229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016807229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe6" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_3ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016807310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016807310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_opn1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_opn1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016807360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016807360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe9 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_256_139:asy_256_1391\|dcfifo:dcfifo_component\|dcfifo_opn1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe9" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_3ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rli/asy_64_1.v 1 1 " "Using design file rli/asy_64_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asy_64_1 " "Found entity 1: asy_64_1" {  } { { "asy_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/asy_64_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016807419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016807419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asy_64_1 nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11 " "Elaborating entity \"asy_64_1\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\"" {  } { { "rli/nmac_crc_check.v" "asy_64_11" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/nmac_crc_check.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\"" {  } { { "asy_64_1.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/asy_64_1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\"" {  } { { "asy_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/asy_64_1.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component " "Instantiated megafunction \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807726 ""}  } { { "asy_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/asy_64_1.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016807726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_tgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tgn1 " "Found entity 1: dcfifo_tgn1" {  } { { "db/dcfifo_tgn1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tgn1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016807814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016807814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tgn1 nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated " "Elaborating entity \"dcfifo_tgn1\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_a27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_a27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_a27 " "Found entity 1: a_graycounter_a27" {  } { { "db/a_graycounter_a27.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_a27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016807924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016807924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_a27 nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|a_graycounter_a27:rdptr_g1p " "Elaborating entity \"a_graycounter_a27\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|a_graycounter_a27:rdptr_g1p\"" {  } { { "db/dcfifo_tgn1.tdf" "rdptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tgn1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016807925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6gc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6gc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6gc " "Found entity 1: a_graycounter_6gc" {  } { { "db/a_graycounter_6gc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_graycounter_6gc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016808003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016808003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6gc nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|a_graycounter_6gc:wrptr_g1p " "Elaborating entity \"a_graycounter_6gc\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|a_graycounter_6gc:wrptr_g1p\"" {  } { { "db/dcfifo_tgn1.tdf" "wrptr_g1p" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tgn1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ava1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ava1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ava1 " "Found entity 1: altsyncram_ava1" {  } { { "db/altsyncram_ava1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_ava1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016808109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016808109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ava1 nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|altsyncram_ava1:fifo_ram " "Elaborating entity \"altsyncram_ava1\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|altsyncram_ava1:fifo_ram\"" {  } { { "db/dcfifo_tgn1.tdf" "fifo_ram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tgn1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_unl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016808204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016808204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|alt_synch_pipe_unl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\"" {  } { { "db/dcfifo_tgn1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tgn1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016808296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016808296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe12 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe12" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_unl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_vnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016808347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016808347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\"" {  } { { "db/dcfifo_tgn1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tgn1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_ld9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016808405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016808405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_ld9:dffpipe15 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_ld9:dffpipe15\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe15" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_vnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s26 " "Found entity 1: cmpr_s26" {  } { { "db/cmpr_s26.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_s26.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016808483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016808483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s26 nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|cmpr_s26:rdempty_eq_comp " "Elaborating entity \"cmpr_s26\" for hierarchy \"nmac_crc_check:nmac_crc_check_0\|asy_64_1:asy_64_11\|dcfifo:dcfifo_component\|dcfifo_tgn1:auto_generated\|cmpr_s26:rdempty_eq_comp\"" {  } { { "db/dcfifo_tgn1.tdf" "rdempty_eq_comp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_tgn1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_crc rx_crc:rx_crc " "Elaborating entity \"rx_crc\" for hierarchy \"rx_crc:rx_crc\"" {  } { { "netFPGAmini.v" "rx_crc" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check rx_crc:rx_crc\|crc_check:my_crc_check " "Elaborating entity \"crc_check\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\"" {  } { { "cdp/rx_crc.v" "my_crc_check" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_crc.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrc rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst " "Elaborating entity \"crc_check_altcrc\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\"" {  } { { "cdp/crc_check.v" "crc_check_altcrc_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrcipb rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcipb:crc_check_altcrcipb_0 " "Elaborating entity \"crc_check_altcrcipb\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcipb:crc_check_altcrcipb_0\"" {  } { { "cdp/crc_check_altcrc.v" "crc_check_altcrcipb_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016808960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrcfeedfwd rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0 " "Elaborating entity \"crc_check_altcrcfeedfwd\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0\"" {  } { { "cdp/crc_check_altcrc.v" "crc_check_altcrcfeedfwd_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrcfeedfwdExpr rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0\|crc_check_altcrcfeedfwdExpr:crc_check_altcrcfeedfwdpipe " "Elaborating entity \"crc_check_altcrcfeedfwdExpr\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0\|crc_check_altcrcfeedfwdExpr:crc_check_altcrcfeedfwdpipe\"" {  } { { "cdp/crc_check_altcrc.v" "crc_check_altcrcfeedfwdpipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrcfeedbck rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcfeedbck:crc_check_altcrcfeedbck_0 " "Elaborating entity \"crc_check_altcrcfeedbck\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcfeedbck:crc_check_altcrcfeedbck_0\"" {  } { { "cdp/crc_check_altcrc.v" "crc_check_altcrcfeedbck_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrcfeedbckExpr rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcfeedbck:crc_check_altcrcfeedbck_0\|crc_check_altcrcfeedbckExpr:crc_check_altcrcfeedbckpipe " "Elaborating entity \"crc_check_altcrcfeedbckExpr\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcfeedbck:crc_check_altcrcfeedbck_0\|crc_check_altcrcfeedbckExpr:crc_check_altcrcfeedbckpipe\"" {  } { { "cdp/crc_check_altcrc.v" "crc_check_altcrcfeedbckpipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrcscale rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcscale:crc_check_altcrcscale_0 " "Elaborating entity \"crc_check_altcrcscale\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcscale:crc_check_altcrcscale_0\"" {  } { { "cdp/crc_check_altcrc.v" "crc_check_altcrcscale_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrcscaleExpr rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcscale:crc_check_altcrcscale_0\|crc_check_altcrcscaleExpr:crc_check_altcrcscalepipe " "Elaborating entity \"crc_check_altcrcscaleExpr\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrcscale:crc_check_altcrcscale_0\|crc_check_altcrcscaleExpr:crc_check_altcrcscalepipe\"" {  } { { "cdp/crc_check_altcrc.v" "crc_check_altcrcscalepipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_check_altcrceop rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrceop:crc_check_altcrceop_0 " "Elaborating entity \"crc_check_altcrceop\" for hierarchy \"rx_crc:rx_crc\|crc_check:my_crc_check\|crc_check_altcrc:crc_check_altcrc_inst\|crc_check_altcrceop:crc_check_altcrceop_0\"" {  } { { "cdp/crc_check_altcrc.v" "crc_check_altcrceop_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/crc_check_altcrc.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_256_139 rx_crc:rx_crc\|asyn_256_139:asyn_256_1390 " "Elaborating entity \"asyn_256_139\" for hierarchy \"rx_crc:rx_crc\|asyn_256_139:asyn_256_1390\"" {  } { { "cdp/rx_crc.v" "asyn_256_1390" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_crc.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_64_1 rx_crc:rx_crc\|asyn_64_1:asyn_64_10 " "Elaborating entity \"asyn_64_1\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\"" {  } { { "cdp/rx_crc.v" "asyn_64_10" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_crc.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016809726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\"" {  } { { "cdp/asyn_64_1.v" "dcfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/asyn_64_1.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\"" {  } { { "cdp/asyn_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/asyn_64_1.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component " "Instantiated megafunction \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810213 ""}  } { { "cdp/asyn_64_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/asyn_64_1.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016810213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r9o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r9o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r9o1 " "Found entity 1: dcfifo_r9o1" {  } { { "db/dcfifo_r9o1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r9o1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016810378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016810378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r9o1 rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated " "Elaborating entity \"dcfifo_r9o1\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bdb " "Found entity 1: a_gray2bin_bdb" {  } { { "db/a_gray2bin_bdb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_gray2bin_bdb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016810431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016810431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bdb rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|a_gray2bin_bdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bdb\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|a_gray2bin_bdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_r9o1.tdf" "rdptr_g_gray2bin" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r9o1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_md9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016810489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016810489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|dffpipe_md9:rs_brp " "Elaborating entity \"dffpipe_md9\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|dffpipe_md9:rs_brp\"" {  } { { "db/dcfifo_r9o1.tdf" "rs_brp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r9o1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4ol " "Found entity 1: alt_synch_pipe_4ol" {  } { { "db/alt_synch_pipe_4ol.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_4ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016810545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016810545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4ol rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4ol\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\"" {  } { { "db/dcfifo_r9o1.tdf" "rs_dgwp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r9o1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_nd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016810583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016810583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_nd9:dffpipe6 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_nd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_4ol.tdf" "dffpipe6" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_4ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5ol " "Found entity 1: alt_synch_pipe_5ol" {  } { { "db/alt_synch_pipe_5ol.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_5ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016810646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016810646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5ol rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5ol\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\"" {  } { { "db/dcfifo_r9o1.tdf" "ws_dgrp" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dcfifo_r9o1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_od9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_od9 " "Found entity 1: dffpipe_od9" {  } { { "db/dffpipe_od9.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/dffpipe_od9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016810705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016810705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_od9 rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_od9:dffpipe9 " "Elaborating entity \"dffpipe_od9\" for hierarchy \"rx_crc:rx_crc\|asyn_64_1:asyn_64_10\|dcfifo:dcfifo_component\|dcfifo_r9o1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_od9:dffpipe9\"" {  } { { "db/alt_synch_pipe_5ol.tdf" "dffpipe9" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/alt_synch_pipe_5ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016810705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_gen tx_gen:tx_gen " "Elaborating entity \"tx_gen\" for hierarchy \"tx_gen:tx_gen\"" {  } { { "netFPGAmini.v" "tx_gen" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016815496 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rli/crc_gen.v 1 1 " "Using design file rli/crc_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 crc_gen " "Found entity 1: crc_gen" {  } { { "crc_gen.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016817830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016817830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen tx_gen:tx_gen\|crc_gen:crc_gen " "Elaborating entity \"crc_gen\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\"" {  } { { "cdp/tx_gen.v" "crc_gen" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/tx_gen.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016817833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rli/crc_gen_altcrc.v 9 9 " "Found 9 design units, including 9 entities, in source file rli/crc_gen_altcrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_gen_altcrcipb " "Found entity 1: crc_gen_altcrcipb" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""} { "Info" "ISGN_ENTITY_NAME" "2 crc_gen_altcrcfeedfwdExpr " "Found entity 2: crc_gen_altcrcfeedfwdExpr" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""} { "Info" "ISGN_ENTITY_NAME" "3 crc_gen_altcrcfeedfwd " "Found entity 3: crc_gen_altcrcfeedfwd" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""} { "Info" "ISGN_ENTITY_NAME" "4 crc_gen_altcrcfeedbckExpr " "Found entity 4: crc_gen_altcrcfeedbckExpr" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""} { "Info" "ISGN_ENTITY_NAME" "5 crc_gen_altcrcfeedbck " "Found entity 5: crc_gen_altcrcfeedbck" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""} { "Info" "ISGN_ENTITY_NAME" "6 crc_gen_altcrcscaleExpr " "Found entity 6: crc_gen_altcrcscaleExpr" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""} { "Info" "ISGN_ENTITY_NAME" "7 crc_gen_altcrcscale " "Found entity 7: crc_gen_altcrcscale" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""} { "Info" "ISGN_ENTITY_NAME" "8 crc_gen_altcrceop " "Found entity 8: crc_gen_altcrceop" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""} { "Info" "ISGN_ENTITY_NAME" "9 crc_gen_altcrc " "Found entity 9: crc_gen_altcrc" {  } { { "crc_gen_altcrc.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016818087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016818087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrc tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst " "Elaborating entity \"crc_gen_altcrc\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\"" {  } { { "crc_gen.v" "crc_gen_altcrc_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrcipb tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcipb:crc_gen_altcrcipb_0 " "Elaborating entity \"crc_gen_altcrcipb\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcipb:crc_gen_altcrcipb_0\"" {  } { { "crc_gen_altcrc.v" "crc_gen_altcrcipb_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrcfeedfwd tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0 " "Elaborating entity \"crc_gen_altcrcfeedfwd\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0\"" {  } { { "crc_gen_altcrc.v" "crc_gen_altcrcfeedfwd_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrcfeedfwdExpr tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0\|crc_gen_altcrcfeedfwdExpr:crc_gen_altcrcfeedfwdpipe " "Elaborating entity \"crc_gen_altcrcfeedfwdExpr\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0\|crc_gen_altcrcfeedfwdExpr:crc_gen_altcrcfeedfwdpipe\"" {  } { { "crc_gen_altcrc.v" "crc_gen_altcrcfeedfwdpipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrcfeedbck tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcfeedbck:crc_gen_altcrcfeedbck_0 " "Elaborating entity \"crc_gen_altcrcfeedbck\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcfeedbck:crc_gen_altcrcfeedbck_0\"" {  } { { "crc_gen_altcrc.v" "crc_gen_altcrcfeedbck_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrcfeedbckExpr tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcfeedbck:crc_gen_altcrcfeedbck_0\|crc_gen_altcrcfeedbckExpr:crc_gen_altcrcfeedbckpipe " "Elaborating entity \"crc_gen_altcrcfeedbckExpr\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcfeedbck:crc_gen_altcrcfeedbck_0\|crc_gen_altcrcfeedbckExpr:crc_gen_altcrcfeedbckpipe\"" {  } { { "crc_gen_altcrc.v" "crc_gen_altcrcfeedbckpipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrcscale tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcscale:crc_gen_altcrcscale_0 " "Elaborating entity \"crc_gen_altcrcscale\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcscale:crc_gen_altcrcscale_0\"" {  } { { "crc_gen_altcrc.v" "crc_gen_altcrcscale_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrcscaleExpr tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcscale:crc_gen_altcrcscale_0\|crc_gen_altcrcscaleExpr:crc_gen_altcrcscalepipe " "Elaborating entity \"crc_gen_altcrcscaleExpr\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrcscale:crc_gen_altcrcscale_0\|crc_gen_altcrcscaleExpr:crc_gen_altcrcscalepipe\"" {  } { { "crc_gen_altcrc.v" "crc_gen_altcrcscalepipe" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen_altcrceop tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrceop:crc_gen_altcrceop_0 " "Elaborating entity \"crc_gen_altcrceop\" for hierarchy \"tx_gen:tx_gen\|crc_gen:crc_gen\|crc_gen_altcrc:crc_gen_altcrc_inst\|crc_gen_altcrceop:crc_gen_altcrceop_0\"" {  } { { "crc_gen_altcrc.v" "crc_gen_altcrceop_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/rli/crc_gen_altcrc.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016818617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level2_64_19 tx_gen:tx_gen\|level2_64_19:level2_64_19 " "Elaborating entity \"level2_64_19\" for hierarchy \"tx_gen:tx_gen\|level2_64_19:level2_64_19\"" {  } { { "cdp/tx_gen.v" "level2_64_19" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/tx_gen.v" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\"" {  } { { "cdp/level2_64_19.v" "scfifo_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/level2_64_19.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\"" {  } { { "cdp/level2_64_19.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/level2_64_19.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016819398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component " "Instantiated megafunction \"tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819399 ""}  } { { "cdp/level2_64_19.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/level2_64_19.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016819399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h491 " "Found entity 1: scfifo_h491" {  } { { "db/scfifo_h491.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_h491.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016819537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016819537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h491 tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\|scfifo_h491:auto_generated " "Elaborating entity \"scfifo_h491\" for hierarchy \"tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\|scfifo_h491:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_oa91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_oa91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_oa91 " "Found entity 1: a_dpfifo_oa91" {  } { { "db/a_dpfifo_oa91.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_oa91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016819611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016819611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_oa91 tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo " "Elaborating entity \"a_dpfifo_oa91\" for hierarchy \"tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\"" {  } { { "db/scfifo_h491.tdf" "dpfifo" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/scfifo_h491.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eln1 " "Found entity 1: altsyncram_eln1" {  } { { "db/altsyncram_eln1.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_eln1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016819736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016819736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eln1 tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_eln1:FIFOram " "Elaborating entity \"altsyncram_eln1\" for hierarchy \"tx_gen:tx_gen\|level2_64_19:level2_64_19\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_eln1:FIFOram\"" {  } { { "db/a_dpfifo_oa91.tdf" "FIFOram" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/a_dpfifo_oa91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_tx_1000 rx_tx_1000:rx_tx0 " "Elaborating entity \"rx_tx_1000\" for hierarchy \"rx_tx_1000:rx_tx0\"" {  } { { "netFPGAmini.v" "rx_tx0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmii_139_1000 rx_tx_1000:rx_tx0\|gmii_139_1000:gmii_139 " "Elaborating entity \"gmii_139_1000\" for hierarchy \"rx_tx_1000:rx_tx0\|gmii_139_1000:gmii_139\"" {  } { { "cdp/rx_tx_1000.v" "gmii_139" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_tx_1000.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_gmii rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii " "Elaborating entity \"rgmii_gmii\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\"" {  } { { "cdp/rx_tx_1000.v" "rgmii_gmii" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_tx_1000.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data " "Elaborating entity \"ddio_out\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\"" {  } { { "cdp/rgmii_gmii.v" "ddio_out_data" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rgmii_gmii.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\|altddio_out:altddio_out_component\"" {  } { { "cdp/ddio_out.v" "altddio_out_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_out.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\|altddio_out:altddio_out_component\"" {  } { { "cdp/ddio_out.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_out.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016819975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\|altddio_out:altddio_out_component " "Instantiated megafunction \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016819975 ""}  } { { "cdp/ddio_out.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_out.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016819975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_gmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_gmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_gmb " "Found entity 1: ddio_out_gmb" {  } { { "db/ddio_out_gmb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ddio_out_gmb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016820110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016820110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_gmb rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\|altddio_out:altddio_out_component\|ddio_out_gmb:auto_generated " "Elaborating entity \"ddio_out_gmb\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out:ddio_out_data\|altddio_out:altddio_out_component\|ddio_out_gmb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_1 rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl " "Elaborating entity \"ddio_out_1\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\"" {  } { { "cdp/rgmii_gmii.v" "ddio_out_ctl" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rgmii_gmii.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\|altddio_out:altddio_out_component\"" {  } { { "cdp/ddio_out_1.v" "altddio_out_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_out_1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\|altddio_out:altddio_out_component\"" {  } { { "cdp/ddio_out_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_out_1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016820156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\|altddio_out:altddio_out_component " "Instantiated megafunction \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820156 ""}  } { { "cdp/ddio_out_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_out_1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016820156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_dmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_dmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_dmb " "Found entity 1: ddio_out_dmb" {  } { { "db/ddio_out_dmb.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ddio_out_dmb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016820238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016820238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_dmb rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\|altddio_out:altddio_out_component\|ddio_out_dmb:auto_generated " "Elaborating entity \"ddio_out_dmb\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_out_1:ddio_out_ctl\|altddio_out:altddio_out_component\|ddio_out_dmb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_4 rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data " "Elaborating entity \"ddio_in_4\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\"" {  } { { "cdp/rgmii_gmii.v" "ddio_in_data" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rgmii_gmii.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\|altddio_in:altddio_in_component\"" {  } { { "cdp/ddio_in_4.v" "altddio_in_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_in_4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\|altddio_in:altddio_in_component\"" {  } { { "cdp/ddio_in_4.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_in_4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016820325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\|altddio_in:altddio_in_component " "Instantiated megafunction \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820325 ""}  } { { "cdp/ddio_in_4.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_in_4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016820325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_g1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_g1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_g1e " "Found entity 1: ddio_in_g1e" {  } { { "db/ddio_in_g1e.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ddio_in_g1e.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016820389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016820389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_g1e rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\|altddio_in:altddio_in_component\|ddio_in_g1e:auto_generated " "Elaborating entity \"ddio_in_g1e\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_4:ddio_in_data\|altddio_in:altddio_in_component\|ddio_in_g1e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_1 rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl " "Elaborating entity \"ddio_in_1\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\"" {  } { { "cdp/rgmii_gmii.v" "ddio_in_ctl" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rgmii_gmii.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\|altddio_in:altddio_in_component\"" {  } { { "cdp/ddio_in_1.v" "altddio_in_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_in_1.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\|altddio_in:altddio_in_component\"" {  } { { "cdp/ddio_in_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_in_1.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016820432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\|altddio_in:altddio_in_component " "Instantiated megafunction \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820433 ""}  } { { "cdp/ddio_in_1.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/ddio_in_1.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016820433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_d1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_d1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_d1e " "Found entity 1: ddio_in_d1e" {  } { { "db/ddio_in_d1e.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ddio_in_d1e.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016820499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016820499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_d1e rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\|altddio_in:altddio_in_component\|ddio_in_d1e:auto_generated " "Elaborating entity \"ddio_in_d1e\" for hierarchy \"rx_tx_1000:rx_tx0\|rgmii_gmii:rgmii_gmii\|ddio_in_1:ddio_in_ctl\|altddio_in:altddio_in_component\|ddio_in_d1e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx139_gmii_1000 rx_tx_1000:rx_tx0\|tx139_gmii_1000:tx139_gmii " "Elaborating entity \"tx139_gmii_1000\" for hierarchy \"rx_tx_1000:rx_tx0\|tx139_gmii_1000:tx139_gmii\"" {  } { { "cdp/rx_tx_1000.v" "tx139_gmii" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/cdp/rx_tx_1000.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016820512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfp_rx_tx_1000 sfp_rx_tx_1000:sfp_rx_tx_4 " "Elaborating entity \"sfp_rx_tx_1000\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\"" {  } { { "netFPGAmini.v" "sfp_rx_tx_4" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016823170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfp2gmii sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii " "Elaborating entity \"sfp2gmii\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\"" {  } { { "sfp/sfp_rx_tx_1000.v" "sfp2gmii" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp_rx_tx_1000.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016824084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v 1 1 " "Using design file sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_pma_gige " "Found entity 1: altera_tse_pcs_pma_gige" {  } { { "altera_tse_pcs_pma_gige.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016824172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016824172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcs_rx_carrierdetected altera_tse_pcs_pma_gige.v(261) " "Verilog HDL Implicit Net warning at altera_tse_pcs_pma_gige.v(261): created implicit net for \"pcs_rx_carrierdetected\"" {  } { { "altera_tse_pcs_pma_gige.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016824172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pcs_pma_gige sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst " "Elaborating entity \"altera_tse_pcs_pma_gige\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\"" {  } { { "sfp/sfp2gmii.v" "altera_tse_pcs_pma_gige_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016824181 ""}
{ "Warning" "WCPT_PRELIMINARY_FAMILY_SUPPORT" "\"Triple Speed Ethernet\" (6AF7_00BD) Arria II GX " "Support for IP core \"Triple Speed Ethernet\" (6AF7_00BD) in device family Arria II GX is preliminary and specifications are subject to change." {  } {  } 0 292021 "Support for IP core %1!s! in device family %2!s! is preliminary and specifications are subject to change." 0 0 "Design Software" 0 -1 1617016824283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_top_1000_base_x_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_top_1000_base_x_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1000_base_x_strx_gx " "Found entity 1: altera_tse_top_1000_base_x_strx_gx" {  } { { "altera_tse_top_1000_base_x_strx_gx.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_1000_base_x_strx_gx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016824449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016824449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1000_base_x_strx_gx sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst " "Elaborating entity \"altera_tse_top_1000_base_x_strx_gx\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\"" {  } { { "altera_tse_pcs_pma_gige.v" "altera_tse_top_1000_base_x_strx_gx_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016824491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_top_pcs_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_top_pcs_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_pcs_strx_gx " "Found entity 1: altera_tse_top_pcs_strx_gx" {  } { { "altera_tse_top_pcs_strx_gx.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_pcs_strx_gx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016824656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016824656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_pcs_strx_gx sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS " "Elaborating entity \"altera_tse_top_pcs_strx_gx\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\"" {  } { { "altera_tse_top_1000_base_x_strx_gx.v" "U_PCS" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_1000_base_x_strx_gx.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016824691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_top_autoneg.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_top_autoneg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_autoneg " "Found entity 1: altera_tse_top_autoneg" {  } { { "altera_tse_top_autoneg.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_autoneg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016824905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016824905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_autoneg sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG " "Elaborating entity \"altera_tse_top_autoneg\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\"" {  } { { "altera_tse_top_pcs_strx_gx.v" "U_AUTONEG" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_pcs_strx_gx.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016824948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "altera_tse_top_autoneg.v" "U_SYNC_1" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_autoneg.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016825067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1 " "Elaborated megafunction instantiation \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "altera_tse_top_autoneg.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_autoneg.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016825078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1 " "Instantiated megafunction \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1\" with the following parameter:" {  } { { "altera_tse_top_autoneg.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_autoneg.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016825079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_rx_encapsulation_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_rx_encapsulation_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_encapsulation_strx_gx " "Found entity 1: altera_tse_rx_encapsulation_strx_gx" {  } { { "altera_tse_rx_encapsulation_strx_gx.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_rx_encapsulation_strx_gx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016825235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016825235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_encapsulation_strx_gx sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_rx_encapsulation_strx_gx:U_RCAPS " "Elaborating entity \"altera_tse_rx_encapsulation_strx_gx\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_rx_encapsulation_strx_gx:U_RCAPS\"" {  } { { "altera_tse_top_pcs_strx_gx.v" "U_RCAPS" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_pcs_strx_gx.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016825272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_encapsulation " "Found entity 1: altera_tse_tx_encapsulation" {  } { { "altera_tse_tx_encapsulation.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016825476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016825476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_encapsulation sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS " "Elaborating entity \"altera_tse_tx_encapsulation\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS\"" {  } { { "altera_tse_top_pcs_strx_gx.v" "U_TCAPS" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_pcs_strx_gx.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016825510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS\|altera_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "altera_tse_tx_encapsulation.v" "U_SYNC_3" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016825686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS\|altera_std_synchronizer_bundle:U_SYNC_3 " "Elaborated megafunction instantiation \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "altera_tse_tx_encapsulation.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016825699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS\|altera_std_synchronizer_bundle:U_SYNC_3 " "Instantiated megafunction \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS\|altera_std_synchronizer_bundle:U_SYNC_3\" with the following parameter:" {  } { { "altera_tse_tx_encapsulation.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016825700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_carrier_sense.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_carrier_sense.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_carrier_sense " "Found entity 1: altera_tse_carrier_sense" {  } { { "altera_tse_carrier_sense.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_carrier_sense.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016825855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016825855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_carrier_sense sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_carrier_sense:U_SENS " "Elaborating entity \"altera_tse_carrier_sense\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_carrier_sense:U_SENS\"" {  } { { "altera_tse_top_pcs_strx_gx.v" "U_SENS" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_pcs_strx_gx.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016825888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_pcs_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_pcs_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_control " "Found entity 1: altera_tse_pcs_control" {  } { { "altera_tse_pcs_control.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016826096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016826096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pcs_control sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG " "Elaborating entity \"altera_tse_pcs_control\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\"" {  } { { "altera_tse_top_1000_base_x_strx_gx.v" "U_REG" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_top_1000_base_x_strx_gx.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016826139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_mdio_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_mdio_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_reg " "Found entity 1: altera_tse_mdio_reg" {  } { { "altera_tse_mdio_reg.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_mdio_reg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016826335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016826335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_reg sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG " "Elaborating entity \"altera_tse_mdio_reg\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\"" {  } { { "altera_tse_pcs_control.v" "U_REG" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_control.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016826379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp/triple_speed_ethernet-library/altera_tse_pcs_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp/triple_speed_ethernet-library/altera_tse_pcs_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_host_control " "Found entity 1: altera_tse_pcs_host_control" {  } { { "altera_tse_pcs_host_control.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_host_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016826583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016826583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pcs_host_control sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL " "Elaborating entity \"altera_tse_pcs_host_control\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL\"" {  } { { "altera_tse_pcs_control.v" "U_CTRL" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_control.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016826622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sfp/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v 1 1 " "Using design file sfp/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gxb_aligned_rxsync " "Found entity 1: altera_tse_gxb_aligned_rxsync" {  } { { "altera_tse_gxb_aligned_rxsync.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016826718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016826718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gxb_aligned_rxsync sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync " "Elaborating entity \"altera_tse_gxb_aligned_rxsync\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync\"" {  } { { "altera_tse_pcs_pma_gige.v" "the_altera_tse_gxb_aligned_rxsync" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016826720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sfp/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v 1 1 " "Using design file sfp/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gxb_gige_inst " "Found entity 1: altera_tse_gxb_gige_inst" {  } { { "altera_tse_gxb_gige_inst.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016826783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016826783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gxb_gige_inst sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst " "Elaborating entity \"altera_tse_gxb_gige_inst\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\"" {  } { { "altera_tse_pcs_pma_gige.v" "the_altera_tse_gxb_gige_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016826785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v 2 2 " "Using design file sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_alt4gxb_gige_alt4gxb_4fh9 " "Found entity 1: altera_tse_alt4gxb_gige_alt4gxb_4fh9" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016826929 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_alt4gxb_gige " "Found entity 2: altera_tse_alt4gxb_gige" {  } { { "altera_tse_alt4gxb_gige.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016826929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617016826929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_alt4gxb_gige sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige " "Elaborating entity \"altera_tse_alt4gxb_gige\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\"" {  } { { "altera_tse_gxb_gige_inst.v" "the_altera_tse_alt4gxb_gige" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016826934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_alt4gxb_gige_alt4gxb_4fh9 sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component " "Elaborating entity \"altera_tse_alt4gxb_gige_alt4gxb_4fh9\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\"" {  } { { "altera_tse_alt4gxb_gige.v" "altera_tse_alt4gxb_gige_alt4gxb_4fh9_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016826949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "act_led sfp_rx_tx_1000:sfp_rx_tx_4\|act_led:act_led " "Elaborating entity \"act_led\" for hierarchy \"sfp_rx_tx_1000:sfp_rx_tx_4\|act_led:act_led\"" {  } { { "sfp/sfp_rx_tx_1000.v" "act_led" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp_rx_tx_1000.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016829276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdp_local_bus cdp_local_bus:cdp_local_bus " "Elaborating entity \"cdp_local_bus\" for hierarchy \"cdp_local_bus:cdp_local_bus\"" {  } { { "netFPGAmini.v" "cdp_local_bus" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:pll_clk\"" {  } { { "netFPGAmini.v" "pll_clk" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0 pll_clk:pll_clk\|pll_0:pll_0 " "Elaborating entity \"pll_0\" for hierarchy \"pll_clk:pll_clk\|pll_0:pll_0\"" {  } { { "pll_clk.v" "pll_0" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/pll_clk.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\"" {  } { { "pll_0.v" "altpll_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/pll_0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\"" {  } { { "pll_0.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/pll_0.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 2500 " "Parameter \"clk2_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 2500 " "Parameter \"clk3_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 15000 " "Parameter \"clk4_phase_shift\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 5 " "Parameter \"clk5_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 4 " "Parameter \"clk5_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 3 " "Parameter \"clk5_phase_shift\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria II GX " "Parameter \"intended_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Left_Right " "Parameter \"pll_type\" = \"Left_Right\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 7 " "Parameter \"width_clock\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832911 ""}  } { { "pll_0.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/pll_0.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617016832911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0_altpll " "Found entity 1: pll_0_altpll" {  } { { "db/pll_0_altpll.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016832985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016832985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0_altpll pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated " "Elaborating entity \"pll_0_altpll\" for hierarchy \"pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/installationsite/quartus/quartus-installtion/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617016832985 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "fixedclk_fast altera_tse_alt4gxb_gige_alt4gxb_4fh9_component 1 6 " "Port \"fixedclk_fast\" on the entity instantiation of \"altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be driven by GND." {  } { { "altera_tse_alt4gxb_gige.v" "altera_tse_alt4gxb_gige_alt4gxb_4fh9_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1453 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617016838145 "|netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "reconfig_togxb sfp2gmii 3 4 " "Port \"reconfig_togxb\" on the entity instantiation of \"sfp2gmii\" is connected to a signal of width 3. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "sfp/sfp_rx_tx_1000.v" "sfp2gmii" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp_rx_tx_1000.v" 150 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617016838157 "|netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "fixedclk_fast altera_tse_alt4gxb_gige_alt4gxb_4fh9_component 1 6 " "Port \"fixedclk_fast\" on the entity instantiation of \"altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be driven by GND." {  } { { "altera_tse_alt4gxb_gige.v" "altera_tse_alt4gxb_gige_alt4gxb_4fh9_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1453 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617016838173 "|netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "reconfig_togxb sfp2gmii 3 4 " "Port \"reconfig_togxb\" on the entity instantiation of \"sfp2gmii\" is connected to a signal of width 3. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "sfp/sfp_rx_tx_1000.v" "sfp2gmii" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp_rx_tx_1000.v" 150 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617016838183 "|netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "fixedclk_fast altera_tse_alt4gxb_gige_alt4gxb_4fh9_component 1 6 " "Port \"fixedclk_fast\" on the entity instantiation of \"altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be driven by GND." {  } { { "altera_tse_alt4gxb_gige.v" "altera_tse_alt4gxb_gige_alt4gxb_4fh9_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1453 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617016838205 "|netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "reconfig_togxb sfp2gmii 3 4 " "Port \"reconfig_togxb\" on the entity instantiation of \"sfp2gmii\" is connected to a signal of width 3. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "sfp/sfp_rx_tx_1000.v" "sfp2gmii" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp_rx_tx_1000.v" 150 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617016838217 "|netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "fixedclk_fast altera_tse_alt4gxb_gige_alt4gxb_4fh9_component 1 6 " "Port \"fixedclk_fast\" on the entity instantiation of \"altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be driven by GND." {  } { { "altera_tse_alt4gxb_gige.v" "altera_tse_alt4gxb_gige_alt4gxb_4fh9_component" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v" 1453 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617016838238 "|netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder.v" 310 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1617016838649 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "UM/ddr2/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/alt_mem_ddrx_ecc_decoder.v" 310 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1617016838649 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" 714 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617016838722 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" 714 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1617016838722 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" 539 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1617016838726 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" 539 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1617016838726 "|netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_alt_mem_ddrx_controller_top.v" 484 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617016838731 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617016838731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_j141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_j141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_j141 " "Found entity 1: sld_ela_trigger_flow_sel_j141" {  } { { "db/sld_ela_trigger_flow_sel_j141.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/sld_ela_trigger_flow_sel_j141.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016844087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016844087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_netfpgamini_auto_signaltap_2_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_netfpgamini_auto_signaltap_2_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_netFPGAmini_auto_signaltap_2_flow_mgr_c90c " "Found entity 1: sld_reserved_netFPGAmini_auto_signaltap_2_flow_mgr_c90c" {  } { { "db/sld_reserved_netfpgamini_auto_signaltap_2_flow_mgr_c90c.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/sld_reserved_netfpgamini_auto_signaltap_2_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016844241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016844241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tb84 " "Found entity 1: altsyncram_tb84" {  } { { "db/altsyncram_tb84.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/altsyncram_tb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016845053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016845053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bpc " "Found entity 1: mux_bpc" {  } { { "db/mux_bpc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/mux_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016845589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016845589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_srf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_srf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_srf " "Found entity 1: decode_srf" {  } { { "db/decode_srf.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/decode_srf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016845915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016845915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jei " "Found entity 1: cntr_jei" {  } { { "db/cntr_jei.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_jei.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016846260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016846260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ddc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ddc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ddc " "Found entity 1: cmpr_ddc" {  } { { "db/cmpr_ddc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_ddc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016846432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016846432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13j " "Found entity 1: cntr_13j" {  } { { "db/cntr_13j.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_13j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016846624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016846624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tci " "Found entity 1: cntr_tci" {  } { { "db/cntr_tci.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_tci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016846858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016846858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9dc " "Found entity 1: cmpr_9dc" {  } { { "db/cmpr_9dc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_9dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016846983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016846983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hvi " "Found entity 1: cntr_hvi" {  } { { "db/cntr_hvi.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cntr_hvi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016847094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016847094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6dc " "Found entity 1: cmpr_6dc" {  } { { "db/cmpr_6dc.tdf" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/cmpr_6dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016847192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016847192 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_2 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_2\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Design Software" 0 -1 1617016848250 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Design Software" 0 -1 1617016848465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.29.19:20:53 Progress: Loading sld393a120e/alt_sld_fab_wrapper_hw.tcl " "2021.03.29.19:20:53 Progress: Loading sld393a120e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016853595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016861348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016861503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016878763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016879021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016879320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016879613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016879623 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1617016879624 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Design Software" 0 -1 1617016880348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393a120e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393a120e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld393a120e/alt_sld_fab.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ip/sld393a120e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016880689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016880689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016880778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016880778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016880789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016880789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016880854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016880854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016880950 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016880950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016880950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/db/ip/sld393a120e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617016881028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617016881028 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1617016884265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.map.smsg " "Generated suppressed messages file D:/InstallationSite/Quartus/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1617016885905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5631 " "Peak virtual memory: 5631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617016886287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 19:21:26 2021 " "Processing ended: Mon Mar 29 19:21:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617016886287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617016886287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617016886287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617016886287 ""}
