

================================================================
== Vivado HLS Report for 'generate_binary_matr_2'
================================================================
* Date:           Mon Dec  2 09:46:32 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.642 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      809|      809| 8.090 us | 8.090 us |  809|  809|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- gen_iter  |      800|      800|         8|          -|          -|   100|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.70>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zero_percentage_read = call float @_ssdm_op_Read.ap_auto.float(float %zero_percentage)" [./layer.h:77]   --->   Operation 18 'read' 'zero_percentage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (5.70ns)   --->   "%tmp = fmul float %zero_percentage_read, 1.000000e+02" [./layer.h:79]   --->   Operation 19 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 20 [3/4] (5.70ns)   --->   "%tmp = fmul float %zero_percentage_read, 1.000000e+02" [./layer.h:79]   --->   Operation 20 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 21 [2/4] (5.70ns)   --->   "%tmp = fmul float %zero_percentage_read, 1.000000e+02" [./layer.h:79]   --->   Operation 21 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 22 [1/4] (5.70ns)   --->   "%tmp = fmul float %zero_percentage_read, 1.000000e+02" [./layer.h:79]   --->   Operation 22 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 23 [4/4] (5.70ns)   --->   "%x_assign = fmul float %tmp, 1.600000e+01" [./layer.h:79]   --->   Operation 23 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 24 [3/4] (5.70ns)   --->   "%x_assign = fmul float %tmp, 1.600000e+01" [./layer.h:79]   --->   Operation 24 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 25 [2/4] (5.70ns)   --->   "%x_assign = fmul float %tmp, 1.600000e+01" [./layer.h:79]   --->   Operation 25 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.58>
ST_8 : Operation 26 [1/4] (5.70ns)   --->   "%x_assign = fmul float %tmp, 1.600000e+01" [./layer.h:79]   --->   Operation 26 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 27 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 28 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 29 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 30 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 31 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 32 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 33 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 34 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 35 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 36 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.67>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 37 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 38 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 39 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 40 'sext' 'sext_ln1311_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 41 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 42 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 43 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 44 'bitselect' 'tmp_133' <Predicate = (isNeg)> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_133 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 45 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 47 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 48 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79]   --->   Operation 49 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%lfsr_V = load i16* @global_lfsr_seed_V, align 2" [./layer.h:84]   --->   Operation 50 'load' 'lfsr_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (1.76ns)   --->   "br label %.backedge" [./layer.h:86]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 7.77>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%p_090_0 = phi i16 [ %lfsr_V, %0 ], [ %or_ln68_15, %.backedge.backedge ]"   --->   Operation 52 'phi' 'p_090_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zeros_added_0 = phi i32 [ 0, %0 ], [ %zeros_added_0_be, %.backedge.backedge ]" [./layer.h:97]   --->   Operation 53 'phi' 'zeros_added_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.backedge.backedge ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (1.48ns)   --->   "%icmp_ln86 = icmp eq i7 %i_0, -28" [./layer.h:86]   --->   Operation 55 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [./layer.h:86]   --->   Operation 57 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %17, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0" [./layer.h:86]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str22) nounwind" [./layer.h:87]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %i_0 to i64" [./layer.h:96]   --->   Operation 60 'zext' 'zext_ln96' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln91 = trunc i16 %p_090_0 to i1" [./layer.h:91]   --->   Operation 61 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 2)" [./layer.h:91]   --->   Operation 62 'bitselect' 'tmp_134' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 3)" [./layer.h:91]   --->   Operation 63 'bitselect' 'tmp_135' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 5)" [./layer.h:91]   --->   Operation 64 'bitselect' 'tmp_136' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_090_0, i32 1, i32 15)" [./layer.h:92]   --->   Operation 65 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%sext_ln1503 = sext i15 %trunc_ln3 to i16" [./layer.h:92]   --->   Operation 66 'sext' 'sext_ln1503' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 1)" [./layer.h:92]   --->   Operation 67 'bitselect' 'tmp_137' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_1 = xor i1 %tmp_134, %trunc_ln91" [./layer.h:92]   --->   Operation 68 'xor' 'xor_ln68_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_2 = xor i1 %tmp_135, %tmp_136" [./layer.h:92]   --->   Operation 69 'xor' 'xor_ln68_2' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68 = xor i1 %xor_ln68_2, %xor_ln68_1" [./layer.h:92]   --->   Operation 70 'xor' 'xor_ln68' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68, i15 0)" [./layer.h:92]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68 = or i16 %shl_ln, %sext_ln1503" [./layer.h:92]   --->   Operation 72 'or' 'or_ln68' <Predicate = (!icmp_ln86)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln94 = icmp slt i32 %zeros_added_0, %p_Val2_6" [./layer.h:94]   --->   Operation 73 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln94)   --->   "%xor_ln94_16 = xor i1 %icmp_ln94, true" [./layer.h:94]   --->   Operation 74 'xor' 'xor_ln94_16' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln94)   --->   "%xor_ln94 = xor i1 %tmp_137, true" [./layer.h:94]   --->   Operation 75 'xor' 'xor_ln94' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94 = or i1 %xor_ln94_16, %xor_ln94" [./layer.h:94]   --->   Operation 76 'or' 'or_ln94' <Predicate = (!icmp_ln86)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%matrix_0_addr = getelementptr [100 x i1]* %matrix_0, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 77 'getelementptr' 'matrix_0_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %or_ln94, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0, label %1" [./layer.h:94]   --->   Operation 78 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_0_addr, align 1" [./layer.h:96]   --->   Operation 79 'store' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln97 = add nsw i32 %zeros_added_0, 1" [./layer.h:97]   --->   Operation 80 'add' 'add_ln97' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1" [./layer.h:98]   --->   Operation 81 'br' <Predicate = (!icmp_ln86 & !or_ln94)> <Delay = 1.76>
ST_10 : Operation 82 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_0_addr, align 1" [./layer.h:101]   --->   Operation 82 'store' <Predicate = (!icmp_ln86 & or_ln94)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 83 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1"   --->   Operation 83 'br' <Predicate = (!icmp_ln86 & or_ln94)> <Delay = 1.76>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zeros_added_2_0 = phi i32 [ %add_ln97, %1 ], [ %zeros_added_0, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0 ]" [./layer.h:97]   --->   Operation 84 'phi' 'zeros_added_2_0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 4)" [./layer.h:91]   --->   Operation 85 'bitselect' 'tmp_138' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 6)" [./layer.h:91]   --->   Operation 86 'bitselect' 'tmp_139' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%trunc_ln1503_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68, i32 1, i32 15)" [./layer.h:92]   --->   Operation 87 'partselect' 'trunc_ln1503_s' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%sext_ln1503_1 = sext i15 %trunc_ln1503_s to i16" [./layer.h:92]   --->   Operation 88 'sext' 'sext_ln1503_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 1)" [./layer.h:92]   --->   Operation 89 'bitselect' 'tmp_140' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln68_3 = xor i1 %tmp_135, %tmp_137" [./layer.h:92]   --->   Operation 90 'xor' 'xor_ln68_3' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln68_4 = xor i1 %tmp_138, %tmp_139" [./layer.h:92]   --->   Operation 91 'xor' 'xor_ln68_4' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln68_5 = xor i1 %xor_ln68_4, %xor_ln68_3" [./layer.h:92]   --->   Operation 92 'xor' 'xor_ln68_5' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%shl_ln68_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_5, i15 0)" [./layer.h:92]   --->   Operation 93 'bitconcatenate' 'shl_ln68_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_1 = or i16 %shl_ln68_1, %sext_ln1503_1" [./layer.h:92]   --->   Operation 94 'or' 'or_ln68_1' <Predicate = (!icmp_ln86)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (2.47ns)   --->   "%icmp_ln94_1 = icmp slt i32 %zeros_added_2_0, %p_Val2_6" [./layer.h:94]   --->   Operation 95 'icmp' 'icmp_ln94_1' <Predicate = (!icmp_ln86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%xor_ln94_17 = xor i1 %icmp_ln94_1, true" [./layer.h:94]   --->   Operation 96 'xor' 'xor_ln94_17' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%xor_ln94_1 = xor i1 %tmp_140, true" [./layer.h:94]   --->   Operation 97 'xor' 'xor_ln94_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_1 = or i1 %xor_ln94_17, %xor_ln94_1" [./layer.h:94]   --->   Operation 98 'or' 'or_ln94_1' <Predicate = (!icmp_ln86)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%matrix_1_addr = getelementptr [100 x i1]* %matrix_1, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 99 'getelementptr' 'matrix_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %or_ln94_1, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1, label %2" [./layer.h:94]   --->   Operation 100 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_1_addr, align 1" [./layer.h:96]   --->   Operation 101 'store' <Predicate = (!icmp_ln86 & !or_ln94_1)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln97_1 = add nsw i32 %zeros_added_2_0, 1" [./layer.h:97]   --->   Operation 102 'add' 'add_ln97_1' <Predicate = (!icmp_ln86 & !or_ln94_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2" [./layer.h:98]   --->   Operation 103 'br' <Predicate = (!icmp_ln86 & !or_ln94_1)> <Delay = 1.76>
ST_10 : Operation 104 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_1_addr, align 1" [./layer.h:101]   --->   Operation 104 'store' <Predicate = (!icmp_ln86 & or_ln94_1)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 105 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2"   --->   Operation 105 'br' <Predicate = (!icmp_ln86 & or_ln94_1)> <Delay = 1.76>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "store i16 %p_090_0, i16* @global_lfsr_seed_V, align 2" [./layer.h:105]   --->   Operation 106 'store' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [./layer.h:106]   --->   Operation 107 'ret' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.77>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zeros_added_2_1 = phi i32 [ %add_ln97_1, %2 ], [ %zeros_added_2_0, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1 ]" [./layer.h:97]   --->   Operation 108 'phi' 'zeros_added_2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 7)" [./layer.h:91]   --->   Operation 109 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%trunc_ln1503_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_1, i32 1, i32 15)" [./layer.h:92]   --->   Operation 110 'partselect' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%sext_ln1503_2 = sext i15 %trunc_ln1503_1 to i16" [./layer.h:92]   --->   Operation 111 'sext' 'sext_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 1)" [./layer.h:92]   --->   Operation 112 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%xor_ln68_6 = xor i1 %tmp_138, %tmp_140" [./layer.h:92]   --->   Operation 113 'xor' 'xor_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%xor_ln68_7 = xor i1 %tmp_136, %tmp_141" [./layer.h:92]   --->   Operation 114 'xor' 'xor_ln68_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%xor_ln68_8 = xor i1 %xor_ln68_7, %xor_ln68_6" [./layer.h:92]   --->   Operation 115 'xor' 'xor_ln68_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%shl_ln68_2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_8, i15 0)" [./layer.h:92]   --->   Operation 116 'bitconcatenate' 'shl_ln68_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_2 = or i16 %shl_ln68_2, %sext_ln1503_2" [./layer.h:92]   --->   Operation 117 'or' 'or_ln68_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln94_2 = icmp slt i32 %zeros_added_2_1, %p_Val2_6" [./layer.h:94]   --->   Operation 118 'icmp' 'icmp_ln94_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_2)   --->   "%xor_ln94_18 = xor i1 %icmp_ln94_2, true" [./layer.h:94]   --->   Operation 119 'xor' 'xor_ln94_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_2)   --->   "%xor_ln94_2 = xor i1 %tmp_142, true" [./layer.h:94]   --->   Operation 120 'xor' 'xor_ln94_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_2 = or i1 %xor_ln94_18, %xor_ln94_2" [./layer.h:94]   --->   Operation 121 'or' 'or_ln94_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%matrix_2_addr = getelementptr [100 x i1]* %matrix_2, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 122 'getelementptr' 'matrix_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %or_ln94_2, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2, label %3" [./layer.h:94]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_2_addr, align 1" [./layer.h:96]   --->   Operation 124 'store' <Predicate = (!or_ln94_2)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln97_2 = add nsw i32 %zeros_added_2_1, 1" [./layer.h:97]   --->   Operation 125 'add' 'add_ln97_2' <Predicate = (!or_ln94_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3" [./layer.h:98]   --->   Operation 126 'br' <Predicate = (!or_ln94_2)> <Delay = 1.76>
ST_11 : Operation 127 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_2_addr, align 1" [./layer.h:101]   --->   Operation 127 'store' <Predicate = (or_ln94_2)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 128 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3"   --->   Operation 128 'br' <Predicate = (or_ln94_2)> <Delay = 1.76>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zeros_added_2_2 = phi i32 [ %add_ln97_2, %3 ], [ %zeros_added_2_1, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2 ]" [./layer.h:97]   --->   Operation 129 'phi' 'zeros_added_2_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 8)" [./layer.h:91]   --->   Operation 130 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%trunc_ln1503_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_2, i32 1, i32 15)" [./layer.h:92]   --->   Operation 131 'partselect' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%sext_ln1503_3 = sext i15 %trunc_ln1503_2 to i16" [./layer.h:92]   --->   Operation 132 'sext' 'sext_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 1)" [./layer.h:92]   --->   Operation 133 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%xor_ln68_9 = xor i1 %tmp_136, %tmp_142" [./layer.h:92]   --->   Operation 134 'xor' 'xor_ln68_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%xor_ln68_10 = xor i1 %tmp_139, %tmp_143" [./layer.h:92]   --->   Operation 135 'xor' 'xor_ln68_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%xor_ln68_11 = xor i1 %xor_ln68_10, %xor_ln68_9" [./layer.h:92]   --->   Operation 136 'xor' 'xor_ln68_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_3)   --->   "%shl_ln68_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_11, i15 0)" [./layer.h:92]   --->   Operation 137 'bitconcatenate' 'shl_ln68_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_3 = or i16 %shl_ln68_3, %sext_ln1503_3" [./layer.h:92]   --->   Operation 138 'or' 'or_ln68_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (2.47ns)   --->   "%icmp_ln94_3 = icmp slt i32 %zeros_added_2_2, %p_Val2_6" [./layer.h:94]   --->   Operation 139 'icmp' 'icmp_ln94_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_3)   --->   "%xor_ln94_19 = xor i1 %icmp_ln94_3, true" [./layer.h:94]   --->   Operation 140 'xor' 'xor_ln94_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_3)   --->   "%xor_ln94_3 = xor i1 %tmp_144, true" [./layer.h:94]   --->   Operation 141 'xor' 'xor_ln94_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_3 = or i1 %xor_ln94_19, %xor_ln94_3" [./layer.h:94]   --->   Operation 142 'or' 'or_ln94_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%matrix_3_addr = getelementptr [100 x i1]* %matrix_3, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 143 'getelementptr' 'matrix_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %or_ln94_3, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3, label %4" [./layer.h:94]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_3_addr, align 1" [./layer.h:96]   --->   Operation 145 'store' <Predicate = (!or_ln94_3)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln97_3 = add nsw i32 %zeros_added_2_2, 1" [./layer.h:97]   --->   Operation 146 'add' 'add_ln97_3' <Predicate = (!or_ln94_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4" [./layer.h:98]   --->   Operation 147 'br' <Predicate = (!or_ln94_3)> <Delay = 1.76>
ST_11 : Operation 148 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_3_addr, align 1" [./layer.h:101]   --->   Operation 148 'store' <Predicate = (or_ln94_3)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_11 : Operation 149 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4"   --->   Operation 149 'br' <Predicate = (or_ln94_3)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 7.77>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%zeros_added_2_3 = phi i32 [ %add_ln97_3, %4 ], [ %zeros_added_2_2, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3 ]" [./layer.h:97]   --->   Operation 150 'phi' 'zeros_added_2_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 9)" [./layer.h:91]   --->   Operation 151 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%trunc_ln1503_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_3, i32 1, i32 15)" [./layer.h:92]   --->   Operation 152 'partselect' 'trunc_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%sext_ln1503_4 = sext i15 %trunc_ln1503_3 to i16" [./layer.h:92]   --->   Operation 153 'sext' 'sext_ln1503_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 1)" [./layer.h:92]   --->   Operation 154 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%xor_ln68_12 = xor i1 %tmp_139, %tmp_144" [./layer.h:92]   --->   Operation 155 'xor' 'xor_ln68_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%xor_ln68_13 = xor i1 %tmp_141, %tmp_145" [./layer.h:92]   --->   Operation 156 'xor' 'xor_ln68_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%xor_ln68_14 = xor i1 %xor_ln68_13, %xor_ln68_12" [./layer.h:92]   --->   Operation 157 'xor' 'xor_ln68_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_4)   --->   "%shl_ln68_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_14, i15 0)" [./layer.h:92]   --->   Operation 158 'bitconcatenate' 'shl_ln68_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_4 = or i16 %shl_ln68_4, %sext_ln1503_4" [./layer.h:92]   --->   Operation 159 'or' 'or_ln68_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (2.47ns)   --->   "%icmp_ln94_4 = icmp slt i32 %zeros_added_2_3, %p_Val2_6" [./layer.h:94]   --->   Operation 160 'icmp' 'icmp_ln94_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_4)   --->   "%xor_ln94_20 = xor i1 %icmp_ln94_4, true" [./layer.h:94]   --->   Operation 161 'xor' 'xor_ln94_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_4)   --->   "%xor_ln94_4 = xor i1 %tmp_146, true" [./layer.h:94]   --->   Operation 162 'xor' 'xor_ln94_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_4 = or i1 %xor_ln94_20, %xor_ln94_4" [./layer.h:94]   --->   Operation 163 'or' 'or_ln94_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%matrix_4_addr = getelementptr [100 x i1]* %matrix_4, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 164 'getelementptr' 'matrix_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %or_ln94_4, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4, label %5" [./layer.h:94]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_4_addr, align 1" [./layer.h:96]   --->   Operation 166 'store' <Predicate = (!or_ln94_4)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln97_4 = add nsw i32 %zeros_added_2_3, 1" [./layer.h:97]   --->   Operation 167 'add' 'add_ln97_4' <Predicate = (!or_ln94_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5" [./layer.h:98]   --->   Operation 168 'br' <Predicate = (!or_ln94_4)> <Delay = 1.76>
ST_12 : Operation 169 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_4_addr, align 1" [./layer.h:101]   --->   Operation 169 'store' <Predicate = (or_ln94_4)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 170 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5"   --->   Operation 170 'br' <Predicate = (or_ln94_4)> <Delay = 1.76>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zeros_added_2_4 = phi i32 [ %add_ln97_4, %5 ], [ %zeros_added_2_3, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4 ]" [./layer.h:97]   --->   Operation 171 'phi' 'zeros_added_2_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 10)" [./layer.h:91]   --->   Operation 172 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%trunc_ln1503_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_4, i32 1, i32 15)" [./layer.h:92]   --->   Operation 173 'partselect' 'trunc_ln1503_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%sext_ln1503_5 = sext i15 %trunc_ln1503_4 to i16" [./layer.h:92]   --->   Operation 174 'sext' 'sext_ln1503_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 1)" [./layer.h:92]   --->   Operation 175 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%xor_ln68_15 = xor i1 %tmp_141, %tmp_146" [./layer.h:92]   --->   Operation 176 'xor' 'xor_ln68_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%xor_ln68_16 = xor i1 %tmp_143, %tmp_147" [./layer.h:92]   --->   Operation 177 'xor' 'xor_ln68_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%xor_ln68_17 = xor i1 %xor_ln68_16, %xor_ln68_15" [./layer.h:92]   --->   Operation 178 'xor' 'xor_ln68_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_5)   --->   "%shl_ln68_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_17, i15 0)" [./layer.h:92]   --->   Operation 179 'bitconcatenate' 'shl_ln68_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_5 = or i16 %shl_ln68_5, %sext_ln1503_5" [./layer.h:92]   --->   Operation 180 'or' 'or_ln68_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (2.47ns)   --->   "%icmp_ln94_5 = icmp slt i32 %zeros_added_2_4, %p_Val2_6" [./layer.h:94]   --->   Operation 181 'icmp' 'icmp_ln94_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_5)   --->   "%xor_ln94_21 = xor i1 %icmp_ln94_5, true" [./layer.h:94]   --->   Operation 182 'xor' 'xor_ln94_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_5)   --->   "%xor_ln94_5 = xor i1 %tmp_148, true" [./layer.h:94]   --->   Operation 183 'xor' 'xor_ln94_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_5 = or i1 %xor_ln94_21, %xor_ln94_5" [./layer.h:94]   --->   Operation 184 'or' 'or_ln94_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%matrix_5_addr = getelementptr [100 x i1]* %matrix_5, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 185 'getelementptr' 'matrix_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %or_ln94_5, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5, label %6" [./layer.h:94]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_5_addr, align 1" [./layer.h:96]   --->   Operation 187 'store' <Predicate = (!or_ln94_5)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 188 [1/1] (2.55ns)   --->   "%add_ln97_5 = add nsw i32 %zeros_added_2_4, 1" [./layer.h:97]   --->   Operation 188 'add' 'add_ln97_5' <Predicate = (!or_ln94_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6" [./layer.h:98]   --->   Operation 189 'br' <Predicate = (!or_ln94_5)> <Delay = 1.76>
ST_12 : Operation 190 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_5_addr, align 1" [./layer.h:101]   --->   Operation 190 'store' <Predicate = (or_ln94_5)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_12 : Operation 191 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6"   --->   Operation 191 'br' <Predicate = (or_ln94_5)> <Delay = 1.76>
ST_12 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 11)" [./layer.h:91]   --->   Operation 192 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%trunc_ln1503_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_5, i32 1, i32 15)" [./layer.h:92]   --->   Operation 193 'partselect' 'trunc_ln1503_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%sext_ln1503_6 = sext i15 %trunc_ln1503_5 to i16" [./layer.h:92]   --->   Operation 194 'sext' 'sext_ln1503_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%xor_ln68_18 = xor i1 %tmp_143, %tmp_148" [./layer.h:92]   --->   Operation 195 'xor' 'xor_ln68_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%xor_ln68_19 = xor i1 %tmp_145, %tmp_149" [./layer.h:92]   --->   Operation 196 'xor' 'xor_ln68_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%xor_ln68_20 = xor i1 %xor_ln68_19, %xor_ln68_18" [./layer.h:92]   --->   Operation 197 'xor' 'xor_ln68_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_6)   --->   "%shl_ln68_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_20, i15 0)" [./layer.h:92]   --->   Operation 198 'bitconcatenate' 'shl_ln68_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_6 = or i16 %shl_ln68_6, %sext_ln1503_6" [./layer.h:92]   --->   Operation 199 'or' 'or_ln68_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.77>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%zeros_added_2_5 = phi i32 [ %add_ln97_5, %6 ], [ %zeros_added_2_4, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5 ]" [./layer.h:97]   --->   Operation 200 'phi' 'zeros_added_2_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 1)" [./layer.h:92]   --->   Operation 201 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (2.47ns)   --->   "%icmp_ln94_6 = icmp slt i32 %zeros_added_2_5, %p_Val2_6" [./layer.h:94]   --->   Operation 202 'icmp' 'icmp_ln94_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_6)   --->   "%xor_ln94_22 = xor i1 %icmp_ln94_6, true" [./layer.h:94]   --->   Operation 203 'xor' 'xor_ln94_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_6)   --->   "%xor_ln94_6 = xor i1 %tmp_150, true" [./layer.h:94]   --->   Operation 204 'xor' 'xor_ln94_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_6 = or i1 %xor_ln94_22, %xor_ln94_6" [./layer.h:94]   --->   Operation 205 'or' 'or_ln94_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%matrix_6_addr = getelementptr [100 x i1]* %matrix_6, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 206 'getelementptr' 'matrix_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %or_ln94_6, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6, label %7" [./layer.h:94]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_6_addr, align 1" [./layer.h:96]   --->   Operation 208 'store' <Predicate = (!or_ln94_6)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 209 [1/1] (2.55ns)   --->   "%add_ln97_6 = add nsw i32 %zeros_added_2_5, 1" [./layer.h:97]   --->   Operation 209 'add' 'add_ln97_6' <Predicate = (!or_ln94_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7" [./layer.h:98]   --->   Operation 210 'br' <Predicate = (!or_ln94_6)> <Delay = 1.76>
ST_13 : Operation 211 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_6_addr, align 1" [./layer.h:101]   --->   Operation 211 'store' <Predicate = (or_ln94_6)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 212 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7"   --->   Operation 212 'br' <Predicate = (or_ln94_6)> <Delay = 1.76>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zeros_added_2_6 = phi i32 [ %add_ln97_6, %7 ], [ %zeros_added_2_5, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6 ]" [./layer.h:97]   --->   Operation 213 'phi' 'zeros_added_2_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 8)" [./layer.h:91]   --->   Operation 214 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 9)" [./layer.h:91]   --->   Operation 215 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 11)" [./layer.h:91]   --->   Operation 216 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%trunc_ln1503_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_6, i32 1, i32 15)" [./layer.h:92]   --->   Operation 217 'partselect' 'trunc_ln1503_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%sext_ln1503_7 = sext i15 %trunc_ln1503_6 to i16" [./layer.h:92]   --->   Operation 218 'sext' 'sext_ln1503_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 1)" [./layer.h:92]   --->   Operation 219 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%xor_ln68_21 = xor i1 %tmp_151, %tmp_150" [./layer.h:92]   --->   Operation 220 'xor' 'xor_ln68_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%xor_ln68_22 = xor i1 %tmp_152, %tmp_153" [./layer.h:92]   --->   Operation 221 'xor' 'xor_ln68_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%xor_ln68_23 = xor i1 %xor_ln68_22, %xor_ln68_21" [./layer.h:92]   --->   Operation 222 'xor' 'xor_ln68_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_7)   --->   "%shl_ln68_7 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_23, i15 0)" [./layer.h:92]   --->   Operation 223 'bitconcatenate' 'shl_ln68_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_7 = or i16 %shl_ln68_7, %sext_ln1503_7" [./layer.h:92]   --->   Operation 224 'or' 'or_ln68_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (2.47ns)   --->   "%icmp_ln94_7 = icmp slt i32 %zeros_added_2_6, %p_Val2_6" [./layer.h:94]   --->   Operation 225 'icmp' 'icmp_ln94_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_7)   --->   "%xor_ln94_23 = xor i1 %icmp_ln94_7, true" [./layer.h:94]   --->   Operation 226 'xor' 'xor_ln94_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_7)   --->   "%xor_ln94_7 = xor i1 %tmp_154, true" [./layer.h:94]   --->   Operation 227 'xor' 'xor_ln94_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_7 = or i1 %xor_ln94_23, %xor_ln94_7" [./layer.h:94]   --->   Operation 228 'or' 'or_ln94_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%matrix_7_addr = getelementptr [100 x i1]* %matrix_7, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 229 'getelementptr' 'matrix_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %or_ln94_7, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7, label %8" [./layer.h:94]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_7_addr, align 1" [./layer.h:96]   --->   Operation 231 'store' <Predicate = (!or_ln94_7)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 232 [1/1] (2.55ns)   --->   "%add_ln97_7 = add nsw i32 %zeros_added_2_6, 1" [./layer.h:97]   --->   Operation 232 'add' 'add_ln97_7' <Predicate = (!or_ln94_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8" [./layer.h:98]   --->   Operation 233 'br' <Predicate = (!or_ln94_7)> <Delay = 1.76>
ST_13 : Operation 234 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_7_addr, align 1" [./layer.h:101]   --->   Operation 234 'store' <Predicate = (or_ln94_7)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_13 : Operation 235 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8"   --->   Operation 235 'br' <Predicate = (or_ln94_7)> <Delay = 1.76>
ST_13 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 8)" [./layer.h:91]   --->   Operation 236 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 9)" [./layer.h:91]   --->   Operation 237 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 11)" [./layer.h:91]   --->   Operation 238 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%trunc_ln1503_7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_7, i32 1, i32 15)" [./layer.h:92]   --->   Operation 239 'partselect' 'trunc_ln1503_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%sext_ln1503_8 = sext i15 %trunc_ln1503_7 to i16" [./layer.h:92]   --->   Operation 240 'sext' 'sext_ln1503_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%xor_ln68_24 = xor i1 %tmp_155, %tmp_154" [./layer.h:92]   --->   Operation 241 'xor' 'xor_ln68_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%xor_ln68_25 = xor i1 %tmp_156, %tmp_157" [./layer.h:92]   --->   Operation 242 'xor' 'xor_ln68_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%xor_ln68_26 = xor i1 %xor_ln68_25, %xor_ln68_24" [./layer.h:92]   --->   Operation 243 'xor' 'xor_ln68_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_8)   --->   "%shl_ln68_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_26, i15 0)" [./layer.h:92]   --->   Operation 244 'bitconcatenate' 'shl_ln68_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_8 = or i16 %shl_ln68_8, %sext_ln1503_8" [./layer.h:92]   --->   Operation 245 'or' 'or_ln68_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.77>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%zeros_added_2_7 = phi i32 [ %add_ln97_7, %8 ], [ %zeros_added_2_6, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7 ]" [./layer.h:97]   --->   Operation 246 'phi' 'zeros_added_2_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 1)" [./layer.h:92]   --->   Operation 247 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (2.47ns)   --->   "%icmp_ln94_8 = icmp slt i32 %zeros_added_2_7, %p_Val2_6" [./layer.h:94]   --->   Operation 248 'icmp' 'icmp_ln94_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_8)   --->   "%xor_ln94_24 = xor i1 %icmp_ln94_8, true" [./layer.h:94]   --->   Operation 249 'xor' 'xor_ln94_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_8)   --->   "%xor_ln94_8 = xor i1 %tmp_158, true" [./layer.h:94]   --->   Operation 250 'xor' 'xor_ln94_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_8 = or i1 %xor_ln94_24, %xor_ln94_8" [./layer.h:94]   --->   Operation 251 'or' 'or_ln94_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%matrix_8_addr = getelementptr [100 x i1]* %matrix_8, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 252 'getelementptr' 'matrix_8_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %or_ln94_8, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8, label %9" [./layer.h:94]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_8_addr, align 1" [./layer.h:96]   --->   Operation 254 'store' <Predicate = (!or_ln94_8)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 255 [1/1] (2.55ns)   --->   "%add_ln97_8 = add nsw i32 %zeros_added_2_7, 1" [./layer.h:97]   --->   Operation 255 'add' 'add_ln97_8' <Predicate = (!or_ln94_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9" [./layer.h:98]   --->   Operation 256 'br' <Predicate = (!or_ln94_8)> <Delay = 1.76>
ST_14 : Operation 257 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_8_addr, align 1" [./layer.h:101]   --->   Operation 257 'store' <Predicate = (or_ln94_8)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 258 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9"   --->   Operation 258 'br' <Predicate = (or_ln94_8)> <Delay = 1.76>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%zeros_added_2_8 = phi i32 [ %add_ln97_8, %9 ], [ %zeros_added_2_7, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8 ]" [./layer.h:97]   --->   Operation 259 'phi' 'zeros_added_2_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 8)" [./layer.h:91]   --->   Operation 260 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 9)" [./layer.h:91]   --->   Operation 261 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 11)" [./layer.h:91]   --->   Operation 262 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%trunc_ln1503_8 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_8, i32 1, i32 15)" [./layer.h:92]   --->   Operation 263 'partselect' 'trunc_ln1503_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%sext_ln1503_9 = sext i15 %trunc_ln1503_8 to i16" [./layer.h:92]   --->   Operation 264 'sext' 'sext_ln1503_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 1)" [./layer.h:92]   --->   Operation 265 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%xor_ln68_27 = xor i1 %tmp_159, %tmp_158" [./layer.h:92]   --->   Operation 266 'xor' 'xor_ln68_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%xor_ln68_28 = xor i1 %tmp_160, %tmp_161" [./layer.h:92]   --->   Operation 267 'xor' 'xor_ln68_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%xor_ln68_29 = xor i1 %xor_ln68_28, %xor_ln68_27" [./layer.h:92]   --->   Operation 268 'xor' 'xor_ln68_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_9)   --->   "%shl_ln68_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_29, i15 0)" [./layer.h:92]   --->   Operation 269 'bitconcatenate' 'shl_ln68_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_9 = or i16 %shl_ln68_9, %sext_ln1503_9" [./layer.h:92]   --->   Operation 270 'or' 'or_ln68_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (2.47ns)   --->   "%icmp_ln94_9 = icmp slt i32 %zeros_added_2_8, %p_Val2_6" [./layer.h:94]   --->   Operation 271 'icmp' 'icmp_ln94_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_9)   --->   "%xor_ln94_25 = xor i1 %icmp_ln94_9, true" [./layer.h:94]   --->   Operation 272 'xor' 'xor_ln94_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_9)   --->   "%xor_ln94_9 = xor i1 %tmp_162, true" [./layer.h:94]   --->   Operation 273 'xor' 'xor_ln94_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_9 = or i1 %xor_ln94_25, %xor_ln94_9" [./layer.h:94]   --->   Operation 274 'or' 'or_ln94_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%matrix_9_addr = getelementptr [100 x i1]* %matrix_9, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 275 'getelementptr' 'matrix_9_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %or_ln94_9, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9, label %10" [./layer.h:94]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_9_addr, align 1" [./layer.h:96]   --->   Operation 277 'store' <Predicate = (!or_ln94_9)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 278 [1/1] (2.55ns)   --->   "%add_ln97_9 = add nsw i32 %zeros_added_2_8, 1" [./layer.h:97]   --->   Operation 278 'add' 'add_ln97_9' <Predicate = (!or_ln94_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10" [./layer.h:98]   --->   Operation 279 'br' <Predicate = (!or_ln94_9)> <Delay = 1.76>
ST_14 : Operation 280 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_9_addr, align 1" [./layer.h:101]   --->   Operation 280 'store' <Predicate = (or_ln94_9)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_14 : Operation 281 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10"   --->   Operation 281 'br' <Predicate = (or_ln94_9)> <Delay = 1.76>
ST_14 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 8)" [./layer.h:91]   --->   Operation 282 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 9)" [./layer.h:91]   --->   Operation 283 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 11)" [./layer.h:91]   --->   Operation 284 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%trunc_ln1503_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_9, i32 1, i32 15)" [./layer.h:92]   --->   Operation 285 'partselect' 'trunc_ln1503_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%sext_ln1503_10 = sext i15 %trunc_ln1503_9 to i16" [./layer.h:92]   --->   Operation 286 'sext' 'sext_ln1503_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 1)" [./layer.h:92]   --->   Operation 287 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%xor_ln68_30 = xor i1 %tmp_163, %tmp_162" [./layer.h:92]   --->   Operation 288 'xor' 'xor_ln68_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%xor_ln68_31 = xor i1 %tmp_164, %tmp_165" [./layer.h:92]   --->   Operation 289 'xor' 'xor_ln68_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%xor_ln68_32 = xor i1 %xor_ln68_31, %xor_ln68_30" [./layer.h:92]   --->   Operation 290 'xor' 'xor_ln68_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_10)   --->   "%shl_ln68_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_32, i15 0)" [./layer.h:92]   --->   Operation 291 'bitconcatenate' 'shl_ln68_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_10 = or i16 %shl_ln68_s, %sext_ln1503_10" [./layer.h:92]   --->   Operation 292 'or' 'or_ln68_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.77>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%zeros_added_2_9 = phi i32 [ %add_ln97_9, %10 ], [ %zeros_added_2_8, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9 ]" [./layer.h:97]   --->   Operation 293 'phi' 'zeros_added_2_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (2.47ns)   --->   "%icmp_ln94_10 = icmp slt i32 %zeros_added_2_9, %p_Val2_6" [./layer.h:94]   --->   Operation 294 'icmp' 'icmp_ln94_10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_10)   --->   "%xor_ln94_26 = xor i1 %icmp_ln94_10, true" [./layer.h:94]   --->   Operation 295 'xor' 'xor_ln94_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_10)   --->   "%xor_ln94_10 = xor i1 %tmp_166, true" [./layer.h:94]   --->   Operation 296 'xor' 'xor_ln94_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_10 = or i1 %xor_ln94_26, %xor_ln94_10" [./layer.h:94]   --->   Operation 297 'or' 'or_ln94_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%matrix_10_addr = getelementptr [100 x i1]* %matrix_10, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 298 'getelementptr' 'matrix_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %or_ln94_10, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10, label %11" [./layer.h:94]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_10_addr, align 1" [./layer.h:96]   --->   Operation 300 'store' <Predicate = (!or_ln94_10)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 301 [1/1] (2.55ns)   --->   "%add_ln97_10 = add nsw i32 %zeros_added_2_9, 1" [./layer.h:97]   --->   Operation 301 'add' 'add_ln97_10' <Predicate = (!or_ln94_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11" [./layer.h:98]   --->   Operation 302 'br' <Predicate = (!or_ln94_10)> <Delay = 1.76>
ST_15 : Operation 303 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_10_addr, align 1" [./layer.h:101]   --->   Operation 303 'store' <Predicate = (or_ln94_10)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 304 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11"   --->   Operation 304 'br' <Predicate = (or_ln94_10)> <Delay = 1.76>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%zeros_added_2_10 = phi i32 [ %add_ln97_10, %11 ], [ %zeros_added_2_9, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10 ]" [./layer.h:97]   --->   Operation 305 'phi' 'zeros_added_2_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 8)" [./layer.h:91]   --->   Operation 306 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 9)" [./layer.h:91]   --->   Operation 307 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 11)" [./layer.h:91]   --->   Operation 308 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%trunc_ln1503_10 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_10, i32 1, i32 15)" [./layer.h:92]   --->   Operation 309 'partselect' 'trunc_ln1503_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%sext_ln1503_11 = sext i15 %trunc_ln1503_10 to i16" [./layer.h:92]   --->   Operation 310 'sext' 'sext_ln1503_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 1)" [./layer.h:92]   --->   Operation 311 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%xor_ln68_33 = xor i1 %tmp_167, %tmp_166" [./layer.h:92]   --->   Operation 312 'xor' 'xor_ln68_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%xor_ln68_34 = xor i1 %tmp_168, %tmp_169" [./layer.h:92]   --->   Operation 313 'xor' 'xor_ln68_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%xor_ln68_35 = xor i1 %xor_ln68_34, %xor_ln68_33" [./layer.h:92]   --->   Operation 314 'xor' 'xor_ln68_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_11)   --->   "%shl_ln68_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_35, i15 0)" [./layer.h:92]   --->   Operation 315 'bitconcatenate' 'shl_ln68_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_11 = or i16 %shl_ln68_10, %sext_ln1503_11" [./layer.h:92]   --->   Operation 316 'or' 'or_ln68_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [1/1] (2.47ns)   --->   "%icmp_ln94_11 = icmp slt i32 %zeros_added_2_10, %p_Val2_6" [./layer.h:94]   --->   Operation 317 'icmp' 'icmp_ln94_11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_11)   --->   "%xor_ln94_27 = xor i1 %icmp_ln94_11, true" [./layer.h:94]   --->   Operation 318 'xor' 'xor_ln94_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_11)   --->   "%xor_ln94_11 = xor i1 %tmp_170, true" [./layer.h:94]   --->   Operation 319 'xor' 'xor_ln94_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 320 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_11 = or i1 %xor_ln94_27, %xor_ln94_11" [./layer.h:94]   --->   Operation 320 'or' 'or_ln94_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%matrix_11_addr = getelementptr [100 x i1]* %matrix_11, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 321 'getelementptr' 'matrix_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %or_ln94_11, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11, label %12" [./layer.h:94]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_11_addr, align 1" [./layer.h:96]   --->   Operation 323 'store' <Predicate = (!or_ln94_11)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 324 [1/1] (2.55ns)   --->   "%add_ln97_11 = add nsw i32 %zeros_added_2_10, 1" [./layer.h:97]   --->   Operation 324 'add' 'add_ln97_11' <Predicate = (!or_ln94_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 325 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12" [./layer.h:98]   --->   Operation 325 'br' <Predicate = (!or_ln94_11)> <Delay = 1.76>
ST_15 : Operation 326 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_11_addr, align 1" [./layer.h:101]   --->   Operation 326 'store' <Predicate = (or_ln94_11)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_15 : Operation 327 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12"   --->   Operation 327 'br' <Predicate = (or_ln94_11)> <Delay = 1.76>
ST_15 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 8)" [./layer.h:91]   --->   Operation 328 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 9)" [./layer.h:91]   --->   Operation 329 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 11)" [./layer.h:91]   --->   Operation 330 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%trunc_ln1503_11 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_11, i32 1, i32 15)" [./layer.h:92]   --->   Operation 331 'partselect' 'trunc_ln1503_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%sext_ln1503_12 = sext i15 %trunc_ln1503_11 to i16" [./layer.h:92]   --->   Operation 332 'sext' 'sext_ln1503_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 1)" [./layer.h:92]   --->   Operation 333 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%xor_ln68_36 = xor i1 %tmp_171, %tmp_170" [./layer.h:92]   --->   Operation 334 'xor' 'xor_ln68_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%xor_ln68_37 = xor i1 %tmp_172, %tmp_173" [./layer.h:92]   --->   Operation 335 'xor' 'xor_ln68_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%xor_ln68_38 = xor i1 %xor_ln68_37, %xor_ln68_36" [./layer.h:92]   --->   Operation 336 'xor' 'xor_ln68_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_12)   --->   "%shl_ln68_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_38, i15 0)" [./layer.h:92]   --->   Operation 337 'bitconcatenate' 'shl_ln68_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_12 = or i16 %shl_ln68_11, %sext_ln1503_12" [./layer.h:92]   --->   Operation 338 'or' 'or_ln68_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.77>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%zeros_added_2_11 = phi i32 [ %add_ln97_11, %12 ], [ %zeros_added_2_10, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11 ]" [./layer.h:97]   --->   Operation 339 'phi' 'zeros_added_2_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (2.47ns)   --->   "%icmp_ln94_12 = icmp slt i32 %zeros_added_2_11, %p_Val2_6" [./layer.h:94]   --->   Operation 340 'icmp' 'icmp_ln94_12' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_12)   --->   "%xor_ln94_28 = xor i1 %icmp_ln94_12, true" [./layer.h:94]   --->   Operation 341 'xor' 'xor_ln94_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_12)   --->   "%xor_ln94_12 = xor i1 %tmp_174, true" [./layer.h:94]   --->   Operation 342 'xor' 'xor_ln94_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_12 = or i1 %xor_ln94_28, %xor_ln94_12" [./layer.h:94]   --->   Operation 343 'or' 'or_ln94_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%matrix_12_addr = getelementptr [100 x i1]* %matrix_12, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 344 'getelementptr' 'matrix_12_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "br i1 %or_ln94_12, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12, label %13" [./layer.h:94]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_12_addr, align 1" [./layer.h:96]   --->   Operation 346 'store' <Predicate = (!or_ln94_12)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 347 [1/1] (2.55ns)   --->   "%add_ln97_12 = add nsw i32 %zeros_added_2_11, 1" [./layer.h:97]   --->   Operation 347 'add' 'add_ln97_12' <Predicate = (!or_ln94_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 348 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13" [./layer.h:98]   --->   Operation 348 'br' <Predicate = (!or_ln94_12)> <Delay = 1.76>
ST_16 : Operation 349 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_12_addr, align 1" [./layer.h:101]   --->   Operation 349 'store' <Predicate = (or_ln94_12)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 350 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13"   --->   Operation 350 'br' <Predicate = (or_ln94_12)> <Delay = 1.76>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%zeros_added_2_12 = phi i32 [ %add_ln97_12, %13 ], [ %zeros_added_2_11, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12 ]" [./layer.h:97]   --->   Operation 351 'phi' 'zeros_added_2_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 8)" [./layer.h:91]   --->   Operation 352 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 9)" [./layer.h:91]   --->   Operation 353 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 11)" [./layer.h:91]   --->   Operation 354 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%trunc_ln1503_12 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_12, i32 1, i32 15)" [./layer.h:92]   --->   Operation 355 'partselect' 'trunc_ln1503_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%sext_ln1503_13 = sext i15 %trunc_ln1503_12 to i16" [./layer.h:92]   --->   Operation 356 'sext' 'sext_ln1503_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 1)" [./layer.h:92]   --->   Operation 357 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%xor_ln68_39 = xor i1 %tmp_175, %tmp_174" [./layer.h:92]   --->   Operation 358 'xor' 'xor_ln68_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%xor_ln68_40 = xor i1 %tmp_176, %tmp_177" [./layer.h:92]   --->   Operation 359 'xor' 'xor_ln68_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%xor_ln68_41 = xor i1 %xor_ln68_40, %xor_ln68_39" [./layer.h:92]   --->   Operation 360 'xor' 'xor_ln68_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_13)   --->   "%shl_ln68_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_41, i15 0)" [./layer.h:92]   --->   Operation 361 'bitconcatenate' 'shl_ln68_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_13 = or i16 %shl_ln68_12, %sext_ln1503_13" [./layer.h:92]   --->   Operation 362 'or' 'or_ln68_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [1/1] (2.47ns)   --->   "%icmp_ln94_13 = icmp slt i32 %zeros_added_2_12, %p_Val2_6" [./layer.h:94]   --->   Operation 363 'icmp' 'icmp_ln94_13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_13)   --->   "%xor_ln94_29 = xor i1 %icmp_ln94_13, true" [./layer.h:94]   --->   Operation 364 'xor' 'xor_ln94_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_13)   --->   "%xor_ln94_13 = xor i1 %tmp_178, true" [./layer.h:94]   --->   Operation 365 'xor' 'xor_ln94_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_13 = or i1 %xor_ln94_29, %xor_ln94_13" [./layer.h:94]   --->   Operation 366 'or' 'or_ln94_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%matrix_13_addr = getelementptr [100 x i1]* %matrix_13, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 367 'getelementptr' 'matrix_13_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "br i1 %or_ln94_13, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13, label %14" [./layer.h:94]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_13_addr, align 1" [./layer.h:96]   --->   Operation 369 'store' <Predicate = (!or_ln94_13)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 370 [1/1] (2.55ns)   --->   "%add_ln97_13 = add nsw i32 %zeros_added_2_12, 1" [./layer.h:97]   --->   Operation 370 'add' 'add_ln97_13' <Predicate = (!or_ln94_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14" [./layer.h:98]   --->   Operation 371 'br' <Predicate = (!or_ln94_13)> <Delay = 1.76>
ST_16 : Operation 372 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_13_addr, align 1" [./layer.h:101]   --->   Operation 372 'store' <Predicate = (or_ln94_13)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_16 : Operation 373 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14"   --->   Operation 373 'br' <Predicate = (or_ln94_13)> <Delay = 1.76>
ST_16 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 8)" [./layer.h:91]   --->   Operation 374 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 9)" [./layer.h:91]   --->   Operation 375 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 11)" [./layer.h:91]   --->   Operation 376 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%trunc_ln1503_13 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_13, i32 1, i32 15)" [./layer.h:92]   --->   Operation 377 'partselect' 'trunc_ln1503_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%sext_ln1503_14 = sext i15 %trunc_ln1503_13 to i16" [./layer.h:92]   --->   Operation 378 'sext' 'sext_ln1503_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 1)" [./layer.h:92]   --->   Operation 379 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%xor_ln68_42 = xor i1 %tmp_179, %tmp_178" [./layer.h:92]   --->   Operation 380 'xor' 'xor_ln68_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%xor_ln68_43 = xor i1 %tmp_180, %tmp_181" [./layer.h:92]   --->   Operation 381 'xor' 'xor_ln68_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%xor_ln68_44 = xor i1 %xor_ln68_43, %xor_ln68_42" [./layer.h:92]   --->   Operation 382 'xor' 'xor_ln68_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_14)   --->   "%shl_ln68_13 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_44, i15 0)" [./layer.h:92]   --->   Operation 383 'bitconcatenate' 'shl_ln68_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_14 = or i16 %shl_ln68_13, %sext_ln1503_14" [./layer.h:92]   --->   Operation 384 'or' 'or_ln68_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.64>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%zeros_added_2_13 = phi i32 [ %add_ln97_13, %14 ], [ %zeros_added_2_12, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13 ]" [./layer.h:97]   --->   Operation 385 'phi' 'zeros_added_2_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (2.47ns)   --->   "%icmp_ln94_14 = icmp slt i32 %zeros_added_2_13, %p_Val2_6" [./layer.h:94]   --->   Operation 386 'icmp' 'icmp_ln94_14' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_14)   --->   "%xor_ln94_30 = xor i1 %icmp_ln94_14, true" [./layer.h:94]   --->   Operation 387 'xor' 'xor_ln94_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_14)   --->   "%xor_ln94_14 = xor i1 %tmp_182, true" [./layer.h:94]   --->   Operation 388 'xor' 'xor_ln94_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_14 = or i1 %xor_ln94_30, %xor_ln94_14" [./layer.h:94]   --->   Operation 389 'or' 'or_ln94_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%matrix_14_addr = getelementptr [100 x i1]* %matrix_14, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 390 'getelementptr' 'matrix_14_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "br i1 %or_ln94_14, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14, label %15" [./layer.h:94]   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_14_addr, align 1" [./layer.h:96]   --->   Operation 392 'store' <Predicate = (!or_ln94_14)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 393 [1/1] (2.55ns)   --->   "%add_ln97_14 = add nsw i32 %zeros_added_2_13, 1" [./layer.h:97]   --->   Operation 393 'add' 'add_ln97_14' <Predicate = (!or_ln94_14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 394 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15" [./layer.h:98]   --->   Operation 394 'br' <Predicate = (!or_ln94_14)> <Delay = 1.76>
ST_17 : Operation 395 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_14_addr, align 1" [./layer.h:101]   --->   Operation 395 'store' <Predicate = (or_ln94_14)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 396 [1/1] (1.76ns)   --->   "br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15"   --->   Operation 396 'br' <Predicate = (or_ln94_14)> <Delay = 1.76>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "%zeros_added_2_14 = phi i32 [ %add_ln97_14, %15 ], [ %zeros_added_2_13, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14 ]" [./layer.h:97]   --->   Operation 397 'phi' 'zeros_added_2_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 8)" [./layer.h:91]   --->   Operation 398 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 9)" [./layer.h:91]   --->   Operation 399 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 11)" [./layer.h:91]   --->   Operation 400 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%trunc_ln1503_14 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_14, i32 1, i32 15)" [./layer.h:92]   --->   Operation 401 'partselect' 'trunc_ln1503_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%sext_ln1503_15 = sext i15 %trunc_ln1503_14 to i16" [./layer.h:92]   --->   Operation 402 'sext' 'sext_ln1503_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_15)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 1)" [./layer.h:92]   --->   Operation 403 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%xor_ln68_45 = xor i1 %tmp_183, %tmp_182" [./layer.h:92]   --->   Operation 404 'xor' 'xor_ln68_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%xor_ln68_46 = xor i1 %tmp_184, %tmp_185" [./layer.h:92]   --->   Operation 405 'xor' 'xor_ln68_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%xor_ln68_47 = xor i1 %xor_ln68_46, %xor_ln68_45" [./layer.h:92]   --->   Operation 406 'xor' 'xor_ln68_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_15)   --->   "%shl_ln68_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_47, i15 0)" [./layer.h:92]   --->   Operation 407 'bitconcatenate' 'shl_ln68_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln68_15 = or i16 %shl_ln68_14, %sext_ln1503_15" [./layer.h:92]   --->   Operation 408 'or' 'or_ln68_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (2.47ns)   --->   "%icmp_ln94_15 = icmp slt i32 %zeros_added_2_14, %p_Val2_6" [./layer.h:94]   --->   Operation 409 'icmp' 'icmp_ln94_15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_15)   --->   "%xor_ln94_31 = xor i1 %icmp_ln94_15, true" [./layer.h:94]   --->   Operation 410 'xor' 'xor_ln94_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_15)   --->   "%xor_ln94_15 = xor i1 %tmp_186, true" [./layer.h:94]   --->   Operation 411 'xor' 'xor_ln94_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 412 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln94_15 = or i1 %xor_ln94_31, %xor_ln94_15" [./layer.h:94]   --->   Operation 412 'or' 'or_ln94_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%matrix_15_addr = getelementptr [100 x i1]* %matrix_15, i64 0, i64 %zext_ln96" [./layer.h:101]   --->   Operation 413 'getelementptr' 'matrix_15_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %or_ln94_15, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15, label %16" [./layer.h:94]   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 415 [1/1] (2.30ns)   --->   "store i1 false, i1* %matrix_15_addr, align 1" [./layer.h:96]   --->   Operation 415 'store' <Predicate = (!or_ln94_15)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 416 [1/1] (2.55ns)   --->   "%add_ln97_15 = add nsw i32 %zeros_added_2_14, 1" [./layer.h:97]   --->   Operation 416 'add' 'add_ln97_15' <Predicate = (!or_ln94_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 417 [1/1] (1.76ns)   --->   "br label %.backedge.backedge" [./layer.h:98]   --->   Operation 417 'br' <Predicate = (!or_ln94_15)> <Delay = 1.76>
ST_17 : Operation 418 [1/1] (2.30ns)   --->   "store i1 true, i1* %matrix_15_addr, align 1" [./layer.h:101]   --->   Operation 418 'store' <Predicate = (or_ln94_15)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_17 : Operation 419 [1/1] (1.76ns)   --->   "br label %.backedge.backedge"   --->   Operation 419 'br' <Predicate = (or_ln94_15)> <Delay = 1.76>
ST_17 : Operation 420 [1/1] (0.00ns)   --->   "%zeros_added_0_be = phi i32 [ %add_ln97_15, %16 ], [ %zeros_added_2_14, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15 ]" [./layer.h:97]   --->   Operation 420 'phi' 'zeros_added_0_be' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 421 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.7ns
The critical path consists of the following:
	wire read on port 'zero_percentage' (./layer.h:77) [20]  (0 ns)
	'fmul' operation ('tmp', ./layer.h:79) [21]  (5.7 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', ./layer.h:79) [21]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', ./layer.h:79) [21]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', ./layer.h:79) [21]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', ./layer.h:79) [22]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', ./layer.h:79) [22]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', ./layer.h:79) [22]  (5.7 ns)

 <State 8>: 8.58ns
The critical path consists of the following:
	'fmul' operation ('x', ./layer.h:79) [22]  (5.7 ns)
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79) [30]  (1.92 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79) [34]  (0.968 ns)

 <State 9>: 7.67ns
The critical path consists of the following:
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79) [38]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79) [43]  (4.42 ns)
	'sub' operation ('result.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79) [44]  (2.55 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->./layer.h:79) [45]  (0.698 ns)

 <State 10>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [50]  (0 ns)
	'add' operation ('add_ln97', ./layer.h:97) [79]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [85]  (1.77 ns)
	'phi' operation ('zeros_added_2_0', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [85]  (0 ns)
	'icmp' operation ('icmp_ln94_1', ./layer.h:94) [96]  (2.47 ns)
	'xor' operation ('xor_ln94_17', ./layer.h:94) [97]  (0 ns)
	'or' operation ('or_ln94_1', ./layer.h:94) [99]  (0.978 ns)

 <State 11>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_1', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [110]  (0 ns)
	'add' operation ('add_ln97_2', ./layer.h:97) [128]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_2', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [134]  (1.77 ns)
	'phi' operation ('zeros_added_2_2', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [134]  (0 ns)
	'icmp' operation ('icmp_ln94_3', ./layer.h:94) [144]  (2.47 ns)
	'xor' operation ('xor_ln94_19', ./layer.h:94) [145]  (0 ns)
	'or' operation ('or_ln94_3', ./layer.h:94) [147]  (0.978 ns)

 <State 12>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_3', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [158]  (0 ns)
	'add' operation ('add_ln97_4', ./layer.h:97) [176]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_4', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [182]  (1.77 ns)
	'phi' operation ('zeros_added_2_4', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [182]  (0 ns)
	'icmp' operation ('icmp_ln94_5', ./layer.h:94) [192]  (2.47 ns)
	'xor' operation ('xor_ln94_21', ./layer.h:94) [193]  (0 ns)
	'or' operation ('or_ln94_5', ./layer.h:94) [195]  (0.978 ns)

 <State 13>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_5', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [206]  (0 ns)
	'add' operation ('add_ln97_6', ./layer.h:97) [224]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_6', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [230]  (1.77 ns)
	'phi' operation ('zeros_added_2_6', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [230]  (0 ns)
	'icmp' operation ('icmp_ln94_7', ./layer.h:94) [242]  (2.47 ns)
	'xor' operation ('xor_ln94_23', ./layer.h:94) [243]  (0 ns)
	'or' operation ('or_ln94_7', ./layer.h:94) [245]  (0.978 ns)

 <State 14>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_7', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [256]  (0 ns)
	'add' operation ('add_ln97_8', ./layer.h:97) [276]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_8', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [282]  (1.77 ns)
	'phi' operation ('zeros_added_2_8', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [282]  (0 ns)
	'icmp' operation ('icmp_ln94_9', ./layer.h:94) [294]  (2.47 ns)
	'xor' operation ('xor_ln94_25', ./layer.h:94) [295]  (0 ns)
	'or' operation ('or_ln94_9', ./layer.h:94) [297]  (0.978 ns)

 <State 15>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_9', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [308]  (0 ns)
	'add' operation ('add_ln97_10', ./layer.h:97) [328]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_10', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [334]  (1.77 ns)
	'phi' operation ('zeros_added_2_10', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [334]  (0 ns)
	'icmp' operation ('icmp_ln94_11', ./layer.h:94) [346]  (2.47 ns)
	'xor' operation ('xor_ln94_27', ./layer.h:94) [347]  (0 ns)
	'or' operation ('or_ln94_11', ./layer.h:94) [349]  (0.978 ns)

 <State 16>: 7.77ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_11', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [360]  (0 ns)
	'add' operation ('add_ln97_12', ./layer.h:97) [380]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_12', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [386]  (1.77 ns)
	'phi' operation ('zeros_added_2_12', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [386]  (0 ns)
	'icmp' operation ('icmp_ln94_13', ./layer.h:94) [398]  (2.47 ns)
	'xor' operation ('xor_ln94_29', ./layer.h:94) [399]  (0 ns)
	'or' operation ('or_ln94_13', ./layer.h:94) [401]  (0.978 ns)

 <State 17>: 8.64ns
The critical path consists of the following:
	'phi' operation ('zeros_added_2_13', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [412]  (0 ns)
	'add' operation ('add_ln97_14', ./layer.h:97) [432]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_2_14', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [438]  (1.77 ns)
	'phi' operation ('zeros_added_2_14', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [438]  (0 ns)
	'add' operation ('add_ln97_15', ./layer.h:97) [458]  (2.55 ns)
	multiplexor before 'phi' operation ('zeros_added_0_be', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [464]  (1.77 ns)
	'phi' operation ('zeros_added_0_be', ./layer.h:97) with incoming values : ('add_ln97', ./layer.h:97) ('add_ln97_1', ./layer.h:97) ('add_ln97_2', ./layer.h:97) ('add_ln97_3', ./layer.h:97) ('add_ln97_4', ./layer.h:97) ('add_ln97_5', ./layer.h:97) ('add_ln97_6', ./layer.h:97) ('add_ln97_7', ./layer.h:97) ('add_ln97_8', ./layer.h:97) ('add_ln97_9', ./layer.h:97) ('add_ln97_10', ./layer.h:97) ('add_ln97_11', ./layer.h:97) ('add_ln97_12', ./layer.h:97) ('add_ln97_13', ./layer.h:97) ('add_ln97_14', ./layer.h:97) ('add_ln97_15', ./layer.h:97) [464]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
