#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56450a61eba0 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v0x56450a64b480_0 .var "clk", 0 0;
v0x56450a64b540_0 .var "read_addr", 15 0;
v0x56450a64b610_0 .net "read_data", 31 0, v0x56450a64ade0_0;  1 drivers
v0x56450a64b710_0 .var "read_enable", 0 0;
v0x56450a64b7e0_0 .var "write_addr", 15 0;
v0x56450a64b880_0 .var "write_data", 31 0;
v0x56450a64b950_0 .var "write_enable", 0 0;
S_0x56450a61ed20 .scope module, "C1" "cache" 2 11, 3 1 0, S_0x56450a61eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "read_address"
    .port_info 1 /INPUT 16 "write_address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "read_en"
    .port_info 4 /INPUT 1 "write_en"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /OUTPUT 32 "read_data"
v0x56450a5fc4a0 .array "cache", 0 1023, 511 0;
v0x56450a5d60c0_0 .net "clk", 0 0, v0x56450a64b480_0;  1 drivers
v0x56450a64a7b0_0 .var "dirty", 1023 0;
v0x56450a64a870_0 .var/i "i", 31 0;
v0x56450a64a950_0 .var "index", 9 0;
v0x56450a64aa80 .array "main_memory", 0 4095, 511 0;
v0x56450a64ab40_0 .var "main_memory_block_address", 11 0;
v0x56450a64ac20_0 .var "offset", 3 0;
v0x56450a64ad00_0 .net "read_address", 15 0, v0x56450a64b540_0;  1 drivers
v0x56450a64ade0_0 .var "read_data", 31 0;
v0x56450a64aec0_0 .net "read_en", 0 0, v0x56450a64b710_0;  1 drivers
v0x56450a64af80 .array "tag", 0 1023, 1 0;
v0x56450a64b040_0 .var "valid", 1023 0;
v0x56450a64b120_0 .net "write_address", 15 0, v0x56450a64b7e0_0;  1 drivers
v0x56450a64b200_0 .net "write_data", 31 0, v0x56450a64b880_0;  1 drivers
v0x56450a64b2e0_0 .net "write_en", 0 0, v0x56450a64b950_0;  1 drivers
E_0x56450a60b4f0 .event posedge, v0x56450a5d60c0_0;
    .scope S_0x56450a61ed20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56450a64a870_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x56450a64a870_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 512;
    %ix/getv/s 4, v0x56450a64a870_0;
    %store/vec4a v0x56450a5fc4a0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x56450a64a870_0;
    %store/vec4a v0x56450a64af80, 4, 0;
    %load/vec4 v0x56450a64a870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56450a64a870_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56450a64a870_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x56450a64a870_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 512;
    %ix/getv/s 4, v0x56450a64a870_0;
    %store/vec4a v0x56450a64aa80, 4, 0;
    %load/vec4 v0x56450a64a870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56450a64a870_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x56450a64b040_0, 0, 1024;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x56450a64a7b0_0, 0, 1024;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x56450a64ab40_0, 0, 12;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x56450a64a950_0, 0, 10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56450a64ac20_0, 0, 4;
    %vpi_call 3 35 "$display", "--------------------------------------------------------------------------------------------------" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x56450a61ed20;
T_1 ;
    %wait E_0x56450a60b4f0;
    %load/vec4 v0x56450a64ad00_0;
    %parti/s 10, 4, 4;
    %store/vec4 v0x56450a64a950_0, 0, 10;
    %load/vec4 v0x56450a64ad00_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x56450a64ac20_0, 0, 4;
    %load/vec4 v0x56450a64aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x56450a64ad00_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a64af80, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56450a64b040_0;
    %load/vec4 v0x56450a64a950_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a5fc4a0, 4;
    %load/vec4 v0x56450a64ac20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %subi 31, 0, 34;
    %part/s 32;
    %store/vec4 v0x56450a64ade0_0, 0, 32;
    %vpi_call 3 49 "$display", "read hit, value at %b_%b_%b is %d", &PV<v0x56450a64ad00_0, 14, 2>, &PV<v0x56450a64ad00_0, 4, 10>, &PV<v0x56450a64ad00_0, 0, 4>, v0x56450a64ade0_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 3 53 "$display", "read miss" {0 0 0};
    %load/vec4 v0x56450a64b040_0;
    %load/vec4 v0x56450a64a950_0;
    %part/u 1;
    %load/vec4 v0x56450a64a7b0_0;
    %load/vec4 v0x56450a64a950_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a64af80, 4;
    %load/vec4 v0x56450a64a950_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56450a64ab40_0, 0, 12;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a5fc4a0, 4;
    %load/vec4 v0x56450a64ab40_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x56450a64aa80, 4, 0;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a64af80, 4;
    %vpi_call 3 58 "$display", "dirty bit was set, writing back block %b_%b from cache index %b", S<0,vec4,u2>, v0x56450a64a950_0, v0x56450a64a950_0 {1 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 3 61 "$display", "dirty bit not set, no write back needed" {0 0 0};
T_1.5 ;
    %vpi_call 3 62 "$display", "loading block %b_%b from main memory to cache index %b and setting valid bit to 1", &PV<v0x56450a64ad00_0, 14, 2>, v0x56450a64a950_0, v0x56450a64a950_0 {0 0 0};
    %load/vec4 v0x56450a64ad00_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x56450a64a950_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56450a64ab40_0, 0, 12;
    %load/vec4 v0x56450a64ab40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x56450a64aa80, 4;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x56450a5fc4a0, 4, 0;
    %load/vec4 v0x56450a64ad00_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x56450a64af80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x56450a64a950_0;
    %store/vec4 v0x56450a64b040_0, 4, 1;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a5fc4a0, 4;
    %load/vec4 v0x56450a64ac20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %subi 31, 0, 34;
    %part/s 32;
    %store/vec4 v0x56450a64ade0_0, 0, 32;
    %vpi_call 3 68 "$display", "value at %b_%b_%b is %d", &PV<v0x56450a64ad00_0, 14, 2>, &PV<v0x56450a64ad00_0, 4, 10>, &PV<v0x56450a64ad00_0, 0, 4>, v0x56450a64ade0_0 {0 0 0};
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56450a64b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x56450a64b120_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a64af80, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56450a64b040_0;
    %load/vec4 v0x56450a64a950_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x56450a64b200_0;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56450a64ac20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %subi 31, 0, 34;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x56450a5fc4a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x56450a64a950_0;
    %store/vec4 v0x56450a64a7b0_0, 4, 1;
    %vpi_call 3 77 "$display", "write hit, value at %b_%b_%b updated to %d, dirty bit set to 1", &PV<v0x56450a64b120_0, 14, 2>, &PV<v0x56450a64b120_0, 4, 10>, &PV<v0x56450a64b120_0, 0, 4>, v0x56450a64b200_0 {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 3 81 "$display", "write miss" {0 0 0};
    %load/vec4 v0x56450a64b040_0;
    %load/vec4 v0x56450a64a950_0;
    %part/u 1;
    %load/vec4 v0x56450a64a7b0_0;
    %load/vec4 v0x56450a64a950_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a64af80, 4;
    %load/vec4 v0x56450a64a950_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56450a64ab40_0, 0, 12;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a5fc4a0, 4;
    %load/vec4 v0x56450a64ab40_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x56450a64aa80, 4, 0;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56450a64af80, 4;
    %vpi_call 3 86 "$display", "dirty bit was set, writing back block %b_%b from cache index %b", S<0,vec4,u2>, v0x56450a64a950_0, v0x56450a64a950_0 {1 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 3 89 "$display", "dirty bit not set, no write back needed" {0 0 0};
T_1.11 ;
    %vpi_call 3 90 "$display", "loading block %b_%b from main memory to cache index %b", &PV<v0x56450a64b120_0, 14, 2>, v0x56450a64a950_0, v0x56450a64a950_0 {0 0 0};
    %load/vec4 v0x56450a64ad00_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x56450a64a950_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56450a64ab40_0, 0, 12;
    %load/vec4 v0x56450a64ab40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x56450a64aa80, 4;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x56450a5fc4a0, 4, 0;
    %load/vec4 v0x56450a64b120_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x56450a64af80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x56450a64a950_0;
    %store/vec4 v0x56450a64b040_0, 4, 1;
    %load/vec4 v0x56450a64b200_0;
    %load/vec4 v0x56450a64a950_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56450a64ac20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %subi 31, 0, 34;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x56450a5fc4a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x56450a64a950_0;
    %store/vec4 v0x56450a64a7b0_0, 4, 1;
    %vpi_call 3 97 "$display", "value at %b_%b_%b updated to %d, dirty bit set to 1", &PV<v0x56450a64b120_0, 14, 2>, &PV<v0x56450a64b120_0, 4, 10>, &PV<v0x56450a64b120_0, 0, 4>, v0x56450a64b200_0 {0 0 0};
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x56450a64ade0_0, 0, 32;
    %vpi_call 3 103 "$display", "cache inactive" {0 0 0};
T_1.7 ;
T_1.1 ;
    %vpi_call 3 106 "$display", "--------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x56450a61eba0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 47115, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b950_0, 0, 1;
    %pushi/vec4 47115, 0, 16;
    %store/vec4 v0x56450a64b7e0_0, 0, 16;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x56450a64b880_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 47115, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 47115, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 47115, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b950_0, 0, 1;
    %pushi/vec4 63499, 0, 16;
    %store/vec4 v0x56450a64b7e0_0, 0, 16;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x56450a64b880_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 63499, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 14347, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b950_0, 0, 1;
    %pushi/vec4 14347, 0, 16;
    %store/vec4 v0x56450a64b7e0_0, 0, 16;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x56450a64b880_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 14347, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 47115, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %pushi/vec4 14347, 0, 16;
    %store/vec4 v0x56450a64b540_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b710_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56450a61eba0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56450a64b480_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x56450a64b480_0;
    %inv;
    %store/vec4 v0x56450a64b480_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_1.v";
    "./cache.v";
