// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "03/10/2023 22:32:34"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          cp_b_register
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module cp_b_register_vlg_vec_tst();
// constants                                           
// general purpose registers
reg BR_IN;
reg BR_OUT;
reg treg_bus0;
reg treg_bus1;
reg treg_bus2;
reg treg_bus3;
reg treg_bus4;
reg treg_bus5;
reg treg_bus6;
reg treg_bus7;
reg CLOCK;
reg RESET;
// wires                                               
wire bus0;
wire bus1;
wire bus2;
wire bus3;
wire bus4;
wire bus5;
wire bus6;
wire bus7;

// assign statements (if any)                          
assign bus0 = treg_bus0;
assign bus1 = treg_bus1;
assign bus2 = treg_bus2;
assign bus3 = treg_bus3;
assign bus4 = treg_bus4;
assign bus5 = treg_bus5;
assign bus6 = treg_bus6;
assign bus7 = treg_bus7;
cp_b_register i1 (
// port map - connection between master ports and signals/registers   
	.BR_IN(BR_IN),
	.BR_OUT(BR_OUT),
	.bus0(bus0),
	.bus1(bus1),
	.bus2(bus2),
	.bus3(bus3),
	.bus4(bus4),
	.bus5(bus5),
	.bus6(bus6),
	.bus7(bus7),
	.CLOCK(CLOCK),
	.RESET(RESET)
);
initial 
begin 
#1000000 $finish;
end 

// BR_IN
initial
begin
	BR_IN = 1'b0;
end 

// BR_OUT
initial
begin
	BR_OUT = 1'b0;
end 

// bus0
initial
begin
	treg_bus0 = 1'bZ;
end 

// bus1
initial
begin
	treg_bus1 = 1'bZ;
end 

// bus2
initial
begin
	treg_bus2 = 1'bZ;
end 

// bus3
initial
begin
	treg_bus3 = 1'bZ;
end 

// bus4
initial
begin
	treg_bus4 = 1'bZ;
end 

// bus5
initial
begin
	treg_bus5 = 1'bZ;
end 

// bus6
initial
begin
	treg_bus6 = 1'bZ;
end 

// bus7
initial
begin
	treg_bus7 = 1'bZ;
end 

// CLOCK
initial
begin
	CLOCK = 1'b0;
end 

// RESET
initial
begin
	RESET = 1'b0;
end 
endmodule

