Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 11 20:09:08 2020
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/FSM_onehot_state_msg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/FSM_onehot_state_msg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/init_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/busy_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.097        0.000                      0                46956        0.008        0.000                      0                46956        2.750        0.000                       0                 16282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.097        0.000                      0                46428        0.008        0.000                      0                46428        2.750        0.000                       0                 16282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.492        0.000                      0                  528        1.200        0.000                      0                  528  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_carry_input_r_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 1.660ns (21.808%)  route 5.952ns (78.192%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X78Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_carry_input_r_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_carry_input_r_reg[76]/Q
                         net (fo=11, routed)          1.285     4.769    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_carry_input[76]
    SLICE_X79Y42         LUT4 (Prop_lut4_I3_O)        0.152     4.921 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_199/O
                         net (fo=3, routed)           1.032     5.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_199_n_0
    SLICE_X81Y42         LUT5 (Prop_lut5_I0_O)        0.354     6.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_175/O
                         net (fo=3, routed)           1.004     7.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_175_n_0
    SLICE_X74Y42         LUT6 (Prop_lut6_I3_O)        0.326     7.637 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_77/O
                         net (fo=2, routed)           0.923     8.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_77_n_0
    SLICE_X73Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.684 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_29/O
                         net (fo=2, routed)           0.937     9.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_29_n_0
    SLICE_X66Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_7/O
                         net (fo=3, routed)           0.771    10.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_7_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I3_O)        0.124    10.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[191]_i_1/O
                         net (fo=1, routed)           0.000    10.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/o_result[191]
    SLICE_X59Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.537    10.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X59Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[191]/C
                         clock pessimism              0.115    10.831    
                         clock uncertainty           -0.125    10.706    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)        0.031    10.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[191]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_carry_input_r_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 1.660ns (21.810%)  route 5.951ns (78.190%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X78Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_carry_input_r_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_carry_input_r_reg[76]/Q
                         net (fo=11, routed)          1.285     4.769    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_carry_input[76]
    SLICE_X79Y42         LUT4 (Prop_lut4_I3_O)        0.152     4.921 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_199/O
                         net (fo=3, routed)           1.032     5.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_199_n_0
    SLICE_X81Y42         LUT5 (Prop_lut5_I0_O)        0.354     6.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_175/O
                         net (fo=3, routed)           1.004     7.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_175_n_0
    SLICE_X74Y42         LUT6 (Prop_lut6_I3_O)        0.326     7.637 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_77/O
                         net (fo=2, routed)           0.923     8.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_77_n_0
    SLICE_X73Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.684 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_29/O
                         net (fo=2, routed)           0.937     9.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_29_n_0
    SLICE_X66Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_7/O
                         net (fo=3, routed)           0.770    10.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_7_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[255]_i_3/O
                         net (fo=1, routed)           0.000    10.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/o_result[255]
    SLICE_X59Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.537    10.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X59Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[255]/C
                         clock pessimism              0.115    10.831    
                         clock uncertainty           -0.125    10.706    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)        0.032    10.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[255]
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.450ns (19.609%)  route 5.945ns (80.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 10.723 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=39, routed)          5.945    10.426    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_wdata[3]
    SLICE_X60Y28         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.544    10.724    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X60Y28         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[3]/C
                         clock pessimism              0.115    10.838    
                         clock uncertainty           -0.125    10.713    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)       -0.081    10.632    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_sum_input_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 1.495ns (20.103%)  route 5.942ns (79.897%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 10.720 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X54Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_sum_input_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     3.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_sum_input_r_reg[13]/Q
                         net (fo=11, routed)          1.081     4.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_sum_input[13]
    SLICE_X57Y43         LUT4 (Prop_lut4_I3_O)        0.154     4.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[26]_i_4/O
                         net (fo=7, routed)           1.082     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[26]_i_4_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.327     6.183 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[58]_i_15/O
                         net (fo=1, routed)           1.024     7.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[58]_i_15_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.330 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[58]_i_8/O
                         net (fo=1, routed)           0.627     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[58]_i_8_n_0
    SLICE_X68Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.081 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[58]_i_2/O
                         net (fo=3, routed)           0.800     8.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[58]_i_2_n_0
    SLICE_X68Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[218]_i_5/O
                         net (fo=3, routed)           0.998    10.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[218]_i_5_n_0
    SLICE_X67Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[154]_i_1/O
                         net (fo=1, routed)           0.331    10.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/o_result[154]
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.541    10.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[154]/C
                         clock pessimism              0.115    10.835    
                         clock uncertainty           -0.125    10.710    
    SLICE_X67Y53         FDRE (Setup_fdre_C_D)       -0.040    10.670    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[154]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/KSA_carry_input_r_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 1.722ns (22.742%)  route 5.850ns (77.258%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 10.721 - 8.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.707     3.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/clk
    SLICE_X66Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/KSA_carry_input_r_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.518     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/KSA_carry_input_r_reg[67]/Q
                         net (fo=11, routed)          1.158     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/KSA_carry_input[67]
    SLICE_X66Y83         LUT4 (Prop_lut4_I0_O)        0.150     4.827 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[255]_i_155__0/O
                         net (fo=7, routed)           0.835     5.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[255]_i_155__0_n_0
    SLICE_X64Y83         LUT5 (Prop_lut5_I4_O)        0.356     6.019 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[249]_i_81__0/O
                         net (fo=2, routed)           0.952     6.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[249]_i_81__0_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.326     7.297 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[245]_i_28__0/O
                         net (fo=2, routed)           0.810     8.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[245]_i_28__0_n_0
    SLICE_X63Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[229]_i_10__0/O
                         net (fo=2, routed)           0.646     8.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[229]_i_10__0_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[229]_i_3__0/O
                         net (fo=3, routed)           0.761     9.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[229]_i_3__0_n_0
    SLICE_X61Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r[165]_i_1__0/O
                         net (fo=1, routed)           0.688    10.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/o_result[165]
    SLICE_X65Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.542    10.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/clk
    SLICE_X65Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r_reg[165]/C
                         clock pessimism              0.264    10.985    
                         clock uncertainty           -0.125    10.860    
    SLICE_X65Y99         FDRE (Setup_fdre_C_D)       -0.067    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Z_r_reg[165]
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.450ns (19.641%)  route 5.932ns (80.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.729 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=41, routed)          5.932    10.413    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_wdata[14]
    SLICE_X60Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.549    10.729    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X60Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[14]/C
                         clock pessimism              0.115    10.843    
                         clock uncertainty           -0.125    10.718    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)       -0.067    10.651    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[14]
  -------------------------------------------------------------------
                         required time                         10.651    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.450ns (19.642%)  route 5.932ns (80.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.729 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=41, routed)          5.932    10.413    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_wdata[14]
    SLICE_X60Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.550    10.729    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X60Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[14]/C
                         clock pessimism              0.115    10.844    
                         clock uncertainty           -0.125    10.719    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)       -0.067    10.652    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[14]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 1.450ns (19.819%)  route 5.866ns (80.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 10.667 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=36, routed)          5.866    10.347    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[29]
    SLICE_X49Y35         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.488    10.667    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X49Y35         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[29]/C
                         clock pessimism              0.115    10.782    
                         clock uncertainty           -0.125    10.657    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)       -0.067    10.590    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[29]
  -------------------------------------------------------------------
                         required time                         10.590    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.450ns (19.877%)  route 5.845ns (80.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 10.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=36, routed)          5.845    10.326    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[30]
    SLICE_X51Y36         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.477    10.656    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X51Y36         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[30]/C
                         clock pessimism              0.115    10.771    
                         clock uncertainty           -0.125    10.646    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)       -0.067    10.579    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[30]
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_sum_input_r_reg[213]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.914ns (25.383%)  route 5.627ns (74.617%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.709     3.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X54Y60         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_sum_input_r_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.478     3.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_sum_input_r_reg[213]/Q
                         net (fo=10, routed)          1.265     4.746    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/KSA_sum_input[213]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.333     5.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[213]_i_2/O
                         net (fo=2, routed)           0.882     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[213]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.355     6.316 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[244]_i_18/O
                         net (fo=3, routed)           0.738     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[244]_i_18_n_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I1_O)        0.124     7.178 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[252]_i_20/O
                         net (fo=6, routed)           1.071     8.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[252]_i_20_n_0
    SLICE_X54Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[252]_i_28/O
                         net (fo=2, routed)           0.584     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[252]_i_28_n_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.348     9.332 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[220]_i_6/O
                         net (fo=1, routed)           1.087    10.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[220]_i_6_n_0
    SLICE_X66Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r[220]_i_1/O
                         net (fo=1, routed)           0.000    10.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/o_result[220]
    SLICE_X66Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.558    10.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X66Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[220]/C
                         clock pessimism              0.115    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X66Y48         FDRE (Setup_fdre_C_D)        0.077    10.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Z_r_reg[220]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.065%)  route 0.241ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.573     0.909    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X26Y54         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/Q
                         net (fo=1, routed)           0.241     1.297    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X26Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X26Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.290    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S_Y_reg[196]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Y_r_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.551%)  route 0.207ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.540     0.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/clk
    SLICE_X51Y76         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S_Y_reg[196]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S_Y_reg[196]/Q
                         net (fo=1, routed)           0.207     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Y_r_reg[255]_0[196]
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Y_r_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.811     1.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/clk
    SLICE_X48Y77         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Y_r_reg[196]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.070     1.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S/Y_r_reg[196]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.230%)  route 0.209ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.563     0.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X40Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[58]/Q
                         net (fo=1, routed)           0.209     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[255]_0[58]
    SLICE_X41Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/clk
    SLICE_X41Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[58]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.072     1.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C_Y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.941%)  route 0.212ns (60.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/clk
    SLICE_X51Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C_Y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C_Y_reg[21]/Q
                         net (fo=1, routed)           0.212     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[255]_0[21]
    SLICE_X48Y40         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.828     1.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X48Y40         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[21]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.070     1.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.731%)  route 0.223ns (61.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.606     0.942    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X91Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[23]/Q
                         net (fo=1, routed)           0.223     1.306    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X4Y5          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.908     1.274    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y5          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.991    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296     1.287    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.883%)  route 0.204ns (59.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X48Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[114]/Q
                         net (fo=1, routed)           0.204     1.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[255]_0[114]
    SLICE_X53Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/clk
    SLICE_X53Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[114]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.066     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C_Y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.094%)  route 0.220ns (60.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/clk
    SLICE_X53Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C_Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C_Y_reg[26]/Q
                         net (fo=1, routed)           0.220     1.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[255]_0[26]
    SLICE_X47Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.828     1.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/clk
    SLICE_X47Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[26]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.071     1.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/Y_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S_X_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.012%)  route 0.227ns (54.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/clk
    SLICE_X41Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[58]/Q
                         net (fo=1, routed)           0.227     1.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg[58]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S_X[58]_i_1/O
                         net (fo=1, routed)           0.000     1.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/p_1_in[58]
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S_X_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/clk
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S_X_reg[58]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.120     1.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_S_X_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.724%)  route 0.156ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/Q
                         net (fo=2, routed)           0.156     1.187    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[38]
    SLICE_X49Y23         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X49Y23         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1126]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y23         FDRE (Hold_fdre_C_D)         0.017     1.162    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1126]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.788%)  route 0.152ns (54.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.561     0.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X48Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg_reg[40]/Q
                         net (fo=1, routed)           0.152     1.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[255]_0[40]
    SLICE_X51Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/clk
    SLICE_X51Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[40]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)        -0.007     1.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/message_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X53Y13    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y25    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y25    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y25    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y25    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.642ns (9.589%)  route 6.053ns (90.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.442     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X76Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.556    10.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[40]/C
                         clock pessimism              0.115    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X76Y35         FDCE (Recov_fdce_C_CLR)     -0.405    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[40]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.642ns (9.589%)  route 6.053ns (90.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.442     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X76Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.556    10.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/C
                         clock pessimism              0.115    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X76Y35         FDCE (Recov_fdce_C_CLR)     -0.405    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[72]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.642ns (9.589%)  route 6.053ns (90.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.442     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X76Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.556    10.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[72]/C
                         clock pessimism              0.115    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X76Y35         FDCE (Recov_fdce_C_CLR)     -0.405    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[72]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[73]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.642ns (9.589%)  route 6.053ns (90.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.442     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X76Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.556    10.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[73]/C
                         clock pessimism              0.115    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X76Y35         FDCE (Recov_fdce_C_CLR)     -0.405    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[73]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.642ns (9.589%)  route 6.053ns (90.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.442     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X76Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.556    10.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[8]/C
                         clock pessimism              0.115    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X76Y35         FDCE (Recov_fdce_C_CLR)     -0.405    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[8]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.642ns (9.589%)  route 6.053ns (90.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.442     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X76Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.556    10.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[9]/C
                         clock pessimism              0.115    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X76Y35         FDCE (Recov_fdce_C_CLR)     -0.405    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[9]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.642ns (9.596%)  route 6.049ns (90.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.438     9.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X77Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.556    10.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X77Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[10]/C
                         clock pessimism              0.115    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X77Y35         FDCE (Recov_fdce_C_CLR)     -0.405    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.642ns (9.596%)  route 6.049ns (90.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.438     9.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X77Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.556    10.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X77Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[11]/C
                         clock pessimism              0.115    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X77Y35         FDCE (Recov_fdce_C_CLR)     -0.405    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[11]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[86]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.642ns (9.624%)  route 6.029ns (90.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.418     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.561    10.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[86]/C
                         clock pessimism              0.115    10.855    
                         clock uncertainty           -0.125    10.730    
    SLICE_X87Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[86]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[87]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.642ns (9.624%)  route 6.029ns (90.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.839     3.133    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     3.651 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.611     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.386 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        5.418     9.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X87Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       1.561    10.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[87]/C
                         clock pessimism              0.115    10.855    
                         clock uncertainty           -0.125    10.730    
    SLICE_X87Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[87]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  0.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.209ns (16.266%)  route 1.076ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.824     2.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X35Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][28]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X35Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][28]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.209ns (16.266%)  route 1.076ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.824     2.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X35Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][19]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X35Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][19]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.209ns (16.266%)  route 1.076ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.824     2.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X35Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][23]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X35Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][23]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.209ns (16.266%)  route 1.076ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.824     2.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X35Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X35Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.209ns (16.266%)  route 1.076ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.824     2.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X35Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X35Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.209ns (16.266%)  route 1.076ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.824     2.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X35Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][22]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X35Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][22]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.209ns (16.266%)  route 1.076ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.824     2.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X35Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][24]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X35Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][24]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.209ns (14.604%)  route 1.222ns (85.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.970     2.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X42Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X42Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.209ns (14.604%)  route 1.222ns (85.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.970     2.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X42Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X42Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.209ns (14.907%)  route 1.193ns (85.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.635     0.971    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y112        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.252     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/reset_n
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/rl_exp/MonPro_C/axi_awready_i_1/O
                         net (fo=5496, routed)        0.941     2.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X33Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16283, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X33Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X33Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  1.309    





