strict digraph "" {
	node [label="\N"];
	"1822:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282f90>",
		fillcolor=cadetblue,
		label="1822:BS
data_out = (reset_mode)? 8'hff : tx_data_5;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282f90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_1772:AL"	 [def_var="['data_out']",
		label="Leaf_1772:AL"];
	"1822:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1828:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279050>",
		fillcolor=cadetblue,
		label="1828:BS
data_out = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279050>]",
		style=filled,
		typ=BlockingSubstitution];
	"1828:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1821:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732791d0>",
		fillcolor=cadetblue,
		label="1821:BS
data_out = (reset_mode)? 8'hff : tx_data_4;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732791d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1821:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1816:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732793d0>",
		fillcolor=cadetblue,
		label="1816:BS
data_out = (reset_mode)? bus_timing_1 : 8'hff;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732793d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1816:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1803:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773279610>",
		fillcolor=lightcyan,
		label="1803:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1803:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279710>",
		fillcolor=cadetblue,
		label="1803:BS
data_out = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279710>]",
		style=filled,
		typ=BlockingSubstitution];
	"1803:CA" -> "1803:BS"	 [cond="[]",
		lineno=None];
	"1788:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773279850>",
		fillcolor=lightcyan,
		label="1788:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1788:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279950>",
		fillcolor=cadetblue,
		label="1788:BS
data_out = bus_timing_1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279950>]",
		style=filled,
		typ=BlockingSubstitution];
	"1788:CA" -> "1788:BS"	 [cond="[]",
		lineno=None];
	"1800:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773279ad0>",
		fillcolor=lightcyan,
		label="1800:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1800:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279bd0>",
		fillcolor=cadetblue,
		label="1800:BS
data_out = acceptance_mask_2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1800:CA" -> "1800:BS"	 [cond="[]",
		lineno=None];
	"1825:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773279d50>",
		fillcolor=lightcyan,
		label="1825:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1825:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279e50>",
		fillcolor=cadetblue,
		label="1825:BS
data_out = (reset_mode)? 8'hff : tx_data_8;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773279e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1825:CA" -> "1825:BS"	 [cond="[]",
		lineno=None];
	"1798:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282090>",
		fillcolor=cadetblue,
		label="1798:BS
data_out = acceptance_mask_0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282090>]",
		style=filled,
		typ=BlockingSubstitution];
	"1798:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1792:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773282210>",
		fillcolor=lightcyan,
		label="1792:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1792:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282310>",
		fillcolor=cadetblue,
		label="1792:BS
data_out = rx_err_cnt;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282310>]",
		style=filled,
		typ=BlockingSubstitution];
	"1792:CA" -> "1792:BS"	 [cond="[]",
		lineno=None];
	"1827:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773282450>",
		fillcolor=lightcyan,
		label="1827:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1827:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282550>",
		fillcolor=cadetblue,
		label="1827:BS
data_out = clock_divider;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282550>]",
		style=filled,
		typ=BlockingSubstitution];
	"1827:CA" -> "1827:BS"	 [cond="[]",
		lineno=None];
	"1814:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732826d0>",
		fillcolor=lightcyan,
		label="1814:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1814:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732827d0>",
		fillcolor=cadetblue,
		label="1814:BS
data_out = (reset_mode)? acceptance_mask_0 : 8'hff;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732827d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1814:CA" -> "1814:BS"	 [cond="[]",
		lineno=None];
	"1810:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773282a50>",
		fillcolor=lightcyan,
		label="1810:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1810:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282b50>",
		fillcolor=cadetblue,
		label="1810:BS
data_out = 8'hff;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282b50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1810:CA" -> "1810:BS"	 [cond="[]",
		lineno=None];
	"1795:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773282cd0>",
		fillcolor=lightcyan,
		label="1795:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1795:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282dd0>",
		fillcolor=cadetblue,
		label="1795:BS
data_out = acceptance_code_1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773282dd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1795:CA" -> "1795:BS"	 [cond="[]",
		lineno=None];
	"1793:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd77326bd90>",
		fillcolor=lightcyan,
		label="1793:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1793:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd77326be90>",
		fillcolor=cadetblue,
		label="1793:BS
data_out = tx_err_cnt;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd77326be90>]",
		style=filled,
		typ=BlockingSubstitution];
	"1793:CA" -> "1793:BS"	 [cond="[]",
		lineno=None];
	"1822:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732d31d0>",
		fillcolor=lightcyan,
		label="1822:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1822:CA" -> "1822:BS"	 [cond="[]",
		lineno=None];
	"1772:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd7732d3610>",
		clk_sens=False,
		fillcolor=gold,
		label="1772:AL",
		sens="['addr', 'extended_mode', 'mode', 'bus_timing_0', 'bus_timing_1', 'clock_divider', 'acceptance_code_0', 'acceptance_code_1', 'acceptance_\
code_2', 'acceptance_code_3', 'acceptance_mask_0', 'acceptance_mask_1', 'acceptance_mask_2', 'acceptance_mask_3', 'reset_mode', '\
tx_data_0', 'tx_data_1', 'tx_data_2', 'tx_data_3', 'tx_data_4', 'tx_data_5', 'tx_data_6', 'tx_data_7', 'tx_data_8', 'tx_data_9', '\
status', 'error_warning_limit', 'rx_err_cnt', 'tx_err_cnt', 'irq_en_ext', 'irq_reg', 'mode_ext', 'arbitration_lost_capture', 'rx_\
message_counter', 'mode_basic', 'error_capture_code']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['irq_en_ext', 'mode_ext', 'rx_err_cnt', 'error_capture_code', 'arbitration_lost_capture', 'addr', 'reset_mode', 'mode_basic', '\
tx_data_9', 'tx_data_8', 'rx_message_counter', 'tx_data_3', 'tx_data_2', 'acceptance_code_1', 'acceptance_code_0', 'tx_data_7', '\
tx_data_6', 'tx_data_5', 'tx_data_4', 'status', 'tx_data_1', 'irq_reg', 'acceptance_mask_0', 'acceptance_code_3', 'acceptance_mask_\
2', 'acceptance_mask_3', 'error_warning_limit', 'acceptance_code_2', 'clock_divider', 'tx_err_cnt', 'tx_data_0', 'extended_mode', '\
acceptance_mask_1', 'bus_timing_0', 'bus_timing_1', 'mode']"];
	"1780:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd7732dacd0>",
		fillcolor=turquoise,
		label="1780:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1772:AL" -> "1780:BL"	 [cond="[]",
		lineno=None];
	"1793:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1828:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732992d0>",
		fillcolor=lightcyan,
		label="1828:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1828:CA" -> "1828:BS"	 [cond="[]",
		lineno=None];
	"1827:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1781:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd7732dad10>",
		fillcolor=linen,
		label="1781:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1781:CS" -> "1803:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1788:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1800:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1825:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1792:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1827:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1814:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1810:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1795:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1793:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1822:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1781:CS" -> "1828:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1798:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732f5190>",
		fillcolor=lightcyan,
		label="1798:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1798:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1813:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773307290>",
		fillcolor=lightcyan,
		label="1813:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1813:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1820:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773290450>",
		fillcolor=lightcyan,
		label="1820:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1820:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1818:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773307d90>",
		fillcolor=lightcyan,
		label="1818:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1818:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1790:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732ec490>",
		fillcolor=lightcyan,
		label="1790:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1790:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1805:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732f5cd0>",
		fillcolor=lightcyan,
		label="1805:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1805:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1791:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732ec710>",
		fillcolor=lightcyan,
		label="1791:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1791:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1806:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732f5f50>",
		fillcolor=lightcyan,
		label="1806:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1806:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1826:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773290f50>",
		fillcolor=lightcyan,
		label="1826:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1826:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1821:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773290790>",
		fillcolor=lightcyan,
		label="1821:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1821:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1808:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732fe510>",
		fillcolor=lightcyan,
		label="1808:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1808:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1789:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732ec0d0>",
		fillcolor=lightcyan,
		label="1789:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1789:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1783:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732e33d0>",
		fillcolor=lightcyan,
		label="1783:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1783:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1816:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773307910>",
		fillcolor=lightcyan,
		label="1816:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1816:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1824:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773290c10>",
		fillcolor=lightcyan,
		label="1824:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1824:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1802:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732f57d0>",
		fillcolor=lightcyan,
		label="1802:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1802:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1815:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7733075d0>",
		fillcolor=lightcyan,
		label="1815:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1815:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1807:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732fe210>",
		fillcolor=lightcyan,
		label="1807:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1807:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1804:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732f5a50>",
		fillcolor=lightcyan,
		label="1804:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1804:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1811:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732fec10>",
		fillcolor=lightcyan,
		label="1811:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1811:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1785:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732e38d0>",
		fillcolor=lightcyan,
		label="1785:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1785:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1797:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732eced0>",
		fillcolor=lightcyan,
		label="1797:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1797:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1801:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732f5550>",
		fillcolor=lightcyan,
		label="1801:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1801:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1819:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773290110>",
		fillcolor=lightcyan,
		label="1819:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1819:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1817:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd773307a50>",
		fillcolor=lightcyan,
		label="1817:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1817:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1784:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732e3650>",
		fillcolor=lightcyan,
		label="1784:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1784:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1823:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732908d0>",
		fillcolor=lightcyan,
		label="1823:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1823:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1799:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732f52d0>",
		fillcolor=lightcyan,
		label="1799:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1799:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1812:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732fee90>",
		fillcolor=lightcyan,
		label="1812:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1812:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1786:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732e3b50>",
		fillcolor=lightcyan,
		label="1786:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1786:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1794:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732ec990>",
		fillcolor=lightcyan,
		label="1794:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1794:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1782:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732daf10>",
		fillcolor=lightcyan,
		label="1782:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1782:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1796:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732ecc50>",
		fillcolor=lightcyan,
		label="1796:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1796:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1809:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732fe790>",
		fillcolor=lightcyan,
		label="1809:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1809:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1787:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fd7732e3dd0>",
		fillcolor=lightcyan,
		label="1787:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1781:CS" -> "1787:CA"	 [cond="['extended_mode', 'addr']",
		label="{ extended_mode, addr[4:0] }",
		lineno=1781];
	"1798:CA" -> "1798:BS"	 [cond="[]",
		lineno=None];
	"1794:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732eca90>",
		fillcolor=cadetblue,
		label="1794:BS
data_out = acceptance_code_0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732eca90>]",
		style=filled,
		typ=BlockingSubstitution];
	"1794:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1803:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1813:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773307390>",
		fillcolor=cadetblue,
		label="1813:BS
data_out = (reset_mode)? acceptance_code_0 : 8'hff;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773307390>]",
		style=filled,
		typ=BlockingSubstitution];
	"1813:CA" -> "1813:BS"	 [cond="[]",
		lineno=None];
	"1788:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1825:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1783:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e34d0>",
		fillcolor=cadetblue,
		label="1783:BS
data_out = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e34d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1783:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1789:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ec1d0>",
		fillcolor=cadetblue,
		label="1789:BS
data_out = { 3'h0, arbitration_lost_capture[4:0] };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ec1d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1789:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1820:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773290550>",
		fillcolor=cadetblue,
		label="1820:BS
data_out = (reset_mode)? 8'hff : tx_data_3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773290550>]",
		style=filled,
		typ=BlockingSubstitution];
	"1820:CA" -> "1820:BS"	 [cond="[]",
		lineno=None];
	"1818:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773307e90>",
		fillcolor=cadetblue,
		label="1818:BS
data_out = (reset_mode)? 8'hff : tx_data_1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773307e90>]",
		style=filled,
		typ=BlockingSubstitution];
	"1818:CA" -> "1818:BS"	 [cond="[]",
		lineno=None];
	"1824:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773290d10>",
		fillcolor=cadetblue,
		label="1824:BS
data_out = (reset_mode)? 8'hff : tx_data_7;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773290d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"1824:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1808:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fe610>",
		fillcolor=cadetblue,
		label="1808:BS
data_out = clock_divider;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fe610>]",
		style=filled,
		typ=BlockingSubstitution];
	"1808:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1802:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f58d0>",
		fillcolor=cadetblue,
		label="1802:BS
data_out = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f58d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1802:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1790:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ec590>",
		fillcolor=cadetblue,
		label="1790:BS
data_out = error_capture_code;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ec590>]",
		style=filled,
		typ=BlockingSubstitution];
	"1790:CA" -> "1790:BS"	 [cond="[]",
		lineno=None];
	"1801:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f5650>",
		fillcolor=cadetblue,
		label="1801:BS
data_out = acceptance_mask_3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f5650>]",
		style=filled,
		typ=BlockingSubstitution];
	"1801:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1805:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f5dd0>",
		fillcolor=cadetblue,
		label="1805:BS
data_out = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f5dd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1805:CA" -> "1805:BS"	 [cond="[]",
		lineno=None];
	"1791:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ec810>",
		fillcolor=cadetblue,
		label="1791:BS
data_out = error_warning_limit;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ec810>]",
		style=filled,
		typ=BlockingSubstitution];
	"1791:CA" -> "1791:BS"	 [cond="[]",
		lineno=None];
	"1815:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7733076d0>",
		fillcolor=cadetblue,
		label="1815:BS
data_out = (reset_mode)? bus_timing_0 : 8'hff;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7733076d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1815:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1810:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1806:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fe090>",
		fillcolor=cadetblue,
		label="1806:BS
data_out = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fe090>]",
		style=filled,
		typ=BlockingSubstitution];
	"1806:CA" -> "1806:BS"	 [cond="[]",
		lineno=None];
	"1826:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773299090>",
		fillcolor=cadetblue,
		label="1826:BS
data_out = (reset_mode)? 8'hff : tx_data_9;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773299090>]",
		style=filled,
		typ=BlockingSubstitution];
	"1826:CA" -> "1826:BS"	 [cond="[]",
		lineno=None];
	"1784:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e3750>",
		fillcolor=cadetblue,
		label="1784:BS
data_out = status;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e3750>]",
		style=filled,
		typ=BlockingSubstitution];
	"1784:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1799:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f53d0>",
		fillcolor=cadetblue,
		label="1799:BS
data_out = acceptance_mask_1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f53d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1799:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1823:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732909d0>",
		fillcolor=cadetblue,
		label="1823:BS
data_out = (reset_mode)? 8'hff : tx_data_6;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732909d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1823:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1791:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1821:CA" -> "1821:BS"	 [cond="[]",
		lineno=None];
	"1808:CA" -> "1808:BS"	 [cond="[]",
		lineno=None];
	"1789:CA" -> "1789:BS"	 [cond="[]",
		lineno=None];
	"1783:CA" -> "1783:BS"	 [cond="[]",
		lineno=None];
	"1816:CA" -> "1816:BS"	 [cond="[]",
		lineno=None];
	"1818:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1824:CA" -> "1824:BS"	 [cond="[]",
		lineno=None];
	"1802:CA" -> "1802:BS"	 [cond="[]",
		lineno=None];
	"1813:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1800:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1792:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1815:CA" -> "1815:BS"	 [cond="[]",
		lineno=None];
	"1782:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e3050>",
		fillcolor=cadetblue,
		label="1782:BS
data_out = { 4'b0000, mode_ext[3:1], mode[0] };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e3050>]",
		style=filled,
		typ=BlockingSubstitution];
	"1782:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1807:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fe310>",
		fillcolor=cadetblue,
		label="1807:BS
data_out = { 1'b0, rx_message_counter };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fe310>]",
		style=filled,
		typ=BlockingSubstitution];
	"1807:CA" -> "1807:BS"	 [cond="[]",
		lineno=None];
	"1804:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f5b50>",
		fillcolor=cadetblue,
		label="1804:BS
data_out = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732f5b50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1804:CA" -> "1804:BS"	 [cond="[]",
		lineno=None];
	"1780:BL" -> "1781:CS"	 [cond="[]",
		lineno=None];
	"1819:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773290210>",
		fillcolor=cadetblue,
		label="1819:BS
data_out = (reset_mode)? 8'hff : tx_data_2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773290210>]",
		style=filled,
		typ=BlockingSubstitution];
	"1819:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1817:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773307b50>",
		fillcolor=cadetblue,
		label="1817:BS
data_out = (reset_mode)? 8'hff : tx_data_0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773307b50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1817:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1805:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1811:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fed10>",
		fillcolor=cadetblue,
		label="1811:BS
data_out = status;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fed10>]",
		style=filled,
		typ=BlockingSubstitution];
	"1811:CA" -> "1811:BS"	 [cond="[]",
		lineno=None];
	"1785:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e39d0>",
		fillcolor=cadetblue,
		label="1785:BS
data_out = irq_reg;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e39d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1785:CA" -> "1785:BS"	 [cond="[]",
		lineno=None];
	"1797:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ecfd0>",
		fillcolor=cadetblue,
		label="1797:BS
data_out = acceptance_code_3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ecfd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1797:CA" -> "1797:BS"	 [cond="[]",
		lineno=None];
	"1809:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fe890>",
		fillcolor=cadetblue,
		label="1809:BS
data_out = { 3'b001, mode_basic[4:1], mode[0] };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fe890>]",
		style=filled,
		typ=BlockingSubstitution];
	"1809:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1790:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1801:CA" -> "1801:BS"	 [cond="[]",
		lineno=None];
	"1819:CA" -> "1819:BS"	 [cond="[]",
		lineno=None];
	"1817:CA" -> "1817:BS"	 [cond="[]",
		lineno=None];
	"1807:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1820:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1826:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1806:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1784:CA" -> "1784:BS"	 [cond="[]",
		lineno=None];
	"1823:CA" -> "1823:BS"	 [cond="[]",
		lineno=None];
	"1799:CA" -> "1799:BS"	 [cond="[]",
		lineno=None];
	"1797:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1812:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fef90>",
		fillcolor=cadetblue,
		label="1812:BS
data_out = { 4'he, irq_reg[3:0] };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732fef90>]",
		style=filled,
		typ=BlockingSubstitution];
	"1812:CA" -> "1812:BS"	 [cond="[]",
		lineno=None];
	"1786:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e3c50>",
		fillcolor=cadetblue,
		label="1786:BS
data_out = irq_en_ext;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e3c50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1786:CA" -> "1786:BS"	 [cond="[]",
		lineno=None];
	"1814:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1795:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1787:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e3ed0>",
		fillcolor=cadetblue,
		label="1787:BS
data_out = bus_timing_0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732e3ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1787:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1794:CA" -> "1794:BS"	 [cond="[]",
		lineno=None];
	"1796:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ecd50>",
		fillcolor=cadetblue,
		label="1796:BS
data_out = acceptance_code_2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7732ecd50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1796:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1811:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1812:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1804:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1786:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1782:CA" -> "1782:BS"	 [cond="[]",
		lineno=None];
	"1796:CA" -> "1796:BS"	 [cond="[]",
		lineno=None];
	"1809:CA" -> "1809:BS"	 [cond="[]",
		lineno=None];
	"1787:CA" -> "1787:BS"	 [cond="[]",
		lineno=None];
	"1785:BS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
}
