// Seed: 1494582512
module module_0;
  wire id_2;
  tri0 id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    output wire id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri id_12,
    output wire id_13
);
  assign id_7 = 1'b0;
  assign id_7 = 1 == 1;
  wire id_15, id_16;
  module_0();
endmodule
