{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693262609974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693262609975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 23:43:29 2023 " "Processing started: Mon Aug 28 23:43:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693262609975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693262609975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalClock -c DigitalClock " "Command: quartus_sta DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693262609975 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693262610097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693262610567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693262610567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262610636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262610636 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalClock.sdc " "Synopsys Design Constraints File file not found: 'DigitalClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693262611473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262611474 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693262611476 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693262611476 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW_9 SW_9 " "create_clock -period 1.000 -name SW_9 SW_9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693262611476 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693262611476 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693262611476 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: t_incrementer\|hour_clk_in  from: dataa  to: combout " "Cell: t_incrementer\|hour_clk_in  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693262611484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: t_incrementer\|min_clk_in  from: dataa  to: combout " "Cell: t_incrementer\|min_clk_in  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693262611484 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693262611484 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693262611486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693262611487 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693262611488 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693262611566 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1693262611644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693262611647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.939 " "Worst-case setup slack is -3.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.939             -19.173 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -3.939             -19.173 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.671             -19.915 SW_9  " "   -3.671             -19.915 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.098            -156.621 CLK_FPGA  " "   -3.098            -156.621 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851              -2.427 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -0.851              -2.427 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262611650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 SW_9  " "    0.345               0.000 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    0.378               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.378               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 CLK_FPGA  " "    0.628               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262611660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693262611669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693262611672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.568 CLK_FPGA  " "   -3.000             -81.568 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.851 SW_9  " "   -3.000             -26.851 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.403              -4.209 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262611675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262611675 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693262611913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693262611954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693262613917 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: t_incrementer\|hour_clk_in  from: dataa  to: combout " "Cell: t_incrementer\|hour_clk_in  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693262614079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: t_incrementer\|min_clk_in  from: dataa  to: combout " "Cell: t_incrementer\|min_clk_in  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693262614079 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693262614079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693262614080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693262614091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.477 " "Worst-case setup slack is -3.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.477             -16.713 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -3.477             -16.713 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.283             -16.965 SW_9  " "   -3.283             -16.965 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787            -140.895 CLK_FPGA  " "   -2.787            -140.895 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -2.154 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -0.755              -2.154 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262614094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 SW_9  " "    0.311               0.000 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    0.339               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.339               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 CLK_FPGA  " "    0.580               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262614104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693262614110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693262614133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.568 CLK_FPGA  " "   -3.000             -81.568 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.851 SW_9  " "   -3.000             -26.851 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.403              -4.209 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262614145 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693262614162 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: t_incrementer\|hour_clk_in  from: dataa  to: combout " "Cell: t_incrementer\|hour_clk_in  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693262614502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: t_incrementer\|min_clk_in  from: dataa  to: combout " "Cell: t_incrementer\|min_clk_in  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693262614502 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693262614502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693262614503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693262614507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.237 " "Worst-case setup slack is -1.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237              -7.388 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.237              -7.388 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.171              -1.802 SW_9  " "   -1.171              -1.802 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715             -32.042 CLK_FPGA  " "   -0.715             -32.042 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -1.129 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -0.405              -1.129 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262614510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.089 " "Worst-case hold slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.089               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 SW_9  " "    0.148               0.000 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    0.166               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 CLK_FPGA  " "    0.239               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262614515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693262614522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693262614526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.568 CLK_FPGA  " "   -3.000             -68.568 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.070 SW_9  " "   -3.000             -28.070 SW_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.000              -7.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.000              -3.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693262614530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693262614530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693262616762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693262616763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693262616812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 23:43:36 2023 " "Processing ended: Mon Aug 28 23:43:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693262616812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693262616812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693262616812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693262616812 ""}
