//
//Written by GowinSynthesis
//Tool Version "V1.9.9.03 (64-bit)"
//Tue Nov 19 06:47:04 2024

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/dcsg_wrap/dcsg_wrap.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/gowin_pll/gowin_pll.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_dac.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_eg.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_lfo.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_op.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_pg.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_primitives.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_reg.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_timinggen.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll_wrap/ikaopll_wrap.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll_wrap/ip_msxmusic_rom.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_acc.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_eg.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_lfo.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_noise.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_op.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_pg.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_primitives.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_reg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_timer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_timinggen.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm_wrap/ikaopm_wrap.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_player_a.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_player_s.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_primitives.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_vrc_a.v"
//file30 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_vrc_s.v"
//file31 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc_wrap/ip_ikascc_wrap.v"
//file32 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc_wrap/ip_ram.v"
//file33 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8251.v"
//file34 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8251_clk_en.v"
//file35 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8251_receiver.v"
//file36 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8251_transmitter.v"
//file37 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8253.v"
//file38 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8253_clk_en.v"
//file39 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8253_control.v"
//file40 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8253_counter.v"
//file41 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/tr_midi.v"
//file42 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/tr_midi_inst.v"
//file43 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/pwm/ip_pwm.v"
//file44 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ssg/ssg.v"
//file45 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ssg/ssg_inst.v"
//file46 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/tangcart_msx.v"
//file47 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/dcsg/sn76489_audio.vhd"
`timescale 100 ps/100 ps
module Gowin_PLL (
  tclock_d,
  clk
)
;
input tclock_d;
output clk;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  PLL pll_inst (
    .CLKOUT(clk),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(tclock_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam pll_inst.CLKFB_SEL="internal";
defparam pll_inst.CLKOUTD3_SRC="CLKOUT";
defparam pll_inst.CLKOUTD_BYPASS="false";
defparam pll_inst.CLKOUTD_SRC="CLKOUT";
defparam pll_inst.CLKOUTP_BYPASS="false";
defparam pll_inst.CLKOUTP_DLY_STEP=0;
defparam pll_inst.CLKOUTP_FT_DIR=1'b1;
defparam pll_inst.CLKOUT_BYPASS="false";
defparam pll_inst.CLKOUT_DLY_STEP=0;
defparam pll_inst.CLKOUT_FT_DIR=1'b1;
defparam pll_inst.DEVICE="GW1NR-9C";
defparam pll_inst.DUTYDA_SEL="1000";
defparam pll_inst.DYN_DA_EN="true";
defparam pll_inst.DYN_FBDIV_SEL="false";
defparam pll_inst.DYN_IDIV_SEL="false";
defparam pll_inst.DYN_ODIV_SEL="false";
defparam pll_inst.DYN_SDIV_SEL=2;
defparam pll_inst.FBDIV_SEL=5;
defparam pll_inst.FCLKIN="3.579";
defparam pll_inst.IDIV_SEL=0;
defparam pll_inst.ODIV_SEL=32;
defparam pll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module IKASCC_vrc_s (
  clk,
  n105_11,
  n20_6,
  n544_6,
  td_in,
  ta_d_11,
  ta_d_12,
  ta_d_13,
  ta_d_15,
  w_abhi,
  db_z,
  bankreg2,
  w_rom_ma
)
;
input clk;
input n105_11;
input n20_6;
input n544_6;
input [5:0] td_in;
input ta_d_11;
input ta_d_12;
input ta_d_13;
input ta_d_15;
input [14:14] w_abhi;
output [5:0] db_z;
output [5:0] bankreg2;
output [5:0] w_rom_ma;
wire o_ROMADDR_5_4;
wire o_ROMADDR_5_5;
wire o_ROMADDR_4_4;
wire o_ROMADDR_4_5;
wire o_ROMADDR_3_4;
wire o_ROMADDR_3_5;
wire o_ROMADDR_2_4;
wire o_ROMADDR_2_5;
wire o_ROMADDR_1_4;
wire o_ROMADDR_1_5;
wire o_ROMADDR_0_4;
wire o_ROMADDR_0_5;
wire n259_3;
wire n265_3;
wire n271_3;
wire n277_3;
wire n259_4;
wire n265_4;
wire [4:0] abhi_z;
wire [5:0] bankreg0;
wire [5:0] bankreg1;
wire [5:0] bankreg3;
wire VCC;
wire GND;
  LUT3 w_rom_ma_5_s1 (
    .F(o_ROMADDR_5_4),
    .I0(bankreg0[5]),
    .I1(bankreg1[5]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_5_s1.INIT=8'hCA;
  LUT3 w_rom_ma_5_s0 (
    .F(o_ROMADDR_5_5),
    .I0(bankreg2[5]),
    .I1(bankreg3[5]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_5_s0.INIT=8'hCA;
  LUT3 w_rom_ma_4_s1 (
    .F(o_ROMADDR_4_4),
    .I0(bankreg0[4]),
    .I1(bankreg1[4]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_4_s1.INIT=8'hCA;
  LUT3 w_rom_ma_4_s0 (
    .F(o_ROMADDR_4_5),
    .I0(bankreg2[4]),
    .I1(bankreg3[4]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_4_s0.INIT=8'hCA;
  LUT3 w_rom_ma_3_s1 (
    .F(o_ROMADDR_3_4),
    .I0(bankreg0[3]),
    .I1(bankreg1[3]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_3_s1.INIT=8'hCA;
  LUT3 w_rom_ma_3_s0 (
    .F(o_ROMADDR_3_5),
    .I0(bankreg2[3]),
    .I1(bankreg3[3]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_3_s0.INIT=8'hCA;
  LUT3 w_rom_ma_2_s1 (
    .F(o_ROMADDR_2_4),
    .I0(bankreg0[2]),
    .I1(bankreg1[2]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_2_s1.INIT=8'hCA;
  LUT3 w_rom_ma_2_s0 (
    .F(o_ROMADDR_2_5),
    .I0(bankreg2[2]),
    .I1(bankreg3[2]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_2_s0.INIT=8'hCA;
  LUT3 w_rom_ma_1_s1 (
    .F(o_ROMADDR_1_4),
    .I0(bankreg0[1]),
    .I1(bankreg1[1]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_1_s1.INIT=8'hCA;
  LUT3 w_rom_ma_1_s0 (
    .F(o_ROMADDR_1_5),
    .I0(bankreg2[1]),
    .I1(bankreg3[1]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_1_s0.INIT=8'hCA;
  LUT3 w_rom_ma_0_s5 (
    .F(o_ROMADDR_0_4),
    .I0(bankreg0[0]),
    .I1(bankreg1[0]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_0_s5.INIT=8'hCA;
  LUT3 w_rom_ma_0_s4 (
    .F(o_ROMADDR_0_5),
    .I0(bankreg2[0]),
    .I1(bankreg3[0]),
    .I2(ta_d_13) 
);
defparam w_rom_ma_0_s4.INIT=8'hCA;
  LUT3 n259_s0 (
    .F(n259_3),
    .I0(abhi_z[4]),
    .I1(abhi_z[3]),
    .I2(n259_4) 
);
defparam n259_s0.INIT=8'h40;
  LUT3 n265_s0 (
    .F(n265_3),
    .I0(abhi_z[4]),
    .I1(abhi_z[3]),
    .I2(n265_4) 
);
defparam n265_s0.INIT=8'h40;
  LUT3 n271_s0 (
    .F(n271_3),
    .I0(abhi_z[3]),
    .I1(abhi_z[4]),
    .I2(n259_4) 
);
defparam n271_s0.INIT=8'h40;
  LUT3 n277_s0 (
    .F(n277_3),
    .I0(abhi_z[3]),
    .I1(abhi_z[4]),
    .I2(n265_4) 
);
defparam n277_s0.INIT=8'h40;
  LUT4 n259_s1 (
    .F(n259_4),
    .I0(abhi_z[2]),
    .I1(abhi_z[0]),
    .I2(abhi_z[1]),
    .I3(n544_6) 
);
defparam n259_s1.INIT=16'h1000;
  LUT4 n265_s1 (
    .F(n265_4),
    .I0(abhi_z[0]),
    .I1(abhi_z[2]),
    .I2(abhi_z[1]),
    .I3(n544_6) 
);
defparam n265_s1.INIT=16'h4000;
  DFFE db_z_5_s0 (
    .Q(db_z[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE db_z_4_s0 (
    .Q(db_z[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE db_z_3_s0 (
    .Q(db_z[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE db_z_2_s0 (
    .Q(db_z[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE db_z_1_s0 (
    .Q(db_z[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE db_z_0_s0 (
    .Q(db_z[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE abhi_z_4_s0 (
    .Q(abhi_z[4]),
    .D(ta_d_15),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE abhi_z_3_s0 (
    .Q(abhi_z[3]),
    .D(w_abhi[14]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE abhi_z_2_s0 (
    .Q(abhi_z[2]),
    .D(ta_d_13),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE abhi_z_1_s0 (
    .Q(abhi_z[1]),
    .D(ta_d_12),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE abhi_z_0_s0 (
    .Q(abhi_z[0]),
    .D(ta_d_11),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE bankreg0_5_s0 (
    .Q(bankreg0[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n20_6) 
);
  DFFRE bankreg0_4_s0 (
    .Q(bankreg0[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n20_6) 
);
  DFFRE bankreg0_3_s0 (
    .Q(bankreg0[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n20_6) 
);
  DFFRE bankreg0_2_s0 (
    .Q(bankreg0[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n20_6) 
);
  DFFRE bankreg0_1_s0 (
    .Q(bankreg0[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n20_6) 
);
  DFFRE bankreg0_0_s0 (
    .Q(bankreg0[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n20_6) 
);
  DFFRE bankreg1_5_s0 (
    .Q(bankreg1[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n20_6) 
);
  DFFRE bankreg1_4_s0 (
    .Q(bankreg1[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n20_6) 
);
  DFFRE bankreg1_3_s0 (
    .Q(bankreg1[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n20_6) 
);
  DFFRE bankreg1_2_s0 (
    .Q(bankreg1[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n20_6) 
);
  DFFRE bankreg1_1_s0 (
    .Q(bankreg1[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n265_3),
    .RESET(n20_6) 
);
  DFFSE bankreg1_0_s0 (
    .Q(bankreg1[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n265_3),
    .SET(n20_6) 
);
  DFFRE bankreg2_5_s0 (
    .Q(bankreg2[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n20_6) 
);
  DFFRE bankreg2_4_s0 (
    .Q(bankreg2[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n20_6) 
);
  DFFRE bankreg2_3_s0 (
    .Q(bankreg2[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n20_6) 
);
  DFFRE bankreg2_2_s0 (
    .Q(bankreg2[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n20_6) 
);
  DFFSE bankreg2_1_s0 (
    .Q(bankreg2[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n271_3),
    .SET(n20_6) 
);
  DFFRE bankreg2_0_s0 (
    .Q(bankreg2[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n271_3),
    .RESET(n20_6) 
);
  DFFRE bankreg3_5_s0 (
    .Q(bankreg3[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n277_3),
    .RESET(n20_6) 
);
  DFFRE bankreg3_4_s0 (
    .Q(bankreg3[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n277_3),
    .RESET(n20_6) 
);
  DFFRE bankreg3_3_s0 (
    .Q(bankreg3[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n277_3),
    .RESET(n20_6) 
);
  DFFRE bankreg3_2_s0 (
    .Q(bankreg3[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n277_3),
    .RESET(n20_6) 
);
  DFFSE bankreg3_1_s0 (
    .Q(bankreg3[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n277_3),
    .SET(n20_6) 
);
  DFFSE bankreg3_0_s0 (
    .Q(bankreg3[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n277_3),
    .SET(n20_6) 
);
  MUX2_LUT5 w_rom_ma_5_s (
    .O(w_rom_ma[5]),
    .I0(o_ROMADDR_5_5),
    .I1(o_ROMADDR_5_4),
    .S0(w_abhi[14]) 
);
  MUX2_LUT5 w_rom_ma_4_s (
    .O(w_rom_ma[4]),
    .I0(o_ROMADDR_4_5),
    .I1(o_ROMADDR_4_4),
    .S0(w_abhi[14]) 
);
  MUX2_LUT5 w_rom_ma_3_s (
    .O(w_rom_ma[3]),
    .I0(o_ROMADDR_3_5),
    .I1(o_ROMADDR_3_4),
    .S0(w_abhi[14]) 
);
  MUX2_LUT5 w_rom_ma_2_s (
    .O(w_rom_ma[2]),
    .I0(o_ROMADDR_2_5),
    .I1(o_ROMADDR_2_4),
    .S0(w_abhi[14]) 
);
  MUX2_LUT5 w_rom_ma_1_s (
    .O(w_rom_ma[1]),
    .I0(o_ROMADDR_1_5),
    .I1(o_ROMADDR_1_4),
    .S0(w_abhi[14]) 
);
  MUX2_LUT5 w_rom_ma_0_s3 (
    .O(w_rom_ma[0]),
    .I0(o_ROMADDR_0_5),
    .I1(o_ROMADDR_0_4),
    .S0(w_abhi[14]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_vrc_s */
module IKASCC_player_memory_s (
  n163_4,
  ch1_ram_addr_4_11,
  ch1_ram_addr_4_13,
  n9_3,
  n544_4,
  ch1_ram_addr_4_15,
  n163_5,
  n163_6,
  clk,
  td_in,
  ch1_ram_addr,
  test,
  cyccntr,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  n14_6,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 
)
;
input n163_4;
input ch1_ram_addr_4_11;
input ch1_ram_addr_4_13;
input n9_3;
input n544_4;
input ch1_ram_addr_4_15;
input n163_5;
input n163_6;
input clk;
input [7:0] td_in;
input [4:0] ch1_ram_addr;
input [6:6] test;
input [0:0] cyccntr;
output o_RAM_Q_7_45;
output o_RAM_Q_7_46;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output o_RAM_Q_7_51;
output n14_6;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire [5:2] \ramstyle_block.wavedata_ram_2 ;
wire [5:2] \ramstyle_block.wavedata_cpu_2 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT4 o_RAM_Q_7_s38 (
    .F(o_RAM_Q_7_45),
    .I0(test[6]),
    .I1(n9_3),
    .I2(n544_4),
    .I3(ch1_ram_addr_4_15) 
);
defparam o_RAM_Q_7_s38.INIT=16'h1000;
  LUT4 o_RAM_Q_7_s39 (
    .F(o_RAM_Q_7_46),
    .I0(\ramstyle_block.wavedata_ram_6 ),
    .I1(\ramstyle_block.wavedata_ram_7 ),
    .I2(o_RAM_Q_7_45),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s39.INIT=16'hFA0C;
  LUT3 o_RAM_Q_7_s40 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu_2 [5]),
    .I1(\ramstyle_block.wavedata_ram_2 [5]),
    .I2(o_RAM_Q_7_45) 
);
defparam o_RAM_Q_7_s40.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_cpu_2 [4]),
    .I1(\ramstyle_block.wavedata_ram_2 [4]),
    .I2(o_RAM_Q_7_45) 
);
defparam o_RAM_Q_7_s41.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s42 (
    .F(o_RAM_Q_7_49),
    .I0(\ramstyle_block.wavedata_cpu_2 [3]),
    .I1(\ramstyle_block.wavedata_ram_2 [3]),
    .I2(o_RAM_Q_7_45) 
);
defparam o_RAM_Q_7_s42.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s43 (
    .F(o_RAM_Q_7_50),
    .I0(\ramstyle_block.wavedata_cpu_2 [2]),
    .I1(\ramstyle_block.wavedata_ram_2 [2]),
    .I2(o_RAM_Q_7_45) 
);
defparam o_RAM_Q_7_s43.INIT=8'hAC;
  LUT4 o_RAM_Q_7_s44 (
    .F(o_RAM_Q_7_51),
    .I0(\ramstyle_block.wavedata_ram_0 ),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(o_RAM_Q_7_45),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s44.INIT=16'hFA0C;
  LUT4 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(test[6]),
    .I1(n9_3),
    .I2(n163_5),
    .I3(n163_6) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=16'hEFFF;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [5]),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [3]),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 ),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu_7 ),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu_6 ),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [5]),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [3]),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu_1 ),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 ),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n163_4) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_11),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_11),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_13),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch1_ram_addr[3:0]),
    .WRE(ch1_ram_addr_4_13),
    .CLK(n14_6) 
);
  INV n14_s2 (
    .O(n14_6),
    .I(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s */
module IKASCC_primitive_dncntr (
  clk,
  n105_11,
  n319_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n105_11;
input n319_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_13;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s6 (
    .F(n15_13),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s6.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n319_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n319_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n319_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_13),
    .CLK(clk),
    .SET(n319_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr */
module IKASCC_primitive_dncntr_0 (
  clk,
  n105_11,
  fraccntr_ld,
  n490_5,
  n499_4,
  db_z,
  freq,
  ta_d,
  ff_reset,
  ff_4mhz,
  n20_6,
  n20_8,
  n25_7,
  cntr
)
;
input clk;
input n105_11;
input fraccntr_ld;
input n490_5;
input n499_4;
input [3:0] db_z;
input [3:0] freq;
input [0:0] ta_d;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output n20_6;
output n20_8;
output n25_7;
output [3:3] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_4;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(cntr[3]),
    .I2(n20_8),
    .I3(fraccntr_ld) 
);
defparam n20_s0.INIT=16'hAA3C;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr_0[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s1 (
    .F(n20_4),
    .I0(db_z[3]),
    .I1(freq[3]),
    .I2(n20_6) 
);
defparam n20_s1.INIT=8'hAC;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(db_z[2]),
    .I1(freq[2]),
    .I2(n20_6) 
);
defparam n21_s1.INIT=8'hAC;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(db_z[1]),
    .I1(freq[1]),
    .I2(n20_6) 
);
defparam n22_s1.INIT=8'hAC;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(db_z[0]),
    .I1(freq[0]),
    .I2(n20_6) 
);
defparam n23_s1.INIT=8'hAC;
  LUT3 n20_s3 (
    .F(n20_6),
    .I0(ta_d[0]),
    .I1(n490_5),
    .I2(n499_4) 
);
defparam n20_s3.INIT=8'h40;
  LUT3 n20_s4 (
    .F(n20_8),
    .I0(cntr_0[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]) 
);
defparam n20_s4.INIT=8'h01;
  LUT4 n25_s3 (
    .F(n25_7),
    .I0(ff_reset[6]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n25_s3.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_0 */
module IKASCC_primitive_dncntr_1 (
  clk,
  n25_7,
  fraccntr_ld,
  n20_8,
  n105_11,
  n20_6,
  cntr,
  i_DB_Z,
  freq,
  db_z,
  cntr_0
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n20_8;
input n105_11;
input n20_6;
input [3:3] cntr;
input [7:6] i_DB_Z;
input [7:4] freq;
input [5:4] db_z;
output [3:0] cntr_0;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_7;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_7),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_0[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(cntr[3]),
    .I1(n20_8),
    .I2(fraccntr_ld),
    .I3(n105_11) 
);
defparam cntr_2_s2.INIT=16'hF400;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(i_DB_Z[7]),
    .I1(freq[7]),
    .I2(n20_6) 
);
defparam n16_s2.INIT=8'hAC;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(i_DB_Z[6]),
    .I1(freq[6]),
    .I2(n20_6) 
);
defparam n17_s1.INIT=8'hAC;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(db_z[5]),
    .I1(freq[5]),
    .I2(n20_6) 
);
defparam n18_s1.INIT=8'hAC;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(db_z[4]),
    .I1(freq[4]),
    .I2(n20_6) 
);
defparam n19_s1.INIT=8'hAC;
  LUT4 n16_s3 (
    .F(n16_7),
    .I0(cntr_0[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(cntr_0[3]) 
);
defparam n16_s3.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_0[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_1 */
module IKASCC_primitive_dncntr_2 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n20_8,
  n490_5,
  n499_4,
  test,
  freq,
  db_z,
  cntr,
  ta_d,
  cntr_1,
  cntr_2_7,
  cntr_2
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n20_8;
input n490_5;
input n499_4;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [0:0] ta_d;
input [3:0] cntr_1;
output cntr_2_7;
output [3:0] cntr_2;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_6;
wire cntr_2_10;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_2[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_2[1]),
    .I2(cntr_2[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_2[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(fraccntr_ld),
    .I3(n105_11) 
);
defparam cntr_2_s2.INIT=16'hFE00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_2[0]),
    .I1(cntr_2[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT3 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n20_8),
    .I2(cntr_2_10) 
);
defparam cntr_2_s3.INIT=8'h40;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(ta_d[0]),
    .I1(n490_5),
    .I2(n499_4) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 cntr_2_s5 (
    .F(cntr_2_10),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam cntr_2_s5.INIT=16'h0001;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_2[2]),
    .I1(cntr_2[0]),
    .I2(cntr_2[1]),
    .I3(cntr_2[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_2[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_2[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_2[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_2[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_2 */
module IKASCC_primitive_dncntr_3 (
  clk,
  freq_changed,
  freq_changed_z,
  n25_7,
  fraccntr_ld_4,
  test,
  ff_4mhz,
  n29_7,
  cntr_3_7,
  intcntr
)
;
input clk;
input freq_changed;
input freq_changed_z;
input n25_7;
input fraccntr_ld_4;
input [5:5] test;
input [2:0] ff_4mhz;
output n29_7;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(freq_changed),
    .I1(freq_changed_z),
    .I2(n29_7),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFFE0;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 n29_s3 (
    .F(n29_7),
    .I0(test[5]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n29_s3.INIT=16'h0002;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_3 */
module IKASCC_player_control_s (
  clk,
  n105_11,
  n527_4,
  n20_6,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  n544_4,
  n544_6,
  n64_9,
  n_twr_d,
  n499_4,
  td_in,
  db_z,
  ta_d,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  ff_scc_mask,
  test_0,
  test_1,
  test_5,
  ff_4mhz,
  ff_reset,
  n490_4,
  n490_5,
  n502_4,
  freq_changed_4,
  n518_4,
  n25_7,
  n29_7,
  i_DB_Z,
  ch1_sound,
  cyccntr,
  intcntr
)
;
input clk;
input n105_11;
input n527_4;
input n20_6;
input o_RAM_Q_7_45;
input o_RAM_Q_7_46;
input o_RAM_Q_7_47;
input o_RAM_Q_7_48;
input o_RAM_Q_7_49;
input o_RAM_Q_7_50;
input o_RAM_Q_7_51;
input n544_4;
input n544_6;
input n64_9;
input n_twr_d;
input n499_4;
input [7:6] td_in;
input [5:0] db_z;
input [3:0] ta_d;
input \ramstyle_block.wavedata_cpu_0 ;
input \ramstyle_block.wavedata_cpu_1 ;
input \ramstyle_block.wavedata_cpu_6 ;
input \ramstyle_block.wavedata_cpu_7 ;
input [2:2] ff_scc_mask;
input test_0;
input test_1;
input test_5;
input [2:0] ff_4mhz;
input [6:6] ff_reset;
output n490_4;
output n490_5;
output n502_4;
output freq_changed_4;
output n518_4;
output n25_7;
output n29_7;
output [7:6] i_DB_Z;
output [7:0] ch1_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n490_3;
wire n493_3;
wire n502_3;
wire fraccntr_ld;
wire n506_3;
wire n294_4;
wire n390_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_38;
wire o_RAM_Q_7_40;
wire o_RAM_Q_7_42;
wire o_RAM_Q_7_44;
wire fraccntr_ld_4;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_7;
wire freq_changed;
wire n319_6;
wire accshft_7_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n288_15;
wire o_RAM_Q_7_34;
wire o_RAM_Q_7_36;
wire n20_6_3;
wire n20_8;
wire cntr_2_7;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:3] cntr;
wire [3:0] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n490_s0 (
    .F(n490_3),
    .I0(ta_d[0]),
    .I1(n490_4),
    .I2(n490_5) 
);
defparam n490_s0.INIT=8'h80;
  LUT3 n493_s0 (
    .F(n493_3),
    .I0(ta_d[0]),
    .I1(n490_4),
    .I2(n490_5) 
);
defparam n493_s0.INIT=8'h40;
  LUT4 n502_s0 (
    .F(n502_3),
    .I0(ta_d[2]),
    .I1(ta_d[3]),
    .I2(n490_4),
    .I3(n502_4) 
);
defparam n502_s0.INIT=16'h4000;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n506_s0 (
    .F(n506_3),
    .I0(n490_5),
    .I1(n490_4),
    .I2(cntr_3_7) 
);
defparam n506_s0.INIT=8'hF8;
  LUT3 n294_s1 (
    .F(n294_4),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(n105_11) 
);
defparam n294_s1.INIT=8'hE0;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(mute),
    .I1(n105_11),
    .I2(db_z[0]),
    .I3(n527_4) 
);
defparam n390_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr_0[1]),
    .I2(n105_11),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT4 n288_s10 (
    .F(o_RAM_Q_7_38),
    .I0(\ramstyle_block.wavedata_cpu_7 ),
    .I1(\ramstyle_block.wavedata_cpu_6 ),
    .I2(o_RAM_Q_7_45),
    .I3(o_RAM_Q_7_46) 
);
defparam n288_s10.INIT=16'hCFA0;
  LUT3 n288_s11 (
    .F(o_RAM_Q_7_40),
    .I0(o_RAM_Q_7_47),
    .I1(o_RAM_Q_7_48),
    .I2(cyccntr[0]) 
);
defparam n288_s11.INIT=8'hCA;
  LUT3 n288_s12 (
    .F(o_RAM_Q_7_42),
    .I0(o_RAM_Q_7_49),
    .I1(o_RAM_Q_7_50),
    .I2(cyccntr[0]) 
);
defparam n288_s12.INIT=8'hCA;
  LUT4 n288_s13 (
    .F(o_RAM_Q_7_44),
    .I0(\ramstyle_block.wavedata_cpu_1 ),
    .I1(\ramstyle_block.wavedata_cpu_0 ),
    .I2(o_RAM_Q_7_45),
    .I3(o_RAM_Q_7_51) 
);
defparam n288_s13.INIT=16'hCFA0;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n490_s1 (
    .F(n490_4),
    .I0(n544_4),
    .I1(n544_6),
    .I2(n64_9) 
);
defparam n490_s1.INIT=8'h80;
  LUT3 n490_s2 (
    .F(n490_5),
    .I0(ta_d[1]),
    .I1(ta_d[2]),
    .I2(ta_d[3]) 
);
defparam n490_s2.INIT=8'h01;
  LUT2 n502_s1 (
    .F(n502_4),
    .I0(ta_d[0]),
    .I1(ta_d[1]) 
);
defparam n502_s1.INIT=4'h4;
  LUT4 freq_changed_s1 (
    .F(freq_changed_4),
    .I0(n_twr_d),
    .I1(n544_4),
    .I2(n64_9),
    .I3(ff_scc_mask[2]) 
);
defparam freq_changed_s1.INIT=16'h0040;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_7),
    .I2(test_1),
    .I3(fraccntr_ld_7) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 n518_s1 (
    .F(n518_4),
    .I0(ta_d[0]),
    .I1(ta_d[1]) 
);
defparam n518_s1.INIT=4'h8;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[1]),
    .I2(cyccntr_0[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_7),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 freq_changed_s2 (
    .F(freq_changed),
    .I0(ta_d[1]),
    .I1(ta_d[2]),
    .I2(ta_d[3]),
    .I3(freq_changed_4) 
);
defparam freq_changed_s2.INIT=16'h0100;
  LUT4 n319_s2 (
    .F(n319_6),
    .I0(n105_11),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n319_s2.INIT=16'hAAA8;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  DFFE i_DB_Z_7_s0 (
    .Q(i_DB_Z[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE i_DB_Z_6_s0 (
    .Q(i_DB_Z[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n490_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n493_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n527_4),
    .RESET(n20_6) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n502_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n506_3),
    .RESET(n20_6) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n288_15),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n294_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n319_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n319_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch1_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch1_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch1_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch1_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch1_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch1_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch1_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch1_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n390_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n288_s7 (
    .O(n288_15),
    .I0(o_RAM_Q_7_34),
    .I1(o_RAM_Q_7_36),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n288_s8 (
    .O(o_RAM_Q_7_34),
    .I0(o_RAM_Q_7_38),
    .I1(o_RAM_Q_7_40),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n288_s9 (
    .O(o_RAM_Q_7_36),
    .I0(o_RAM_Q_7_42),
    .I1(o_RAM_Q_7_44),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr u_cyccntr (
    .clk(clk),
    .n105_11(n105_11),
    .n319_6(n319_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_0 u_fraccntr_a (
    .clk(clk),
    .n105_11(n105_11),
    .fraccntr_ld(fraccntr_ld),
    .n490_5(n490_5),
    .n499_4(n499_4),
    .db_z(db_z[3:0]),
    .freq(freq[3:0]),
    .ta_d(ta_d[0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n20_6(n20_6_3),
    .n20_8(n20_8),
    .n25_7(n25_7),
    .cntr(cntr[3])
);
  IKASCC_primitive_dncntr_1 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n20_8(n20_8),
    .n105_11(n105_11),
    .n20_6(n20_6_3),
    .cntr(cntr[3]),
    .i_DB_Z(i_DB_Z[7:6]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .cntr_0(cntr_0[3:0])
);
  IKASCC_primitive_dncntr_2 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n20_8(n20_8),
    .n490_5(n490_5),
    .n499_4(n499_4),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr[3]),
    .ta_d(ta_d[0]),
    .cntr_1(cntr_0[3:0]),
    .cntr_2_7(cntr_2_7),
    .cntr_2(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_3 u_intcntr (
    .clk(clk),
    .freq_changed(freq_changed),
    .freq_changed_z(freq_changed_z),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .ff_4mhz(ff_4mhz[2:0]),
    .n29_7(n29_7),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s */
module IKASCC_player_memory_s_0 (
  n14_6,
  n207_4,
  ch2_ram_addr_4_11,
  ch2_ram_addr_4_13,
  n9_3,
  n544_4,
  n207_5,
  td_in,
  ch2_ram_addr,
  cyccntr,
  test,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 
)
;
input n14_6;
input n207_4;
input ch2_ram_addr_4_11;
input ch2_ram_addr_4_13;
input n9_3;
input n544_4;
input n207_5;
input [7:0] td_in;
input [4:0] ch2_ram_addr;
input [0:0] cyccntr;
input [6:6] test;
output o_RAM_Q_7_45;
output o_RAM_Q_7_46;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire [4:2] \ramstyle_block.wavedata_ram_2 ;
wire [4:2] \ramstyle_block.wavedata_cpu_2 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT4 o_RAM_Q_7_s38 (
    .F(o_RAM_Q_7_45),
    .I0(\ramstyle_block.wavedata_ram_6 ),
    .I1(\ramstyle_block.wavedata_ram_7 ),
    .I2(n207_4),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s38.INIT=16'hFA0C;
  LUT3 o_RAM_Q_7_s39 (
    .F(o_RAM_Q_7_46),
    .I0(\ramstyle_block.wavedata_cpu_5 ),
    .I1(\ramstyle_block.wavedata_ram_5 ),
    .I2(n207_4) 
);
defparam o_RAM_Q_7_s39.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s40 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu_2 [4]),
    .I1(\ramstyle_block.wavedata_ram_2 [4]),
    .I2(n207_4) 
);
defparam o_RAM_Q_7_s40.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_cpu_2 [3]),
    .I1(\ramstyle_block.wavedata_ram_2 [3]),
    .I2(n207_4) 
);
defparam o_RAM_Q_7_s41.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s42 (
    .F(o_RAM_Q_7_49),
    .I0(\ramstyle_block.wavedata_cpu_2 [2]),
    .I1(\ramstyle_block.wavedata_ram_2 [2]),
    .I2(n207_4) 
);
defparam o_RAM_Q_7_s42.INIT=8'hAC;
  LUT4 o_RAM_Q_7_s43 (
    .F(o_RAM_Q_7_50),
    .I0(\ramstyle_block.wavedata_ram_0 ),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(n207_4),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s43.INIT=16'hFA0C;
  LUT4 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(test[6]),
    .I1(n9_3),
    .I2(n544_4),
    .I3(n207_5) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=16'hEFFF;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 ),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [3]),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 ),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu_7 ),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n207_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu_6 ),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n207_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu_5 ),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n207_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n207_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [3]),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n207_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n207_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu_1 ),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n207_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 ),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n207_4) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_11),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_11),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_13),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch2_ram_addr[3:0]),
    .WRE(ch2_ram_addr_4_13),
    .CLK(n14_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_0 */
module IKASCC_primitive_dncntr_4 (
  clk,
  n105_11,
  n326_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n105_11;
input n326_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_13;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s6 (
    .F(n15_13),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s6.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n326_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n326_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n326_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_13),
    .CLK(clk),
    .SET(n326_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_4 */
module IKASCC_primitive_dncntr_5 (
  clk,
  n105_11,
  n25_7,
  fraccntr_ld,
  n499_4,
  n497_4,
  freq,
  db_z,
  ta_d,
  n20_6,
  cntr
)
;
input clk;
input n105_11;
input n25_7;
input fraccntr_ld;
input n499_4;
input n497_4;
input [3:0] freq;
input [3:0] db_z;
input [0:0] ta_d;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n20_8;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_8),
    .I1(n20_5),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_6) 
);
defparam n20_s2.INIT=8'hCA;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_6) 
);
defparam n21_s1.INIT=8'hCA;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_6) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_6) 
);
defparam n23_s1.INIT=8'hCA;
  LUT3 n20_s3 (
    .F(n20_6),
    .I0(ta_d[0]),
    .I1(n499_4),
    .I2(n497_4) 
);
defparam n20_s3.INIT=8'h40;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_5 */
module IKASCC_primitive_dncntr_6 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n20_6,
  freq,
  i_DB_Z,
  db_z,
  cntr,
  n16_7,
  cntr_2_9,
  cntr_4
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n20_6;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
input [3:0] cntr;
output n16_7;
output cntr_2_9;
output [3:3] cntr_4;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(cntr_4[3]),
    .I2(n16_7),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_0[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT3 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(fraccntr_ld),
    .I1(cntr_2_9),
    .I2(n105_11) 
);
defparam cntr_2_s2.INIT=8'hE0;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_6) 
);
defparam n16_s1.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT3 n16_s3 (
    .F(n16_7),
    .I0(cntr_0[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]) 
);
defparam n16_s3.INIT=8'h01;
  LUT4 cntr_2_s4 (
    .F(cntr_2_9),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr[0]),
    .I3(cntr[1]) 
);
defparam cntr_2_s4.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_4[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_6 */
module IKASCC_primitive_dncntr_7 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n16_7,
  cntr_2_9,
  n499_4,
  n497_4,
  test,
  freq,
  db_z,
  cntr,
  ta_d,
  cntr_2_7,
  cntr_5
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n16_7;
input cntr_2_9;
input n499_4;
input n497_4;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [0:0] ta_d;
output cntr_2_7;
output [3:0] cntr_5;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_5[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_5[1]),
    .I2(cntr_5[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_5[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(fraccntr_ld),
    .I3(n105_11) 
);
defparam cntr_2_s2.INIT=16'hFE00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_5[0]),
    .I1(cntr_5[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT3 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n16_7),
    .I2(cntr_2_9) 
);
defparam cntr_2_s3.INIT=8'h40;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(ta_d[0]),
    .I1(n499_4),
    .I2(n497_4) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_5[2]),
    .I1(cntr_5[0]),
    .I2(cntr_5[1]),
    .I3(cntr_5[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_5[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_5[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_5[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_5[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_7 */
module IKASCC_primitive_dncntr_8 (
  clk,
  freq_changed,
  freq_changed_z,
  n29_7,
  n25_7,
  fraccntr_ld_4,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input freq_changed;
input freq_changed_z;
input n29_7;
input n25_7;
input fraccntr_ld_4;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(freq_changed),
    .I1(freq_changed_z),
    .I2(n29_7),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFFE0;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_8 */
module IKASCC_player_control_s_0 (
  clk,
  n105_11,
  n527_4,
  n20_6,
  n490_4,
  n518_4,
  n207_4,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  freq_changed_4,
  n25_7,
  n499_4,
  n29_7,
  db_z,
  i_DB_Z,
  ta_d,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  test,
  ff_4mhz,
  ch2_sound,
  cyccntr,
  intcntr
)
;
input clk;
input n105_11;
input n527_4;
input n20_6;
input n490_4;
input n518_4;
input n207_4;
input o_RAM_Q_7_45;
input o_RAM_Q_7_46;
input o_RAM_Q_7_47;
input o_RAM_Q_7_48;
input o_RAM_Q_7_49;
input o_RAM_Q_7_50;
input freq_changed_4;
input n25_7;
input n499_4;
input n29_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [3:0] ta_d;
input \ramstyle_block.wavedata_cpu_0 ;
input \ramstyle_block.wavedata_cpu_1 ;
input \ramstyle_block.wavedata_cpu_6 ;
input \ramstyle_block.wavedata_cpu_7 ;
input [1:0] test;
input [2:0] ff_4mhz;
output [7:0] ch2_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n497_3;
wire n500_3;
wire n509_3;
wire fraccntr_ld;
wire n513_3;
wire n301_4;
wire n397_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_38;
wire o_RAM_Q_7_40;
wire o_RAM_Q_7_42;
wire o_RAM_Q_7_44;
wire n497_4;
wire fraccntr_ld_4;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_7;
wire freq_changed;
wire n326_6;
wire accshft_7_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n295_15;
wire o_RAM_Q_7_34;
wire o_RAM_Q_7_36;
wire n20_6_6;
wire n16_7;
wire cntr_2_9;
wire cntr_2_7;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:0] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n497_s0 (
    .F(n497_3),
    .I0(ta_d[0]),
    .I1(n490_4),
    .I2(n497_4) 
);
defparam n497_s0.INIT=8'h80;
  LUT3 n500_s0 (
    .F(n500_3),
    .I0(ta_d[0]),
    .I1(n490_4),
    .I2(n497_4) 
);
defparam n500_s0.INIT=8'h40;
  LUT4 n509_s0 (
    .F(n509_3),
    .I0(ta_d[2]),
    .I1(ta_d[3]),
    .I2(n490_4),
    .I3(n518_4) 
);
defparam n509_s0.INIT=16'h4000;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n513_s0 (
    .F(n513_3),
    .I0(n497_4),
    .I1(n490_4),
    .I2(cntr_3_7) 
);
defparam n513_s0.INIT=8'hF8;
  LUT3 n301_s1 (
    .F(n301_4),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(n105_11) 
);
defparam n301_s1.INIT=8'hE0;
  LUT4 n397_s1 (
    .F(n397_4),
    .I0(mute),
    .I1(n105_11),
    .I2(db_z[1]),
    .I3(n527_4) 
);
defparam n397_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr_0[1]),
    .I2(n105_11),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT4 n295_s10 (
    .F(o_RAM_Q_7_38),
    .I0(\ramstyle_block.wavedata_cpu_7 ),
    .I1(\ramstyle_block.wavedata_cpu_6 ),
    .I2(n207_4),
    .I3(o_RAM_Q_7_45) 
);
defparam n295_s10.INIT=16'hCFA0;
  LUT3 n295_s11 (
    .F(o_RAM_Q_7_40),
    .I0(o_RAM_Q_7_46),
    .I1(o_RAM_Q_7_47),
    .I2(cyccntr[0]) 
);
defparam n295_s11.INIT=8'hCA;
  LUT3 n295_s12 (
    .F(o_RAM_Q_7_42),
    .I0(o_RAM_Q_7_48),
    .I1(o_RAM_Q_7_49),
    .I2(cyccntr[0]) 
);
defparam n295_s12.INIT=8'hCA;
  LUT4 n295_s13 (
    .F(o_RAM_Q_7_44),
    .I0(\ramstyle_block.wavedata_cpu_1 ),
    .I1(\ramstyle_block.wavedata_cpu_0 ),
    .I2(n207_4),
    .I3(o_RAM_Q_7_50) 
);
defparam n295_s13.INIT=16'hCFA0;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n497_s1 (
    .F(n497_4),
    .I0(ta_d[2]),
    .I1(ta_d[3]),
    .I2(ta_d[1]) 
);
defparam n497_s1.INIT=8'h10;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(test[1]),
    .I3(fraccntr_ld_7) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[1]),
    .I2(cyccntr_0[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_7),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_4),
    .I1(ta_d[2]),
    .I2(ta_d[3]),
    .I3(ta_d[1]) 
);
defparam freq_changed_s1.INIT=16'h0200;
  LUT4 n326_s2 (
    .F(n326_6),
    .I0(n105_11),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n326_s2.INIT=16'hAAA8;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n497_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n500_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n527_4),
    .RESET(n20_6) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n509_3) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n513_3),
    .RESET(n20_6) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n295_15),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n301_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n326_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n326_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch2_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch2_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch2_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch2_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch2_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch2_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch2_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch2_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n397_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n295_s7 (
    .O(n295_15),
    .I0(o_RAM_Q_7_34),
    .I1(o_RAM_Q_7_36),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n295_s8 (
    .O(o_RAM_Q_7_34),
    .I0(o_RAM_Q_7_38),
    .I1(o_RAM_Q_7_40),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n295_s9 (
    .O(o_RAM_Q_7_36),
    .I0(o_RAM_Q_7_42),
    .I1(o_RAM_Q_7_44),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr_4 u_cyccntr (
    .clk(clk),
    .n105_11(n105_11),
    .n326_6(n326_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_5 u_fraccntr_a (
    .clk(clk),
    .n105_11(n105_11),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n499_4(n499_4),
    .n497_4(n497_4),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .ta_d(ta_d[0]),
    .n20_6(n20_6_6),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_6 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n20_6(n20_6_6),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .n16_7(n16_7),
    .cntr_2_9(cntr_2_9),
    .cntr_4(cntr_0[3])
);
  IKASCC_primitive_dncntr_7 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n16_7(n16_7),
    .cntr_2_9(cntr_2_9),
    .n499_4(n499_4),
    .n497_4(n497_4),
    .test(test[0]),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3]),
    .ta_d(ta_d[0]),
    .cntr_2_7(cntr_2_7),
    .cntr_5(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_8 u_intcntr (
    .clk(clk),
    .freq_changed(freq_changed),
    .freq_changed_z(freq_changed_z),
    .n29_7(n29_7),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_0 */
module IKASCC_player_memory_s_1 (
  n14_6,
  n251_4,
  ch3_ram_addr_4_11,
  ch3_ram_addr_4_13,
  n9_3,
  n544_4,
  n251_5,
  n163_6,
  td_in,
  ch3_ram_addr,
  cyccntr,
  ta_d,
  test,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  o_RAM_Q_7_52,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_4 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_4 ,
  \ramstyle_block.wavedata_cpu_6 
)
;
input n14_6;
input n251_4;
input ch3_ram_addr_4_11;
input ch3_ram_addr_4_13;
input n9_3;
input n544_4;
input n251_5;
input n163_6;
input [7:0] td_in;
input [4:0] ch3_ram_addr;
input [0:0] cyccntr;
input [7:7] ta_d;
input [6:6] test;
output o_RAM_Q_7_45;
output o_RAM_Q_7_46;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output o_RAM_Q_7_51;
output o_RAM_Q_7_52;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_4 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_4 ;
output \ramstyle_block.wavedata_cpu_6 ;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire o_RAM_Q_7_53;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire [7:5] \ramstyle_block.wavedata_ram_5 ;
wire [7:5] \ramstyle_block.wavedata_cpu_5 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT3 o_RAM_Q_7_s38 (
    .F(o_RAM_Q_7_45),
    .I0(\ramstyle_block.wavedata_cpu_5 [7]),
    .I1(\ramstyle_block.wavedata_ram_5 [7]),
    .I2(o_RAM_Q_7_52) 
);
defparam o_RAM_Q_7_s38.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s39 (
    .F(o_RAM_Q_7_46),
    .I0(\ramstyle_block.wavedata_cpu_6 ),
    .I1(\ramstyle_block.wavedata_ram_6 ),
    .I2(o_RAM_Q_7_52) 
);
defparam o_RAM_Q_7_s39.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s40 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu_5 [5]),
    .I1(\ramstyle_block.wavedata_ram_5 [5]),
    .I2(o_RAM_Q_7_52) 
);
defparam o_RAM_Q_7_s40.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_cpu_4 ),
    .I1(\ramstyle_block.wavedata_ram_4 ),
    .I2(n251_4) 
);
defparam o_RAM_Q_7_s41.INIT=8'hAC;
  LUT4 o_RAM_Q_7_s42 (
    .F(o_RAM_Q_7_49),
    .I0(\ramstyle_block.wavedata_ram_3 ),
    .I1(\ramstyle_block.wavedata_ram_2 ),
    .I2(n251_4),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s42.INIT=16'h03F5;
  LUT3 o_RAM_Q_7_s43 (
    .F(o_RAM_Q_7_50),
    .I0(\ramstyle_block.wavedata_cpu_1 ),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(o_RAM_Q_7_52) 
);
defparam o_RAM_Q_7_s43.INIT=8'hAC;
  LUT3 o_RAM_Q_7_s44 (
    .F(o_RAM_Q_7_51),
    .I0(\ramstyle_block.wavedata_cpu_0 ),
    .I1(\ramstyle_block.wavedata_ram_0 ),
    .I2(o_RAM_Q_7_52) 
);
defparam o_RAM_Q_7_s44.INIT=8'hAC;
  LUT4 o_RAM_Q_7_s45 (
    .F(o_RAM_Q_7_52),
    .I0(n9_3),
    .I1(o_RAM_Q_7_53),
    .I2(n544_4),
    .I3(n251_5) 
);
defparam o_RAM_Q_7_s45.INIT=16'h4000;
  LUT2 o_RAM_Q_7_s46 (
    .F(o_RAM_Q_7_53),
    .I0(ta_d[7]),
    .I1(test[6]) 
);
defparam o_RAM_Q_7_s46.INIT=4'h1;
  LUT4 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(test[6]),
    .I1(n9_3),
    .I2(n251_5),
    .I3(n163_6) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=16'hEFFF;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 [5]),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_4 ),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_3 ),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 ),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 ),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu_5 [7]),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n251_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu_6 ),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n251_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu_5 [5]),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n251_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu_4 ),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n251_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu_3 ),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n251_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 ),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n251_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu_1 ),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n251_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 ),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n251_4) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 [7]),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_11),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_11),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_13),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch3_ram_addr[3:0]),
    .WRE(ch3_ram_addr_4_13),
    .CLK(n14_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_1 */
module IKASCC_primitive_dncntr_9 (
  clk,
  n105_11,
  n325_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n105_11;
input n325_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_13;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s6 (
    .F(n15_13),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s6.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n325_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n325_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n325_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_13),
    .CLK(clk),
    .SET(n325_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_9 */
module IKASCC_primitive_dncntr_10 (
  clk,
  n105_11,
  n25_7,
  fraccntr_ld,
  n499_4,
  n496_4,
  freq,
  db_z,
  ta_d,
  n20_6,
  cntr
)
;
input clk;
input n105_11;
input n25_7;
input fraccntr_ld;
input n499_4;
input n496_4;
input [3:0] freq;
input [3:0] db_z;
input [0:0] ta_d;
output n20_6;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n20_8;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_8),
    .I1(n20_5),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_6) 
);
defparam n20_s2.INIT=8'hCA;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_6) 
);
defparam n21_s1.INIT=8'hCA;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_6) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_6) 
);
defparam n23_s1.INIT=8'hCA;
  LUT3 n20_s3 (
    .F(n20_6),
    .I0(ta_d[0]),
    .I1(n499_4),
    .I2(n496_4) 
);
defparam n20_s3.INIT=8'h40;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_10 */
module IKASCC_primitive_dncntr_11 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n20_6,
  freq,
  i_DB_Z,
  db_z,
  cntr,
  n16_7,
  cntr_2_9,
  cntr_7
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n20_6;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
input [3:0] cntr;
output n16_7;
output cntr_2_9;
output [3:3] cntr_7;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(cntr_7[3]),
    .I2(n16_7),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_0[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT3 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(fraccntr_ld),
    .I1(cntr_2_9),
    .I2(n105_11) 
);
defparam cntr_2_s2.INIT=8'hE0;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_6) 
);
defparam n16_s1.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT3 n16_s3 (
    .F(n16_7),
    .I0(cntr_0[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]) 
);
defparam n16_s3.INIT=8'h01;
  LUT4 cntr_2_s4 (
    .F(cntr_2_9),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr[0]),
    .I3(cntr[1]) 
);
defparam cntr_2_s4.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_7[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_11 */
module IKASCC_primitive_dncntr_12 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n16_7,
  cntr_2_9,
  n499_4,
  n496_4,
  test,
  freq,
  db_z,
  cntr,
  ta_d,
  cntr_2_7,
  cntr_8
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n16_7;
input cntr_2_9;
input n499_4;
input n496_4;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [0:0] ta_d;
output cntr_2_7;
output [3:0] cntr_8;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_8[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_8[1]),
    .I2(cntr_8[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_8[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(fraccntr_ld),
    .I3(n105_11) 
);
defparam cntr_2_s2.INIT=16'hFE00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_8[0]),
    .I1(cntr_8[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT3 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n16_7),
    .I2(cntr_2_9) 
);
defparam cntr_2_s3.INIT=8'h40;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(ta_d[0]),
    .I1(n499_4),
    .I2(n496_4) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_8[2]),
    .I1(cntr_8[0]),
    .I2(cntr_8[1]),
    .I3(cntr_8[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_8[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_8[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_8[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_8[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_12 */
module IKASCC_primitive_dncntr_13 (
  clk,
  freq_changed,
  freq_changed_z,
  n29_7,
  n25_7,
  fraccntr_ld_4,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input freq_changed;
input freq_changed_z;
input n29_7;
input n25_7;
input fraccntr_ld_4;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n14_5;
wire n13_5;
wire n15_6;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(freq_changed),
    .I1(freq_changed_z),
    .I2(n29_7),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFFE0;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n14_s1 (
    .F(n14_5),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]) 
);
defparam n15_s2.INIT=4'h1;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_13 */
module IKASCC_player_control_s_1 (
  clk,
  n105_11,
  n527_4,
  n20_6,
  n490_4,
  o_RAM_Q_7_45,
  o_RAM_Q_7_46,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  n251_4,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  n69_6,
  freq_changed_4,
  n25_7,
  n499_4,
  n29_7,
  db_z,
  i_DB_Z,
  ta_d,
  \ramstyle_block.wavedata_cpu ,
  test,
  ff_4mhz,
  ch3_sound,
  cyccntr,
  intcntr
)
;
input clk;
input n105_11;
input n527_4;
input n20_6;
input n490_4;
input o_RAM_Q_7_45;
input o_RAM_Q_7_46;
input o_RAM_Q_7_47;
input o_RAM_Q_7_48;
input n251_4;
input o_RAM_Q_7_49;
input o_RAM_Q_7_50;
input o_RAM_Q_7_51;
input n69_6;
input freq_changed_4;
input n25_7;
input n499_4;
input n29_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [3:0] ta_d;
input [3:2] \ramstyle_block.wavedata_cpu ;
input [1:0] test;
input [2:0] ff_4mhz;
output [7:0] ch3_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n496_3;
wire n499_3;
wire fraccntr_ld;
wire n512_3;
wire n300_4;
wire n396_4;
wire accshft_en_6;
wire final_sound_7_5;
wire o_RAM_Q_7_38;
wire o_RAM_Q_7_40;
wire o_RAM_Q_7_42;
wire o_RAM_Q_7_44;
wire n496_4;
wire fraccntr_ld_4;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_7;
wire n508_5;
wire freq_changed;
wire n325_6;
wire accshft_7_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n294_15;
wire o_RAM_Q_7_34;
wire o_RAM_Q_7_36;
wire n20_6_9;
wire n16_7;
wire cntr_2_9;
wire cntr_2_7;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:0] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n496_s0 (
    .F(n496_3),
    .I0(ta_d[0]),
    .I1(n490_4),
    .I2(n496_4) 
);
defparam n496_s0.INIT=8'h80;
  LUT3 n499_s0 (
    .F(n499_3),
    .I0(ta_d[0]),
    .I1(n490_4),
    .I2(n496_4) 
);
defparam n499_s0.INIT=8'h40;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n512_s0 (
    .F(n512_3),
    .I0(n496_4),
    .I1(n490_4),
    .I2(cntr_3_7) 
);
defparam n512_s0.INIT=8'hF8;
  LUT3 n300_s1 (
    .F(n300_4),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(n105_11) 
);
defparam n300_s1.INIT=8'hE0;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(mute),
    .I1(n105_11),
    .I2(db_z[2]),
    .I3(n527_4) 
);
defparam n396_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr_0[1]),
    .I2(n105_11),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 n294_s10 (
    .F(o_RAM_Q_7_38),
    .I0(o_RAM_Q_7_45),
    .I1(o_RAM_Q_7_46),
    .I2(cyccntr[0]) 
);
defparam n294_s10.INIT=8'hCA;
  LUT3 n294_s11 (
    .F(o_RAM_Q_7_40),
    .I0(o_RAM_Q_7_47),
    .I1(o_RAM_Q_7_48),
    .I2(cyccntr[0]) 
);
defparam n294_s11.INIT=8'hCA;
  LUT4 n294_s12 (
    .F(o_RAM_Q_7_42),
    .I0(\ramstyle_block.wavedata_cpu [3]),
    .I1(\ramstyle_block.wavedata_cpu [2]),
    .I2(n251_4),
    .I3(o_RAM_Q_7_49) 
);
defparam n294_s12.INIT=16'hA0CF;
  LUT3 n294_s13 (
    .F(o_RAM_Q_7_44),
    .I0(o_RAM_Q_7_50),
    .I1(o_RAM_Q_7_51),
    .I2(cyccntr[0]) 
);
defparam n294_s13.INIT=8'hCA;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n496_s1 (
    .F(n496_4),
    .I0(ta_d[1]),
    .I1(ta_d[3]),
    .I2(ta_d[2]) 
);
defparam n496_s1.INIT=8'h10;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(test[1]),
    .I3(fraccntr_ld_7) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[1]),
    .I2(cyccntr_0[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_7),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 n508_s1 (
    .F(n508_5),
    .I0(ta_d[0]),
    .I1(ta_d[1]),
    .I2(n69_6),
    .I3(n490_4) 
);
defparam n508_s1.INIT=16'h1000;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_4),
    .I1(ta_d[1]),
    .I2(ta_d[3]),
    .I3(ta_d[2]) 
);
defparam freq_changed_s1.INIT=16'h0200;
  LUT4 n325_s2 (
    .F(n325_6),
    .I0(n105_11),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n325_s2.INIT=16'hAAA8;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n496_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n527_4),
    .RESET(n20_6) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n508_5) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n508_5) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n508_5) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n508_5) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n512_3),
    .RESET(n20_6) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n294_15),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n300_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n325_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n325_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch3_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch3_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch3_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch3_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch3_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch3_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch3_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch3_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n396_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n294_s7 (
    .O(n294_15),
    .I0(o_RAM_Q_7_34),
    .I1(o_RAM_Q_7_36),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n294_s8 (
    .O(o_RAM_Q_7_34),
    .I0(o_RAM_Q_7_38),
    .I1(o_RAM_Q_7_40),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n294_s9 (
    .O(o_RAM_Q_7_36),
    .I0(o_RAM_Q_7_42),
    .I1(o_RAM_Q_7_44),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr_9 u_cyccntr (
    .clk(clk),
    .n105_11(n105_11),
    .n325_6(n325_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_10 u_fraccntr_a (
    .clk(clk),
    .n105_11(n105_11),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n499_4(n499_4),
    .n496_4(n496_4),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .ta_d(ta_d[0]),
    .n20_6(n20_6_9),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_11 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n20_6(n20_6_9),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .n16_7(n16_7),
    .cntr_2_9(cntr_2_9),
    .cntr_7(cntr_0[3])
);
  IKASCC_primitive_dncntr_12 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n16_7(n16_7),
    .cntr_2_9(cntr_2_9),
    .n499_4(n499_4),
    .n496_4(n496_4),
    .test(test[0]),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3]),
    .ta_d(ta_d[0]),
    .cntr_2_7(cntr_2_7),
    .cntr_8(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_13 u_intcntr (
    .clk(clk),
    .freq_changed(freq_changed),
    .freq_changed_z(freq_changed_z),
    .n29_7(n29_7),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_1 */
module IKASCC_player_memory_s_2 (
  n14_6,
  n396_4,
  ch45_ram_addr_4_27,
  ch45_ram_addr_4_25,
  n9_3,
  n544_4,
  n396_5,
  td_in,
  ch45_ram_addr,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_6 ,
  ch45_ram_q
)
;
input n14_6;
input n396_4;
input ch45_ram_addr_4_27;
input ch45_ram_addr_4_25;
input n9_3;
input n544_4;
input n396_5;
input [7:0] td_in;
input [4:0] ch45_ram_addr;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_6 ;
output [7:0] ch45_ram_q;
wire \wavetable_ram_DOL_0_G[0]_2 ;
wire \wavetable_ram_DOL_1_G[0]_2 ;
wire \wavetable_ram_DOL_2_G[0]_2 ;
wire \wavetable_ram_DOL_3_G[0]_2 ;
wire \wavetable_ram_DOL_4_G[0]_2 ;
wire \wavetable_ram_DOL_5_G[0]_2 ;
wire \wavetable_ram_DOL_6_G[0]_2 ;
wire \wavetable_ram_DOL_7_G[0]_2 ;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire wavetable_ram_21;
wire wavetable_ram_20;
wire wavetable_ram_19;
wire wavetable_ram_18;
wire wavetable_ram_25;
wire wavetable_ram_24;
wire wavetable_ram_23;
wire wavetable_ram_22;
wire wavetable_ram_29;
wire wavetable_ram_28;
wire wavetable_ram_27;
wire wavetable_ram_26;
wire wavetable_ram_33;
wire wavetable_ram_32;
wire wavetable_ram_31;
wire wavetable_ram_30;
wire [7:2] \ramstyle_block.wavedata_ram_2 ;
wire [7:2] \ramstyle_block.wavedata_cpu_2 ;
wire VCC;
wire GND;
  LUT3 ch45_ram_q_7_s (
    .F(ch45_ram_q[7]),
    .I0(\ramstyle_block.wavedata_cpu_2 [7]),
    .I1(\ramstyle_block.wavedata_ram_2 [7]),
    .I2(n396_4) 
);
defparam ch45_ram_q_7_s.INIT=8'hAC;
  LUT3 ch45_ram_q_6_s (
    .F(ch45_ram_q[6]),
    .I0(\ramstyle_block.wavedata_cpu_6 ),
    .I1(\ramstyle_block.wavedata_ram_6 ),
    .I2(n396_4) 
);
defparam ch45_ram_q_6_s.INIT=8'hAC;
  LUT3 ch45_ram_q_5_s (
    .F(ch45_ram_q[5]),
    .I0(\ramstyle_block.wavedata_cpu_2 [5]),
    .I1(\ramstyle_block.wavedata_ram_2 [5]),
    .I2(n396_4) 
);
defparam ch45_ram_q_5_s.INIT=8'hAC;
  LUT3 ch45_ram_q_4_s (
    .F(ch45_ram_q[4]),
    .I0(\ramstyle_block.wavedata_cpu_2 [4]),
    .I1(\ramstyle_block.wavedata_ram_2 [4]),
    .I2(n396_4) 
);
defparam ch45_ram_q_4_s.INIT=8'hAC;
  LUT3 ch45_ram_q_3_s (
    .F(ch45_ram_q[3]),
    .I0(\ramstyle_block.wavedata_cpu_2 [3]),
    .I1(\ramstyle_block.wavedata_ram_2 [3]),
    .I2(n396_4) 
);
defparam ch45_ram_q_3_s.INIT=8'hAC;
  LUT3 ch45_ram_q_2_s (
    .F(ch45_ram_q[2]),
    .I0(\ramstyle_block.wavedata_cpu_2 [2]),
    .I1(\ramstyle_block.wavedata_ram_2 [2]),
    .I2(n396_4) 
);
defparam ch45_ram_q_2_s.INIT=8'hAC;
  LUT3 ch45_ram_q_1_s (
    .F(ch45_ram_q[1]),
    .I0(\ramstyle_block.wavedata_cpu_1 ),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(n396_4) 
);
defparam ch45_ram_q_1_s.INIT=8'hAC;
  LUT3 ch45_ram_q_0_s (
    .F(ch45_ram_q[0]),
    .I0(\ramstyle_block.wavedata_cpu_0 ),
    .I1(\ramstyle_block.wavedata_ram_0 ),
    .I2(n396_4) 
);
defparam ch45_ram_q_0_s.INIT=8'hAC;
  LUT3 \wavetable_ram_DOL_0_G[0]_s0  (
    .F(\wavetable_ram_DOL_0_G[0]_2 ),
    .I0(wavetable_ram_18),
    .I1(wavetable_ram_26),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_0_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_1_G[0]_s0  (
    .F(\wavetable_ram_DOL_1_G[0]_2 ),
    .I0(wavetable_ram_19),
    .I1(wavetable_ram_27),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_2_G[0]_s0  (
    .F(\wavetable_ram_DOL_2_G[0]_2 ),
    .I0(wavetable_ram_20),
    .I1(wavetable_ram_28),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_3_G[0]_s0  (
    .F(\wavetable_ram_DOL_3_G[0]_2 ),
    .I0(wavetable_ram_21),
    .I1(wavetable_ram_29),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_4_G[0]_s0  (
    .F(\wavetable_ram_DOL_4_G[0]_2 ),
    .I0(wavetable_ram_22),
    .I1(wavetable_ram_30),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_5_G[0]_s0  (
    .F(\wavetable_ram_DOL_5_G[0]_2 ),
    .I0(wavetable_ram_23),
    .I1(wavetable_ram_31),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_6_G[0]_s0  (
    .F(\wavetable_ram_DOL_6_G[0]_2 ),
    .I0(wavetable_ram_24),
    .I1(wavetable_ram_32),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \wavetable_ram_DOL_7_G[0]_s0  (
    .F(\wavetable_ram_DOL_7_G[0]_2 ),
    .I0(wavetable_ram_25),
    .I1(wavetable_ram_33),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(n9_3),
    .I1(n544_4),
    .I2(n396_5) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hBF;
  DFFE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_DOL_6_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [5]),
    .D(\wavetable_ram_DOL_5_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [4]),
    .D(\wavetable_ram_DOL_4_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [3]),
    .D(\wavetable_ram_DOL_3_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [2]),
    .D(\wavetable_ram_DOL_2_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_DOL_1_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 ),
    .D(\wavetable_ram_DOL_0_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [7]),
    .D(td_in[7]),
    .CLK(n14_6),
    .CE(n396_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu_6 ),
    .D(td_in[6]),
    .CLK(n14_6),
    .CE(n396_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [5]),
    .D(td_in[5]),
    .CLK(n14_6),
    .CE(n396_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [4]),
    .D(td_in[4]),
    .CLK(n14_6),
    .CE(n396_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [3]),
    .D(td_in[3]),
    .CLK(n14_6),
    .CE(n396_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 [2]),
    .D(td_in[2]),
    .CLK(n14_6),
    .CE(n396_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu_1 ),
    .D(td_in[1]),
    .CLK(n14_6),
    .CE(n396_4) 
);
  DFFE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 ),
    .D(td_in[0]),
    .CLK(n14_6),
    .CE(n396_4) 
);
  DFFE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 [7]),
    .D(\wavetable_ram_DOL_7_G[0]_2 ),
    .CLK(n14_6),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_0_s (
    .DO({wavetable_ram_21,wavetable_ram_20,wavetable_ram_19,wavetable_ram_18}),
    .DI(td_in[3:0]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_27),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_0_1_s (
    .DO({wavetable_ram_25,wavetable_ram_24,wavetable_ram_23,wavetable_ram_22}),
    .DI(td_in[7:4]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_27),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_0_s (
    .DO({wavetable_ram_29,wavetable_ram_28,wavetable_ram_27,wavetable_ram_26}),
    .DI(td_in[3:0]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_25),
    .CLK(n14_6) 
);
  RAM16S4 wavetable_ram_wavetable_ram_1_1_s (
    .DO({wavetable_ram_33,wavetable_ram_32,wavetable_ram_31,wavetable_ram_30}),
    .DI(td_in[7:4]),
    .AD(ch45_ram_addr[3:0]),
    .WRE(ch45_ram_addr_4_25),
    .CLK(n14_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_2 */
module IKASCC_primitive_dncntr_14 (
  clk,
  n105_11,
  n332_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n105_11;
input n332_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_13;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s6 (
    .F(n15_13),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s6.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n332_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n332_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n332_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_13),
    .CLK(clk),
    .SET(n332_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_14 */
module IKASCC_primitive_dncntr_15 (
  clk,
  n105_11,
  n25_7,
  fraccntr_ld,
  n499_4,
  n506_6,
  freq,
  db_z,
  cntr
)
;
input clk;
input n105_11;
input n25_7;
input fraccntr_ld;
input n499_4;
input n506_6;
input [3:0] freq;
input [3:0] db_z;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n21_5;
wire n20_8;
wire n23_6;
wire n22_6;
wire n21_7;
wire n20_10;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_8),
    .I1(n20_10),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_7),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_6),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_6),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s4.INIT=16'hFE01;
  LUT4 n23_s2 (
    .F(n23_6),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n499_4),
    .I3(n506_6) 
);
defparam n23_s2.INIT=16'hCAAA;
  LUT4 n22_s2 (
    .F(n22_6),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n499_4),
    .I3(n506_6) 
);
defparam n22_s2.INIT=16'hCAAA;
  LUT4 n21_s3 (
    .F(n21_7),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n499_4),
    .I3(n506_6) 
);
defparam n21_s3.INIT=16'hCAAA;
  LUT4 n20_s5 (
    .F(n20_10),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n499_4),
    .I3(n506_6) 
);
defparam n20_s5.INIT=16'hCAAA;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_15 */
module IKASCC_primitive_dncntr_16 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n499_4,
  n506_6,
  cntr,
  freq,
  db_z,
  i_DB_Z,
  n16_7,
  cntr_2_9,
  cntr_10
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n499_4;
input n506_6;
input [3:0] cntr;
input [7:4] freq;
input [5:4] db_z;
input [7:6] i_DB_Z;
output n16_7;
output cntr_2_9;
output [3:3] cntr_10;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n17_5;
wire n19_6;
wire n18_6;
wire n17_7;
wire n16_9;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_9),
    .I1(cntr_10[3]),
    .I2(n16_7),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_7),
    .I1(cntr_0[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_6),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_6),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT3 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(fraccntr_ld),
    .I1(cntr_2_9),
    .I2(n105_11) 
);
defparam cntr_2_s2.INIT=8'hE0;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n16_s3 (
    .F(n16_7),
    .I0(cntr_0[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]) 
);
defparam n16_s3.INIT=8'h01;
  LUT4 cntr_2_s4 (
    .F(cntr_2_9),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr[0]),
    .I3(cntr[1]) 
);
defparam cntr_2_s4.INIT=16'h0001;
  LUT4 n19_s2 (
    .F(n19_6),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n499_4),
    .I3(n506_6) 
);
defparam n19_s2.INIT=16'hCAAA;
  LUT4 n18_s2 (
    .F(n18_6),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n499_4),
    .I3(n506_6) 
);
defparam n18_s2.INIT=16'hCAAA;
  LUT4 n17_s3 (
    .F(n17_7),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n499_4),
    .I3(n506_6) 
);
defparam n17_s3.INIT=16'hCAAA;
  LUT4 n16_s4 (
    .F(n16_9),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n499_4),
    .I3(n506_6) 
);
defparam n16_s4.INIT=16'hCAAA;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_10[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_16 */
module IKASCC_primitive_dncntr_17 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n16_7,
  cntr_2_9,
  n518_4,
  n499_4,
  test,
  freq,
  db_z,
  cntr,
  ta_d,
  cntr_2_7,
  cntr_11
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n16_7;
input cntr_2_9;
input n518_4;
input n499_4;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [3:2] ta_d;
output cntr_2_7;
output [3:0] cntr_11;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_11[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_11[1]),
    .I2(cntr_11[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_11[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(fraccntr_ld),
    .I3(n105_11) 
);
defparam cntr_2_s2.INIT=16'hFE00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_11[0]),
    .I1(cntr_11[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT3 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n16_7),
    .I2(cntr_2_9) 
);
defparam cntr_2_s3.INIT=8'h40;
  LUT4 n16_s3 (
    .F(n16_6),
    .I0(ta_d[3]),
    .I1(ta_d[2]),
    .I2(n518_4),
    .I3(n499_4) 
);
defparam n16_s3.INIT=16'h4000;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_11[2]),
    .I1(cntr_11[0]),
    .I2(cntr_11[1]),
    .I3(cntr_11[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_11[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_11[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_11[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_11[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_17 */
module IKASCC_primitive_dncntr_18 (
  clk,
  freq_changed,
  freq_changed_z,
  n29_7,
  n25_7,
  fraccntr_ld_4,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input freq_changed;
input freq_changed_z;
input n29_7;
input n25_7;
input fraccntr_ld_4;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n13_5;
wire n15_6;
wire n14_7;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(freq_changed),
    .I1(freq_changed_z),
    .I2(n29_7),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFFE0;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[2]),
    .I1(intcntr[3]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n15_s2.INIT=4'h1;
  LUT4 n14_s2 (
    .F(n14_7),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]),
    .I3(intcntr[3]) 
);
defparam n14_s2.INIT=16'hFE01;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_18 */
module IKASCC_player_control_s_2 (
  clk,
  n105_11,
  n527_4,
  n20_6,
  n490_4,
  n69_6,
  freq_changed_4,
  n544_4,
  n544_6,
  n64_9,
  n25_7,
  n499_4,
  n518_4,
  n29_7,
  db_z,
  i_DB_Z,
  ch4_wavelatch,
  ta_d,
  test,
  ff_4mhz,
  n515_4,
  n506_6,
  ch4_sound,
  intcntr
)
;
input clk;
input n105_11;
input n527_4;
input n20_6;
input n490_4;
input n69_6;
input freq_changed_4;
input n544_4;
input n544_6;
input n64_9;
input n25_7;
input n499_4;
input n518_4;
input n29_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [7:0] ch4_wavelatch;
input [3:0] ta_d;
input [1:0] test;
input [2:0] ff_4mhz;
output n515_4;
output n506_6;
output [7:0] ch4_sound;
output [4:0] intcntr;
wire n301_30;
wire n301_31;
wire n301_32;
wire n301_33;
wire n503_3;
wire fraccntr_ld;
wire n519_3;
wire n307_4;
wire n403_4;
wire accshft_en_6;
wire final_sound_7_5;
wire n503_4;
wire fraccntr_ld_4;
wire accshft_en_7;
wire final_sound_7_6;
wire n515_6;
wire fraccntr_ld_7;
wire freq_changed;
wire n332_6;
wire n506_8;
wire accshft_7_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n301_35;
wire n301_37;
wire n301_39;
wire n16_7;
wire cntr_2_9;
wire cntr_2_7;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n301_s32 (
    .F(n301_30),
    .I0(ch4_wavelatch[7]),
    .I1(ch4_wavelatch[6]),
    .I2(cyccntr[0]) 
);
defparam n301_s32.INIT=8'hCA;
  LUT3 n301_s33 (
    .F(n301_31),
    .I0(ch4_wavelatch[5]),
    .I1(ch4_wavelatch[4]),
    .I2(cyccntr[0]) 
);
defparam n301_s33.INIT=8'hCA;
  LUT3 n301_s34 (
    .F(n301_32),
    .I0(ch4_wavelatch[3]),
    .I1(ch4_wavelatch[2]),
    .I2(cyccntr[0]) 
);
defparam n301_s34.INIT=8'hCA;
  LUT3 n301_s35 (
    .F(n301_33),
    .I0(ch4_wavelatch[1]),
    .I1(ch4_wavelatch[0]),
    .I2(cyccntr[0]) 
);
defparam n301_s35.INIT=8'hCA;
  LUT3 n503_s0 (
    .F(n503_3),
    .I0(ta_d[0]),
    .I1(n490_4),
    .I2(n503_4) 
);
defparam n503_s0.INIT=8'h80;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n519_s0 (
    .F(n519_3),
    .I0(n503_4),
    .I1(n490_4),
    .I2(cntr_3_7) 
);
defparam n519_s0.INIT=8'hF8;
  LUT3 n307_s1 (
    .F(n307_4),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(n105_11) 
);
defparam n307_s1.INIT=8'hE0;
  LUT4 n403_s1 (
    .F(n403_4),
    .I0(mute),
    .I1(n105_11),
    .I2(db_z[3]),
    .I3(n527_4) 
);
defparam n403_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n105_11),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n503_s1 (
    .F(n503_4),
    .I0(ta_d[3]),
    .I1(ta_d[2]),
    .I2(ta_d[1]) 
);
defparam n503_s1.INIT=8'h40;
  LUT2 n515_s1 (
    .F(n515_4),
    .I0(ta_d[1]),
    .I1(ta_d[0]) 
);
defparam n515_s1.INIT=4'h4;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(test[1]),
    .I3(fraccntr_ld_7) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 n515_s2 (
    .F(n515_6),
    .I0(n69_6),
    .I1(n490_4),
    .I2(ta_d[1]),
    .I3(ta_d[0]) 
);
defparam n515_s2.INIT=16'h0800;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_7),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 n506_s2 (
    .F(n506_6),
    .I0(ta_d[0]),
    .I1(ta_d[3]),
    .I2(ta_d[2]),
    .I3(ta_d[1]) 
);
defparam n506_s2.INIT=16'h1000;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_4),
    .I1(ta_d[3]),
    .I2(ta_d[2]),
    .I3(ta_d[1]) 
);
defparam freq_changed_s1.INIT=16'h2000;
  LUT4 n332_s2 (
    .F(n332_6),
    .I0(n105_11),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n332_s2.INIT=16'hAAA8;
  LUT4 n506_s3 (
    .F(n506_8),
    .I0(n544_4),
    .I1(n544_6),
    .I2(n64_9),
    .I3(n506_6) 
);
defparam n506_s3.INIT=16'h8000;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n503_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n503_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n503_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n503_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n506_8) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n506_8) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n506_8) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n506_8) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n506_8) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n506_8) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n506_8) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n506_8) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n527_4),
    .RESET(n20_6) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n515_6) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n515_6) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n515_6) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n515_6) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n519_3),
    .RESET(n20_6) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n301_39),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n307_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n332_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n332_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch4_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch4_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch4_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch4_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch4_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch4_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch4_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch4_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n403_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT5 n301_s30 (
    .O(n301_35),
    .I0(n301_30),
    .I1(n301_31),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n301_s31 (
    .O(n301_37),
    .I0(n301_32),
    .I1(n301_33),
    .S0(cyccntr[1]) 
);
  MUX2_LUT6 n301_s29 (
    .O(n301_39),
    .I0(n301_35),
    .I1(n301_37),
    .S0(cyccntr[2]) 
);
  IKASCC_primitive_dncntr_14 u_cyccntr (
    .clk(clk),
    .n105_11(n105_11),
    .n332_6(n332_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_15 u_fraccntr_a (
    .clk(clk),
    .n105_11(n105_11),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n499_4(n499_4),
    .n506_6(n506_6),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_16 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n499_4(n499_4),
    .n506_6(n506_6),
    .cntr(cntr[3:0]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .n16_7(n16_7),
    .cntr_2_9(cntr_2_9),
    .cntr_10(cntr_0[3])
);
  IKASCC_primitive_dncntr_17 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n16_7(n16_7),
    .cntr_2_9(cntr_2_9),
    .n518_4(n518_4),
    .n499_4(n499_4),
    .test(test[0]),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3]),
    .ta_d(ta_d[3:2]),
    .cntr_2_7(cntr_2_7),
    .cntr_11(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_18 u_intcntr (
    .clk(clk),
    .freq_changed(freq_changed),
    .freq_changed_z(freq_changed_z),
    .n29_7(n29_7),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_2 */
module IKASCC_primitive_dncntr_19 (
  clk,
  n105_11,
  n328_6,
  ff_4mhz,
  cyccntr
)
;
input clk;
input n105_11;
input n328_6;
input [2:0] ff_4mhz;
output [3:0] cyccntr;
wire n14_5;
wire n13_5;
wire n12_5;
wire n15_13;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]) 
);
defparam n14_s1.INIT=4'h9;
  LUT3 n13_s1 (
    .F(n13_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]) 
);
defparam n13_s1.INIT=8'hE1;
  LUT4 n12_s1 (
    .F(n12_5),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n15_s6 (
    .F(n15_13),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(cyccntr[0]) 
);
defparam n15_s6.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cyccntr[2]),
    .D(n13_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n328_6) 
);
  DFFSE cntr_1_s0 (
    .Q(cyccntr[1]),
    .D(n14_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n328_6) 
);
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_5),
    .CLK(clk),
    .CE(n105_11),
    .SET(n328_6) 
);
  DFFS cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_13),
    .CLK(clk),
    .SET(n328_6) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_19 */
module IKASCC_primitive_dncntr_20 (
  clk,
  n105_11,
  n25_7,
  fraccntr_ld,
  n502_4,
  freq,
  db_z,
  cntr
)
;
input clk;
input n105_11;
input n25_7;
input fraccntr_ld;
input n502_4;
input [3:0] freq;
input [3:0] db_z;
output [3:0] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n20_5;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n20_7;
wire VCC;
wire GND;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n20_7),
    .I1(n20_5),
    .I2(fraccntr_ld) 
);
defparam n20_s0.INIT=8'hCA;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(cntr[2]),
    .I2(n21_5),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'hAA3C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr[1]),
    .I2(cntr[0]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n23_4),
    .I1(cntr[0]),
    .I2(fraccntr_ld) 
);
defparam n23_s0.INIT=8'hA3;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n502_4) 
);
defparam n20_s2.INIT=8'hCA;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n502_4) 
);
defparam n21_s1.INIT=8'hCA;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr[0]),
    .I1(cntr[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n502_4) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n502_4) 
);
defparam n23_s1.INIT=8'hCA;
  LUT4 n20_s3 (
    .F(n20_7),
    .I0(cntr[2]),
    .I1(cntr[0]),
    .I2(cntr[1]),
    .I3(cntr[3]) 
);
defparam n20_s3.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr[2]),
    .D(n21_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr[1]),
    .D(n22_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr[0]),
    .D(n23_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_20 */
module IKASCC_primitive_dncntr_21 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n502_4,
  freq,
  i_DB_Z,
  db_z,
  cntr,
  n16_7,
  cntr_2_9,
  cntr_12
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n502_4;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
input [3:0] cntr;
output n16_7;
output cntr_2_9;
output [3:3] cntr_12;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_4;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(cntr_12[3]),
    .I2(n16_7),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_0[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[1]),
    .I2(cntr_0[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT3 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(fraccntr_ld),
    .I1(cntr_2_9),
    .I2(n105_11) 
);
defparam cntr_2_s2.INIT=8'hE0;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n502_4) 
);
defparam n16_s1.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n502_4) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n502_4) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n502_4) 
);
defparam n19_s1.INIT=8'hCA;
  LUT3 n16_s3 (
    .F(n16_7),
    .I0(cntr_0[2]),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]) 
);
defparam n16_s3.INIT=8'h01;
  LUT4 cntr_2_s4 (
    .F(cntr_2_9),
    .I0(cntr[2]),
    .I1(cntr[3]),
    .I2(cntr[0]),
    .I3(cntr[1]) 
);
defparam cntr_2_s4.INIT=16'h0001;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_12[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_21 */
module IKASCC_primitive_dncntr_22 (
  clk,
  n25_7,
  fraccntr_ld,
  n105_11,
  n16_7,
  cntr_2_9,
  n499_4,
  n499_5,
  test,
  freq,
  db_z,
  cntr,
  ta_d,
  cntr_2_7,
  cntr_13
)
;
input clk;
input n25_7;
input fraccntr_ld;
input n105_11;
input n16_7;
input cntr_2_9;
input n499_4;
input n499_5;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [0:0] ta_d;
output cntr_2_7;
output [3:0] cntr_13;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_6;
wire n16_5;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_6;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_8),
    .I1(n16_5),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hCA;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(cntr_13[2]),
    .I2(n17_5),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'hAA3C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_13[1]),
    .I2(cntr_13[0]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n19_4),
    .I1(cntr_13[0]),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hA3;
  LUT4 cntr_2_s2 (
    .F(cntr_2_6),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(fraccntr_ld),
    .I3(n105_11) 
);
defparam cntr_2_s2.INIT=16'hFE00;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_6) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_6) 
);
defparam n17_s1.INIT=8'hCA;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_13[0]),
    .I1(cntr_13[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_6) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_6) 
);
defparam n19_s1.INIT=8'hCA;
  LUT3 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n16_7),
    .I2(cntr_2_9) 
);
defparam cntr_2_s3.INIT=8'h40;
  LUT3 n16_s3 (
    .F(n16_6),
    .I0(ta_d[0]),
    .I1(n499_4),
    .I2(n499_5) 
);
defparam n16_s3.INIT=8'h80;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(cntr_13[2]),
    .I1(cntr_13[0]),
    .I2(cntr_13[1]),
    .I3(cntr_13[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  DFFSE cntr_2_s0 (
    .Q(cntr_13[2]),
    .D(n17_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_13[1]),
    .D(n18_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_13[0]),
    .D(n19_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_13[3]),
    .D(n16_3),
    .CLK(clk),
    .CE(cntr_2_6),
    .SET(n25_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_22 */
module IKASCC_primitive_dncntr_23 (
  clk,
  freq_changed,
  freq_changed_z,
  n29_7,
  n25_7,
  fraccntr_ld_4,
  ff_4mhz,
  cntr_3_7,
  intcntr
)
;
input clk;
input freq_changed;
input freq_changed_z;
input n29_7;
input n25_7;
input fraccntr_ld_4;
input [2:0] ff_4mhz;
output cntr_3_7;
output [4:0] intcntr;
wire n29_4;
wire n16_5;
wire n13_5;
wire n15_6;
wire n14_7;
wire n15_8;
wire n17_7;
wire VCC;
wire GND;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(freq_changed),
    .I1(freq_changed_z),
    .I2(n29_7),
    .I3(n25_7) 
);
defparam n29_s1.INIT=16'hFFE0;
  LUT2 n16_s1 (
    .F(n16_5),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n16_s1.INIT=4'h9;
  LUT4 n13_s1 (
    .F(n13_5),
    .I0(intcntr[2]),
    .I1(intcntr[3]),
    .I2(n15_6),
    .I3(intcntr[4]) 
);
defparam n13_s1.INIT=16'hEF10;
  LUT2 n15_s2 (
    .F(n15_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]) 
);
defparam n15_s2.INIT=4'h1;
  LUT4 n14_s2 (
    .F(n14_7),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]),
    .I3(intcntr[3]) 
);
defparam n14_s2.INIT=16'hFE01;
  LUT3 n15_s3 (
    .F(n15_8),
    .I0(intcntr[2]),
    .I1(intcntr[0]),
    .I2(intcntr[1]) 
);
defparam n15_s3.INIT=8'hA9;
  LUT4 cntr_3_s3 (
    .F(cntr_3_7),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(fraccntr_ld_4) 
);
defparam cntr_3_s3.INIT=16'h0100;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_8),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_1_s0 (
    .Q(intcntr[1]),
    .D(n16_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_0_s0 (
    .Q(intcntr[0]),
    .D(n17_7),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  DFFSE cntr_4_s0 (
    .Q(intcntr[4]),
    .D(n13_5),
    .CLK(clk),
    .CE(cntr_3_7),
    .SET(n29_4) 
);
  INV n17_s3 (
    .O(n17_7),
    .I(intcntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_23 */
module IKASCC_player_control_s_3 (
  clk,
  n105_11,
  n20_6,
  n490_4,
  n544_4,
  n64_9,
  freq_changed_4,
  n502_4,
  n518_4,
  n25_7,
  n29_7,
  db_z,
  i_DB_Z,
  ch5_wavelatch,
  ta_d,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  test,
  ff_4mhz,
  n499_4,
  n527_4,
  ch5_sound,
  intcntr
)
;
input clk;
input n105_11;
input n20_6;
input n490_4;
input n544_4;
input n64_9;
input freq_changed_4;
input n502_4;
input n518_4;
input n25_7;
input n29_7;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [7:0] ch5_wavelatch;
input [3:0] ta_d;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
input [1:0] test;
input [2:0] ff_4mhz;
output n499_4;
output n527_4;
output [7:0] ch5_sound;
output [4:0] intcntr;
wire n297_30;
wire n297_31;
wire n297_32;
wire n297_33;
wire n499_3;
wire fraccntr_ld;
wire n515_3;
wire n303_4;
wire n399_4;
wire accshft_en_6;
wire final_sound_7_5;
wire n499_5;
wire n502_4_14;
wire fraccntr_ld_4;
wire accshft_en_7;
wire final_sound_7_6;
wire fraccntr_ld_7;
wire freq_changed;
wire n511_5;
wire n502_6;
wire n328_6;
wire accshft_7_8;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n297_35;
wire n297_37;
wire n297_39;
wire n16_7;
wire cntr_2_9;
wire cntr_2_7;
wire cntr_3_7;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:0] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n297_s32 (
    .F(n297_30),
    .I0(ch5_wavelatch[7]),
    .I1(ch5_wavelatch[6]),
    .I2(cyccntr[0]) 
);
defparam n297_s32.INIT=8'hCA;
  LUT3 n297_s33 (
    .F(n297_31),
    .I0(ch5_wavelatch[5]),
    .I1(ch5_wavelatch[4]),
    .I2(cyccntr[0]) 
);
defparam n297_s33.INIT=8'hCA;
  LUT3 n297_s34 (
    .F(n297_32),
    .I0(ch5_wavelatch[3]),
    .I1(ch5_wavelatch[2]),
    .I2(cyccntr[0]) 
);
defparam n297_s34.INIT=8'hCA;
  LUT3 n297_s35 (
    .F(n297_33),
    .I0(ch5_wavelatch[1]),
    .I1(ch5_wavelatch[0]),
    .I2(cyccntr[0]) 
);
defparam n297_s35.INIT=8'hCA;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(ta_d[0]),
    .I1(n105_11),
    .I2(n499_4),
    .I3(n499_5) 
);
defparam n499_s0.INIT=16'h8000;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n515_s0 (
    .F(n515_3),
    .I0(n499_5),
    .I1(n490_4),
    .I2(cntr_3_7) 
);
defparam n515_s0.INIT=8'hF8;
  LUT3 n303_s1 (
    .F(n303_4),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(n105_11) 
);
defparam n303_s1.INIT=8'hE0;
  LUT4 n399_s1 (
    .F(n399_4),
    .I0(mute),
    .I1(n105_11),
    .I2(db_z[4]),
    .I3(n527_4) 
);
defparam n399_s1.INIT=16'h4F44;
  LUT4 accshft_en_s2 (
    .F(accshft_en_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(n105_11),
    .I3(accshft_en_7) 
);
defparam accshft_en_s2.INIT=16'h1000;
  LUT2 final_sound_7_s2 (
    .F(final_sound_7_5),
    .I0(accshft_7_8),
    .I1(final_sound_7_6) 
);
defparam final_sound_7_s2.INIT=4'h8;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT4 n499_s1 (
    .F(n499_4),
    .I0(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .I1(\IKASCC_SYNC_MODE.wr_syncchain [1]),
    .I2(n544_4),
    .I3(n64_9) 
);
defparam n499_s1.INIT=16'h4000;
  LUT3 n499_s2 (
    .F(n499_5),
    .I0(ta_d[1]),
    .I1(ta_d[2]),
    .I2(ta_d[3]) 
);
defparam n499_s2.INIT=8'h10;
  LUT3 n502_s1 (
    .F(n502_4_14),
    .I0(ta_d[0]),
    .I1(n499_4),
    .I2(n499_5) 
);
defparam n502_s1.INIT=8'h40;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test[0]),
    .I1(cntr_2_7),
    .I2(test[1]),
    .I3(fraccntr_ld_7) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(cyccntr[3]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[0]) 
);
defparam final_sound_7_s3.INIT=16'h4000;
  LUT4 fraccntr_ld_s3 (
    .F(fraccntr_ld_7),
    .I0(cntr_1[2]),
    .I1(cntr_1[3]),
    .I2(cntr_1[0]),
    .I3(cntr_1[1]) 
);
defparam fraccntr_ld_s3.INIT=16'h0001;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_4),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ta_d[3]) 
);
defparam freq_changed_s1.INIT=16'h0200;
  LUT4 n511_s1 (
    .F(n511_5),
    .I0(ta_d[2]),
    .I1(ta_d[3]),
    .I2(n490_4),
    .I3(n502_4) 
);
defparam n511_s1.INIT=16'h8000;
  LUT4 n527_s0 (
    .F(n527_4),
    .I0(ta_d[2]),
    .I1(ta_d[3]),
    .I2(n490_4),
    .I3(n518_4) 
);
defparam n527_s0.INIT=16'h8000;
  LUT4 n502_s2 (
    .F(n502_6),
    .I0(n105_11),
    .I1(ta_d[0]),
    .I2(n499_4),
    .I3(n499_5) 
);
defparam n502_s2.INIT=16'h2000;
  LUT4 n328_s2 (
    .F(n328_6),
    .I0(n105_11),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n328_s2.INIT=16'hAAA8;
  LUT4 accshft_7_s3 (
    .F(accshft_7_8),
    .I0(accshft_en_z),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam accshft_7_s3.INIT=16'h0002;
  DFFE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n499_3) 
);
  DFFE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk),
    .CE(n502_6) 
);
  DFFE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk),
    .CE(n502_6) 
);
  DFFE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk),
    .CE(n502_6) 
);
  DFFE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n502_6) 
);
  DFFE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n502_6) 
);
  DFFE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n502_6) 
);
  DFFE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n502_6) 
);
  DFFE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n502_6) 
);
  DFFE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[4]),
    .CLK(clk),
    .CE(n527_4),
    .RESET(n20_6) 
);
  DFFE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk),
    .CE(n511_5) 
);
  DFFE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk),
    .CE(n511_5) 
);
  DFFE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk),
    .CE(n511_5) 
);
  DFFE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk),
    .CE(n511_5) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n20_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk),
    .CE(n515_3),
    .RESET(n20_6) 
);
  DFFE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n297_39),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n303_4) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk),
    .CE(accshft_en_6),
    .SET(n328_6) 
);
  DFFE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(accshft_7_8),
    .RESET(n328_6) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch5_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch5_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch5_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch5_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch5_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch5_sound[2]),
    .D(accshft[3]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch5_sound[1]),
    .D(accshft[2]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch5_sound[0]),
    .D(accshft[1]),
    .CLK(clk),
    .CE(final_sound_7_5),
    .RESET(n399_4) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT5 n297_s30 (
    .O(n297_35),
    .I0(n297_30),
    .I1(n297_31),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n297_s31 (
    .O(n297_37),
    .I0(n297_32),
    .I1(n297_33),
    .S0(cyccntr[1]) 
);
  MUX2_LUT6 n297_s29 (
    .O(n297_39),
    .I0(n297_35),
    .I1(n297_37),
    .S0(cyccntr[2]) 
);
  IKASCC_primitive_dncntr_19 u_cyccntr (
    .clk(clk),
    .n105_11(n105_11),
    .n328_6(n328_6),
    .ff_4mhz(ff_4mhz[2:0]),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_20 u_fraccntr_a (
    .clk(clk),
    .n105_11(n105_11),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n502_4(n502_4_14),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .cntr(cntr[3:0])
);
  IKASCC_primitive_dncntr_21 u_fraccntr_b (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n502_4(n502_4_14),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .cntr(cntr[3:0]),
    .n16_7(n16_7),
    .cntr_2_9(cntr_2_9),
    .cntr_12(cntr_0[3])
);
  IKASCC_primitive_dncntr_22 u_fraccntr_c (
    .clk(clk),
    .n25_7(n25_7),
    .fraccntr_ld(fraccntr_ld),
    .n105_11(n105_11),
    .n16_7(n16_7),
    .cntr_2_9(cntr_2_9),
    .n499_4(n499_4),
    .n499_5(n499_5),
    .test(test[0]),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr_0[3]),
    .ta_d(ta_d[0]),
    .cntr_2_7(cntr_2_7),
    .cntr_13(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_23 u_intcntr (
    .clk(clk),
    .freq_changed(freq_changed),
    .freq_changed_z(freq_changed_z),
    .n29_7(n29_7),
    .n25_7(n25_7),
    .fraccntr_ld_4(fraccntr_ld_4),
    .ff_4mhz(ff_4mhz[2:0]),
    .cntr_3_7(cntr_3_7),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_3 */
module IKASCC_player_s (
  clk,
  n20_6,
  n105_11,
  n9_3,
  n_tsltsl_d,
  w_io_dec_n_6,
  w_out_data_7_9,
  ff_a14_inv,
  n64_9,
  n_twr_d,
  n69_6,
  td_in,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_4,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  ta_d_11,
  ta_d_12,
  ta_d_13,
  ta_d_14,
  ta_d_15,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  bankreg2,
  ff_reset,
  ff_4mhz,
  db_z,
  ff_scc_mask,
  n207_4,
  n251_4,
  n396_4,
  n544_4,
  n544_5,
  n544_6,
  ch1_ram_addr_4_14,
  n163_6,
  ch2_ram_addr_4_14,
  n207_5,
  ch3_ram_addr_4_14,
  ch1_ram_addr_4_15,
  n560_5,
  o_RAM_Q_7_45,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  n490_5,
  n502_4,
  n518_4,
  o_RAM_Q_7_47_15,
  o_RAM_Q_7_48_16,
  o_RAM_Q_7_49_17,
  o_RAM_Q_7_45_18,
  o_RAM_Q_7_47_19,
  o_RAM_Q_7_52,
  n515_4,
  n506_6,
  w_scc_out,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  \ramstyle_block.wavedata_ram_0_21 ,
  \ramstyle_block.wavedata_ram_1_22 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6_23 ,
  \ramstyle_block.wavedata_ram_7_24 ,
  \ramstyle_block.wavedata_cpu_0_26 ,
  \ramstyle_block.wavedata_cpu_1_27 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6_28 ,
  \ramstyle_block.wavedata_cpu_7_29 ,
  \ramstyle_block.wavedata_ram_0_31 ,
  \ramstyle_block.wavedata_ram_1_32 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_4 ,
  \ramstyle_block.wavedata_ram_6_33 ,
  \ramstyle_block.wavedata_cpu_0_35 ,
  \ramstyle_block.wavedata_cpu_1_36 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_4 ,
  \ramstyle_block.wavedata_cpu_6_37 ,
  \ramstyle_block.wavedata_ram_0_39 ,
  \ramstyle_block.wavedata_ram_1_40 ,
  \ramstyle_block.wavedata_ram_6_41 ,
  \ramstyle_block.wavedata_cpu_0_43 ,
  \ramstyle_block.wavedata_cpu_1_44 ,
  \ramstyle_block.wavedata_cpu_6_45 ,
  ch45_ram_q_2,
  ch45_ram_q_3,
  ch45_ram_q_4,
  ch45_ram_q_5,
  ch45_ram_q_7
)
;
input clk;
input n20_6;
input n105_11;
input n9_3;
input n_tsltsl_d;
input w_io_dec_n_6;
input w_out_data_7_9;
input ff_a14_inv;
input n64_9;
input n_twr_d;
input n69_6;
input [7:0] td_in;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_4;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input ta_d_11;
input ta_d_12;
input ta_d_13;
input ta_d_14;
input ta_d_15;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
input [5:0] bankreg2;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input [5:0] db_z;
input [2:2] ff_scc_mask;
output n207_4;
output n251_4;
output n396_4;
output n544_4;
output n544_5;
output n544_6;
output ch1_ram_addr_4_14;
output n163_6;
output ch2_ram_addr_4_14;
output n207_5;
output ch3_ram_addr_4_14;
output ch1_ram_addr_4_15;
output n560_5;
output o_RAM_Q_7_45;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output n490_5;
output n502_4;
output n518_4;
output o_RAM_Q_7_47_15;
output o_RAM_Q_7_48_16;
output o_RAM_Q_7_49_17;
output o_RAM_Q_7_45_18;
output o_RAM_Q_7_47_19;
output o_RAM_Q_7_52;
output n515_4;
output n506_6;
output [10:0] w_scc_out;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output \ramstyle_block.wavedata_ram_0_21 ;
output \ramstyle_block.wavedata_ram_1_22 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6_23 ;
output \ramstyle_block.wavedata_ram_7_24 ;
output \ramstyle_block.wavedata_cpu_0_26 ;
output \ramstyle_block.wavedata_cpu_1_27 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6_28 ;
output \ramstyle_block.wavedata_cpu_7_29 ;
output \ramstyle_block.wavedata_ram_0_31 ;
output \ramstyle_block.wavedata_ram_1_32 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_4 ;
output \ramstyle_block.wavedata_ram_6_33 ;
output \ramstyle_block.wavedata_cpu_0_35 ;
output \ramstyle_block.wavedata_cpu_1_36 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_4 ;
output \ramstyle_block.wavedata_cpu_6_37 ;
output \ramstyle_block.wavedata_ram_0_39 ;
output \ramstyle_block.wavedata_ram_1_40 ;
output \ramstyle_block.wavedata_ram_6_41 ;
output \ramstyle_block.wavedata_cpu_0_43 ;
output \ramstyle_block.wavedata_cpu_1_44 ;
output \ramstyle_block.wavedata_cpu_6_45 ;
output ch45_ram_q_2;
output ch45_ram_q_3;
output ch45_ram_q_4;
output ch45_ram_q_5;
output ch45_ram_q_7;
wire n544_3;
wire n567_3;
wire n163_4;
wire n570_3;
wire n577_3;
wire ch1_ram_addr_4_11;
wire ch1_ram_addr_4_13;
wire ch2_ram_addr_4_11;
wire ch2_ram_addr_4_13;
wire ch3_ram_addr_4_11;
wire ch3_ram_addr_4_13;
wire n306_5;
wire n305_5;
wire n163_5;
wire n251_5;
wire n396_5;
wire ch45_ram_addr_4_21;
wire ch45_ram_addr_4_22;
wire ch45_ram_addr_3_12;
wire ch45_ram_addr_2_12;
wire ch45_ram_addr_1_12;
wire ch45_ram_addr_0_14;
wire n544_7;
wire n544_8;
wire n544_9;
wire ch45_ram_addr_4_23;
wire ch45_ram_addr_4_25;
wire ch45_ram_addr_4_27;
wire n307_12;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_0_COUT;
wire n123_3;
wire n123_4;
wire n122_3;
wire n122_4;
wire n121_3;
wire n121_4;
wire n120_3;
wire n120_4;
wire n119_3;
wire n119_4;
wire n118_3;
wire n118_4;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_1_COUT;
wire n123_5;
wire n123_6;
wire n122_5;
wire n122_6;
wire n121_5;
wire n121_6;
wire n120_5;
wire n120_6;
wire n119_5;
wire n119_6;
wire n118_5;
wire n118_6;
wire n117_5;
wire n117_6;
wire n116_5;
wire n116_6;
wire n115_5;
wire n115_6;
wire n114_5;
wire n114_6;
wire n113_5;
wire n113_2_COUT;
wire n123_7;
wire n123_8;
wire n122_7;
wire n122_8;
wire n121_7;
wire n121_8;
wire n120_7;
wire n120_8;
wire n119_7;
wire n119_8;
wire n118_7;
wire n118_8;
wire n117_7;
wire n117_8;
wire n116_7;
wire n116_8;
wire n115_7;
wire n115_8;
wire n114_7;
wire n114_8;
wire n113_7;
wire n113_3_COUT;
wire n316_5;
wire o_RAM_Q_7_46;
wire o_RAM_Q_7_51;
wire n14_6;
wire n490_4;
wire freq_changed_4;
wire n25_7;
wire n29_7;
wire o_RAM_Q_7_45_46;
wire o_RAM_Q_7_46_47;
wire o_RAM_Q_7_50_48;
wire o_RAM_Q_7_46_49;
wire o_RAM_Q_7_48_50;
wire o_RAM_Q_7_49_51;
wire o_RAM_Q_7_50_52;
wire o_RAM_Q_7_51_53;
wire n499_4;
wire n527_4;
wire [4:0] ch1_ram_addr;
wire [4:0] ch2_ram_addr;
wire [4:0] ch3_ram_addr;
wire [4:0] ch45_ram_addr;
wire [7:0] test;
wire [7:0] db_z_0;
wire [2:0] ch45_cntr;
wire [1:0] ch45_sr;
wire [7:0] ch4_wavelatch;
wire [7:0] ch5_wavelatch;
wire [7:6] i_DB_Z;
wire [7:0] ch1_sound;
wire [0:0] cyccntr;
wire [4:0] intcntr;
wire [7:0] ch2_sound;
wire [0:0] cyccntr_0;
wire [4:0] intcntr_0;
wire [7:0] ch3_sound;
wire [0:0] cyccntr_1;
wire [4:0] intcntr_1;
wire [6:0] ch45_ram_q_0;
wire [7:0] ch4_sound;
wire [4:0] intcntr_2;
wire [7:0] ch5_sound;
wire [4:0] intcntr_3;
wire VCC;
wire GND;
  LUT3 n544_s0 (
    .F(n544_3),
    .I0(n544_4),
    .I1(n544_5),
    .I2(n544_6) 
);
defparam n544_s0.INIT=8'h80;
  LUT4 n567_s0 (
    .F(n567_3),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]),
    .I2(ch45_cntr[2]),
    .I3(n105_11) 
);
defparam n567_s0.INIT=16'h0100;
  LUT3 ch1_ram_addr_4_s6 (
    .F(ch1_ram_addr[4]),
    .I0(intcntr[4]),
    .I1(ta_d_4),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_4_s6.INIT=8'hC5;
  LUT3 ch1_ram_addr_3_s1 (
    .F(ch1_ram_addr[3]),
    .I0(intcntr[3]),
    .I1(ta_d_3),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch1_ram_addr_2_s1 (
    .F(ch1_ram_addr[2]),
    .I0(intcntr[2]),
    .I1(ta_d_2),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch1_ram_addr_1_s1 (
    .F(ch1_ram_addr[1]),
    .I0(intcntr[1]),
    .I1(ta_d_1),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch1_ram_addr_0_s2 (
    .F(ch1_ram_addr[0]),
    .I0(intcntr[0]),
    .I1(ta_d_0),
    .I2(ch1_ram_addr_4_14) 
);
defparam ch1_ram_addr_0_s2.INIT=8'hC5;
  LUT4 n163_s1 (
    .F(n163_4),
    .I0(test[6]),
    .I1(n9_3),
    .I2(n163_5),
    .I3(n163_6) 
);
defparam n163_s1.INIT=16'h1000;
  LUT3 ch2_ram_addr_4_s6 (
    .F(ch2_ram_addr[4]),
    .I0(intcntr_0[4]),
    .I1(ta_d_4),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_4_s6.INIT=8'hC5;
  LUT3 ch2_ram_addr_3_s1 (
    .F(ch2_ram_addr[3]),
    .I0(intcntr_0[3]),
    .I1(ta_d_3),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_2_s1 (
    .F(ch2_ram_addr[2]),
    .I0(intcntr_0[2]),
    .I1(ta_d_2),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_1_s1 (
    .F(ch2_ram_addr[1]),
    .I0(intcntr_0[1]),
    .I1(ta_d_1),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_0_s2 (
    .F(ch2_ram_addr[0]),
    .I0(intcntr_0[0]),
    .I1(ta_d_0),
    .I2(ch2_ram_addr_4_14) 
);
defparam ch2_ram_addr_0_s2.INIT=8'hC5;
  LUT4 n207_s1 (
    .F(n207_4),
    .I0(test[6]),
    .I1(n9_3),
    .I2(n544_4),
    .I3(n207_5) 
);
defparam n207_s1.INIT=16'h1000;
  LUT3 ch3_ram_addr_4_s6 (
    .F(ch3_ram_addr[4]),
    .I0(intcntr_1[4]),
    .I1(ta_d_4),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_4_s6.INIT=8'hC5;
  LUT3 ch3_ram_addr_3_s1 (
    .F(ch3_ram_addr[3]),
    .I0(intcntr_1[3]),
    .I1(ta_d_3),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_2_s1 (
    .F(ch3_ram_addr[2]),
    .I0(intcntr_1[2]),
    .I1(ta_d_2),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_1_s1 (
    .F(ch3_ram_addr[1]),
    .I0(intcntr_1[1]),
    .I1(ta_d_1),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_0_s2 (
    .F(ch3_ram_addr[0]),
    .I0(intcntr_1[0]),
    .I1(ta_d_0),
    .I2(ch3_ram_addr_4_14) 
);
defparam ch3_ram_addr_0_s2.INIT=8'hC5;
  LUT4 n251_s1 (
    .F(n251_4),
    .I0(test[6]),
    .I1(n9_3),
    .I2(n251_5),
    .I3(n163_6) 
);
defparam n251_s1.INIT=16'h1000;
  LUT3 n570_s0 (
    .F(n570_3),
    .I0(ch45_sr[1]),
    .I1(ch45_sr[0]),
    .I2(n567_3) 
);
defparam n570_s0.INIT=8'h10;
  LUT3 n577_s0 (
    .F(n577_3),
    .I0(ch45_sr[1]),
    .I1(ch45_sr[0]),
    .I2(n567_3) 
);
defparam n577_s0.INIT=8'h80;
  LUT3 n396_s1 (
    .F(n396_4),
    .I0(n9_3),
    .I1(n544_4),
    .I2(n396_5) 
);
defparam n396_s1.INIT=8'h40;
  LUT3 ch45_ram_addr_4_s11 (
    .F(ch45_ram_addr[4]),
    .I0(ch45_ram_addr_4_21),
    .I1(intcntr_2[4]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_4_s11.INIT=8'h35;
  LUT3 ch45_ram_addr_3_s6 (
    .F(ch45_ram_addr[3]),
    .I0(ch45_ram_addr_3_12),
    .I1(intcntr_2[3]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_3_s6.INIT=8'h35;
  LUT3 ch45_ram_addr_2_s6 (
    .F(ch45_ram_addr[2]),
    .I0(ch45_ram_addr_2_12),
    .I1(intcntr_2[2]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_2_s6.INIT=8'h35;
  LUT3 ch45_ram_addr_1_s6 (
    .F(ch45_ram_addr[1]),
    .I0(ch45_ram_addr_1_12),
    .I1(intcntr_2[1]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_1_s6.INIT=8'h35;
  LUT3 ch45_ram_addr_0_s8 (
    .F(ch45_ram_addr[0]),
    .I0(ch45_ram_addr_0_14),
    .I1(intcntr_2[0]),
    .I2(ch45_ram_addr_4_22) 
);
defparam ch45_ram_addr_0_s8.INIT=8'h35;
  LUT2 ch1_ram_addr_4_s7 (
    .F(ch1_ram_addr_4_11),
    .I0(ch1_ram_addr[4]),
    .I1(n163_4) 
);
defparam ch1_ram_addr_4_s7.INIT=4'h4;
  LUT2 ch1_ram_addr_4_s8 (
    .F(ch1_ram_addr_4_13),
    .I0(ch1_ram_addr[4]),
    .I1(n163_4) 
);
defparam ch1_ram_addr_4_s8.INIT=4'h8;
  LUT2 ch2_ram_addr_4_s7 (
    .F(ch2_ram_addr_4_11),
    .I0(ch2_ram_addr[4]),
    .I1(n207_4) 
);
defparam ch2_ram_addr_4_s7.INIT=4'h4;
  LUT2 ch2_ram_addr_4_s8 (
    .F(ch2_ram_addr_4_13),
    .I0(ch2_ram_addr[4]),
    .I1(n207_4) 
);
defparam ch2_ram_addr_4_s8.INIT=4'h8;
  LUT2 ch3_ram_addr_4_s7 (
    .F(ch3_ram_addr_4_11),
    .I0(ch3_ram_addr[4]),
    .I1(n251_4) 
);
defparam ch3_ram_addr_4_s7.INIT=4'h4;
  LUT2 ch3_ram_addr_4_s8 (
    .F(ch3_ram_addr_4_13),
    .I0(ch3_ram_addr[4]),
    .I1(n251_4) 
);
defparam ch3_ram_addr_4_s8.INIT=4'h8;
  LUT2 n306_s1 (
    .F(n306_5),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]) 
);
defparam n306_s1.INIT=4'h9;
  LUT3 n305_s1 (
    .F(n305_5),
    .I0(ch45_cntr[0]),
    .I1(ch45_cntr[1]),
    .I2(ch45_cntr[2]) 
);
defparam n305_s1.INIT=8'hE1;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_7),
    .I1(n544_8),
    .I2(n544_9) 
);
defparam n544_s1.INIT=8'h80;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ta_d_5),
    .I1(ta_d_6),
    .I2(ta_d_7) 
);
defparam n544_s2.INIT=8'h80;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .I1(\IKASCC_SYNC_MODE.wr_syncchain [1]),
    .I2(n105_11) 
);
defparam n544_s3.INIT=8'h40;
  LUT3 ch1_ram_addr_4_s9 (
    .F(ch1_ram_addr_4_14),
    .I0(n_tsltsl_d),
    .I1(n544_4),
    .I2(ch1_ram_addr_4_15) 
);
defparam ch1_ram_addr_4_s9.INIT=8'h40;
  LUT2 n163_s2 (
    .F(n163_5),
    .I0(ta_d_5),
    .I1(ta_d_6) 
);
defparam n163_s2.INIT=4'h1;
  LUT4 n163_s3 (
    .F(n163_6),
    .I0(ta_d_7),
    .I1(n544_7),
    .I2(n544_8),
    .I3(n544_9) 
);
defparam n163_s3.INIT=16'h4000;
  LUT3 ch2_ram_addr_4_s9 (
    .F(ch2_ram_addr_4_14),
    .I0(n_tsltsl_d),
    .I1(n544_4),
    .I2(n207_5) 
);
defparam ch2_ram_addr_4_s9.INIT=8'h40;
  LUT3 n207_s2 (
    .F(n207_5),
    .I0(ta_d_6),
    .I1(ta_d_7),
    .I2(ta_d_5) 
);
defparam n207_s2.INIT=8'h10;
  LUT4 ch3_ram_addr_4_s9 (
    .F(ch3_ram_addr_4_14),
    .I0(n_tsltsl_d),
    .I1(ta_d_7),
    .I2(n544_4),
    .I3(n251_5) 
);
defparam ch3_ram_addr_4_s9.INIT=16'h1000;
  LUT2 n251_s2 (
    .F(n251_5),
    .I0(ta_d_5),
    .I1(ta_d_6) 
);
defparam n251_s2.INIT=4'h4;
  LUT3 n396_s2 (
    .F(n396_5),
    .I0(test[6]),
    .I1(test[7]),
    .I2(w_io_dec_n_6) 
);
defparam n396_s2.INIT=8'h10;
  LUT3 ch45_ram_addr_4_s14 (
    .F(ch45_ram_addr_4_21),
    .I0(intcntr_3[4]),
    .I1(ta_d_4),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_4_s14.INIT=8'hA3;
  LUT3 ch45_ram_addr_4_s15 (
    .F(ch45_ram_addr_4_22),
    .I0(ch45_sr[1]),
    .I1(test[7]),
    .I2(w_out_data_7_9) 
);
defparam ch45_ram_addr_4_s15.INIT=8'h01;
  LUT3 ch45_ram_addr_3_s7 (
    .F(ch45_ram_addr_3_12),
    .I0(intcntr_3[3]),
    .I1(ta_d_3),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_3_s7.INIT=8'hA3;
  LUT3 ch45_ram_addr_2_s7 (
    .F(ch45_ram_addr_2_12),
    .I0(intcntr_3[2]),
    .I1(ta_d_2),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_2_s7.INIT=8'hA3;
  LUT3 ch45_ram_addr_1_s7 (
    .F(ch45_ram_addr_1_12),
    .I0(intcntr_3[1]),
    .I1(ta_d_1),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_1_s7.INIT=8'hA3;
  LUT3 ch45_ram_addr_0_s9 (
    .F(ch45_ram_addr_0_14),
    .I0(intcntr_3[0]),
    .I1(ta_d_0),
    .I2(ch45_ram_addr_4_23) 
);
defparam ch45_ram_addr_0_s9.INIT=8'hA3;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ta_d_13),
    .I1(ta_d_15),
    .I2(bankreg2[0]),
    .I3(bankreg2[1]) 
);
defparam n544_s4.INIT=16'h4000;
  LUT4 n544_s5 (
    .F(n544_8),
    .I0(bankreg2[2]),
    .I1(bankreg2[3]),
    .I2(bankreg2[4]),
    .I3(bankreg2[5]) 
);
defparam n544_s5.INIT=16'h8000;
  LUT4 n544_s6 (
    .F(n544_9),
    .I0(ta_d_14),
    .I1(ff_a14_inv),
    .I2(ta_d_11),
    .I3(ta_d_12) 
);
defparam n544_s6.INIT=16'h9000;
  LUT3 ch1_ram_addr_4_s10 (
    .F(ch1_ram_addr_4_15),
    .I0(ta_d_5),
    .I1(ta_d_6),
    .I2(ta_d_7) 
);
defparam ch1_ram_addr_4_s10.INIT=8'h01;
  LUT3 ch45_ram_addr_4_s16 (
    .F(ch45_ram_addr_4_23),
    .I0(test[6]),
    .I1(w_out_data_7_9),
    .I2(ch45_sr[1]) 
);
defparam ch45_ram_addr_4_s16.INIT=8'h10;
  LUT4 ch45_ram_addr_4_s17 (
    .F(ch45_ram_addr_4_25),
    .I0(ch45_ram_addr[4]),
    .I1(n9_3),
    .I2(n544_4),
    .I3(n396_5) 
);
defparam ch45_ram_addr_4_s17.INIT=16'h2000;
  LUT4 ch45_ram_addr_4_s18 (
    .F(ch45_ram_addr_4_27),
    .I0(ch45_ram_addr[4]),
    .I1(n9_3),
    .I2(n544_4),
    .I3(n396_5) 
);
defparam ch45_ram_addr_4_s18.INIT=16'h1000;
  LUT4 n560_s1 (
    .F(n560_5),
    .I0(ff_reset[6]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n560_s1.INIT=16'h0002;
  LUT4 n307_s5 (
    .F(n307_12),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(ch45_cntr[0]) 
);
defparam n307_s5.INIT=16'hFE01;
  DFFRE test_6_s0 (
    .Q(test[6]),
    .D(db_z_0[6]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n20_6) 
);
  DFFRE test_5_s0 (
    .Q(test[5]),
    .D(db_z_0[5]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n20_6) 
);
  DFFRE test_1_s0 (
    .Q(test[1]),
    .D(db_z_0[1]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n20_6) 
);
  DFFRE test_0_s0 (
    .Q(test[0]),
    .D(db_z_0[0]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n20_6) 
);
  DFFE db_z_7_s0 (
    .Q(db_z_0[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_6_s0 (
    .Q(db_z_0[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_5_s0 (
    .Q(db_z_0[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_1_s0 (
    .Q(db_z_0[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFE db_z_0_s0 (
    .Q(db_z_0[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n560_5) 
);
  DFFRE o_SOUND_10_s0 (
    .Q(w_scc_out[10]),
    .D(n113_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_9_s0 (
    .Q(w_scc_out[9]),
    .D(n114_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_8_s0 (
    .Q(w_scc_out[8]),
    .D(n115_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_7_s0 (
    .Q(w_scc_out[7]),
    .D(n116_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_6_s0 (
    .Q(w_scc_out[6]),
    .D(n117_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_5_s0 (
    .Q(w_scc_out[5]),
    .D(n118_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_4_s0 (
    .Q(w_scc_out[4]),
    .D(n119_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_3_s0 (
    .Q(w_scc_out[3]),
    .D(n120_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_2_s0 (
    .Q(w_scc_out[2]),
    .D(n121_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_1_s0 (
    .Q(w_scc_out[1]),
    .D(n122_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE o_SOUND_0_s0 (
    .Q(w_scc_out[0]),
    .D(n123_7),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE ch45_cntr_2_s0 (
    .Q(ch45_cntr[2]),
    .D(n305_5),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE ch45_cntr_1_s0 (
    .Q(ch45_cntr[1]),
    .D(n306_5),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFRE ch45_sr_1_s0 (
    .Q(ch45_sr[1]),
    .D(ch45_sr[0]),
    .CLK(clk),
    .CE(n567_3),
    .RESET(n20_6) 
);
  DFFRE ch45_sr_0_s0 (
    .Q(ch45_sr[0]),
    .D(n316_5),
    .CLK(clk),
    .CE(n567_3),
    .RESET(n20_6) 
);
  DFFE ch4_wavelatch_7_s0 (
    .Q(ch4_wavelatch[7]),
    .D(ch45_ram_q_7),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_6_s0 (
    .Q(ch4_wavelatch[6]),
    .D(ch45_ram_q_0[6]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_5_s0 (
    .Q(ch4_wavelatch[5]),
    .D(ch45_ram_q_5),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_4_s0 (
    .Q(ch4_wavelatch[4]),
    .D(ch45_ram_q_4),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_3_s0 (
    .Q(ch4_wavelatch[3]),
    .D(ch45_ram_q_3),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_2_s0 (
    .Q(ch4_wavelatch[2]),
    .D(ch45_ram_q_2),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_1_s0 (
    .Q(ch4_wavelatch[1]),
    .D(ch45_ram_q_0[1]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch4_wavelatch_0_s0 (
    .Q(ch4_wavelatch[0]),
    .D(ch45_ram_q_0[0]),
    .CLK(clk),
    .CE(n570_3) 
);
  DFFE ch5_wavelatch_7_s0 (
    .Q(ch5_wavelatch[7]),
    .D(ch45_ram_q_7),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_6_s0 (
    .Q(ch5_wavelatch[6]),
    .D(ch45_ram_q_0[6]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_5_s0 (
    .Q(ch5_wavelatch[5]),
    .D(ch45_ram_q_5),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_4_s0 (
    .Q(ch5_wavelatch[4]),
    .D(ch45_ram_q_4),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_3_s0 (
    .Q(ch5_wavelatch[3]),
    .D(ch45_ram_q_3),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_2_s0 (
    .Q(ch5_wavelatch[2]),
    .D(ch45_ram_q_2),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_1_s0 (
    .Q(ch5_wavelatch[1]),
    .D(ch45_ram_q_0[1]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFE ch5_wavelatch_0_s0 (
    .Q(ch5_wavelatch[0]),
    .D(ch45_ram_q_0[0]),
    .CLK(clk),
    .CE(n577_3) 
);
  DFFRE test_7_s0 (
    .Q(test[7]),
    .D(db_z_0[7]),
    .CLK(clk),
    .CE(n544_3),
    .RESET(n20_6) 
);
  DFFR ch45_cntr_0_s1 (
    .Q(ch45_cntr[0]),
    .D(n307_12),
    .CLK(clk),
    .RESET(n20_6) 
);
defparam ch45_cntr_0_s1.INIT=1'b0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ch1_sound[0]),
    .I1(ch2_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ch1_sound[1]),
    .I1(ch2_sound[1]),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ch1_sound[2]),
    .I1(ch2_sound[2]),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ch1_sound[3]),
    .I1(ch2_sound[3]),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ch1_sound[4]),
    .I1(ch2_sound[4]),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ch1_sound[5]),
    .I1(ch2_sound[5]),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ch1_sound[6]),
    .I1(ch2_sound[6]),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_0_COUT),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n123_s0 (
    .SUM(n123_3),
    .COUT(n123_4),
    .I0(ch3_sound[0]),
    .I1(ch4_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s0.ALU_MODE=0;
  ALU n122_s0 (
    .SUM(n122_3),
    .COUT(n122_4),
    .I0(ch3_sound[1]),
    .I1(ch4_sound[1]),
    .I3(GND),
    .CIN(n123_4) 
);
defparam n122_s0.ALU_MODE=0;
  ALU n121_s0 (
    .SUM(n121_3),
    .COUT(n121_4),
    .I0(ch3_sound[2]),
    .I1(ch4_sound[2]),
    .I3(GND),
    .CIN(n122_4) 
);
defparam n121_s0.ALU_MODE=0;
  ALU n120_s0 (
    .SUM(n120_3),
    .COUT(n120_4),
    .I0(ch3_sound[3]),
    .I1(ch4_sound[3]),
    .I3(GND),
    .CIN(n121_4) 
);
defparam n120_s0.ALU_MODE=0;
  ALU n119_s0 (
    .SUM(n119_3),
    .COUT(n119_4),
    .I0(ch3_sound[4]),
    .I1(ch4_sound[4]),
    .I3(GND),
    .CIN(n120_4) 
);
defparam n119_s0.ALU_MODE=0;
  ALU n118_s0 (
    .SUM(n118_3),
    .COUT(n118_4),
    .I0(ch3_sound[5]),
    .I1(ch4_sound[5]),
    .I3(GND),
    .CIN(n119_4) 
);
defparam n118_s0.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(ch3_sound[6]),
    .I1(ch4_sound[6]),
    .I3(GND),
    .CIN(n118_4) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_1_COUT),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n123_s1 (
    .SUM(n123_5),
    .COUT(n123_6),
    .I0(n123_1),
    .I1(n123_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s1.ALU_MODE=0;
  ALU n122_s1 (
    .SUM(n122_5),
    .COUT(n122_6),
    .I0(n122_1),
    .I1(n122_3),
    .I3(GND),
    .CIN(n123_6) 
);
defparam n122_s1.ALU_MODE=0;
  ALU n121_s1 (
    .SUM(n121_5),
    .COUT(n121_6),
    .I0(n121_1),
    .I1(n121_3),
    .I3(GND),
    .CIN(n122_6) 
);
defparam n121_s1.ALU_MODE=0;
  ALU n120_s1 (
    .SUM(n120_5),
    .COUT(n120_6),
    .I0(n120_1),
    .I1(n120_3),
    .I3(GND),
    .CIN(n121_6) 
);
defparam n120_s1.ALU_MODE=0;
  ALU n119_s1 (
    .SUM(n119_5),
    .COUT(n119_6),
    .I0(n119_1),
    .I1(n119_3),
    .I3(GND),
    .CIN(n120_6) 
);
defparam n119_s1.ALU_MODE=0;
  ALU n118_s1 (
    .SUM(n118_5),
    .COUT(n118_6),
    .I0(n118_1),
    .I1(n118_3),
    .I3(GND),
    .CIN(n119_6) 
);
defparam n118_s1.ALU_MODE=0;
  ALU n117_s1 (
    .SUM(n117_5),
    .COUT(n117_6),
    .I0(n117_1),
    .I1(n117_3),
    .I3(GND),
    .CIN(n118_6) 
);
defparam n117_s1.ALU_MODE=0;
  ALU n116_s1 (
    .SUM(n116_5),
    .COUT(n116_6),
    .I0(n116_1),
    .I1(n116_3),
    .I3(GND),
    .CIN(n117_6) 
);
defparam n116_s1.ALU_MODE=0;
  ALU n115_s1 (
    .SUM(n115_5),
    .COUT(n115_6),
    .I0(n115_1),
    .I1(n115_3),
    .I3(GND),
    .CIN(n116_6) 
);
defparam n115_s1.ALU_MODE=0;
  ALU n114_s1 (
    .SUM(n114_5),
    .COUT(n114_6),
    .I0(n114_1),
    .I1(n114_3),
    .I3(GND),
    .CIN(n115_6) 
);
defparam n114_s1.ALU_MODE=0;
  ALU n113_s1 (
    .SUM(n113_5),
    .COUT(n113_2_COUT),
    .I0(n113_1),
    .I1(n113_3),
    .I3(GND),
    .CIN(n114_6) 
);
defparam n113_s1.ALU_MODE=0;
  ALU n123_s2 (
    .SUM(n123_7),
    .COUT(n123_8),
    .I0(n123_5),
    .I1(ch5_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s2.ALU_MODE=0;
  ALU n122_s2 (
    .SUM(n122_7),
    .COUT(n122_8),
    .I0(n122_5),
    .I1(ch5_sound[1]),
    .I3(GND),
    .CIN(n123_8) 
);
defparam n122_s2.ALU_MODE=0;
  ALU n121_s2 (
    .SUM(n121_7),
    .COUT(n121_8),
    .I0(n121_5),
    .I1(ch5_sound[2]),
    .I3(GND),
    .CIN(n122_8) 
);
defparam n121_s2.ALU_MODE=0;
  ALU n120_s2 (
    .SUM(n120_7),
    .COUT(n120_8),
    .I0(n120_5),
    .I1(ch5_sound[3]),
    .I3(GND),
    .CIN(n121_8) 
);
defparam n120_s2.ALU_MODE=0;
  ALU n119_s2 (
    .SUM(n119_7),
    .COUT(n119_8),
    .I0(n119_5),
    .I1(ch5_sound[4]),
    .I3(GND),
    .CIN(n120_8) 
);
defparam n119_s2.ALU_MODE=0;
  ALU n118_s2 (
    .SUM(n118_7),
    .COUT(n118_8),
    .I0(n118_5),
    .I1(ch5_sound[5]),
    .I3(GND),
    .CIN(n119_8) 
);
defparam n118_s2.ALU_MODE=0;
  ALU n117_s2 (
    .SUM(n117_7),
    .COUT(n117_8),
    .I0(n117_5),
    .I1(ch5_sound[6]),
    .I3(GND),
    .CIN(n118_8) 
);
defparam n117_s2.ALU_MODE=0;
  ALU n116_s2 (
    .SUM(n116_7),
    .COUT(n116_8),
    .I0(n116_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n117_8) 
);
defparam n116_s2.ALU_MODE=0;
  ALU n115_s2 (
    .SUM(n115_7),
    .COUT(n115_8),
    .I0(n115_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n116_8) 
);
defparam n115_s2.ALU_MODE=0;
  ALU n114_s2 (
    .SUM(n114_7),
    .COUT(n114_8),
    .I0(n114_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n115_8) 
);
defparam n114_s2.ALU_MODE=0;
  ALU n113_s2 (
    .SUM(n113_7),
    .COUT(n113_3_COUT),
    .I0(n113_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n114_8) 
);
defparam n113_s2.ALU_MODE=0;
  INV n316_s2 (
    .O(n316_5),
    .I(ch45_sr[1]) 
);
  IKASCC_player_memory_s u_mem_ch1 (
    .n163_4(n163_4),
    .ch1_ram_addr_4_11(ch1_ram_addr_4_11),
    .ch1_ram_addr_4_13(ch1_ram_addr_4_13),
    .n9_3(n9_3),
    .n544_4(n544_4),
    .ch1_ram_addr_4_15(ch1_ram_addr_4_15),
    .n163_5(n163_5),
    .n163_6(n163_6),
    .clk(clk),
    .td_in(td_in[7:0]),
    .ch1_ram_addr(ch1_ram_addr[4:0]),
    .test(test[6]),
    .cyccntr(cyccntr[0]),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .o_RAM_Q_7_46(o_RAM_Q_7_46),
    .o_RAM_Q_7_47(o_RAM_Q_7_47),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .o_RAM_Q_7_51(o_RAM_Q_7_51),
    .n14_6(n14_6),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7 )
);
  IKASCC_player_control_s u_ctrl_ch1 (
    .clk(clk),
    .n105_11(n105_11),
    .n527_4(n527_4),
    .n20_6(n20_6),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .o_RAM_Q_7_46(o_RAM_Q_7_46),
    .o_RAM_Q_7_47(o_RAM_Q_7_47),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .o_RAM_Q_7_51(o_RAM_Q_7_51),
    .n544_4(n544_4),
    .n544_6(n544_6),
    .n64_9(n64_9),
    .n_twr_d(n_twr_d),
    .n499_4(n499_4),
    .td_in(td_in[7:6]),
    .db_z(db_z[5:0]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7 ),
    .ff_scc_mask(ff_scc_mask[2]),
    .test_0(test[0]),
    .test_1(test[1]),
    .test_5(test[5]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ff_reset(ff_reset[6]),
    .n490_4(n490_4),
    .n490_5(n490_5),
    .n502_4(n502_4),
    .freq_changed_4(freq_changed_4),
    .n518_4(n518_4),
    .n25_7(n25_7),
    .n29_7(n29_7),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch1_sound(ch1_sound[7:0]),
    .cyccntr(cyccntr[0]),
    .intcntr(intcntr[4:0])
);
  IKASCC_player_memory_s_0 u_mem_ch2 (
    .n14_6(n14_6),
    .n207_4(n207_4),
    .ch2_ram_addr_4_11(ch2_ram_addr_4_11),
    .ch2_ram_addr_4_13(ch2_ram_addr_4_13),
    .n9_3(n9_3),
    .n544_4(n544_4),
    .n207_5(n207_5),
    .td_in(td_in[7:0]),
    .ch2_ram_addr(ch2_ram_addr[4:0]),
    .cyccntr(cyccntr_0[0]),
    .test(test[6]),
    .o_RAM_Q_7_45(o_RAM_Q_7_45_46),
    .o_RAM_Q_7_46(o_RAM_Q_7_46_47),
    .o_RAM_Q_7_47(o_RAM_Q_7_47_15),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_16),
    .o_RAM_Q_7_49(o_RAM_Q_7_49_17),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_48),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0_21 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1_22 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6_23 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7_24 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0_26 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1_27 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6_28 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7_29 )
);
  IKASCC_player_control_s_0 u_ctrl_ch2 (
    .clk(clk),
    .n105_11(n105_11),
    .n527_4(n527_4),
    .n20_6(n20_6),
    .n490_4(n490_4),
    .n518_4(n518_4),
    .n207_4(n207_4),
    .o_RAM_Q_7_45(o_RAM_Q_7_45_46),
    .o_RAM_Q_7_46(o_RAM_Q_7_46_47),
    .o_RAM_Q_7_47(o_RAM_Q_7_47_15),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_16),
    .o_RAM_Q_7_49(o_RAM_Q_7_49_17),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_48),
    .freq_changed_4(freq_changed_4),
    .n25_7(n25_7),
    .n499_4(n499_4),
    .n29_7(n29_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0_26 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1_27 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6_28 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7_29 ),
    .test(test[1:0]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ch2_sound(ch2_sound[7:0]),
    .cyccntr(cyccntr_0[0]),
    .intcntr(intcntr_0[4:0])
);
  IKASCC_player_memory_s_1 u_mem_ch3 (
    .n14_6(n14_6),
    .n251_4(n251_4),
    .ch3_ram_addr_4_11(ch3_ram_addr_4_11),
    .ch3_ram_addr_4_13(ch3_ram_addr_4_13),
    .n9_3(n9_3),
    .n544_4(n544_4),
    .n251_5(n251_5),
    .n163_6(n163_6),
    .td_in(td_in[7:0]),
    .ch3_ram_addr(ch3_ram_addr[4:0]),
    .cyccntr(cyccntr_1[0]),
    .ta_d(ta_d_7),
    .test(test[6]),
    .o_RAM_Q_7_45(o_RAM_Q_7_45_18),
    .o_RAM_Q_7_46(o_RAM_Q_7_46_49),
    .o_RAM_Q_7_47(o_RAM_Q_7_47_19),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_50),
    .o_RAM_Q_7_49(o_RAM_Q_7_49_51),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_52),
    .o_RAM_Q_7_51(o_RAM_Q_7_51_53),
    .o_RAM_Q_7_52(o_RAM_Q_7_52),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0_31 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1_32 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2 ),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram_3 ),
    .\ramstyle_block.wavedata_ram_4 (\ramstyle_block.wavedata_ram_4 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6_33 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0_35 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1_36 ),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_2 ),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu_3 ),
    .\ramstyle_block.wavedata_cpu_4 (\ramstyle_block.wavedata_cpu_4 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6_37 )
);
  IKASCC_player_control_s_1 u_ctrl_ch3 (
    .clk(clk),
    .n105_11(n105_11),
    .n527_4(n527_4),
    .n20_6(n20_6),
    .n490_4(n490_4),
    .o_RAM_Q_7_45(o_RAM_Q_7_45_18),
    .o_RAM_Q_7_46(o_RAM_Q_7_46_49),
    .o_RAM_Q_7_47(o_RAM_Q_7_47_19),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_50),
    .n251_4(n251_4),
    .o_RAM_Q_7_49(o_RAM_Q_7_49_51),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_52),
    .o_RAM_Q_7_51(o_RAM_Q_7_51_53),
    .n69_6(n69_6),
    .freq_changed_4(freq_changed_4),
    .n25_7(n25_7),
    .n499_4(n499_4),
    .n29_7(n29_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .\ramstyle_block.wavedata_cpu ({\ramstyle_block.wavedata_cpu_3 ,\ramstyle_block.wavedata_cpu_2 }),
    .test(test[1:0]),
    .ff_4mhz(ff_4mhz[2:0]),
    .ch3_sound(ch3_sound[7:0]),
    .cyccntr(cyccntr_1[0]),
    .intcntr(intcntr_1[4:0])
);
  IKASCC_player_memory_s_2 u_mem_ch45 (
    .n14_6(n14_6),
    .n396_4(n396_4),
    .ch45_ram_addr_4_27(ch45_ram_addr_4_27),
    .ch45_ram_addr_4_25(ch45_ram_addr_4_25),
    .n9_3(n9_3),
    .n544_4(n544_4),
    .n396_5(n396_5),
    .td_in(td_in[7:0]),
    .ch45_ram_addr(ch45_ram_addr[4:0]),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0_39 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1_40 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6_41 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0_43 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1_44 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6_45 ),
    .ch45_ram_q({ch45_ram_q_7,ch45_ram_q_0[6],ch45_ram_q_5,ch45_ram_q_4,ch45_ram_q_3,ch45_ram_q_2,ch45_ram_q_0[1:0]})
);
  IKASCC_player_control_s_2 u_ctrl_ch4 (
    .clk(clk),
    .n105_11(n105_11),
    .n527_4(n527_4),
    .n20_6(n20_6),
    .n490_4(n490_4),
    .n69_6(n69_6),
    .freq_changed_4(freq_changed_4),
    .n544_4(n544_4),
    .n544_6(n544_6),
    .n64_9(n64_9),
    .n25_7(n25_7),
    .n499_4(n499_4),
    .n518_4(n518_4),
    .n29_7(n29_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch4_wavelatch(ch4_wavelatch[7:0]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .test(test[1:0]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n515_4(n515_4),
    .n506_6(n506_6),
    .ch4_sound(ch4_sound[7:0]),
    .intcntr(intcntr_2[4:0])
);
  IKASCC_player_control_s_3 u_ctrl_ch5 (
    .clk(clk),
    .n105_11(n105_11),
    .n20_6(n20_6),
    .n490_4(n490_4),
    .n544_4(n544_4),
    .n64_9(n64_9),
    .freq_changed_4(freq_changed_4),
    .n502_4(n502_4),
    .n518_4(n518_4),
    .n25_7(n25_7),
    .n29_7(n29_7),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch5_wavelatch(ch5_wavelatch[7:0]),
    .ta_d({ta_d_3,ta_d_2,ta_d_1,ta_d_0}),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .test(test[1:0]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n499_4(n499_4),
    .n527_4(n527_4),
    .ch5_sound(ch5_sound[7:0]),
    .intcntr(intcntr_3[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_s */
module IKASCC (
  clk,
  n105_11,
  n_tsltsl_d,
  n_twr_d,
  n20_6,
  w_io_dec_n_6,
  w_out_data_7_9,
  ff_a14_inv,
  n64_9,
  n69_6,
  w_abhi,
  ff_scc_mask,
  ta_d_0,
  ta_d_1,
  ta_d_2,
  ta_d_3,
  ta_d_4,
  ta_d_5,
  ta_d_6,
  ta_d_7,
  ta_d_11,
  ta_d_12,
  ta_d_13,
  ta_d_14,
  ta_d_15,
  td_in,
  ff_reset,
  ff_4mhz,
  n9_4,
  n9_5,
  n207_4,
  n251_4,
  n396_4,
  n544_4,
  n544_5,
  ch1_ram_addr_4_14,
  n163_6,
  ch2_ram_addr_4_14,
  n207_5,
  ch3_ram_addr_4_14,
  ch1_ram_addr_4_15,
  n560_5,
  o_RAM_Q_7_45,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  n490_5,
  n502_4,
  n518_4,
  o_RAM_Q_7_47_54,
  o_RAM_Q_7_48_55,
  o_RAM_Q_7_49_56,
  o_RAM_Q_7_45_57,
  o_RAM_Q_7_47_58,
  o_RAM_Q_7_52,
  n515_4,
  n506_6,
  w_rom_ma,
  w_scc_out,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  \ramstyle_block.wavedata_ram_0_60 ,
  \ramstyle_block.wavedata_ram_1_61 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6_62 ,
  \ramstyle_block.wavedata_ram_7_63 ,
  \ramstyle_block.wavedata_cpu_0_65 ,
  \ramstyle_block.wavedata_cpu_1_66 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6_67 ,
  \ramstyle_block.wavedata_cpu_7_68 ,
  \ramstyle_block.wavedata_ram_0_70 ,
  \ramstyle_block.wavedata_ram_1_71 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_4 ,
  \ramstyle_block.wavedata_ram_6_72 ,
  \ramstyle_block.wavedata_cpu_0_74 ,
  \ramstyle_block.wavedata_cpu_1_75 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_4 ,
  \ramstyle_block.wavedata_cpu_6_76 ,
  \ramstyle_block.wavedata_ram_0_78 ,
  \ramstyle_block.wavedata_ram_1_79 ,
  \ramstyle_block.wavedata_ram_6_80 ,
  \ramstyle_block.wavedata_cpu_0_82 ,
  \ramstyle_block.wavedata_cpu_1_83 ,
  \ramstyle_block.wavedata_cpu_6_84 ,
  ch45_ram_q_2,
  ch45_ram_q_3,
  ch45_ram_q_4,
  ch45_ram_q_5,
  ch45_ram_q_7
)
;
input clk;
input n105_11;
input n_tsltsl_d;
input n_twr_d;
input n20_6;
input w_io_dec_n_6;
input w_out_data_7_9;
input ff_a14_inv;
input n64_9;
input n69_6;
input [14:14] w_abhi;
input [3:0] ff_scc_mask;
input ta_d_0;
input ta_d_1;
input ta_d_2;
input ta_d_3;
input ta_d_4;
input ta_d_5;
input ta_d_6;
input ta_d_7;
input ta_d_11;
input ta_d_12;
input ta_d_13;
input ta_d_14;
input ta_d_15;
input [7:0] td_in;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output n9_4;
output n9_5;
output n207_4;
output n251_4;
output n396_4;
output n544_4;
output n544_5;
output ch1_ram_addr_4_14;
output n163_6;
output ch2_ram_addr_4_14;
output n207_5;
output ch3_ram_addr_4_14;
output ch1_ram_addr_4_15;
output n560_5;
output o_RAM_Q_7_45;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output n490_5;
output n502_4;
output n518_4;
output o_RAM_Q_7_47_54;
output o_RAM_Q_7_48_55;
output o_RAM_Q_7_49_56;
output o_RAM_Q_7_45_57;
output o_RAM_Q_7_47_58;
output o_RAM_Q_7_52;
output n515_4;
output n506_6;
output [5:0] w_rom_ma;
output [10:0] w_scc_out;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output \ramstyle_block.wavedata_ram_0_60 ;
output \ramstyle_block.wavedata_ram_1_61 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6_62 ;
output \ramstyle_block.wavedata_ram_7_63 ;
output \ramstyle_block.wavedata_cpu_0_65 ;
output \ramstyle_block.wavedata_cpu_1_66 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6_67 ;
output \ramstyle_block.wavedata_cpu_7_68 ;
output \ramstyle_block.wavedata_ram_0_70 ;
output \ramstyle_block.wavedata_ram_1_71 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_4 ;
output \ramstyle_block.wavedata_ram_6_72 ;
output \ramstyle_block.wavedata_cpu_0_74 ;
output \ramstyle_block.wavedata_cpu_1_75 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_4 ;
output \ramstyle_block.wavedata_cpu_6_76 ;
output \ramstyle_block.wavedata_ram_0_78 ;
output \ramstyle_block.wavedata_ram_1_79 ;
output \ramstyle_block.wavedata_ram_6_80 ;
output \ramstyle_block.wavedata_cpu_0_82 ;
output \ramstyle_block.wavedata_cpu_1_83 ;
output \ramstyle_block.wavedata_cpu_6_84 ;
output ch45_ram_q_2;
output ch45_ram_q_3;
output ch45_ram_q_4;
output ch45_ram_q_5;
output ch45_ram_q_7;
wire n9_3;
wire n9_6;
wire n544_6;
wire [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
wire [5:0] db_z;
wire [5:0] bankreg2;
wire VCC;
wire GND;
  LUT4 n9_s0 (
    .F(n9_3),
    .I0(n9_4),
    .I1(n9_5),
    .I2(w_abhi[14]),
    .I3(n9_6) 
);
defparam n9_s0.INIT=16'hCAFF;
  LUT3 n9_s1 (
    .F(n9_4),
    .I0(ff_scc_mask[2]),
    .I1(ff_scc_mask[3]),
    .I2(ta_d_13) 
);
defparam n9_s1.INIT=8'hCA;
  LUT3 n9_s2 (
    .F(n9_5),
    .I0(ff_scc_mask[0]),
    .I1(ff_scc_mask[1]),
    .I2(ta_d_13) 
);
defparam n9_s2.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_6),
    .I0(n_tsltsl_d),
    .I1(n_twr_d) 
);
defparam n9_s3.INIT=4'h1;
  DFFE \IKASCC_SYNC_MODE.wr_syncchain_1_s0  (
    .Q(\IKASCC_SYNC_MODE.wr_syncchain [1]),
    .D(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .CLK(clk),
    .CE(n105_11) 
);
  DFFE \IKASCC_SYNC_MODE.wr_syncchain_0_s0  (
    .Q(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .D(n9_3),
    .CLK(clk),
    .CE(n105_11) 
);
  IKASCC_vrc_s \IKASCC_SYNC_MODE.u_vrc_s_main  (
    .clk(clk),
    .n105_11(n105_11),
    .n20_6(n20_6),
    .n544_6(n544_6),
    .td_in(td_in[5:0]),
    .ta_d_11(ta_d_11),
    .ta_d_12(ta_d_12),
    .ta_d_13(ta_d_13),
    .ta_d_15(ta_d_15),
    .w_abhi(w_abhi[14]),
    .db_z(db_z[5:0]),
    .bankreg2(bankreg2[5:0]),
    .w_rom_ma(w_rom_ma[5:0])
);
  IKASCC_player_s \IKASCC_SYNC_MODE.u_player_main  (
    .clk(clk),
    .n20_6(n20_6),
    .n105_11(n105_11),
    .n9_3(n9_3),
    .n_tsltsl_d(n_tsltsl_d),
    .w_io_dec_n_6(w_io_dec_n_6),
    .w_out_data_7_9(w_out_data_7_9),
    .ff_a14_inv(ff_a14_inv),
    .n64_9(n64_9),
    .n_twr_d(n_twr_d),
    .n69_6(n69_6),
    .td_in(td_in[7:0]),
    .ta_d_0(ta_d_0),
    .ta_d_1(ta_d_1),
    .ta_d_2(ta_d_2),
    .ta_d_3(ta_d_3),
    .ta_d_4(ta_d_4),
    .ta_d_5(ta_d_5),
    .ta_d_6(ta_d_6),
    .ta_d_7(ta_d_7),
    .ta_d_11(ta_d_11),
    .ta_d_12(ta_d_12),
    .ta_d_13(ta_d_13),
    .ta_d_14(ta_d_14),
    .ta_d_15(ta_d_15),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .bankreg2(bankreg2[5:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .db_z(db_z[5:0]),
    .ff_scc_mask(ff_scc_mask[2]),
    .n207_4(n207_4),
    .n251_4(n251_4),
    .n396_4(n396_4),
    .n544_4(n544_4),
    .n544_5(n544_5),
    .n544_6(n544_6),
    .ch1_ram_addr_4_14(ch1_ram_addr_4_14),
    .n163_6(n163_6),
    .ch2_ram_addr_4_14(ch2_ram_addr_4_14),
    .n207_5(n207_5),
    .ch3_ram_addr_4_14(ch3_ram_addr_4_14),
    .ch1_ram_addr_4_15(ch1_ram_addr_4_15),
    .n560_5(n560_5),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .o_RAM_Q_7_47(o_RAM_Q_7_47),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .n490_5(n490_5),
    .n502_4(n502_4),
    .n518_4(n518_4),
    .o_RAM_Q_7_47_15(o_RAM_Q_7_47_54),
    .o_RAM_Q_7_48_16(o_RAM_Q_7_48_55),
    .o_RAM_Q_7_49_17(o_RAM_Q_7_49_56),
    .o_RAM_Q_7_45_18(o_RAM_Q_7_45_57),
    .o_RAM_Q_7_47_19(o_RAM_Q_7_47_58),
    .o_RAM_Q_7_52(o_RAM_Q_7_52),
    .n515_4(n515_4),
    .n506_6(n506_6),
    .w_scc_out(w_scc_out[10:0]),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7 ),
    .\ramstyle_block.wavedata_ram_0_21 (\ramstyle_block.wavedata_ram_0_60 ),
    .\ramstyle_block.wavedata_ram_1_22 (\ramstyle_block.wavedata_ram_1_61 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5 ),
    .\ramstyle_block.wavedata_ram_6_23 (\ramstyle_block.wavedata_ram_6_62 ),
    .\ramstyle_block.wavedata_ram_7_24 (\ramstyle_block.wavedata_ram_7_63 ),
    .\ramstyle_block.wavedata_cpu_0_26 (\ramstyle_block.wavedata_cpu_0_65 ),
    .\ramstyle_block.wavedata_cpu_1_27 (\ramstyle_block.wavedata_cpu_1_66 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5 ),
    .\ramstyle_block.wavedata_cpu_6_28 (\ramstyle_block.wavedata_cpu_6_67 ),
    .\ramstyle_block.wavedata_cpu_7_29 (\ramstyle_block.wavedata_cpu_7_68 ),
    .\ramstyle_block.wavedata_ram_0_31 (\ramstyle_block.wavedata_ram_0_70 ),
    .\ramstyle_block.wavedata_ram_1_32 (\ramstyle_block.wavedata_ram_1_71 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2 ),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram_3 ),
    .\ramstyle_block.wavedata_ram_4 (\ramstyle_block.wavedata_ram_4 ),
    .\ramstyle_block.wavedata_ram_6_33 (\ramstyle_block.wavedata_ram_6_72 ),
    .\ramstyle_block.wavedata_cpu_0_35 (\ramstyle_block.wavedata_cpu_0_74 ),
    .\ramstyle_block.wavedata_cpu_1_36 (\ramstyle_block.wavedata_cpu_1_75 ),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_2 ),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu_3 ),
    .\ramstyle_block.wavedata_cpu_4 (\ramstyle_block.wavedata_cpu_4 ),
    .\ramstyle_block.wavedata_cpu_6_37 (\ramstyle_block.wavedata_cpu_6_76 ),
    .\ramstyle_block.wavedata_ram_0_39 (\ramstyle_block.wavedata_ram_0_78 ),
    .\ramstyle_block.wavedata_ram_1_40 (\ramstyle_block.wavedata_ram_1_79 ),
    .\ramstyle_block.wavedata_ram_6_41 (\ramstyle_block.wavedata_ram_6_80 ),
    .\ramstyle_block.wavedata_cpu_0_43 (\ramstyle_block.wavedata_cpu_0_82 ),
    .\ramstyle_block.wavedata_cpu_1_44 (\ramstyle_block.wavedata_cpu_1_83 ),
    .\ramstyle_block.wavedata_cpu_6_45 (\ramstyle_block.wavedata_cpu_6_84 ),
    .ch45_ram_q_2(ch45_ram_q_2),
    .ch45_ram_q_3(ch45_ram_q_3),
    .ch45_ram_q_4(ch45_ram_q_4),
    .ch45_ram_q_5(ch45_ram_q_5),
    .ch45_ram_q_7(ch45_ram_q_7)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC */
module ip_msxmusic_rom (
  clk,
  n_trd_d,
  n9_4,
  n9_5,
  n57_5,
  w_rom_ma,
  w_abhi,
  w_rom_rdata_en,
  w_rom_rdata_0_3,
  n7_7,
  n7_8
)
;
input clk;
input n_trd_d;
input n9_4;
input n9_5;
input n57_5;
input [5:1] w_rom_ma;
input [14:14] w_abhi;
output w_rom_rdata_en;
output w_rom_rdata_0_3;
output n7_7;
output n7_8;
wire n7_6;
wire n17_6;
wire VCC;
wire GND;
  LUT3 n7_s3 (
    .F(n7_6),
    .I0(w_rom_ma[1]),
    .I1(n7_7),
    .I2(n7_8) 
);
defparam n7_s3.INIT=8'h40;
  LUT4 n7_s4 (
    .F(n7_7),
    .I0(n9_4),
    .I1(n9_5),
    .I2(w_abhi[14]),
    .I3(n57_5) 
);
defparam n7_s4.INIT=16'h3500;
  LUT4 n7_s5 (
    .F(n7_8),
    .I0(w_rom_ma[2]),
    .I1(w_rom_ma[3]),
    .I2(w_rom_ma[4]),
    .I3(w_rom_ma[5]) 
);
defparam n7_s5.INIT=16'h0001;
  LUT3 n17_s2 (
    .F(n17_6),
    .I0(w_rom_ma[1]),
    .I1(n7_7),
    .I2(n7_8) 
);
defparam n17_s2.INIT=8'hBF;
  DFFR ff_rdata_en_s0 (
    .Q(w_rom_rdata_en),
    .D(n7_6),
    .CLK(clk),
    .RESET(n_trd_d) 
);
  DFFR w_rom_rdata_0_s0 (
    .Q(w_rom_rdata_0_3),
    .D(VCC),
    .CLK(clk),
    .RESET(n17_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_msxmusic_rom */
module ip_ram (
  clk,
  n_trd_d,
  n7_7,
  n7_8,
  n_twr_d,
  td_in,
  ta_d,
  w_rom_ma,
  w_ram_rdata_en,
  w_ram_rdata,
  w_ram_rdata_13
)
;
input clk;
input n_trd_d;
input n7_7;
input n7_8;
input n_twr_d;
input [0:0] td_in;
input [12:0] ta_d;
input [1:0] w_rom_ma;
output w_ram_rdata_en;
output w_ram_rdata;
output w_ram_rdata_13;
wire n7_7_85;
wire w_ram_rdata_17;
wire n38_7;
wire [31:1] DO;
wire VCC;
wire GND;
  LUT3 n7_s4 (
    .F(n7_7_85),
    .I0(w_rom_ma[1]),
    .I1(n7_7),
    .I2(n7_8) 
);
defparam n7_s4.INIT=8'h80;
  LUT3 w_ram_rdata_s7 (
    .F(w_ram_rdata_17),
    .I0(w_rom_ma[1]),
    .I1(n7_7),
    .I2(n7_8) 
);
defparam w_ram_rdata_s7.INIT=8'h7F;
  LUT4 n38_s3 (
    .F(n38_7),
    .I0(n_twr_d),
    .I1(w_rom_ma[1]),
    .I2(n7_7),
    .I3(n7_8) 
);
defparam n38_s3.INIT=16'h4000;
  DFFR ff_rdata_en_s0 (
    .Q(w_ram_rdata_en),
    .D(n7_7_85),
    .CLK(clk),
    .RESET(n_trd_d) 
);
  DFF w_ram_rdata_s5 (
    .Q(w_ram_rdata_13),
    .D(w_ram_rdata_17),
    .CLK(clk) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_ram_rdata}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,td_in[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .WRE(n38_7),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module ip_ikascc_wrapper (
  clk,
  n20_6,
  n_tsltsl_d,
  n_twr_d,
  w_cs_n_7,
  n105_11,
  w_io_dec_n_6,
  w_out_data_7_9,
  n64_9,
  n_trd_d,
  n57_5,
  td_in,
  ta_d,
  ff_reset,
  ff_4mhz,
  n69_5,
  n69_8,
  n207_4,
  n251_4,
  n396_4,
  n544_4,
  n544_5,
  ch1_ram_addr_4_14,
  n163_6,
  ch2_ram_addr_4_14,
  n207_5,
  ch3_ram_addr_4_14,
  ch1_ram_addr_4_15,
  n560_5,
  o_RAM_Q_7_45,
  o_RAM_Q_7_47,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  n490_5,
  n502_4,
  n518_4,
  o_RAM_Q_7_47_86,
  o_RAM_Q_7_48_87,
  o_RAM_Q_7_49_88,
  o_RAM_Q_7_45_89,
  o_RAM_Q_7_47_90,
  o_RAM_Q_7_52,
  n515_4,
  n506_6,
  w_rom_rdata_en,
  w_rom_rdata_0_3,
  n7_7,
  w_ram_rdata_en,
  w_ram_rdata,
  w_ram_rdata_13,
  w_rom_ma,
  w_scc_out,
  \ramstyle_block.wavedata_ram_0 ,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_0 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  \ramstyle_block.wavedata_ram_0_92 ,
  \ramstyle_block.wavedata_ram_1_93 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6_94 ,
  \ramstyle_block.wavedata_ram_7_95 ,
  \ramstyle_block.wavedata_cpu_0_97 ,
  \ramstyle_block.wavedata_cpu_1_98 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6_99 ,
  \ramstyle_block.wavedata_cpu_7_100 ,
  \ramstyle_block.wavedata_ram_0_102 ,
  \ramstyle_block.wavedata_ram_1_103 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_3 ,
  \ramstyle_block.wavedata_ram_4 ,
  \ramstyle_block.wavedata_ram_6_104 ,
  \ramstyle_block.wavedata_cpu_0_106 ,
  \ramstyle_block.wavedata_cpu_1_107 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_3 ,
  \ramstyle_block.wavedata_cpu_4 ,
  \ramstyle_block.wavedata_cpu_6_108 ,
  \ramstyle_block.wavedata_ram_0_110 ,
  \ramstyle_block.wavedata_ram_1_111 ,
  \ramstyle_block.wavedata_ram_6_112 ,
  \ramstyle_block.wavedata_cpu_0_114 ,
  \ramstyle_block.wavedata_cpu_1_115 ,
  \ramstyle_block.wavedata_cpu_6_116 ,
  ch45_ram_q_2,
  ch45_ram_q_3,
  ch45_ram_q_4,
  ch45_ram_q_5,
  ch45_ram_q_7
)
;
input clk;
input n20_6;
input n_tsltsl_d;
input n_twr_d;
input w_cs_n_7;
input n105_11;
input w_io_dec_n_6;
input w_out_data_7_9;
input n64_9;
input n_trd_d;
input n57_5;
input [7:0] td_in;
input [15:0] ta_d;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output n69_5;
output n69_8;
output n207_4;
output n251_4;
output n396_4;
output n544_4;
output n544_5;
output ch1_ram_addr_4_14;
output n163_6;
output ch2_ram_addr_4_14;
output n207_5;
output ch3_ram_addr_4_14;
output ch1_ram_addr_4_15;
output n560_5;
output o_RAM_Q_7_45;
output o_RAM_Q_7_47;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output n490_5;
output n502_4;
output n518_4;
output o_RAM_Q_7_47_86;
output o_RAM_Q_7_48_87;
output o_RAM_Q_7_49_88;
output o_RAM_Q_7_45_89;
output o_RAM_Q_7_47_90;
output o_RAM_Q_7_52;
output n515_4;
output n506_6;
output w_rom_rdata_en;
output w_rom_rdata_0_3;
output n7_7;
output w_ram_rdata_en;
output w_ram_rdata;
output w_ram_rdata_13;
output [0:0] w_rom_ma;
output [10:0] w_scc_out;
output \ramstyle_block.wavedata_ram_0 ;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_0 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output \ramstyle_block.wavedata_ram_0_92 ;
output \ramstyle_block.wavedata_ram_1_93 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6_94 ;
output \ramstyle_block.wavedata_ram_7_95 ;
output \ramstyle_block.wavedata_cpu_0_97 ;
output \ramstyle_block.wavedata_cpu_1_98 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6_99 ;
output \ramstyle_block.wavedata_cpu_7_100 ;
output \ramstyle_block.wavedata_ram_0_102 ;
output \ramstyle_block.wavedata_ram_1_103 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_3 ;
output \ramstyle_block.wavedata_ram_4 ;
output \ramstyle_block.wavedata_ram_6_104 ;
output \ramstyle_block.wavedata_cpu_0_106 ;
output \ramstyle_block.wavedata_cpu_1_107 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_3 ;
output \ramstyle_block.wavedata_cpu_4 ;
output \ramstyle_block.wavedata_cpu_6_108 ;
output \ramstyle_block.wavedata_ram_0_110 ;
output \ramstyle_block.wavedata_ram_1_111 ;
output \ramstyle_block.wavedata_ram_6_112 ;
output \ramstyle_block.wavedata_cpu_0_114 ;
output \ramstyle_block.wavedata_cpu_1_115 ;
output \ramstyle_block.wavedata_cpu_6_116 ;
output ch45_ram_q_2;
output ch45_ram_q_3;
output ch45_ram_q_4;
output ch45_ram_q_5;
output ch45_ram_q_7;
wire n69_6;
wire n69_10;
wire ff_a14_inv;
wire n9_4;
wire n9_5;
wire n7_8;
wire [14:14] w_abhi;
wire [3:0] ff_scc_mask;
wire [5:1] w_rom_ma_0;
wire VCC;
wire GND;
  LUT2 w_abhi_14_s0 (
    .F(w_abhi[14]),
    .I0(ta_d[14]),
    .I1(ff_a14_inv) 
);
defparam w_abhi_14_s0.INIT=4'h6;
  LUT2 n69_s2 (
    .F(n69_5),
    .I0(ta_d[0]),
    .I1(ta_d[1]) 
);
defparam n69_s2.INIT=4'h1;
  LUT2 n69_s3 (
    .F(n69_6),
    .I0(ta_d[2]),
    .I1(ta_d[3]) 
);
defparam n69_s3.INIT=4'h8;
  LUT4 n69_s4 (
    .F(n69_8),
    .I0(ta_d[14]),
    .I1(n_tsltsl_d),
    .I2(n_twr_d),
    .I3(w_cs_n_7) 
);
defparam n69_s4.INIT=16'h0200;
  LUT4 n69_s5 (
    .F(n69_10),
    .I0(n69_8),
    .I1(ta_d[0]),
    .I2(ta_d[1]),
    .I3(n69_6) 
);
defparam n69_s5.INIT=16'h0200;
  DFFRE ff_scc_mask_3_s0 (
    .Q(ff_scc_mask[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n69_10),
    .RESET(n20_6) 
);
  DFFRE ff_scc_mask_2_s0 (
    .Q(ff_scc_mask[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n69_10),
    .RESET(n20_6) 
);
  DFFRE ff_scc_mask_1_s0 (
    .Q(ff_scc_mask[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n69_10),
    .RESET(n20_6) 
);
  DFFRE ff_scc_mask_0_s0 (
    .Q(ff_scc_mask[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n69_10),
    .RESET(n20_6) 
);
  DFFRE ff_a14_inv_s0 (
    .Q(ff_a14_inv),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n69_10),
    .RESET(n20_6) 
);
  IKASCC u_ikascc (
    .clk(clk),
    .n105_11(n105_11),
    .n_tsltsl_d(n_tsltsl_d),
    .n_twr_d(n_twr_d),
    .n20_6(n20_6),
    .w_io_dec_n_6(w_io_dec_n_6),
    .w_out_data_7_9(w_out_data_7_9),
    .ff_a14_inv(ff_a14_inv),
    .n64_9(n64_9),
    .n69_6(n69_6),
    .w_abhi(w_abhi[14]),
    .ff_scc_mask(ff_scc_mask[3:0]),
    .ta_d_0(ta_d[0]),
    .ta_d_1(ta_d[1]),
    .ta_d_2(ta_d[2]),
    .ta_d_3(ta_d[3]),
    .ta_d_4(ta_d[4]),
    .ta_d_5(ta_d[5]),
    .ta_d_6(ta_d[6]),
    .ta_d_7(ta_d[7]),
    .ta_d_11(ta_d[11]),
    .ta_d_12(ta_d[12]),
    .ta_d_13(ta_d[13]),
    .ta_d_14(ta_d[14]),
    .ta_d_15(ta_d[15]),
    .td_in(td_in[7:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n9_4(n9_4),
    .n9_5(n9_5),
    .n207_4(n207_4),
    .n251_4(n251_4),
    .n396_4(n396_4),
    .n544_4(n544_4),
    .n544_5(n544_5),
    .ch1_ram_addr_4_14(ch1_ram_addr_4_14),
    .n163_6(n163_6),
    .ch2_ram_addr_4_14(ch2_ram_addr_4_14),
    .n207_5(n207_5),
    .ch3_ram_addr_4_14(ch3_ram_addr_4_14),
    .ch1_ram_addr_4_15(ch1_ram_addr_4_15),
    .n560_5(n560_5),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .o_RAM_Q_7_47(o_RAM_Q_7_47),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .n490_5(n490_5),
    .n502_4(n502_4),
    .n518_4(n518_4),
    .o_RAM_Q_7_47_54(o_RAM_Q_7_47_86),
    .o_RAM_Q_7_48_55(o_RAM_Q_7_48_87),
    .o_RAM_Q_7_49_56(o_RAM_Q_7_49_88),
    .o_RAM_Q_7_45_57(o_RAM_Q_7_45_89),
    .o_RAM_Q_7_47_58(o_RAM_Q_7_47_90),
    .o_RAM_Q_7_52(o_RAM_Q_7_52),
    .n515_4(n515_4),
    .n506_6(n506_6),
    .w_rom_ma({w_rom_ma_0[5:1],w_rom_ma[0]}),
    .w_scc_out(w_scc_out[10:0]),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram_0 ),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7 ),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu_0 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7 ),
    .\ramstyle_block.wavedata_ram_0_60 (\ramstyle_block.wavedata_ram_0_92 ),
    .\ramstyle_block.wavedata_ram_1_61 (\ramstyle_block.wavedata_ram_1_93 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5 ),
    .\ramstyle_block.wavedata_ram_6_62 (\ramstyle_block.wavedata_ram_6_94 ),
    .\ramstyle_block.wavedata_ram_7_63 (\ramstyle_block.wavedata_ram_7_95 ),
    .\ramstyle_block.wavedata_cpu_0_65 (\ramstyle_block.wavedata_cpu_0_97 ),
    .\ramstyle_block.wavedata_cpu_1_66 (\ramstyle_block.wavedata_cpu_1_98 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5 ),
    .\ramstyle_block.wavedata_cpu_6_67 (\ramstyle_block.wavedata_cpu_6_99 ),
    .\ramstyle_block.wavedata_cpu_7_68 (\ramstyle_block.wavedata_cpu_7_100 ),
    .\ramstyle_block.wavedata_ram_0_70 (\ramstyle_block.wavedata_ram_0_102 ),
    .\ramstyle_block.wavedata_ram_1_71 (\ramstyle_block.wavedata_ram_1_103 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2 ),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram_3 ),
    .\ramstyle_block.wavedata_ram_4 (\ramstyle_block.wavedata_ram_4 ),
    .\ramstyle_block.wavedata_ram_6_72 (\ramstyle_block.wavedata_ram_6_104 ),
    .\ramstyle_block.wavedata_cpu_0_74 (\ramstyle_block.wavedata_cpu_0_106 ),
    .\ramstyle_block.wavedata_cpu_1_75 (\ramstyle_block.wavedata_cpu_1_107 ),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_2 ),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu_3 ),
    .\ramstyle_block.wavedata_cpu_4 (\ramstyle_block.wavedata_cpu_4 ),
    .\ramstyle_block.wavedata_cpu_6_76 (\ramstyle_block.wavedata_cpu_6_108 ),
    .\ramstyle_block.wavedata_ram_0_78 (\ramstyle_block.wavedata_ram_0_110 ),
    .\ramstyle_block.wavedata_ram_1_79 (\ramstyle_block.wavedata_ram_1_111 ),
    .\ramstyle_block.wavedata_ram_6_80 (\ramstyle_block.wavedata_ram_6_112 ),
    .\ramstyle_block.wavedata_cpu_0_82 (\ramstyle_block.wavedata_cpu_0_114 ),
    .\ramstyle_block.wavedata_cpu_1_83 (\ramstyle_block.wavedata_cpu_1_115 ),
    .\ramstyle_block.wavedata_cpu_6_84 (\ramstyle_block.wavedata_cpu_6_116 ),
    .ch45_ram_q_2(ch45_ram_q_2),
    .ch45_ram_q_3(ch45_ram_q_3),
    .ch45_ram_q_4(ch45_ram_q_4),
    .ch45_ram_q_5(ch45_ram_q_5),
    .ch45_ram_q_7(ch45_ram_q_7)
);
  ip_msxmusic_rom u_rom (
    .clk(clk),
    .n_trd_d(n_trd_d),
    .n9_4(n9_4),
    .n9_5(n9_5),
    .n57_5(n57_5),
    .w_rom_ma(w_rom_ma_0[5:1]),
    .w_abhi(w_abhi[14]),
    .w_rom_rdata_en(w_rom_rdata_en),
    .w_rom_rdata_0_3(w_rom_rdata_0_3),
    .n7_7(n7_7),
    .n7_8(n7_8)
);
  ip_ram u_ram (
    .clk(clk),
    .n_trd_d(n_trd_d),
    .n7_7(n7_7),
    .n7_8(n7_8),
    .n_twr_d(n_twr_d),
    .td_in(td_in[0]),
    .ta_d(ta_d[12:0]),
    .w_rom_ma({w_rom_ma_0[1],w_rom_ma[0]}),
    .w_ram_rdata_en(w_ram_rdata_en),
    .w_ram_rdata(w_ram_rdata),
    .w_ram_rdata_13(w_ram_rdata_13)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ikascc_wrapper */
module IKAOPLL_timinggen (
  clk,
  n105_11,
  rhythm_en,
  ff_reset,
  ff_4mhz,
  cycle_d4,
  cycle_d4_zz,
  cycle_d3_zz,
  hh_tt_sel,
  rst_n,
  ic_n_negedge,
  cycle_12,
  cycle_00,
  ro_ctrl,
  m_nc_sel,
  n86_4,
  n158_6,
  mcyccntr_hi_1_7,
  mcyccntr_hi_1_9,
  inhibit_fdbk,
  phisr,
  mcyccntr_lo,
  mcyccntr_hi,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal 
)
;
input clk;
input n105_11;
input rhythm_en;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output cycle_d4;
output cycle_d4_zz;
output cycle_d3_zz;
output hh_tt_sel;
output rst_n;
output ic_n_negedge;
output cycle_12;
output cycle_00;
output ro_ctrl;
output m_nc_sel;
output n86_4;
output n158_6;
output mcyccntr_hi_1_7;
output mcyccntr_hi_1_9;
output inhibit_fdbk;
output [1:1] phisr;
output [2:0] mcyccntr_lo;
output [0:0] mcyccntr_hi;
output [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire n21_4;
wire n33_3;
wire n158_5;
wire n34_4;
wire n84_5;
wire n78_6;
wire n77_5;
wire n64_4;
wire n63_4;
wire ro_ctrl_3;
wire ro_ctrl_4;
wire n81_7;
wire n38_6;
wire n65_6;
wire [3:0] phisr_0;
wire [0:0] mc_d4_dly;
wire [0:0] mc_d3_dly;
wire [2:0] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 ;
wire VCC;
wire GND;
  LUT2 n21_s1 (
    .F(n21_4),
    .I0(rst_n),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]) 
);
defparam n21_s1.INIT=4'h4;
  LUT4 n33_s0 (
    .F(n33_3),
    .I0(phisr[1]),
    .I1(phisr_0[2]),
    .I2(phisr_0[0]),
    .I3(phisr_0[3]) 
);
defparam n33_s0.INIT=16'h7F00;
  LUT4 cycle_12_s (
    .F(cycle_12),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n77_5) 
);
defparam cycle_12_s.INIT=16'h1000;
  LUT4 cycle_00_s (
    .F(cycle_00),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n78_6) 
);
defparam cycle_00_s.INIT=16'h0100;
  LUT3 ro_ctrl_s (
    .F(ro_ctrl),
    .I0(ro_ctrl_3),
    .I1(mcyccntr_lo[0]),
    .I2(ro_ctrl_4) 
);
defparam ro_ctrl_s.INIT=8'hE0;
  LUT3 m_nc_sel_s (
    .F(m_nc_sel),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]) 
);
defparam m_nc_sel_s.INIT=8'hC5;
  LUT3 n158_s1 (
    .F(n158_5),
    .I0(n158_6),
    .I1(mcyccntr_lo[2]),
    .I2(m_nc_sel) 
);
defparam n158_s1.INIT=8'hD0;
  LUT2 n34_s1 (
    .F(n34_4),
    .I0(ic_n_negedge),
    .I1(n38_6) 
);
defparam n34_s1.INIT=4'h8;
  LUT4 n86_s1 (
    .F(n86_4),
    .I0(phisr_0[3]),
    .I1(ic_n_negedge),
    .I2(n105_11),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n86_s1.INIT=16'h10FF;
  LUT2 n84_s2 (
    .F(n84_5),
    .I0(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I1(ic_n_negedge) 
);
defparam n84_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4) 
);
defparam n78_s2.INIT=4'h1;
  LUT2 n77_s1 (
    .F(n77_5),
    .I0(cycle_d4),
    .I1(mcyccntr_hi[0]) 
);
defparam n77_s1.INIT=4'h4;
  LUT2 n64_s0 (
    .F(n64_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]) 
);
defparam n64_s0.INIT=4'h6;
  LUT3 n63_s0 (
    .F(n63_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]) 
);
defparam n63_s0.INIT=8'h78;
  LUT4 ro_ctrl_s0 (
    .F(ro_ctrl_3),
    .I0(mcyccntr_lo[1]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi[0]),
    .I3(mcyccntr_lo[2]) 
);
defparam ro_ctrl_s0.INIT=16'hEFF7;
  LUT3 ro_ctrl_s1 (
    .F(ro_ctrl_4),
    .I0(m_nc_sel),
    .I1(cycle_d4_zz),
    .I2(rhythm_en) 
);
defparam ro_ctrl_s1.INIT=8'hD0;
  LUT3 n158_s2 (
    .F(n158_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(rhythm_en) 
);
defparam n158_s2.INIT=8'h40;
  LUT3 mcyccntr_hi_1_s4 (
    .F(mcyccntr_hi_1_7),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]) 
);
defparam mcyccntr_hi_1_s4.INIT=8'h40;
  LUT4 mcyccntr_hi_1_s5 (
    .F(mcyccntr_hi_1_9),
    .I0(n86_4),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[0]),
    .I3(mcyccntr_lo[2]) 
);
defparam mcyccntr_hi_1_s5.INIT=16'h2000;
  LUT3 n81_s3 (
    .F(n81_7),
    .I0(mcyccntr_hi_1_9),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I2(ic_n_negedge) 
);
defparam n81_s3.INIT=8'hBA;
  LUT4 inhibit_fdbk_s0 (
    .F(inhibit_fdbk),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam inhibit_fdbk_s0.INIT=16'h5710;
  LUT4 n38_s2 (
    .F(n38_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n38_s2.INIT=16'h01FF;
  DFFSE phisr_3_s0 (
    .Q(phisr_0[3]),
    .D(phisr_0[2]),
    .CLK(clk),
    .CE(n38_6),
    .SET(n34_4) 
);
  DFFSE phisr_2_s0 (
    .Q(phisr_0[2]),
    .D(phisr[1]),
    .CLK(clk),
    .CE(n38_6),
    .SET(n34_4) 
);
  DFFSE phisr_1_s0 (
    .Q(phisr[1]),
    .D(phisr_0[0]),
    .CLK(clk),
    .CE(n38_6),
    .SET(n34_4) 
);
  DFFSE phisr_0_s0 (
    .Q(phisr_0[0]),
    .D(n33_3),
    .CLK(clk),
    .CE(n38_6),
    .SET(n34_4) 
);
  DFFRE mcyccntr_lo_2_s0 (
    .Q(mcyccntr_lo[2]),
    .D(n63_4),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_2_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_1_s0 (
    .Q(mcyccntr_lo[1]),
    .D(n64_4),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_1_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_0_s0 (
    .Q(mcyccntr_lo[0]),
    .D(n65_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_0_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_1_s0 (
    .Q(cycle_d4),
    .D(n77_5),
    .CLK(clk),
    .CE(mcyccntr_hi_1_9),
    .RESET(n84_5) 
);
defparam mcyccntr_hi_1_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_0_s0 (
    .Q(mcyccntr_hi[0]),
    .D(n78_6),
    .CLK(clk),
    .CE(mcyccntr_hi_1_9),
    .RESET(n84_5) 
);
defparam mcyccntr_hi_0_s0.INIT=1'b0;
  DFFE mc_d4_dly_1_s0 (
    .Q(cycle_d4_zz),
    .D(mc_d4_dly[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE mc_d4_dly_0_s0 (
    .Q(mc_d4_dly[0]),
    .D(cycle_d4),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE mc_d3_dly_1_s0 (
    .Q(cycle_d3_zz),
    .D(mc_d3_dly[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE mc_d3_dly_0_s0 (
    .Q(mc_d3_dly[0]),
    .D(mcyccntr_hi[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE o_HH_TT_SEL_s0 (
    .Q(hh_tt_sel),
    .D(n158_5),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1  (
    .Q(rst_n),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .CLK(clk),
    .CE(n105_11),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1 .INIT=1'b1;
  DFFSE ic_n_negedge_s1 (
    .Q(ic_n_negedge),
    .D(n21_4),
    .CLK(clk),
    .CE(n105_11),
    .SET(GND) 
);
defparam ic_n_negedge_s1.INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .D(ff_reset[6]),
    .CLK(clk),
    .CE(n105_11),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .CLK(clk),
    .CE(n105_11),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .CLK(clk),
    .CE(n105_11),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]),
    .CLK(clk),
    .CE(n105_11),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1 .INIT=1'b1;
  INV n65_s2 (
    .O(n65_6),
    .I(mcyccntr_lo[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_timinggen */
module IKAOPLL_rw_synchronizer (
  clk,
  m_nc_sel_z_6,
  n672_5,
  n86_4,
  n105_11,
  \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ,
  w_io_dec_n,
  n_twr_d,
  ta_d,
  addrreg_wrrq,
  \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 
)
;
input clk;
input m_nc_sel_z_6;
input n672_5;
input n86_4;
input n105_11;
input \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ;
input w_io_dec_n;
input n_twr_d;
input [0:0] ta_d;
output addrreg_wrrq;
output \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_8 ;
wire n8_21;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .I0(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_8 ),
    .I2(addrreg_wrrq),
    .I3(n105_11) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2 .INIT=16'hF400;
  LUT2 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ),
    .I1(w_io_dec_n) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3 .INIT=4'h4;
  LUT2 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_8 ),
    .I0(n_twr_d),
    .I1(ta_d[0]) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4 .INIT=4'h1;
  LUT4 n8_s12 (
    .F(n8_21),
    .I0(addrreg_wrrq),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I2(n_twr_d),
    .I3(ta_d[0]) 
);
defparam n8_s12.INIT=16'h0001;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_21),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(addrreg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer */
module IKAOPLL_rw_synchronizer_0 (
  clk,
  m_nc_sel_z_6,
  n672_5,
  n86_4,
  \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ,
  n105_11,
  n_twr_d,
  ta_d,
  datareg_wrrq
)
;
input clk;
input m_nc_sel_z_6;
input n672_5;
input n86_4;
input \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
input n105_11;
input n_twr_d;
input [0:0] ta_d;
output datareg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7_117 ;
wire n8_21;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .I0(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7_117 ),
    .I2(datareg_wrrq),
    .I3(n105_11) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2 .INIT=16'hF400;
  LUT2 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7_117 ),
    .I0(n_twr_d),
    .I1(ta_d[0]) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3 .INIT=4'h4;
  LUT4 n8_s12 (
    .F(n8_21),
    .I0(datareg_wrrq),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I2(n_twr_d),
    .I3(ta_d[0]) 
);
defparam n8_s12.INIT=16'h0100;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_21),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(datareg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer_0 */
module IKAOPLL_sr (
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_6,
  d,
  q_1,
  q_2,
  q_last,
  q_0
)
;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_6;
input [7:0] d;
output [7:0] q_1;
output [7:0] q_2;
output [7:0] q_last;
output [7:0] q_0;
wire [7:0] \sr[6] ;
wire [7:0] \sr[3] ;
wire VCC;
wire GND;
  DFFE \sr[4]_7_s0  (
    .Q(q_1[7]),
    .D(\sr[3] [7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_6_s0  (
    .Q(q_1[6]),
    .D(\sr[3] [6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_5_s0  (
    .Q(q_1[5]),
    .D(\sr[3] [5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_4_s0  (
    .Q(q_1[4]),
    .D(\sr[3] [4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_7_s0  (
    .Q(q_2[7]),
    .D(\sr[6] [7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_6_s0  (
    .Q(q_2[6]),
    .D(\sr[6] [6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_5_s0  (
    .Q(q_2[5]),
    .D(\sr[6] [5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_4_s0  (
    .Q(q_2[4]),
    .D(\sr[6] [4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_7_s0  (
    .Q(q_last[7]),
    .D(q_2[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_6_s0  (
    .Q(q_last[6]),
    .D(q_2[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_5_s0  (
    .Q(q_last[5]),
    .D(q_2[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_4_s0  (
    .Q(q_last[4]),
    .D(q_2[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  RAM16S4 \sr[5]_0_s5  (
    .DO(\sr[6] [3:0]),
    .DI(q_1[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[5]_0_s7  (
    .DO(\sr[6] [7:4]),
    .DI(q_1[7:4]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[2]_0_s5  (
    .DO(\sr[3] [3:0]),
    .DI(q_0[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[2]_0_s7  (
    .DO(\sr[3] [7:4]),
    .DI(q_0[7:4]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[0]_0_s7  (
    .DO(q_0[7:4]),
    .DI(d[7:4]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr */
module IKAOPLL_d9reg (
  rst_n,
  cycle_d3_zz,
  cycle_d4_zz,
  n922_3,
  n916_5,
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_6,
  d9reg_data,
  d9reg_addr,
  d9reg_addrcntr,
  d_7_5,
  fnum
)
;
input rst_n;
input cycle_d3_zz;
input cycle_d4_zz;
input n922_3;
input n916_5;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_6;
input [7:0] d9reg_data;
input [5:4] d9reg_addr;
input [4:4] d9reg_addrcntr;
output d_7_5;
output [7:0] fnum;
wire d_7_4;
wire fnum_7_4;
wire fnum_6_4;
wire fnum_5_4;
wire fnum_4_4;
wire fnum_3_4;
wire fnum_2_4;
wire fnum_1_4;
wire fnum_0_4;
wire [7:0] d;
wire [7:0] q_1;
wire [7:0] q_2;
wire [7:0] q_last;
wire [7:0] q_0;
wire VCC;
wire GND;
  LUT4 d_7_s0 (
    .F(d[7]),
    .I0(rst_n),
    .I1(d9reg_data[7]),
    .I2(q_last[7]),
    .I3(d_7_4) 
);
defparam d_7_s0.INIT=16'hF088;
  LUT4 d_6_s0 (
    .F(d[6]),
    .I0(rst_n),
    .I1(d9reg_data[6]),
    .I2(q_last[6]),
    .I3(d_7_4) 
);
defparam d_6_s0.INIT=16'hF088;
  LUT4 fnum_7_s (
    .F(fnum[7]),
    .I0(cycle_d3_zz),
    .I1(q_2[7]),
    .I2(fnum_7_4),
    .I3(cycle_d4_zz) 
);
defparam fnum_7_s.INIT=16'h44F0;
  LUT4 fnum_6_s (
    .F(fnum[6]),
    .I0(cycle_d4_zz),
    .I1(q_1[6]),
    .I2(fnum_6_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_6_s.INIT=16'h44F0;
  LUT4 fnum_5_s (
    .F(fnum[5]),
    .I0(cycle_d4_zz),
    .I1(q_1[5]),
    .I2(fnum_5_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_5_s.INIT=16'h44F0;
  LUT4 fnum_4_s (
    .F(fnum[4]),
    .I0(cycle_d4_zz),
    .I1(q_1[4]),
    .I2(fnum_4_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_4_s.INIT=16'h44F0;
  LUT4 fnum_3_s (
    .F(fnum[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(fnum_3_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_3_s.INIT=16'h44F0;
  LUT4 fnum_2_s (
    .F(fnum[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(fnum_2_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_2_s.INIT=16'h44F0;
  LUT4 fnum_1_s (
    .F(fnum[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(fnum_1_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_1_s.INIT=16'h44F0;
  LUT4 fnum_0_s (
    .F(fnum[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(fnum_0_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_0_s.INIT=16'h44F0;
  LUT4 d_7_s1 (
    .F(d_7_4),
    .I0(d9reg_addr[5]),
    .I1(d9reg_addr[4]),
    .I2(d_7_5),
    .I3(rst_n) 
);
defparam d_7_s1.INIT=16'hBF00;
  LUT3 fnum_7_s0 (
    .F(fnum_7_4),
    .I0(q_1[7]),
    .I1(q_0[7]),
    .I2(cycle_d3_zz) 
);
defparam fnum_7_s0.INIT=8'hAC;
  LUT3 fnum_6_s0 (
    .F(fnum_6_4),
    .I0(q_0[6]),
    .I1(q_2[6]),
    .I2(cycle_d4_zz) 
);
defparam fnum_6_s0.INIT=8'hCA;
  LUT3 fnum_5_s0 (
    .F(fnum_5_4),
    .I0(q_0[5]),
    .I1(q_2[5]),
    .I2(cycle_d4_zz) 
);
defparam fnum_5_s0.INIT=8'hCA;
  LUT3 fnum_4_s0 (
    .F(fnum_4_4),
    .I0(q_0[4]),
    .I1(q_2[4]),
    .I2(cycle_d4_zz) 
);
defparam fnum_4_s0.INIT=8'hCA;
  LUT3 fnum_3_s0 (
    .F(fnum_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam fnum_3_s0.INIT=8'hCA;
  LUT3 fnum_2_s0 (
    .F(fnum_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam fnum_2_s0.INIT=8'hCA;
  LUT3 fnum_1_s0 (
    .F(fnum_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam fnum_1_s0.INIT=8'hCA;
  LUT3 fnum_0_s0 (
    .F(fnum_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_0_s0.INIT=8'hCA;
  LUT3 d_7_s2 (
    .F(d_7_5),
    .I0(d9reg_addrcntr[4]),
    .I1(n922_3),
    .I2(n916_5) 
);
defparam d_7_s2.INIT=8'h10;
  LUT4 d_0_s2 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_7_4) 
);
defparam d_0_s2.INIT=16'hF088;
  LUT4 d_1_s2 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[1]),
    .I3(d_7_4) 
);
defparam d_1_s2.INIT=16'hF088;
  LUT4 d_2_s2 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[2]),
    .I3(d_7_4) 
);
defparam d_2_s2.INIT=16'hF088;
  LUT4 d_3_s2 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[3]),
    .I3(d_7_4) 
);
defparam d_3_s2.INIT=16'hF088;
  LUT4 d_4_s2 (
    .F(d[4]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[4]),
    .I3(d_7_4) 
);
defparam d_4_s2.INIT=16'hF088;
  LUT4 d_5_s2 (
    .F(d[5]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[5]),
    .I3(d_7_4) 
);
defparam d_5_s2.INIT=16'hF088;
  IKAOPLL_sr u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .d(d[7:0]),
    .q_1(q_1[7:0]),
    .q_2(q_2[7:0]),
    .q_last(q_last[7:0]),
    .q_0(q_0[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg */
module IKAOPLL_sr_0 (
  clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_0 */
module IKAOPLL_d9reg_0 (
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  rst_n,
  clk,
  n86_4,
  d9reg_addr,
  d9reg_data,
  d_0_4,
  fnum
)
;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input rst_n;
input clk;
input n86_4;
input [5:4] d9reg_addr;
input [0:0] d9reg_data;
output d_0_4;
output [8:8] fnum;
wire fnum_8_4;
wire [0:0] d;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 fnum_8_s (
    .F(fnum[8]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(fnum_8_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_8_s.INIT=16'h44F0;
  LUT4 d_0_s1 (
    .F(d_0_4),
    .I0(d9reg_addr[4]),
    .I1(d9reg_addr[5]),
    .I2(d_7_5),
    .I3(rst_n) 
);
defparam d_0_s1.INIT=16'hBF00;
  LUT3 fnum_8_s0 (
    .F(fnum_8_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_8_s0.INIT=8'hCA;
  LUT4 d_0_s2 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s2.INIT=16'hF088;
  IKAOPLL_sr_0 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_0 */
module IKAOPLL_sr_1 (
  clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk;
input n86_4;
input [2:0] d;
output [2:0] q_0;
output [2:0] q_1;
output [2:0] q_2;
output [2:0] q_last;
wire [2:0] \sr[0] ;
wire [2:0] \sr[2] ;
wire [2:0] \sr[3] ;
wire [2:0] \sr[5] ;
wire [2:0] \sr[6] ;
wire VCC;
wire GND;
  DFFE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_1 */
module IKAOPLL_d9reg_1 (
  cycle_d4_zz,
  cycle_d3_zz,
  rst_n,
  d_0_4,
  clk,
  n86_4,
  d9reg_data,
  block
)
;
input cycle_d4_zz;
input cycle_d3_zz;
input rst_n;
input d_0_4;
input clk;
input n86_4;
input [3:1] d9reg_data;
output [2:0] block;
wire block_2_4;
wire block_1_4;
wire block_0_4;
wire [2:0] d;
wire [2:0] q_0;
wire [2:0] q_1;
wire [2:0] q_2;
wire [2:0] q_last;
wire VCC;
wire GND;
  LUT4 block_2_s (
    .F(block[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(block_2_4),
    .I3(cycle_d3_zz) 
);
defparam block_2_s.INIT=16'h44F0;
  LUT4 block_1_s (
    .F(block[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(block_1_4),
    .I3(cycle_d3_zz) 
);
defparam block_1_s.INIT=16'h44F0;
  LUT4 block_0_s (
    .F(block[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(block_0_4),
    .I3(cycle_d3_zz) 
);
defparam block_0_s.INIT=16'h44F0;
  LUT3 block_2_s0 (
    .F(block_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam block_2_s0.INIT=8'hCA;
  LUT3 block_1_s0 (
    .F(block_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam block_1_s0.INIT=8'hCA;
  LUT3 block_0_s0 (
    .F(block_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam block_0_s0.INIT=8'hCA;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s1.INIT=16'hF088;
  LUT4 d_1_s1 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[1]),
    .I3(d_0_4) 
);
defparam d_1_s1.INIT=16'hF088;
  LUT4 d_2_s1 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[2]),
    .I3(d_0_4) 
);
defparam d_2_s1.INIT=16'hF088;
  IKAOPLL_sr_1 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .d(d[2:0]),
    .q_0(q_0[2:0]),
    .q_1(q_1[2:0]),
    .q_2(q_2[2:0]),
    .q_last(q_last[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_1 */
module IKAOPLL_sr_2 (
  clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_2 */
module IKAOPLL_d9reg_2 (
  rst_n,
  d_0_4,
  clk,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input rst_n;
input d_0_4;
input clk;
input n86_4;
input [4:4] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s1.INIT=16'hF088;
  IKAOPLL_sr_2 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_2 */
module IKAOPLL_sr_3 (
  clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_3 */
module IKAOPLL_d9reg_3 (
  rst_n,
  d_0_4,
  clk,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input rst_n;
input d_0_4;
input clk;
input n86_4;
input [5:5] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s1.INIT=16'hF088;
  IKAOPLL_sr_3 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_3 */
module IKAOPLL_sr_4 (
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_6,
  d,
  q_1,
  q_2,
  q_last,
  q_0
)
;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_6;
input [3:0] d;
output [3:0] q_1;
output [3:0] q_2;
output [3:0] q_last;
output [3:0] q_0;
wire [3:0] \sr[6] ;
wire [3:0] \sr[3] ;
wire VCC;
wire GND;
  DFFE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  RAM16S4 \sr[5]_0_s5  (
    .DO(\sr[6] [3:0]),
    .DI(q_1[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[2]_0_s5  (
    .DO(\sr[3] [3:0]),
    .DI(q_0[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_4 */
module IKAOPLL_d9reg_4 (
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  rst_n,
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_6,
  d9reg_addr,
  d9reg_data,
  d_3_4,
  vol_reg
)
;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input rst_n;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_6;
input [5:4] d9reg_addr;
input [3:0] d9reg_data;
output d_3_4;
output [3:0] vol_reg;
wire vol_reg_3_4;
wire vol_reg_2_4;
wire vol_reg_1_4;
wire vol_reg_0_4;
wire [3:0] d;
wire [3:0] q_1;
wire [3:0] q_2;
wire [3:0] q_last;
wire [3:0] q_0;
wire VCC;
wire GND;
  LUT4 vol_reg_3_s (
    .F(vol_reg[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(vol_reg_3_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_3_s.INIT=16'h44F0;
  LUT4 vol_reg_2_s (
    .F(vol_reg[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(vol_reg_2_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_2_s.INIT=16'h44F0;
  LUT4 vol_reg_1_s (
    .F(vol_reg[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(vol_reg_1_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_1_s.INIT=16'h44F0;
  LUT4 vol_reg_0_s (
    .F(vol_reg[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(vol_reg_0_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_0_s.INIT=16'h44F0;
  LUT4 d_3_s1 (
    .F(d_3_4),
    .I0(d9reg_addr[4]),
    .I1(d9reg_addr[5]),
    .I2(d_7_5),
    .I3(rst_n) 
);
defparam d_3_s1.INIT=16'h7F00;
  LUT3 vol_reg_3_s0 (
    .F(vol_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_3_s0.INIT=8'hCA;
  LUT3 vol_reg_2_s0 (
    .F(vol_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_2_s0.INIT=8'hCA;
  LUT3 vol_reg_1_s0 (
    .F(vol_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_1_s0.INIT=8'hCA;
  LUT3 vol_reg_0_s0 (
    .F(vol_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_0_s0.INIT=8'hCA;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_3_4) 
);
defparam d_0_s1.INIT=16'hF088;
  LUT4 d_1_s1 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[1]),
    .I3(d_3_4) 
);
defparam d_1_s1.INIT=16'hF088;
  LUT4 d_2_s1 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[2]),
    .I3(d_3_4) 
);
defparam d_2_s1.INIT=16'hF088;
  LUT4 d_3_s2 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[3]),
    .I3(d_3_4) 
);
defparam d_3_s2.INIT=16'hF088;
  IKAOPLL_sr_4 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .d(d[3:0]),
    .q_1(q_1[3:0]),
    .q_2(q_2[3:0]),
    .q_last(q_last[3:0]),
    .q_0(q_0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_4 */
module IKAOPLL_sr_5 (
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_6,
  d,
  q_1,
  q_2,
  q_last,
  q_0
)
;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_6;
input [3:0] d;
output [3:0] q_1;
output [3:0] q_2;
output [3:0] q_last;
output [3:0] q_0;
wire [3:0] \sr[6] ;
wire [3:0] \sr[3] ;
wire VCC;
wire GND;
  DFFE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  RAM16S4 \sr[5]_0_s5  (
    .DO(\sr[6] [3:0]),
    .DI(q_1[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[2]_0_s5  (
    .DO(\sr[3] [3:0]),
    .DI(q_0[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_5 */
module IKAOPLL_d9reg_5 (
  rst_n,
  d_3_4,
  cycle_d3_zz,
  cycle_d4_zz,
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_6,
  d9reg_data,
  inst_reg_0_4,
  inst_reg_0_5,
  inst_reg
)
;
input rst_n;
input d_3_4;
input cycle_d3_zz;
input cycle_d4_zz;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_6;
input [7:4] d9reg_data;
output inst_reg_0_4;
output inst_reg_0_5;
output [3:0] inst_reg;
wire inst_reg_3_4;
wire inst_reg_2_4;
wire inst_reg_1_4;
wire [3:0] d;
wire [3:0] q_1;
wire [3:0] q_2;
wire [3:0] q_last;
wire [3:0] q_0;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[7]),
    .I2(q_last[3]),
    .I3(d_3_4) 
);
defparam d_3_s0.INIT=16'hF088;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[6]),
    .I2(q_last[2]),
    .I3(d_3_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 inst_reg_3_s (
    .F(inst_reg[3]),
    .I0(cycle_d3_zz),
    .I1(q_2[3]),
    .I2(inst_reg_3_4),
    .I3(cycle_d4_zz) 
);
defparam inst_reg_3_s.INIT=16'h44F0;
  LUT4 inst_reg_2_s (
    .F(inst_reg[2]),
    .I0(cycle_d3_zz),
    .I1(q_2[2]),
    .I2(inst_reg_2_4),
    .I3(cycle_d4_zz) 
);
defparam inst_reg_2_s.INIT=16'h44F0;
  LUT4 inst_reg_1_s (
    .F(inst_reg[1]),
    .I0(cycle_d3_zz),
    .I1(q_2[1]),
    .I2(inst_reg_1_4),
    .I3(cycle_d4_zz) 
);
defparam inst_reg_1_s.INIT=16'h44F0;
  LUT3 inst_reg_3_s0 (
    .F(inst_reg_3_4),
    .I0(q_0[3]),
    .I1(q_1[3]),
    .I2(cycle_d3_zz) 
);
defparam inst_reg_3_s0.INIT=8'hCA;
  LUT3 inst_reg_2_s0 (
    .F(inst_reg_2_4),
    .I0(q_0[2]),
    .I1(q_1[2]),
    .I2(cycle_d3_zz) 
);
defparam inst_reg_2_s0.INIT=8'hCA;
  LUT3 inst_reg_1_s0 (
    .F(inst_reg_1_4),
    .I0(q_0[1]),
    .I1(q_1[1]),
    .I2(cycle_d3_zz) 
);
defparam inst_reg_1_s0.INIT=8'hCA;
  LUT3 inst_reg_0_s0 (
    .F(inst_reg_0_4),
    .I0(q_0[0]),
    .I1(q_1[0]),
    .I2(cycle_d3_zz) 
);
defparam inst_reg_0_s0.INIT=8'hCA;
  LUT2 inst_reg_0_s1 (
    .F(inst_reg_0_5),
    .I0(cycle_d3_zz),
    .I1(q_2[0]) 
);
defparam inst_reg_0_s1.INIT=4'h4;
  LUT4 inst_reg_0_s2 (
    .F(inst_reg[0]),
    .I0(inst_reg_0_4),
    .I1(cycle_d3_zz),
    .I2(q_2[0]),
    .I3(cycle_d4_zz) 
);
defparam inst_reg_0_s2.INIT=16'h30AA;
  LUT4 d_0_s1 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[0]),
    .I3(d_3_4) 
);
defparam d_0_s1.INIT=16'hF088;
  LUT4 d_1_s1 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[1]),
    .I3(d_3_4) 
);
defparam d_1_s1.INIT=16'hF088;
  IKAOPLL_sr_5 u_d9reg (
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .d(d[3:0]),
    .q_1(q_1[3:0]),
    .q_2(q_2[3:0]),
    .q_last(q_last[3:0]),
    .q_0(q_0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_5 */
module IKAOPLL_instrom (
  clk,
  m_nc_sel_z_6,
  cust_inst_sel,
  perc_proc_d,
  cyc13,
  rhythm_en,
  kon_7,
  inst_reg_0_4,
  inst_reg_0_5,
  cycle_d4_zz,
  perc_proc,
  inst_reg,
  dc_rom,
  dm_rom,
  n35_63,
  tl_rom,
  fb_rom,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_8,
  mem_q_9,
  mem_q_10,
  mem_q_12,
  mem_q_13,
  mem_q_14,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_36,
  mem_q_37,
  mem_q_40,
  mem_q_41,
  mem_q_42,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  mem_q_48,
  mem_q_49,
  mem_q_50
)
;
input clk;
input m_nc_sel_z_6;
input cust_inst_sel;
input perc_proc_d;
input cyc13;
input rhythm_en;
input kon_7;
input inst_reg_0_4;
input inst_reg_0_5;
input cycle_d4_zz;
input [4:0] perc_proc;
input [3:1] inst_reg;
output dc_rom;
output dm_rom;
output n35_63;
output [5:0] tl_rom;
output [2:0] fb_rom;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_7;
output mem_q_8;
output mem_q_9;
output mem_q_10;
output mem_q_12;
output mem_q_13;
output mem_q_14;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_34;
output mem_q_35;
output mem_q_36;
output mem_q_37;
output mem_q_40;
output mem_q_41;
output mem_q_42;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output mem_q_48;
output mem_q_49;
output mem_q_50;
wire n36_58;
wire n37_51;
wire n38_51;
wire n39_47;
wire n43_62;
wire n47_51;
wire n49_49;
wire n50_48;
wire n51_49;
wire n54_52;
wire n55_51;
wire n57_54;
wire n60_54;
wire n61_57;
wire n62_59;
wire n63_57;
wire n64_55;
wire n65_54;
wire n67_61;
wire n68_62;
wire n73_47;
wire n75_50;
wire n79_60;
wire n83_60;
wire n89_55;
wire n90_50;
wire n37_53;
wire n52_10;
wire n56_11;
wire n59_10;
wire n76_11;
wire n84_49;
wire n87_51;
wire n86_54;
wire n81_50;
wire n78_51;
wire n77_53;
wire n74_53;
wire n72_53;
wire n71_51;
wire n58_47;
wire n53_51;
wire n88_51;
wire n84_51;
wire n82_52;
wire n41_51;
wire n40_47;
wire n48_76;
wire n35_58;
wire n35_60;
wire n36_59;
wire n37_55;
wire n37_56;
wire n42_55;
wire n42_56;
wire n43_63;
wire n43_64;
wire n44_58;
wire n55_53;
wire n57_55;
wire n60_55;
wire n61_58;
wire n61_59;
wire n62_60;
wire n62_61;
wire n62_62;
wire n63_59;
wire n64_56;
wire n65_55;
wire n65_56;
wire n66_59;
wire n66_60;
wire n68_63;
wire n70_59;
wire n79_62;
wire n83_61;
wire n83_62;
wire n89_56;
wire n89_57;
wire n91_64;
wire n46_12;
wire n76_12;
wire n87_53;
wire n86_55;
wire n86_56;
wire n81_51;
wire n78_52;
wire n77_54;
wire n71_52;
wire n69_51;
wire n82_53;
wire n35_61;
wire n37_59;
wire n37_61;
wire n37_62;
wire n76_13;
wire n76_14;
wire n37_64;
wire n37_66;
wire n37_68;
wire n37_70;
wire n34_46;
wire n46_14;
wire n91_66;
wire n66_62;
wire n87_55;
wire n69_53;
wire n70_61;
wire n44_60;
wire n42_58;
wire n35_65;
wire n71_55;
wire n79_64;
wire n63_61;
wire n81_54;
wire n55_55;
wire VCC;
wire GND;
  LUT2 n36_s43 (
    .F(n36_58),
    .I0(n35_63),
    .I1(n36_59) 
);
defparam n36_s43.INIT=4'h9;
  LUT4 n37_s40 (
    .F(n37_51),
    .I0(n37_70),
    .I1(n37_55),
    .I2(n37_56),
    .I3(n37_68) 
);
defparam n37_s40.INIT=16'h3BB2;
  LUT4 n38_s40 (
    .F(n38_51),
    .I0(n37_55),
    .I1(n37_70),
    .I2(n37_68),
    .I3(n37_56) 
);
defparam n38_s40.INIT=16'h7C2A;
  LUT4 n39_s38 (
    .F(n39_47),
    .I0(n37_55),
    .I1(n37_68),
    .I2(n37_70),
    .I3(n37_56) 
);
defparam n39_s38.INIT=16'h03AF;
  LUT4 n43_s45 (
    .F(n43_62),
    .I0(n35_63),
    .I1(n43_63),
    .I2(n37_55),
    .I3(n43_64) 
);
defparam n43_s45.INIT=16'hCAC0;
  LUT4 n47_s40 (
    .F(n47_51),
    .I0(n37_70),
    .I1(n37_56),
    .I2(n37_55),
    .I3(n37_68) 
);
defparam n47_s40.INIT=16'h10A3;
  LUT4 n49_s39 (
    .F(n49_49),
    .I0(n37_70),
    .I1(n37_56),
    .I2(n37_68),
    .I3(n37_55) 
);
defparam n49_s39.INIT=16'h2ACF;
  LUT4 n50_s38 (
    .F(n50_48),
    .I0(n37_70),
    .I1(n37_56),
    .I2(n37_68),
    .I3(n37_55) 
);
defparam n50_s38.INIT=16'h3ACC;
  LUT4 n51_s39 (
    .F(n51_49),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n37_56),
    .I3(n37_55) 
);
defparam n51_s39.INIT=16'h71E8;
  LUT4 n54_s41 (
    .F(n54_52),
    .I0(n37_68),
    .I1(n37_55),
    .I2(n37_56),
    .I3(n37_70) 
);
defparam n54_s41.INIT=16'h1AC4;
  LUT4 n55_s39 (
    .F(n55_51),
    .I0(n44_58),
    .I1(n55_55),
    .I2(n35_63),
    .I3(n55_53) 
);
defparam n55_s39.INIT=16'hFFB0;
  LUT3 n57_s41 (
    .F(n57_54),
    .I0(n43_64),
    .I1(n35_63),
    .I2(n57_55) 
);
defparam n57_s41.INIT=8'hF8;
  LUT3 n60_s41 (
    .F(n60_54),
    .I0(n60_55),
    .I1(n35_63),
    .I2(n55_53) 
);
defparam n60_s41.INIT=8'hF4;
  LUT4 n61_s42 (
    .F(n61_57),
    .I0(n61_58),
    .I1(n61_59),
    .I2(n35_63),
    .I3(n55_53) 
);
defparam n61_s42.INIT=16'hFF10;
  LUT3 n62_s43 (
    .F(n62_59),
    .I0(n62_60),
    .I1(n62_61),
    .I2(n62_62) 
);
defparam n62_s43.INIT=8'hF4;
  LUT4 n63_s42 (
    .F(n63_57),
    .I0(n63_61),
    .I1(n63_59),
    .I2(n37_68),
    .I3(n51_49) 
);
defparam n63_s42.INIT=16'h5414;
  LUT3 n64_s42 (
    .F(n64_55),
    .I0(n64_56),
    .I1(n35_63),
    .I2(n57_55) 
);
defparam n64_s42.INIT=8'hF4;
  LUT4 n65_s41 (
    .F(n65_54),
    .I0(n65_55),
    .I1(n57_55),
    .I2(n35_63),
    .I3(n65_56) 
);
defparam n65_s41.INIT=16'hF400;
  LUT3 n67_s45 (
    .F(n67_61),
    .I0(n57_55),
    .I1(n35_63),
    .I2(n65_55) 
);
defparam n67_s45.INIT=8'hCA;
  LUT3 n68_s47 (
    .F(n68_62),
    .I0(n68_63),
    .I1(n35_63),
    .I2(n55_53) 
);
defparam n68_s47.INIT=8'hF4;
  LUT4 n73_s38 (
    .F(n73_47),
    .I0(n37_68),
    .I1(n37_55),
    .I2(n37_70),
    .I3(n37_56) 
);
defparam n73_s38.INIT=16'h3C5F;
  LUT4 n75_s39 (
    .F(n75_50),
    .I0(n37_55),
    .I1(n37_68),
    .I2(n37_56),
    .I3(n37_70) 
);
defparam n75_s39.INIT=16'h03DC;
  LUT4 n79_s45 (
    .F(n79_60),
    .I0(n79_64),
    .I1(n79_62),
    .I2(n35_63),
    .I3(n62_62) 
);
defparam n79_s45.INIT=16'hFF40;
  LUT4 n83_s44 (
    .F(n83_60),
    .I0(perc_proc[2]),
    .I1(perc_proc[4]),
    .I2(n83_61),
    .I3(n83_62) 
);
defparam n83_s44.INIT=16'h4100;
  LUT4 n89_s42 (
    .F(n89_55),
    .I0(n89_56),
    .I1(n66_60),
    .I2(n89_57),
    .I3(n73_47) 
);
defparam n89_s42.INIT=16'hFCFE;
  LUT4 n90_s39 (
    .F(n90_50),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n37_55),
    .I3(n37_56) 
);
defparam n90_s39.INIT=16'h79EF;
  LUT2 n37_s41 (
    .F(n37_53),
    .I0(n35_63),
    .I1(m_nc_sel_z_6) 
);
defparam n37_s41.INIT=4'h4;
  LUT4 n52_s6 (
    .F(n52_10),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n79_64),
    .I3(m_nc_sel_z_6) 
);
defparam n52_s6.INIT=16'hBF00;
  LUT4 n56_s7 (
    .F(n56_11),
    .I0(n37_70),
    .I1(n37_68),
    .I2(n63_61),
    .I3(m_nc_sel_z_6) 
);
defparam n56_s7.INIT=16'hBF00;
  LUT4 n59_s6 (
    .F(n59_10),
    .I0(n37_70),
    .I1(n37_68),
    .I2(n79_64),
    .I3(m_nc_sel_z_6) 
);
defparam n59_s6.INIT=16'hBF00;
  LUT4 n76_s7 (
    .F(n76_11),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n76_12),
    .I3(m_nc_sel_z_6) 
);
defparam n76_s7.INIT=16'hBF00;
  LUT2 n84_s41 (
    .F(n84_49),
    .I0(n35_63),
    .I1(m_nc_sel_z_6) 
);
defparam n84_s41.INIT=4'h8;
  LUT4 n87_s40 (
    .F(n87_51),
    .I0(n37_70),
    .I1(n55_53),
    .I2(n87_55),
    .I3(n87_53) 
);
defparam n87_s40.INIT=16'hF4FF;
  LUT4 n86_s43 (
    .F(n86_54),
    .I0(n50_48),
    .I1(n55_55),
    .I2(n86_55),
    .I3(n86_56) 
);
defparam n86_s43.INIT=16'hFF10;
  LUT4 n81_s39 (
    .F(n81_50),
    .I0(n37_68),
    .I1(n57_55),
    .I2(n81_51),
    .I3(n81_54) 
);
defparam n81_s39.INIT=16'hCDCC;
  LUT3 n78_s40 (
    .F(n78_51),
    .I0(n78_52),
    .I1(n35_63),
    .I2(n86_56) 
);
defparam n78_s40.INIT=8'hF4;
  LUT3 n77_s41 (
    .F(n77_53),
    .I0(n35_63),
    .I1(n37_68),
    .I2(n77_54) 
);
defparam n77_s41.INIT=8'h68;
  LUT4 n74_s41 (
    .F(n74_53),
    .I0(n37_68),
    .I1(n37_55),
    .I2(n55_55),
    .I3(n83_62) 
);
defparam n74_s41.INIT=16'h1800;
  LUT4 n72_s41 (
    .F(n72_53),
    .I0(n57_55),
    .I1(n37_68),
    .I2(n37_56),
    .I3(n81_54) 
);
defparam n72_s41.INIT=16'hBEAA;
  LUT4 n71_s40 (
    .F(n71_51),
    .I0(n35_60),
    .I1(n71_52),
    .I2(n71_55),
    .I3(n81_51) 
);
defparam n71_s40.INIT=16'h000E;
  LUT3 n58_s38 (
    .F(n58_47),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n63_61) 
);
defparam n58_s38.INIT=8'h01;
  LUT4 n53_s40 (
    .F(n53_51),
    .I0(n81_51),
    .I1(n37_68),
    .I2(n81_54),
    .I3(n62_62) 
);
defparam n53_s40.INIT=16'hFF40;
  LUT3 n88_s40 (
    .F(n88_51),
    .I0(n63_61),
    .I1(n57_55),
    .I2(n65_55) 
);
defparam n88_s40.INIT=8'h2C;
  LUT3 n84_s42 (
    .F(n84_51),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n37_68) 
);
defparam n84_s42.INIT=8'h80;
  LUT4 n82_s41 (
    .F(n82_52),
    .I0(n71_55),
    .I1(n82_53),
    .I2(n37_70),
    .I3(n37_56) 
);
defparam n82_s41.INIT=16'hCA00;
  LUT4 n41_s39 (
    .F(n41_51),
    .I0(n71_52),
    .I1(n86_56),
    .I2(n82_53),
    .I3(n37_68) 
);
defparam n41_s39.INIT=16'h0E00;
  LUT4 n40_s38 (
    .F(n40_47),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n37_55),
    .I3(n37_56) 
);
defparam n40_s38.INIT=16'h40B0;
  LUT4 n48_s59 (
    .F(n48_76),
    .I0(n37_56),
    .I1(n37_68),
    .I2(n37_70),
    .I3(n37_55) 
);
defparam n48_s59.INIT=16'h3CD3;
  LUT4 n35_s44 (
    .F(n35_58),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n37_56),
    .I3(n37_55) 
);
defparam n35_s44.INIT=16'h8B8D;
  LUT2 n35_s46 (
    .F(n35_60),
    .I0(n37_68),
    .I1(n86_56) 
);
defparam n35_s46.INIT=4'h8;
  LUT4 n36_s44 (
    .F(n36_59),
    .I0(n37_70),
    .I1(n37_56),
    .I2(n37_55),
    .I3(n37_68) 
);
defparam n36_s44.INIT=16'h78EF;
  LUT3 n37_s43 (
    .F(n37_55),
    .I0(n76_12),
    .I1(inst_reg[2]),
    .I2(n35_63) 
);
defparam n37_s43.INIT=8'h3A;
  LUT4 n37_s44 (
    .F(n37_56),
    .I0(n37_66),
    .I1(n55_53),
    .I2(inst_reg[3]),
    .I3(n35_63) 
);
defparam n37_s44.INIT=16'h0EEE;
  LUT3 n42_s42 (
    .F(n42_55),
    .I0(n71_55),
    .I1(n37_56),
    .I2(n37_70) 
);
defparam n42_s42.INIT=8'h0B;
  LUT2 n42_s43 (
    .F(n42_56),
    .I0(cust_inst_sel),
    .I1(n35_63) 
);
defparam n42_s43.INIT=4'h4;
  LUT3 n43_s46 (
    .F(n43_63),
    .I0(n35_63),
    .I1(n37_68),
    .I2(n37_70) 
);
defparam n43_s46.INIT=8'h60;
  LUT4 n43_s47 (
    .F(n43_64),
    .I0(n37_68),
    .I1(n37_56),
    .I2(n37_70),
    .I3(n37_55) 
);
defparam n43_s47.INIT=16'h7FE7;
  LUT4 n44_s43 (
    .F(n44_58),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n37_56),
    .I3(n37_55) 
);
defparam n44_s43.INIT=16'h61BF;
  LUT4 n55_s41 (
    .F(n55_53),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc_d),
    .I3(n35_61) 
);
defparam n55_s41.INIT=16'h1600;
  LUT4 n57_s42 (
    .F(n57_55),
    .I0(perc_proc[2]),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]),
    .I3(n83_62) 
);
defparam n57_s42.INIT=16'h1600;
  LUT4 n60_s42 (
    .F(n60_55),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n37_68),
    .I3(n37_70) 
);
defparam n60_s42.INIT=16'h8200;
  LUT4 n61_s43 (
    .F(n61_58),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n37_56),
    .I3(n37_55) 
);
defparam n61_s43.INIT=16'h0010;
  LUT4 n61_s44 (
    .F(n61_59),
    .I0(n37_55),
    .I1(n37_70),
    .I2(n37_56),
    .I3(n37_68) 
);
defparam n61_s44.INIT=16'hCA00;
  LUT4 n62_s44 (
    .F(n62_60),
    .I0(n37_68),
    .I1(n37_56),
    .I2(n37_55),
    .I3(n37_70) 
);
defparam n62_s44.INIT=16'hC100;
  LUT4 n62_s45 (
    .F(n62_61),
    .I0(n37_70),
    .I1(n37_68),
    .I2(n63_61),
    .I3(n35_63) 
);
defparam n62_s45.INIT=16'hEB00;
  LUT4 n62_s46 (
    .F(n62_62),
    .I0(perc_proc[0]),
    .I1(perc_proc_d),
    .I2(perc_proc[1]),
    .I3(n35_61) 
);
defparam n62_s46.INIT=16'h1000;
  LUT4 n63_s44 (
    .F(n63_59),
    .I0(n37_68),
    .I1(n37_56),
    .I2(n37_70),
    .I3(n35_63) 
);
defparam n63_s44.INIT=16'hEF00;
  LUT4 n64_s43 (
    .F(n64_56),
    .I0(n37_68),
    .I1(n37_55),
    .I2(n37_70),
    .I3(n79_64) 
);
defparam n64_s43.INIT=16'h00F2;
  LUT4 n65_s42 (
    .F(n65_55),
    .I0(n37_55),
    .I1(n37_70),
    .I2(n37_56),
    .I3(n37_68) 
);
defparam n65_s42.INIT=16'h3FC4;
  LUT4 n65_s43 (
    .F(n65_56),
    .I0(n37_70),
    .I1(n37_68),
    .I2(n37_56),
    .I3(n37_55) 
);
defparam n65_s43.INIT=16'h7FEB;
  LUT4 n66_s44 (
    .F(n66_59),
    .I0(n37_55),
    .I1(n37_70),
    .I2(n37_56),
    .I3(n37_68) 
);
defparam n66_s44.INIT=16'h0130;
  LUT2 n66_s45 (
    .F(n66_60),
    .I0(n37_68),
    .I1(n57_55) 
);
defparam n66_s45.INIT=4'h4;
  LUT4 n68_s48 (
    .F(n68_63),
    .I0(n37_70),
    .I1(n37_56),
    .I2(n37_55),
    .I3(n37_68) 
);
defparam n68_s48.INIT=16'hB4EF;
  LUT4 n70_s44 (
    .F(n70_59),
    .I0(n37_56),
    .I1(n37_55),
    .I2(n37_68),
    .I3(n37_70) 
);
defparam n70_s44.INIT=16'hBEF1;
  LUT4 n79_s47 (
    .F(n79_62),
    .I0(n37_55),
    .I1(n37_56),
    .I2(n37_68),
    .I3(n37_70) 
);
defparam n79_s47.INIT=16'h533F;
  LUT4 n83_s45 (
    .F(n83_61),
    .I0(n37_56),
    .I1(n37_55),
    .I2(n37_68),
    .I3(n37_70) 
);
defparam n83_s45.INIT=16'hE35E;
  LUT4 n83_s46 (
    .F(n83_62),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[0]),
    .I3(perc_proc[1]) 
);
defparam n83_s46.INIT=16'h0007;
  LUT2 n89_s43 (
    .F(n89_56),
    .I0(n37_68),
    .I1(n35_63) 
);
defparam n89_s43.INIT=4'h4;
  LUT4 n89_s44 (
    .F(n89_57),
    .I0(n46_12),
    .I1(n37_56),
    .I2(n37_55),
    .I3(n35_63) 
);
defparam n89_s44.INIT=16'h3800;
  LUT4 n91_s48 (
    .F(n91_64),
    .I0(n37_68),
    .I1(n37_70),
    .I2(n37_55),
    .I3(n35_63) 
);
defparam n91_s48.INIT=16'hFB00;
  LUT2 n46_s8 (
    .F(n46_12),
    .I0(n37_68),
    .I1(n37_59) 
);
defparam n46_s8.INIT=4'h8;
  LUT4 n76_s8 (
    .F(n76_12),
    .I0(n76_13),
    .I1(perc_proc[0]),
    .I2(n76_14),
    .I3(kon_7) 
);
defparam n76_s8.INIT=16'h6020;
  LUT4 n87_s42 (
    .F(n87_53),
    .I0(n37_56),
    .I1(n71_52),
    .I2(n55_53),
    .I3(n37_68) 
);
defparam n87_s42.INIT=16'hBB0F;
  LUT2 n86_s44 (
    .F(n86_55),
    .I0(n35_63),
    .I1(n37_68) 
);
defparam n86_s44.INIT=4'h8;
  LUT4 n86_s45 (
    .F(n86_56),
    .I0(perc_proc[1]),
    .I1(perc_proc[0]),
    .I2(perc_proc_d),
    .I3(n35_61) 
);
defparam n86_s45.INIT=16'h1400;
  LUT3 n81_s40 (
    .F(n81_51),
    .I0(inst_reg[3]),
    .I1(n57_55),
    .I2(n55_53) 
);
defparam n81_s40.INIT=8'h01;
  LUT4 n78_s41 (
    .F(n78_52),
    .I0(n37_56),
    .I1(n37_68),
    .I2(n37_70),
    .I3(n37_55) 
);
defparam n78_s41.INIT=16'hF32F;
  LUT4 n77_s42 (
    .F(n77_54),
    .I0(n37_68),
    .I1(n37_55),
    .I2(n37_70),
    .I3(n37_56) 
);
defparam n77_s42.INIT=16'h8AA3;
  LUT2 n71_s41 (
    .F(n71_52),
    .I0(inst_reg[1]),
    .I1(n35_63) 
);
defparam n71_s41.INIT=4'h8;
  LUT4 n69_s40 (
    .F(n69_51),
    .I0(inst_reg[2]),
    .I1(n37_68),
    .I2(n37_70),
    .I3(n35_63) 
);
defparam n69_s40.INIT=16'h1400;
  LUT2 n82_s42 (
    .F(n82_53),
    .I0(inst_reg[2]),
    .I1(n35_63) 
);
defparam n82_s42.INIT=4'h8;
  LUT3 n35_s47 (
    .F(n35_61),
    .I0(perc_proc[2]),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]) 
);
defparam n35_s47.INIT=8'h01;
  LUT4 n37_s47 (
    .F(n37_59),
    .I0(n35_63),
    .I1(inst_reg[1]),
    .I2(perc_proc[1]),
    .I3(perc_proc[2]) 
);
defparam n37_s47.INIT=16'h0007;
  LUT4 n37_s49 (
    .F(n37_61),
    .I0(inst_reg_0_4),
    .I1(inst_reg_0_5),
    .I2(cycle_d4_zz),
    .I3(n37_64) 
);
defparam n37_s49.INIT=16'hCA00;
  LUT3 n37_s50 (
    .F(n37_62),
    .I0(perc_proc[0]),
    .I1(perc_proc[2]),
    .I2(perc_proc[4]) 
);
defparam n37_s50.INIT=8'h01;
  LUT4 n76_s9 (
    .F(n76_13),
    .I0(rhythm_en),
    .I1(cyc13),
    .I2(perc_proc[1]),
    .I3(perc_proc[2]) 
);
defparam n76_s9.INIT=16'h0778;
  LUT2 n76_s10 (
    .F(n76_14),
    .I0(perc_proc[3]),
    .I1(perc_proc[4]) 
);
defparam n76_s10.INIT=4'h1;
  LUT4 n37_s52 (
    .F(n37_64),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[1]),
    .I3(perc_proc[3]) 
);
defparam n37_s52.INIT=16'h0007;
  LUT4 n37_s53 (
    .F(n37_66),
    .I0(perc_proc[2]),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]),
    .I3(n83_62) 
);
defparam n37_s53.INIT=16'h1700;
  LUT4 n37_s54 (
    .F(n37_68),
    .I0(n37_61),
    .I1(n37_62),
    .I2(n37_66),
    .I3(n55_53) 
);
defparam n37_s54.INIT=16'h4440;
  LUT3 n37_s55 (
    .F(n37_70),
    .I0(n37_66),
    .I1(n55_53),
    .I2(n37_59) 
);
defparam n37_s55.INIT=8'hE0;
  LUT3 n34_s37 (
    .F(n34_46),
    .I0(n37_56),
    .I1(n37_68),
    .I2(n37_59) 
);
defparam n34_s37.INIT=8'h40;
  LUT4 n46_s9 (
    .F(n46_14),
    .I0(n37_68),
    .I1(n37_59),
    .I2(n79_64),
    .I3(m_nc_sel_z_6) 
);
defparam n46_s9.INIT=16'h7F00;
  LUT4 n91_s49 (
    .F(n91_66),
    .I0(n91_64),
    .I1(n37_68),
    .I2(n57_55),
    .I3(n36_59) 
);
defparam n91_s49.INIT=16'hBA30;
  LUT4 n66_s46 (
    .F(n66_62),
    .I0(n66_59),
    .I1(n42_56),
    .I2(n37_68),
    .I3(n57_55) 
);
defparam n66_s46.INIT=16'h4F44;
  LUT4 n35_s48 (
    .F(n35_63),
    .I0(n83_62),
    .I1(perc_proc[2]),
    .I2(perc_proc[3]),
    .I3(perc_proc[4]) 
);
defparam n35_s48.INIT=16'h0002;
  LUT4 n87_s43 (
    .F(n87_55),
    .I0(n37_55),
    .I1(n37_56),
    .I2(inst_reg[1]),
    .I3(n35_63) 
);
defparam n87_s43.INIT=16'h8000;
  LUT4 n69_s41 (
    .F(n69_53),
    .I0(n69_51),
    .I1(n37_68),
    .I2(n86_56),
    .I3(n81_51) 
);
defparam n69_s41.INIT=16'h00EA;
  LUT4 n70_s45 (
    .F(n70_61),
    .I0(n70_59),
    .I1(n35_63),
    .I2(n37_68),
    .I3(n86_56) 
);
defparam n70_s45.INIT=16'hF444;
  LUT4 n44_s44 (
    .F(n44_60),
    .I0(n35_63),
    .I1(n44_58),
    .I2(n37_68),
    .I3(n86_56) 
);
defparam n44_s44.INIT=16'hF888;
  LUT4 n42_s44 (
    .F(n42_58),
    .I0(n42_55),
    .I1(n42_56),
    .I2(n37_68),
    .I3(n86_56) 
);
defparam n42_s44.INIT=16'hF444;
  LUT4 n35_s49 (
    .F(n35_65),
    .I0(n35_58),
    .I1(n35_63),
    .I2(n37_68),
    .I3(n86_56) 
);
defparam n35_s49.INIT=16'hF444;
  LUT4 n71_s43 (
    .F(n71_55),
    .I0(n37_68),
    .I1(n76_12),
    .I2(inst_reg[2]),
    .I3(n35_63) 
);
defparam n71_s43.INIT=16'h0544;
  LUT4 n79_s48 (
    .F(n79_64),
    .I0(n37_56),
    .I1(n76_12),
    .I2(inst_reg[2]),
    .I3(n35_63) 
);
defparam n79_s48.INIT=16'h5011;
  LUT4 n63_s45 (
    .F(n63_61),
    .I0(n37_56),
    .I1(n76_12),
    .I2(inst_reg[2]),
    .I3(n35_63) 
);
defparam n63_s45.INIT=16'hA022;
  LUT4 n81_s42 (
    .F(n81_54),
    .I0(inst_reg[2]),
    .I1(inst_reg[3]),
    .I2(inst_reg[1]),
    .I3(n35_63) 
);
defparam n81_s42.INIT=16'h0900;
  LUT4 n55_s42 (
    .F(n55_55),
    .I0(n37_66),
    .I1(n55_53),
    .I2(n37_59),
    .I3(n37_56) 
);
defparam n55_s42.INIT=16'hE000;
  DFFE mem_q_61_s0 (
    .Q(tl_rom[4]),
    .D(n35_65),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_60_s0 (
    .Q(tl_rom[3]),
    .D(n36_58),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_59_s0 (
    .Q(tl_rom[2]),
    .D(n37_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_58_s0 (
    .Q(tl_rom[1]),
    .D(n38_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_57_s0 (
    .Q(tl_rom[0]),
    .D(n39_47),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_56_s0 (
    .Q(dc_rom),
    .D(n40_47),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_55_s0 (
    .Q(dm_rom),
    .D(n41_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_54_s0 (
    .Q(fb_rom[2]),
    .D(n42_58),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_53_s0 (
    .Q(fb_rom[1]),
    .D(n43_62),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_52_s0 (
    .Q(fb_rom[0]),
    .D(n44_60),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_50_s0 (
    .Q(mem_q_50),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n46_14) 
);
  DFFRE mem_q_49_s0 (
    .Q(mem_q_49),
    .D(n47_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_48_s0 (
    .Q(mem_q_48),
    .D(n48_76),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_47_s0 (
    .Q(mem_q_47),
    .D(n49_49),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_46_s0 (
    .Q(mem_q_46),
    .D(n50_48),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_45_s0 (
    .Q(mem_q_45),
    .D(n51_49),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_44_s0 (
    .Q(mem_q_44),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n52_10) 
);
  DFFE mem_q_42_s0 (
    .Q(mem_q_42),
    .D(n53_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_41_s0 (
    .Q(mem_q_41),
    .D(n54_52),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_40_s0 (
    .Q(mem_q_40),
    .D(n55_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_37_s0 (
    .Q(mem_q_37),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n56_11) 
);
  DFFE mem_q_36_s0 (
    .Q(mem_q_36),
    .D(n57_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_35_s0 (
    .Q(mem_q_35),
    .D(n58_47),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_34_s0 (
    .Q(mem_q_34),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n59_10) 
);
  DFFE mem_q_31_s0 (
    .Q(mem_q_31),
    .D(n60_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_30_s0 (
    .Q(mem_q_30),
    .D(n61_57),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_29_s0 (
    .Q(mem_q_29),
    .D(n62_59),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_28_s0 (
    .Q(mem_q_28),
    .D(n63_57),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_27_s0 (
    .Q(mem_q_27),
    .D(n64_55),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_26_s0 (
    .Q(mem_q_26),
    .D(n65_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_25_s0 (
    .Q(mem_q_25),
    .D(n66_62),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_24_s0 (
    .Q(mem_q_24),
    .D(n67_61),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_23_s0 (
    .Q(mem_q_23),
    .D(n68_62),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_22_s0 (
    .Q(mem_q_22),
    .D(n69_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_21_s0 (
    .Q(mem_q_21),
    .D(n70_61),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_20_s0 (
    .Q(mem_q_20),
    .D(n71_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_19_s0 (
    .Q(mem_q_19),
    .D(n72_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_18_s0 (
    .Q(mem_q_18),
    .D(n73_47),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_17_s0 (
    .Q(mem_q_17),
    .D(n74_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_16_s0 (
    .Q(mem_q_16),
    .D(n75_50),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_15_s0 (
    .Q(mem_q_15),
    .D(VCC),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n76_11) 
);
  DFFE mem_q_14_s0 (
    .Q(mem_q_14),
    .D(n77_53),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_13_s0 (
    .Q(mem_q_13),
    .D(n78_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_12_s0 (
    .Q(mem_q_12),
    .D(n79_60),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_10_s0 (
    .Q(mem_q_10),
    .D(n81_50),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_9_s0 (
    .Q(mem_q_9),
    .D(n82_52),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_8_s0 (
    .Q(mem_q_8),
    .D(n83_60),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_7_s0 (
    .Q(mem_q_7),
    .D(n84_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n84_49) 
);
  DFFE mem_q_5_s0 (
    .Q(mem_q_5),
    .D(n86_54),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_4_s0 (
    .Q(mem_q_4),
    .D(n87_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_3_s0 (
    .Q(mem_q_3),
    .D(n88_51),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_2_s0 (
    .Q(mem_q_2),
    .D(n89_55),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_1_s0 (
    .Q(mem_q_1),
    .D(n90_50),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_0_s0 (
    .Q(mem_q_0),
    .D(n91_66),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_62_s0 (
    .Q(tl_rom[5]),
    .D(n34_46),
    .CLK(clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_instrom */
module IKAOPLL_reg (
  clk,
  w_io_dec_n,
  n_twr_d,
  n86_4,
  n1827_7,
  cycle_12,
  m_nc_sel,
  ic_n_negedge,
  n105_11,
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n69_8,
  hh_tt_start_attack_dly_1_6,
  td_in,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  phisr,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  ta_d,
  eg_envcntr_test_data,
  rhythm_en,
  m_nc_sel_z,
  cust_inst_sel_z,
  inst_latch_oe,
  kon_z,
  m_nc_sel_z_6,
  am,
  pm,
  dc,
  dm,
  kon_3,
  kon_4,
  kon_5,
  kon_6,
  kon,
  n672_5,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  etyp_reg,
  ksr_reg,
  \ksl_reg[0] ,
  \ksl_reg[1] ,
  \ar_reg[0] ,
  \ar_reg[1] ,
  \dr_reg[0] ,
  \dr_reg[1] ,
  \rr_reg[0] ,
  \rr_reg[1] ,
  test,
  \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ,
  tl,
  mul,
  sl,
  fb,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  fnum,
  fnum_118,
  block,
  q_0,
  q_1,
  q_2
)
;
input clk;
input w_io_dec_n;
input n_twr_d;
input n86_4;
input n1827_7;
input cycle_12;
input m_nc_sel;
input ic_n_negedge;
input n105_11;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n69_8;
input hh_tt_start_attack_dly_1_6;
input [7:0] td_in;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
input [1:1] phisr;
input [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
input [3:0] ta_d;
output eg_envcntr_test_data;
output rhythm_en;
output m_nc_sel_z;
output cust_inst_sel_z;
output inst_latch_oe;
output kon_z;
output m_nc_sel_z_6;
output am;
output pm;
output dc;
output dm;
output kon_3;
output kon_4;
output kon_5;
output kon_6;
output kon;
output n672_5;
output [0:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
output [1:0] etyp_reg;
output [1:0] ksr_reg;
output [1:0] \ksl_reg[0] ;
output [1:0] \ksl_reg[1] ;
output [3:0] \ar_reg[0] ;
output [3:0] \ar_reg[1] ;
output [3:0] \dr_reg[0] ;
output [3:0] \dr_reg[1] ;
output [3:0] \rr_reg[0] ;
output [3:0] \rr_reg[1] ;
output [3:0] test;
output [7:0] \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ;
output [5:0] tl;
output [3:0] mul;
output [3:0] sl;
output [2:0] fb;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_7;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_34;
output mem_q_35;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output [7:0] fnum;
output [8:8] fnum_118;
output [2:0] block;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire n1431_4;
wire n2140_4;
wire n2144_4;
wire n2156_4;
wire n2164_4;
wire n2171_4;
wire n2175_4;
wire perc_proc_d;
wire cust_inst_sel;
wire n1068_3;
wire \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ;
wire n847_4;
wire n916_4;
wire n2140_5;
wire n2140_6;
wire n2171_5;
wire n2187_5;
wire n2187_6;
wire n2191_5;
wire cust_inst_sel_4;
wire n916_5;
wire tl_5_4;
wire tl_4_4;
wire tl_4_5;
wire tl_3_4;
wire tl_2_4;
wire am_4;
wire pm_4;
wire mul_2_4;
wire mul_1_4;
wire mul_0_4;
wire sl_3_4;
wire sl_2_4;
wire sl_1_4;
wire sl_0_4;
wire tl_1_5;
wire kon_7;
wire kon_8;
wire kon_9;
wire tl_5_5;
wire tl_4_6;
wire tl_3_5;
wire tl_2_5;
wire n2187_9;
wire n2223_6;
wire n2209_6;
wire n2203_6;
wire n2191_7;
wire n2187_11;
wire \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ;
wire n2217_8;
wire dc_reg;
wire dm_reg;
wire d9reg_en;
wire d9reg_wrdata_queued_n;
wire cyc13;
wire \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 ;
wire n892_1;
wire n892_2;
wire n891_1;
wire n891_2;
wire n890_1;
wire n890_2;
wire n889_1;
wire n889_0_COUT;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n922_3;
wire n893_6;
wire \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_18 ;
wire addrreg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
wire datareg_wrrq;
wire d_7_5;
wire d_0_4;
wire d_3_4;
wire inst_reg_0_4;
wire inst_reg_0_5;
wire dc_rom;
wire dm_rom;
wire n35_63;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain ;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp ;
wire [7:0] d1reg_addr;
wire [1:0] am_reg;
wire [1:0] pm_reg;
wire [3:0] \mul_reg[0] ;
wire [3:0] \mul_reg[1] ;
wire [3:0] \sl_reg[0] ;
wire [3:0] \sl_reg[1] ;
wire [5:0] tl_reg;
wire [2:0] fb_reg;
wire [4:0] rhythm_reg;
wire [5:0] d9reg_addr;
wire [7:0] d9reg_data;
wire [4:0] d9reg_addrcntr;
wire [4:0] perc_proc;
wire [3:0] vol_reg_latch;
wire [3:0] inst_reg_latch;
wire [0:0] q_0_0;
wire [0:0] q_1_0;
wire [0:0] q_2_0;
wire [3:0] vol_reg;
wire [3:0] inst_reg;
wire [5:0] tl_rom;
wire [2:0] fb_rom;
wire [50:8] mem_q_6;
wire VCC;
wire GND;
  LUT2 n1431_s1 (
    .F(n1431_4),
    .I0(addrreg_wrrq),
    .I1(n86_4) 
);
defparam n1431_s1.INIT=4'h8;
  LUT4 n2140_s1 (
    .F(n2140_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2140_5),
    .I3(n2140_6) 
);
defparam n2140_s1.INIT=16'h1000;
  LUT4 n2144_s1 (
    .F(n2144_4),
    .I0(d1reg_addr[1]),
    .I1(d1reg_addr[0]),
    .I2(n2140_5),
    .I3(n2140_6) 
);
defparam n2144_s1.INIT=16'h4000;
  LUT4 n2156_s1 (
    .F(n2156_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2140_5),
    .I3(n2140_6) 
);
defparam n2156_s1.INIT=16'h4000;
  LUT4 n2164_s1 (
    .F(n2164_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2140_5),
    .I3(n2140_6) 
);
defparam n2164_s1.INIT=16'h8000;
  LUT4 n2171_s1 (
    .F(n2171_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2140_6),
    .I3(n2171_5) 
);
defparam n2171_s1.INIT=16'h1000;
  LUT4 n2175_s1 (
    .F(n2175_4),
    .I0(d1reg_addr[1]),
    .I1(d1reg_addr[0]),
    .I2(n2140_6),
    .I3(n2171_5) 
);
defparam n2175_s1.INIT=16'h4000;
  LUT2 perc_proc_d_s0 (
    .F(perc_proc_d),
    .I0(rhythm_en),
    .I1(cyc13) 
);
defparam perc_proc_d_s0.INIT=4'h8;
  LUT4 cust_inst_sel_s0 (
    .F(cust_inst_sel),
    .I0(inst_reg[0]),
    .I1(inst_reg[2]),
    .I2(inst_reg[3]),
    .I3(cust_inst_sel_4) 
);
defparam cust_inst_sel_s0.INIT=16'h0100;
  LUT2 n1068_s0 (
    .F(n1068_3),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]) 
);
defparam n1068_s0.INIT=4'hE;
  LUT2 \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ),
    .I0(\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2 .INIT=4'h1;
  LUT2 n847_s1 (
    .F(n847_4),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]) 
);
defparam n847_s1.INIT=4'h1;
  LUT3 n916_s1 (
    .F(n916_4),
    .I0(d9reg_en),
    .I1(datareg_wrrq),
    .I2(n916_5) 
);
defparam n916_s1.INIT=8'h07;
  LUT4 m_nc_sel_z_s2 (
    .F(m_nc_sel_z_6),
    .I0(phisr[1]),
    .I1(ic_n_negedge),
    .I2(n105_11),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam m_nc_sel_z_s2.INIT=16'h10FF;
  LUT3 tl_5_s (
    .F(tl[5]),
    .I0(inst_reg_latch[3]),
    .I1(inst_latch_oe),
    .I2(tl_5_4) 
);
defparam tl_5_s.INIT=8'h0B;
  LUT4 tl_4_s (
    .F(tl[4]),
    .I0(inst_reg_latch[2]),
    .I1(tl_4_4),
    .I2(tl_4_5),
    .I3(inst_latch_oe) 
);
defparam tl_4_s.INIT=16'h88F0;
  LUT3 tl_3_s (
    .F(tl[3]),
    .I0(inst_reg_latch[1]),
    .I1(inst_latch_oe),
    .I2(tl_3_4) 
);
defparam tl_3_s.INIT=8'h0B;
  LUT4 tl_2_s (
    .F(tl[2]),
    .I0(inst_reg_latch[0]),
    .I1(tl_4_4),
    .I2(tl_2_4),
    .I3(inst_latch_oe) 
);
defparam tl_2_s.INIT=16'h88F0;
  LUT4 am_s (
    .F(am),
    .I0(am_reg[0]),
    .I1(cust_inst_sel_z),
    .I2(am_4),
    .I3(m_nc_sel_z) 
);
defparam am_s.INIT=16'h88F0;
  LUT4 pm_s (
    .F(pm),
    .I0(mem_q_6[49]),
    .I1(pm_reg[0]),
    .I2(m_nc_sel_z),
    .I3(pm_4) 
);
defparam pm_s.INIT=16'hA0CF;
  LUT4 mul_2_s (
    .F(mul[2]),
    .I0(m_nc_sel_z),
    .I1(mem_q_6[42]),
    .I2(mul_2_4),
    .I3(cust_inst_sel_z) 
);
defparam mul_2_s.INIT=16'hF088;
  LUT4 mul_1_s (
    .F(mul[1]),
    .I0(\mul_reg[0] [1]),
    .I1(mem_q_6[41]),
    .I2(m_nc_sel_z),
    .I3(mul_1_4) 
);
defparam mul_1_s.INIT=16'hCFA0;
  LUT4 mul_0_s (
    .F(mul[0]),
    .I0(\mul_reg[0] [0]),
    .I1(mem_q_6[40]),
    .I2(m_nc_sel_z),
    .I3(mul_0_4) 
);
defparam mul_0_s.INIT=16'hCFA0;
  LUT4 sl_3_s (
    .F(sl[3]),
    .I0(\sl_reg[1] [3]),
    .I1(cust_inst_sel_z),
    .I2(sl_3_4),
    .I3(m_nc_sel_z) 
);
defparam sl_3_s.INIT=16'hF088;
  LUT4 sl_2_s (
    .F(sl[2]),
    .I0(\sl_reg[0] [2]),
    .I1(mem_q_6[14]),
    .I2(m_nc_sel_z),
    .I3(sl_2_4) 
);
defparam sl_2_s.INIT=16'hCFA0;
  LUT4 sl_1_s (
    .F(sl[1]),
    .I0(\sl_reg[0] [1]),
    .I1(mem_q_6[13]),
    .I2(m_nc_sel_z),
    .I3(sl_1_4) 
);
defparam sl_1_s.INIT=16'hCFA0;
  LUT4 sl_0_s (
    .F(sl[0]),
    .I0(\sl_reg[0] [0]),
    .I1(mem_q_6[12]),
    .I2(m_nc_sel_z),
    .I3(sl_0_4) 
);
defparam sl_0_s.INIT=16'hCFA0;
  LUT4 tl_1_s (
    .F(tl[1]),
    .I0(tl_rom[1]),
    .I1(tl_reg[1]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_1_s.INIT=16'hCA00;
  LUT4 tl_0_s (
    .F(tl[0]),
    .I0(tl_rom[0]),
    .I1(tl_reg[0]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_0_s.INIT=16'hCA00;
  LUT3 dc_s (
    .F(dc),
    .I0(dc_rom),
    .I1(dc_reg),
    .I2(cust_inst_sel_z) 
);
defparam dc_s.INIT=8'hCA;
  LUT3 dm_s (
    .F(dm),
    .I0(dm_rom),
    .I1(dm_reg),
    .I2(cust_inst_sel_z) 
);
defparam dm_s.INIT=8'hCA;
  LUT3 fb_2_s (
    .F(fb[2]),
    .I0(fb_rom[2]),
    .I1(fb_reg[2]),
    .I2(cust_inst_sel_z) 
);
defparam fb_2_s.INIT=8'hCA;
  LUT3 fb_1_s (
    .F(fb[1]),
    .I0(fb_rom[1]),
    .I1(fb_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam fb_1_s.INIT=8'hCA;
  LUT3 fb_0_s (
    .F(fb[0]),
    .I0(fb_rom[0]),
    .I1(fb_reg[0]),
    .I2(cust_inst_sel_z) 
);
defparam fb_0_s.INIT=8'hCA;
  LUT4 mul_3_s (
    .F(mul[3]),
    .I0(\mul_reg[1] [3]),
    .I1(\mul_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_3_s.INIT=16'hCA00;
  LUT4 n2140_s2 (
    .F(n2140_5),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[4]),
    .I3(n2187_5) 
);
defparam n2140_s2.INIT=16'h0100;
  LUT3 n2140_s3 (
    .F(n2140_6),
    .I0(d1reg_addr[5]),
    .I1(d1reg_addr[6]),
    .I2(d1reg_addr[7]) 
);
defparam n2140_s3.INIT=8'h01;
  LUT4 n2171_s2 (
    .F(n2171_5),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[4]),
    .I2(d1reg_addr[2]),
    .I3(n2187_5) 
);
defparam n2171_s2.INIT=16'h1000;
  LUT2 n2187_s2 (
    .F(n2187_5),
    .I0(datareg_wrrq),
    .I1(n86_4) 
);
defparam n2187_s2.INIT=4'h8;
  LUT4 n2187_s3 (
    .F(n2187_6),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(d1reg_addr[2]),
    .I3(n2187_9) 
);
defparam n2187_s3.INIT=16'h4000;
  LUT4 n2191_s2 (
    .F(n2191_5),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(d1reg_addr[2]),
    .I3(n2187_9) 
);
defparam n2191_s2.INIT=16'h8000;
  LUT2 kon_s0 (
    .F(kon_3),
    .I0(kon_5),
    .I1(kon_6) 
);
defparam kon_s0.INIT=4'h4;
  LUT4 kon_s1 (
    .F(kon_4),
    .I0(kon_7),
    .I1(rhythm_reg[4]),
    .I2(kon_8),
    .I3(kon_9) 
);
defparam kon_s1.INIT=16'h0B00;
  LUT2 cust_inst_sel_s1 (
    .F(cust_inst_sel_4),
    .I0(inst_reg[1]),
    .I1(n35_63) 
);
defparam cust_inst_sel_s1.INIT=4'h4;
  LUT3 n916_s2 (
    .F(n916_5),
    .I0(addrreg_wrrq),
    .I1(d9reg_wrdata_queued_n),
    .I2(rst_n) 
);
defparam n916_s2.INIT=8'h10;
  LUT4 tl_5_s0 (
    .F(tl_5_4),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[3]),
    .I2(tl_5_5),
    .I3(m_nc_sel_z) 
);
defparam tl_5_s0.INIT=16'hF0BB;
  LUT2 tl_4_s0 (
    .F(tl_4_4),
    .I0(cust_inst_sel_z),
    .I1(m_nc_sel_z) 
);
defparam tl_4_s0.INIT=4'h4;
  LUT3 tl_4_s1 (
    .F(tl_4_5),
    .I0(vol_reg_latch[2]),
    .I1(tl_4_6),
    .I2(m_nc_sel_z) 
);
defparam tl_4_s1.INIT=8'hCA;
  LUT4 tl_3_s0 (
    .F(tl_3_4),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[1]),
    .I2(tl_3_5),
    .I3(m_nc_sel_z) 
);
defparam tl_3_s0.INIT=16'hF0BB;
  LUT3 tl_2_s0 (
    .F(tl_2_4),
    .I0(vol_reg_latch[0]),
    .I1(tl_2_5),
    .I2(m_nc_sel_z) 
);
defparam tl_2_s0.INIT=8'hCA;
  LUT3 am_s0 (
    .F(am_4),
    .I0(mem_q_6[50]),
    .I1(am_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam am_s0.INIT=8'hCA;
  LUT4 pm_s0 (
    .F(pm_4),
    .I0(mem_q_6[48]),
    .I1(pm_reg[1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam pm_s0.INIT=16'h03F5;
  LUT3 mul_2_s0 (
    .F(mul_2_4),
    .I0(\mul_reg[1] [2]),
    .I1(\mul_reg[0] [2]),
    .I2(m_nc_sel_z) 
);
defparam mul_2_s0.INIT=8'hCA;
  LUT4 mul_1_s0 (
    .F(mul_1_4),
    .I0(mem_q_6[37]),
    .I1(\mul_reg[1] [1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_1_s0.INIT=16'h0CFA;
  LUT4 mul_0_s0 (
    .F(mul_0_4),
    .I0(mem_q_6[36]),
    .I1(\mul_reg[1] [0]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_0_s0.INIT=16'h0CFA;
  LUT3 sl_3_s0 (
    .F(sl_3_4),
    .I0(mem_q_15),
    .I1(\sl_reg[0] [3]),
    .I2(cust_inst_sel_z) 
);
defparam sl_3_s0.INIT=8'hCA;
  LUT4 sl_2_s0 (
    .F(sl_2_4),
    .I0(mem_q_6[10]),
    .I1(\sl_reg[1] [2]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_2_s0.INIT=16'h0CFA;
  LUT4 sl_1_s0 (
    .F(sl_1_4),
    .I0(mem_q_6[9]),
    .I1(\sl_reg[1] [1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_1_s0.INIT=16'h0CFA;
  LUT4 sl_0_s0 (
    .F(sl_0_4),
    .I0(mem_q_6[8]),
    .I1(\sl_reg[1] [0]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_0_s0.INIT=16'h0CFA;
  LUT2 tl_1_s0 (
    .F(tl_1_5),
    .I0(inst_latch_oe),
    .I1(m_nc_sel_z) 
);
defparam tl_1_s0.INIT=4'h4;
  LUT4 kon_s2 (
    .F(kon_5),
    .I0(q_0_0[0]),
    .I1(q_1_0[0]),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam kon_s2.INIT=16'h0C0A;
  LUT4 kon_s3 (
    .F(kon_6),
    .I0(rhythm_reg[1]),
    .I1(perc_proc[4]),
    .I2(rhythm_reg[3]),
    .I3(perc_proc[3]) 
);
defparam kon_s3.INIT=16'h0777;
  LUT3 kon_s4 (
    .F(kon_7),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[2]) 
);
defparam kon_s4.INIT=8'h07;
  LUT3 kon_s5 (
    .F(kon_8),
    .I0(cycle_d3_zz),
    .I1(cycle_d4_zz),
    .I2(q_2_0[0]) 
);
defparam kon_s5.INIT=8'h40;
  LUT4 kon_s6 (
    .F(kon_9),
    .I0(rhythm_reg[2]),
    .I1(perc_proc[1]),
    .I2(rhythm_reg[0]),
    .I3(perc_proc[0]) 
);
defparam kon_s6.INIT=16'h0777;
  LUT4 tl_5_s1 (
    .F(tl_5_5),
    .I0(tl_reg[5]),
    .I1(tl_rom[5]),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_5_s1.INIT=16'hF503;
  LUT3 tl_4_s2 (
    .F(tl_4_6),
    .I0(tl_rom[4]),
    .I1(tl_reg[4]),
    .I2(cust_inst_sel_z) 
);
defparam tl_4_s2.INIT=8'hCA;
  LUT4 tl_3_s1 (
    .F(tl_3_5),
    .I0(tl_reg[3]),
    .I1(tl_rom[3]),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_3_s1.INIT=16'hF503;
  LUT3 tl_2_s1 (
    .F(tl_2_5),
    .I0(tl_rom[2]),
    .I1(tl_reg[2]),
    .I2(cust_inst_sel_z) 
);
defparam tl_2_s1.INIT=8'hCA;
  LUT3 kon_s7 (
    .F(kon),
    .I0(kon_5),
    .I1(kon_6),
    .I2(kon_4) 
);
defparam kon_s7.INIT=8'hBF;
  LUT4 n2187_s5 (
    .F(n2187_9),
    .I0(d1reg_addr[4]),
    .I1(d1reg_addr[5]),
    .I2(d1reg_addr[6]),
    .I3(d1reg_addr[7]) 
);
defparam n2187_s5.INIT=16'h0001;
  LUT3 n2223_s2 (
    .F(n2223_6),
    .I0(d9reg_en),
    .I1(datareg_wrrq),
    .I2(n86_4) 
);
defparam n2223_s2.INIT=8'h80;
  LUT4 n2209_s2 (
    .F(n2209_6),
    .I0(d1reg_addr[3]),
    .I1(datareg_wrrq),
    .I2(n86_4),
    .I3(n2191_5) 
);
defparam n2209_s2.INIT=16'h8000;
  LUT4 n2203_s2 (
    .F(n2203_6),
    .I0(d1reg_addr[3]),
    .I1(datareg_wrrq),
    .I2(n86_4),
    .I3(n2187_6) 
);
defparam n2203_s2.INIT=16'h8000;
  LUT4 n2191_s3 (
    .F(n2191_7),
    .I0(d1reg_addr[3]),
    .I1(datareg_wrrq),
    .I2(n86_4),
    .I3(n2191_5) 
);
defparam n2191_s3.INIT=16'h4000;
  LUT4 n2187_s6 (
    .F(n2187_11),
    .I0(d1reg_addr[3]),
    .I1(datareg_wrrq),
    .I2(n86_4),
    .I3(n2187_6) 
);
defparam n2187_s6.INIT=16'h4000;
  LUT4 \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ),
    .I0(n69_8),
    .I1(ta_d[1]),
    .I2(ta_d[3]),
    .I3(ta_d[2]) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s3 .INIT=16'h0200;
  LUT4 n2217_s3 (
    .F(n2217_8),
    .I0(addrreg_wrrq),
    .I1(n86_4),
    .I2(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .I3(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]) 
);
defparam n2217_s3.INIT=16'h0008;
  DFF \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .CLK(clk) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .D(w_io_dec_n),
    .CLK(clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .D(n_twr_d),
    .CLK(clk) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [6]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [5]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [4]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [3]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_2_s0  (
    .Q(eg_envcntr_test_data),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [2]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [1]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [0]),
    .CLK(clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE d1reg_addr_7_s0 (
    .Q(d1reg_addr[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_6_s0 (
    .Q(d1reg_addr[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_5_s0 (
    .Q(d1reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_4_s0 (
    .Q(d1reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_3_s0 (
    .Q(d1reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_2_s0 (
    .Q(d1reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_1_s0 (
    .Q(d1reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_0_s0 (
    .Q(d1reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n1431_4) 
);
  DFFRE am_reg_1_s0 (
    .Q(am_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE am_reg_0_s0 (
    .Q(am_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE pm_reg_1_s0 (
    .Q(pm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE pm_reg_0_s0 (
    .Q(pm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE etyp_reg_1_s0 (
    .Q(etyp_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE etyp_reg_0_s0 (
    .Q(etyp_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE ksr_reg_1_s0 (
    .Q(ksr_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE ksr_reg_0_s0 (
    .Q(ksr_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_3_s0  (
    .Q(\mul_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_2_s0  (
    .Q(\mul_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_1_s0  (
    .Q(\mul_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_0_s0  (
    .Q(\mul_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2140_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_3_s0  (
    .Q(\mul_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_2_s0  (
    .Q(\mul_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_1_s0  (
    .Q(\mul_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_0_s0  (
    .Q(\mul_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2144_4),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[0]_1_s0  (
    .Q(\ksl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[0]_0_s0  (
    .Q(\ksl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[1]_1_s0  (
    .Q(\ksl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[1]_0_s0  (
    .Q(\ksl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_3_s0  (
    .Q(\ar_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_2_s0  (
    .Q(\ar_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_1_s0  (
    .Q(\ar_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_0_s0  (
    .Q(\ar_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_3_s0  (
    .Q(\ar_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_2_s0  (
    .Q(\ar_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_1_s0  (
    .Q(\ar_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_0_s0  (
    .Q(\ar_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_3_s0  (
    .Q(\dr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_2_s0  (
    .Q(\dr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_1_s0  (
    .Q(\dr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_0_s0  (
    .Q(\dr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2171_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_3_s0  (
    .Q(\dr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_2_s0  (
    .Q(\dr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_1_s0  (
    .Q(\dr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_0_s0  (
    .Q(\dr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2175_4),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_3_s0  (
    .Q(\sl_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2187_11),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_2_s0  (
    .Q(\sl_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2187_11),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_1_s0  (
    .Q(\sl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2187_11),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_0_s0  (
    .Q(\sl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2187_11),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_3_s0  (
    .Q(\sl_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2191_7),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_2_s0  (
    .Q(\sl_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2191_7),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_1_s0  (
    .Q(\sl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2191_7),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_0_s0  (
    .Q(\sl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2191_7),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_3_s0  (
    .Q(\rr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2187_11),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_2_s0  (
    .Q(\rr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2187_11),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_1_s0  (
    .Q(\rr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2187_11),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_0_s0  (
    .Q(\rr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2187_11),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_3_s0  (
    .Q(\rr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2191_7),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_2_s0  (
    .Q(\rr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2191_7),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_1_s0  (
    .Q(\rr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2191_7),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_0_s0  (
    .Q(\rr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2191_7),
    .RESET(n672_5) 
);
  DFFRE tl_reg_5_s0 (
    .Q(tl_reg[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_4_s0 (
    .Q(tl_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_3_s0 (
    .Q(tl_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_2_s0 (
    .Q(tl_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_1_s0 (
    .Q(tl_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE tl_reg_0_s0 (
    .Q(tl_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2156_4),
    .RESET(n672_5) 
);
  DFFRE dc_reg_s0 (
    .Q(dc_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE dm_reg_s0 (
    .Q(dm_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE fb_reg_2_s0 (
    .Q(fb_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE fb_reg_1_s0 (
    .Q(fb_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE fb_reg_0_s0 (
    .Q(fb_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2164_4),
    .RESET(n672_5) 
);
  DFFRE test_reg_3_s0 (
    .Q(test[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_2_s0 (
    .Q(test[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_1_s0 (
    .Q(test[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_0_s0 (
    .Q(test[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_5_s0 (
    .Q(rhythm_en),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_4_s0 (
    .Q(rhythm_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_3_s0 (
    .Q(rhythm_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_2_s0 (
    .Q(rhythm_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_1_s0 (
    .Q(rhythm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_0_s0 (
    .Q(rhythm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFE d9reg_addr_5_s0 (
    .Q(d9reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_4_s0 (
    .Q(d9reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_3_s0 (
    .Q(d9reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_2_s0 (
    .Q(d9reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_1_s0 (
    .Q(d9reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_0_s0 (
    .Q(d9reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2217_8) 
);
  DFFRE d9reg_en_s0 (
    .Q(d9reg_en),
    .D(n847_4),
    .CLK(clk),
    .CE(n1431_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_7_s0 (
    .Q(d9reg_data[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk),
    .CE(n2223_6),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_6_s0 (
    .Q(d9reg_data[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk),
    .CE(n2223_6),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_5_s0 (
    .Q(d9reg_data[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk),
    .CE(n2223_6),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_4_s0 (
    .Q(d9reg_data[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk),
    .CE(n2223_6),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_3_s0 (
    .Q(d9reg_data[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk),
    .CE(n2223_6),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_2_s0 (
    .Q(d9reg_data[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk),
    .CE(n2223_6),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_1_s0 (
    .Q(d9reg_data[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk),
    .CE(n2223_6),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_0_s0 (
    .Q(d9reg_data[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk),
    .CE(n2223_6),
    .RESET(n672_5) 
);
  DFFRE d9reg_addrcntr_4_s0 (
    .Q(d9reg_addrcntr[4]),
    .D(n889_1),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1827_7) 
);
  DFFRE d9reg_addrcntr_3_s0 (
    .Q(d9reg_addrcntr[3]),
    .D(n890_1),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1827_7) 
);
  DFFRE d9reg_addrcntr_2_s0 (
    .Q(d9reg_addrcntr[2]),
    .D(n891_1),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1827_7) 
);
  DFFRE d9reg_addrcntr_1_s0 (
    .Q(d9reg_addrcntr[1]),
    .D(n892_1),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1827_7) 
);
  DFFRE d9reg_addrcntr_0_s0 (
    .Q(d9reg_addrcntr[0]),
    .D(n893_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n1827_7) 
);
  DFFE d9reg_wrdata_queued_n_s0 (
    .Q(d9reg_wrdata_queued_n),
    .D(n916_4),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc13_s0 (
    .Q(cyc13),
    .D(cycle_12),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_4_s0 (
    .Q(perc_proc[4]),
    .D(perc_proc[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_3_s0 (
    .Q(perc_proc[3]),
    .D(perc_proc[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_2_s0 (
    .Q(perc_proc[2]),
    .D(perc_proc[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_1_s0 (
    .Q(perc_proc[1]),
    .D(perc_proc[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE perc_proc_0_s0 (
    .Q(perc_proc[0]),
    .D(perc_proc_d),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE m_nc_sel_z_s0 (
    .Q(m_nc_sel_z),
    .D(m_nc_sel),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE cust_inst_sel_z_s0 (
    .Q(cust_inst_sel_z),
    .D(cust_inst_sel),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_latch_oe_s0 (
    .Q(inst_latch_oe),
    .D(n1068_3),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_3_s0 (
    .Q(vol_reg_latch[3]),
    .D(vol_reg[3]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_2_s0 (
    .Q(vol_reg_latch[2]),
    .D(vol_reg[2]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_1_s0 (
    .Q(vol_reg_latch[1]),
    .D(vol_reg[1]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_0_s0 (
    .Q(vol_reg_latch[0]),
    .D(vol_reg[0]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_3_s0 (
    .Q(inst_reg_latch[3]),
    .D(inst_reg[3]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_2_s0 (
    .Q(inst_reg_latch[2]),
    .D(inst_reg[2]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_1_s0 (
    .Q(inst_reg_latch[1]),
    .D(inst_reg[1]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_0_s0 (
    .Q(inst_reg_latch[0]),
    .D(inst_reg[0]),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE kon_z_s0 (
    .Q(kon_z),
    .D(kon),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s2  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 ),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_18 ),
    .CLK(clk) 
);
  RAM16S4 \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s4  (
    .DO(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [3:0]),
    .DI(td_in[3:0]),
    .AD({GND,GND,GND,\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 }),
    .WRE(VCC),
    .CLK(clk) 
);
  RAM16S4 \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s6  (
    .DO(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7:4]),
    .DI(td_in[7:4]),
    .AD({GND,GND,GND,\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 }),
    .WRE(VCC),
    .CLK(clk) 
);
  ALU n892_s (
    .SUM(n892_1),
    .COUT(n892_2),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n892_s.ALU_MODE=0;
  ALU n891_s (
    .SUM(n891_1),
    .COUT(n891_2),
    .I0(d9reg_addrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n892_2) 
);
defparam n891_s.ALU_MODE=0;
  ALU n890_s (
    .SUM(n890_1),
    .COUT(n890_2),
    .I0(d9reg_addrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n891_2) 
);
defparam n890_s.ALU_MODE=0;
  ALU n889_s (
    .SUM(n889_1),
    .COUT(n889_0_COUT),
    .I0(d9reg_addrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n890_2) 
);
defparam n889_s.ALU_MODE=0;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(d9reg_addrcntr[0]),
    .I1(d9reg_addr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addr[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(d9reg_addrcntr[2]),
    .I1(d9reg_addr[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n922_3),
    .I0(d9reg_addrcntr[3]),
    .I1(d9reg_addr[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  INV n672_s2 (
    .O(n672_5),
    .I(rst_n) 
);
  INV n893_s2 (
    .O(n893_6),
    .I(d9reg_addrcntr[0]) 
);
  INV \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s12  (
    .O(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_18 ),
    .I(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_5 ) 
);
  IKAOPLL_rw_synchronizer u_sync_addrreg (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n672_5(n672_5),
    .n86_4(n86_4),
    .n105_11(n105_11),
    .\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 (\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_8 ),
    .w_io_dec_n(w_io_dec_n),
    .n_twr_d(n_twr_d),
    .ta_d(ta_d[0]),
    .addrreg_wrrq(addrreg_wrrq),
    .\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 (\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 )
);
  IKAOPLL_rw_synchronizer_0 u_sync_datareg (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n672_5(n672_5),
    .n86_4(n86_4),
    .\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 (\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .n105_11(n105_11),
    .n_twr_d(n_twr_d),
    .ta_d(ta_d[0]),
    .datareg_wrrq(datareg_wrrq)
);
  IKAOPLL_d9reg u_fnum_lsbs (
    .rst_n(rst_n),
    .cycle_d3_zz(cycle_d3_zz),
    .cycle_d4_zz(cycle_d4_zz),
    .n922_3(n922_3),
    .n916_5(n916_5),
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .d9reg_data(d9reg_data[7:0]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d_7_5(d_7_5),
    .fnum(fnum[7:0])
);
  IKAOPLL_d9reg_0 u_fnum_msb (
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .rst_n(rst_n),
    .clk(clk),
    .n86_4(n86_4),
    .d9reg_addr(d9reg_addr[5:4]),
    .d9reg_data(d9reg_data[0]),
    .d_0_4(d_0_4),
    .fnum(fnum_118[8])
);
  IKAOPLL_d9reg_1 u_block (
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .clk(clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[3:1]),
    .block(block[2:0])
);
  IKAOPLL_d9reg_2 u_kon (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .clk(clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[4]),
    .q_0(q_0_0[0]),
    .q_1(q_1_0[0]),
    .q_2(q_2_0[0])
);
  IKAOPLL_d9reg_3 u_susen (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .clk(clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[5]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_d9reg_4 u_vol (
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .rst_n(rst_n),
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .d9reg_addr(d9reg_addr[5:4]),
    .d9reg_data(d9reg_data[3:0]),
    .d_3_4(d_3_4),
    .vol_reg(vol_reg[3:0])
);
  IKAOPLL_d9reg_5 u_inst (
    .rst_n(rst_n),
    .d_3_4(d_3_4),
    .cycle_d3_zz(cycle_d3_zz),
    .cycle_d4_zz(cycle_d4_zz),
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .d9reg_data(d9reg_data[7:4]),
    .inst_reg_0_4(inst_reg_0_4),
    .inst_reg_0_5(inst_reg_0_5),
    .inst_reg(inst_reg[3:0])
);
  IKAOPLL_instrom u_instrom (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cust_inst_sel(cust_inst_sel),
    .perc_proc_d(perc_proc_d),
    .cyc13(cyc13),
    .rhythm_en(rhythm_en),
    .kon_7(kon_7),
    .inst_reg_0_4(inst_reg_0_4),
    .inst_reg_0_5(inst_reg_0_5),
    .cycle_d4_zz(cycle_d4_zz),
    .perc_proc(perc_proc[4:0]),
    .inst_reg(inst_reg[3:1]),
    .dc_rom(dc_rom),
    .dm_rom(dm_rom),
    .n35_63(n35_63),
    .tl_rom(tl_rom[5:0]),
    .fb_rom(fb_rom[2:0]),
    .mem_q_0(mem_q_0),
    .mem_q_1(mem_q_1),
    .mem_q_2(mem_q_2),
    .mem_q_3(mem_q_3),
    .mem_q_4(mem_q_4),
    .mem_q_5(mem_q_5),
    .mem_q_7(mem_q_7),
    .mem_q_8(mem_q_6[8]),
    .mem_q_9(mem_q_6[9]),
    .mem_q_10(mem_q_6[10]),
    .mem_q_12(mem_q_6[12]),
    .mem_q_13(mem_q_6[13]),
    .mem_q_14(mem_q_6[14]),
    .mem_q_15(mem_q_15),
    .mem_q_16(mem_q_16),
    .mem_q_17(mem_q_17),
    .mem_q_18(mem_q_18),
    .mem_q_19(mem_q_19),
    .mem_q_20(mem_q_20),
    .mem_q_21(mem_q_21),
    .mem_q_22(mem_q_22),
    .mem_q_23(mem_q_23),
    .mem_q_24(mem_q_24),
    .mem_q_25(mem_q_25),
    .mem_q_26(mem_q_26),
    .mem_q_27(mem_q_27),
    .mem_q_28(mem_q_28),
    .mem_q_29(mem_q_29),
    .mem_q_30(mem_q_30),
    .mem_q_31(mem_q_31),
    .mem_q_34(mem_q_34),
    .mem_q_35(mem_q_35),
    .mem_q_36(mem_q_6[36]),
    .mem_q_37(mem_q_6[37]),
    .mem_q_40(mem_q_6[40]),
    .mem_q_41(mem_q_6[41]),
    .mem_q_42(mem_q_6[42]),
    .mem_q_44(mem_q_44),
    .mem_q_45(mem_q_45),
    .mem_q_46(mem_q_46),
    .mem_q_47(mem_q_47),
    .mem_q_48(mem_q_6[48]),
    .mem_q_49(mem_q_6[49]),
    .mem_q_50(mem_q_6[50])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_reg */
module IKAOPLL_lfo (
  clk,
  n1827_7,
  cycle_d3_zz,
  n86_4,
  rst_n,
  cycle_00,
  m_nc_sel_z_6,
  cycle_d4,
  mcyccntr_hi_1_7,
  mcyccntr_hi_1_9,
  test_1,
  test_3,
  mcyccntr_hi,
  n230_6,
  pmval,
  amval
)
;
input clk;
input n1827_7;
input cycle_d3_zz;
input n86_4;
input rst_n;
input cycle_00;
input m_nc_sel_z_6;
input cycle_d4;
input mcyccntr_hi_1_7;
input mcyccntr_hi_1_9;
input test_1;
input test_3;
input [0:0] mcyccntr_hi;
output n230_6;
output [2:0] pmval;
output [3:0] amval;
wire n131_3;
wire n225_4;
wire n33_5;
wire n154_4;
wire pm_cntr_2_6;
wire amval_tff_7;
wire n63_4;
wire n62_4;
wire n61_4;
wire n89_4;
wire n88_4;
wire prescaler_co_4;
wire n131_4;
wire n131_5;
wire pm_cntr_2_7;
wire amval_tff_8;
wire prescaler_co_6;
wire n131_6;
wire amval_tff_9;
wire amval_tff_10;
wire amval_tff_11;
wire amval_tff_12;
wire prescaler_co;
wire pm_prescaler_3_9;
wire n25_12;
wire amval_cntup;
wire cycle_d3_zzz;
wire amval_addend_co_z;
wire amval_tff;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_0_COUT;
wire n142_5;
wire n64_6;
wire n90_6;
wire [5:0] prescaler;
wire [3:0] pm_prescaler;
wire [8:0] amval_sr;
wire VCC;
wire GND;
  LUT4 n131_s0 (
    .F(n131_3),
    .I0(n131_4),
    .I1(amval_sr[0]),
    .I2(n131_5),
    .I3(rst_n) 
);
defparam n131_s0.INIT=16'hAC00;
  LUT2 n225_s1 (
    .F(n225_4),
    .I0(cycle_00),
    .I1(m_nc_sel_z_6) 
);
defparam n225_s1.INIT=4'h8;
  LUT3 n33_s2 (
    .F(n33_5),
    .I0(test_1),
    .I1(rst_n),
    .I2(n86_4) 
);
defparam n33_s2.INIT=8'hB0;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(test_1),
    .I1(n131_4),
    .I2(n131_5),
    .I3(rst_n) 
);
defparam n154_s1.INIT=16'h1400;
  LUT4 pm_cntr_2_s3 (
    .F(pm_cntr_2_6),
    .I0(prescaler_co_4),
    .I1(pm_cntr_2_7),
    .I2(test_3),
    .I3(n1827_7) 
);
defparam pm_cntr_2_s3.INIT=16'hF800;
  LUT4 amval_tff_s3 (
    .F(amval_tff_7),
    .I0(amval_tff_8),
    .I1(cycle_00),
    .I2(n86_4),
    .I3(amval_cntup) 
);
defparam amval_tff_s3.INIT=16'h4000;
  LUT2 n63_s0 (
    .F(n63_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]) 
);
defparam n63_s0.INIT=4'h6;
  LUT3 n62_s0 (
    .F(n62_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]) 
);
defparam n62_s0.INIT=8'h78;
  LUT4 n61_s0 (
    .F(n61_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]),
    .I3(pm_prescaler[3]) 
);
defparam n61_s0.INIT=16'h7F80;
  LUT2 n89_s0 (
    .F(n89_4),
    .I0(pmval[0]),
    .I1(pmval[1]) 
);
defparam n89_s0.INIT=4'h6;
  LUT3 n88_s0 (
    .F(n88_4),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(pmval[2]) 
);
defparam n88_s0.INIT=8'h78;
  LUT3 prescaler_co_s1 (
    .F(prescaler_co_4),
    .I0(prescaler[0]),
    .I1(prescaler[1]),
    .I2(prescaler_co_6) 
);
defparam prescaler_co_s1.INIT=8'h80;
  LUT3 n131_s1 (
    .F(n131_4),
    .I0(cycle_00),
    .I1(amval_tff),
    .I2(n131_6) 
);
defparam n131_s1.INIT=8'hE0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(cycle_d4),
    .I1(cycle_d3_zzz),
    .I2(amval_addend_co_z),
    .I3(amval_sr[0]) 
);
defparam n131_s2.INIT=16'hEF10;
  LUT4 pm_cntr_2_s4 (
    .F(pm_cntr_2_7),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]),
    .I3(pm_prescaler[3]) 
);
defparam pm_cntr_2_s4.INIT=16'h8000;
  LUT4 amval_tff_s4 (
    .F(amval_tff_8),
    .I0(amval_tff_9),
    .I1(amval_tff_10),
    .I2(amval_tff_11),
    .I3(amval_sr[6]) 
);
defparam amval_tff_s4.INIT=16'h0F77;
  LUT4 prescaler_co_s3 (
    .F(prescaler_co_6),
    .I0(prescaler[2]),
    .I1(prescaler[3]),
    .I2(prescaler[4]),
    .I3(prescaler[5]) 
);
defparam prescaler_co_s3.INIT=16'h8000;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(amval_cntup),
    .I1(test_3),
    .I2(cycle_d4),
    .I3(cycle_d3_zzz) 
);
defparam n131_s3.INIT=16'h000E;
  LUT2 amval_tff_s5 (
    .F(amval_tff_9),
    .I0(amval_tff),
    .I1(amval_tff_12) 
);
defparam amval_tff_s5.INIT=4'h8;
  LUT2 amval_tff_s6 (
    .F(amval_tff_10),
    .I0(amval_sr[3]),
    .I1(amval_sr[5]) 
);
defparam amval_tff_s6.INIT=4'h1;
  LUT4 amval_tff_s7 (
    .F(amval_tff_11),
    .I0(amval_tff),
    .I1(amval_sr[0]),
    .I2(amval_sr[3]),
    .I3(amval_sr[5]) 
);
defparam amval_tff_s7.INIT=16'h4000;
  LUT4 amval_tff_s8 (
    .F(amval_tff_12),
    .I0(amval_sr[0]),
    .I1(amval_sr[1]),
    .I2(amval_sr[2]),
    .I3(amval_sr[4]) 
);
defparam amval_tff_s8.INIT=16'h0001;
  LUT4 n230_s2 (
    .F(n230_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_7),
    .I3(m_nc_sel_z_6) 
);
defparam n230_s2.INIT=16'h4000;
  LUT4 prescaler_co_s4 (
    .F(prescaler_co),
    .I0(prescaler_co_4),
    .I1(mcyccntr_hi[0]),
    .I2(cycle_d4),
    .I3(mcyccntr_hi_1_7) 
);
defparam prescaler_co_s4.INIT=16'h2000;
  LUT4 pm_prescaler_3_s4 (
    .F(pm_prescaler_3_9),
    .I0(prescaler[0]),
    .I1(prescaler[1]),
    .I2(prescaler_co_6),
    .I3(n1827_7) 
);
defparam pm_prescaler_3_s4.INIT=16'h8000;
  LUT4 n25_s5 (
    .F(n25_12),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_9),
    .I3(prescaler[0]) 
);
defparam n25_s5.INIT=16'hBF40;
  DFFRE prescaler_4_s0 (
    .Q(prescaler[4]),
    .D(n21_1),
    .CLK(clk),
    .CE(n1827_7),
    .RESET(n33_5) 
);
  DFFRE prescaler_3_s0 (
    .Q(prescaler[3]),
    .D(n22_1),
    .CLK(clk),
    .CE(n1827_7),
    .RESET(n33_5) 
);
  DFFRE prescaler_2_s0 (
    .Q(prescaler[2]),
    .D(n23_1),
    .CLK(clk),
    .CE(n1827_7),
    .RESET(n33_5) 
);
  DFFRE prescaler_1_s0 (
    .Q(prescaler[1]),
    .D(n24_1),
    .CLK(clk),
    .CE(n1827_7),
    .RESET(n33_5) 
);
  DFFRE pm_prescaler_3_s0 (
    .Q(pm_prescaler[3]),
    .D(n61_4),
    .CLK(clk),
    .CE(pm_prescaler_3_9),
    .RESET(n33_5) 
);
  DFFRE pm_prescaler_2_s0 (
    .Q(pm_prescaler[2]),
    .D(n62_4),
    .CLK(clk),
    .CE(pm_prescaler_3_9),
    .RESET(n33_5) 
);
  DFFRE pm_prescaler_1_s0 (
    .Q(pm_prescaler[1]),
    .D(n63_4),
    .CLK(clk),
    .CE(pm_prescaler_3_9),
    .RESET(n33_5) 
);
  DFFRE pm_prescaler_0_s0 (
    .Q(pm_prescaler[0]),
    .D(n64_6),
    .CLK(clk),
    .CE(pm_prescaler_3_9),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_2_s0 (
    .Q(pmval[2]),
    .D(n88_4),
    .CLK(clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_1_s0 (
    .Q(pmval[1]),
    .D(n89_4),
    .CLK(clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_0_s0 (
    .Q(pmval[0]),
    .D(n90_6),
    .CLK(clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFE amval_cntup_s0 (
    .Q(amval_cntup),
    .D(prescaler_co),
    .CLK(clk),
    .CE(n230_6) 
);
  DFFE cycle_d3_zzz_s0 (
    .Q(cycle_d3_zzz),
    .D(cycle_d3_zz),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_addend_co_z_s0 (
    .Q(amval_addend_co_z),
    .D(n131_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE amval_tff_s0 (
    .Q(amval_tff),
    .D(n142_5),
    .CLK(clk),
    .CE(amval_tff_7),
    .RESET(n33_5) 
);
  DFFE amval_sr_8_s0 (
    .Q(amval_sr[8]),
    .D(n154_4),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_7_s0 (
    .Q(amval_sr[7]),
    .D(amval_sr[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_6_s0 (
    .Q(amval_sr[6]),
    .D(amval_sr[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_5_s0 (
    .Q(amval_sr[5]),
    .D(amval_sr[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_4_s0 (
    .Q(amval_sr[4]),
    .D(amval_sr[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_3_s0 (
    .Q(amval_sr[3]),
    .D(amval_sr[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_2_s0 (
    .Q(amval_sr[2]),
    .D(amval_sr[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_1_s0 (
    .Q(amval_sr[1]),
    .D(amval_sr[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE amval_sr_0_s0 (
    .Q(amval_sr[0]),
    .D(amval_sr[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE o_AMVAL_3_s0 (
    .Q(amval[3]),
    .D(amval_sr[6]),
    .CLK(clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_2_s0 (
    .Q(amval[2]),
    .D(amval_sr[5]),
    .CLK(clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_1_s0 (
    .Q(amval[1]),
    .D(amval_sr[4]),
    .CLK(clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_0_s0 (
    .Q(amval[0]),
    .D(amval_sr[3]),
    .CLK(clk),
    .CE(n225_4) 
);
  DFFRE prescaler_5_s0 (
    .Q(prescaler[5]),
    .D(n20_1),
    .CLK(clk),
    .CE(n1827_7),
    .RESET(n33_5) 
);
  DFFR prescaler_0_s2 (
    .Q(prescaler[0]),
    .D(n25_12),
    .CLK(clk),
    .RESET(n33_5) 
);
defparam prescaler_0_s2.INIT=1'b0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(prescaler[1]),
    .I1(prescaler[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(prescaler[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(prescaler[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(prescaler[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_0_COUT),
    .I0(prescaler[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  INV n142_s2 (
    .O(n142_5),
    .I(amval_tff) 
);
  INV n64_s2 (
    .O(n64_6),
    .I(pm_prescaler[0]) 
);
  INV n90_s2 (
    .O(n90_6),
    .I(pmval[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_lfo */
module IKAOPLL_sr_6 (
  clk,
  n86_4,
  n426_6,
  cyc3r_phase_current,
  \sr[0] 
)
;
input clk;
input n86_4;
input n426_6;
input [18:0] cyc3r_phase_current;
output [18:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_17_s0  (
    .Q(\sr[0] [17]),
    .D(cyc3r_phase_current[17]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_16_s0  (
    .Q(\sr[0] [16]),
    .D(cyc3r_phase_current[16]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_15_s0  (
    .Q(\sr[0] [15]),
    .D(cyc3r_phase_current[15]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_14_s0  (
    .Q(\sr[0] [14]),
    .D(cyc3r_phase_current[14]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(cyc3r_phase_current[13]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(cyc3r_phase_current[12]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(cyc3r_phase_current[11]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(cyc3r_phase_current[10]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(cyc3r_phase_current[9]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(cyc3r_phase_current[8]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(cyc3r_phase_current[7]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(cyc3r_phase_current[6]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(cyc3r_phase_current[5]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(cyc3r_phase_current[4]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(cyc3r_phase_current[3]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(cyc3r_phase_current[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc3r_phase_current[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc3r_phase_current[0]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_18_s0  (
    .Q(\sr[0] [18]),
    .D(cyc3r_phase_current[18]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_6 */
module IKAOPLL_pg (
  clk,
  n86_4,
  pm,
  n672_5,
  cycle_d4,
  m_nc_sel_z_6,
  rhythm_en,
  n230_6,
  rst_n,
  n158_6,
  cyc18r_start_attack,
  hh_tt_sel,
  fnum,
  block,
  mul,
  cyc18r_phase_sr_out,
  fnum_119,
  pmval,
  test,
  mcyccntr_lo,
  mcyccntr_hi,
  hh_tt_start_attack_dly,
  n426_6,
  op_phase,
  \sr[0] 
)
;
input clk;
input n86_4;
input pm;
input n672_5;
input cycle_d4;
input m_nc_sel_z_6;
input rhythm_en;
input n230_6;
input rst_n;
input n158_6;
input cyc18r_start_attack;
input hh_tt_sel;
input [7:0] fnum;
input [2:0] block;
input [3:0] mul;
input [18:0] cyc18r_phase_sr_out;
input [8:8] fnum_119;
input [2:0] pmval;
input [2:1] test;
input [2:0] mcyccntr_lo;
input [0:0] mcyccntr_hi;
input [14:14] hh_tt_start_attack_dly;
output n426_6;
output [9:0] op_phase;
output [18:0] \sr[0] ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ;
wire n1570_4;
wire n269_3;
wire n270_3;
wire n271_3;
wire n272_3;
wire n273_3;
wire n274_3;
wire n275_3;
wire n276_3;
wire n277_3;
wire n278_3;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n1574_4;
wire n607_3;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ;
wire n141_5;
wire n266_5;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ;
wire n138_75;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ;
wire n1570_5;
wire n269_4;
wire op_phase_0_4;
wire op_phase_2_3;
wire op_phase_2_4;
wire op_phase_8_3;
wire op_phase_9_3;
wire n607_4;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ;
wire n141_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_29 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ;
wire n607_5;
wire n607_6;
wire n607_7;
wire n607_8;
wire n607_9;
wire n607_10;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ;
wire cyc0r_pm;
wire n245_2;
wire n246_2;
wire n247_2;
wire n248_2;
wire n249_2;
wire n250_2;
wire n251_2;
wire n252_2;
wire n253_2;
wire n254_2;
wire n255_2;
wire n256_2;
wire n257_2;
wire n258_2;
wire n259_2;
wire n260_2;
wire n261_2;
wire n262_2;
wire n263_2;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ;
wire n386_1;
wire n386_2;
wire n385_1;
wire n385_2;
wire n384_1;
wire n384_2;
wire n383_1;
wire n383_2;
wire n382_1;
wire n382_2;
wire n381_1;
wire n381_2;
wire n380_1;
wire n380_2;
wire n379_1;
wire n379_2;
wire n378_1;
wire n378_2;
wire n377_1;
wire n377_2;
wire n376_1;
wire n376_2;
wire n375_1;
wire n375_2;
wire n374_1;
wire n374_2;
wire n373_1;
wire n373_2;
wire n372_1;
wire n372_2;
wire n371_1;
wire n371_2;
wire n370_1;
wire n370_2;
wire n369_1;
wire n369_2;
wire n368_1;
wire n368_0_COUT;
wire n551_1_SUM;
wire n551_3;
wire n550_1_SUM;
wire n550_3;
wire n549_1_SUM;
wire scramble_phase;
wire [12:3] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 ;
wire [2:2] \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val ;
wire [13:1] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 ;
wire [8:0] cyc0r_fnum;
wire [2:0] cyc0r_block;
wire [3:0] cyc0r_mul;
wire [3:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul ;
wire [16:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev ;
wire [18:0] cyc3r_phase_current;
wire [3:0] hh_phase_z;
wire [1:0] tc_phase_z;
wire [22:0] noise_lfsr;
wire [10:0] \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val ;
wire [35:19] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I0(pmval[2]),
    .I1(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0 .INIT=8'hCA;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I3(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0 .INIT=16'h88F0;
  LUT3 n1570_s1 (
    .F(n1570_4),
    .I0(cycle_d4),
    .I1(m_nc_sel_z_6),
    .I2(n1570_5) 
);
defparam n1570_s1.INIT=8'h80;
  LUT3 n269_s0 (
    .F(n269_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16]),
    .I1(n248_2),
    .I2(n269_4) 
);
defparam n269_s0.INIT=8'hAC;
  LUT3 n270_s0 (
    .F(n270_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [15]),
    .I1(n249_2),
    .I2(n269_4) 
);
defparam n270_s0.INIT=8'hAC;
  LUT3 n271_s0 (
    .F(n271_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [14]),
    .I1(n250_2),
    .I2(n269_4) 
);
defparam n271_s0.INIT=8'hAC;
  LUT3 n272_s0 (
    .F(n272_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [13]),
    .I1(n251_2),
    .I2(n269_4) 
);
defparam n272_s0.INIT=8'hAC;
  LUT3 n273_s0 (
    .F(n273_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [12]),
    .I1(n252_2),
    .I2(n269_4) 
);
defparam n273_s0.INIT=8'hAC;
  LUT3 n274_s0 (
    .F(n274_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [11]),
    .I1(n253_2),
    .I2(n269_4) 
);
defparam n274_s0.INIT=8'hAC;
  LUT3 n275_s0 (
    .F(n275_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [10]),
    .I1(n254_2),
    .I2(n269_4) 
);
defparam n275_s0.INIT=8'hAC;
  LUT3 n276_s0 (
    .F(n276_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [9]),
    .I1(n255_2),
    .I2(n269_4) 
);
defparam n276_s0.INIT=8'hAC;
  LUT3 n277_s0 (
    .F(n277_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [8]),
    .I1(n256_2),
    .I2(n269_4) 
);
defparam n277_s0.INIT=8'hAC;
  LUT3 n278_s0 (
    .F(n278_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [7]),
    .I1(n257_2),
    .I2(n269_4) 
);
defparam n278_s0.INIT=8'hAC;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [6]),
    .I1(n258_2),
    .I2(n269_4) 
);
defparam n279_s0.INIT=8'hAC;
  LUT3 n280_s0 (
    .F(n280_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [5]),
    .I1(n259_2),
    .I2(n269_4) 
);
defparam n280_s0.INIT=8'hAC;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [4]),
    .I1(n260_2),
    .I2(n269_4) 
);
defparam n281_s0.INIT=8'hAC;
  LUT3 n282_s0 (
    .F(n282_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [3]),
    .I1(n261_2),
    .I2(n269_4) 
);
defparam n282_s0.INIT=8'hAC;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [2]),
    .I1(n262_2),
    .I2(n269_4) 
);
defparam n283_s0.INIT=8'hAC;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [1]),
    .I1(n263_2),
    .I2(n269_4) 
);
defparam n284_s0.INIT=8'hAC;
  LUT2 n1574_s1 (
    .F(n1574_4),
    .I0(rhythm_en),
    .I1(n230_6) 
);
defparam n1574_s1.INIT=4'h8;
  LUT2 op_phase_0_s (
    .F(op_phase[0]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[9]) 
);
defparam op_phase_0_s.INIT=4'h4;
  LUT2 op_phase_1_s (
    .F(op_phase[1]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[10]) 
);
defparam op_phase_1_s.INIT=4'h4;
  LUT2 op_phase_3_s (
    .F(op_phase[3]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[12]) 
);
defparam op_phase_3_s.INIT=4'h4;
  LUT4 op_phase_2_s (
    .F(op_phase[2]),
    .I0(op_phase_2_3),
    .I1(op_phase_2_4),
    .I2(op_phase_0_4),
    .I3(cyc18r_phase_sr_out[11]) 
);
defparam op_phase_2_s.INIT=16'h2F22;
  LUT3 op_phase_4_s (
    .F(op_phase[4]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[13]),
    .I2(op_phase_2_3) 
);
defparam op_phase_4_s.INIT=8'hF4;
  LUT4 op_phase_5_s (
    .F(op_phase[5]),
    .I0(op_phase_2_3),
    .I1(op_phase_2_4),
    .I2(op_phase_0_4),
    .I3(cyc18r_phase_sr_out[14]) 
);
defparam op_phase_5_s.INIT=16'h2F22;
  LUT4 op_phase_6_s (
    .F(op_phase[6]),
    .I0(op_phase_2_4),
    .I1(op_phase_2_3),
    .I2(op_phase_0_4),
    .I3(cyc18r_phase_sr_out[15]) 
);
defparam op_phase_6_s.INIT=16'h8F88;
  LUT4 op_phase_7_s (
    .F(op_phase[7]),
    .I0(op_phase_2_4),
    .I1(op_phase_2_3),
    .I2(op_phase_0_4),
    .I3(cyc18r_phase_sr_out[16]) 
);
defparam op_phase_7_s.INIT=16'h8F88;
  LUT3 op_phase_8_s (
    .F(op_phase[8]),
    .I0(op_phase_8_3),
    .I1(cyc18r_phase_sr_out[17]),
    .I2(op_phase_0_4) 
);
defparam op_phase_8_s.INIT=8'hAC;
  LUT3 op_phase_9_s (
    .F(op_phase[9]),
    .I0(op_phase_9_3),
    .I1(cyc18r_phase_sr_out[18]),
    .I2(op_phase_0_4) 
);
defparam op_phase_9_s.INIT=8'hAC;
  LUT4 n607_s0 (
    .F(n607_3),
    .I0(test[1]),
    .I1(n607_4),
    .I2(noise_lfsr[8]),
    .I3(noise_lfsr[22]) 
);
defparam n607_s0.INIT=16'hEFFE;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I1(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I0(pmval[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3 .INIT=8'h90;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I0(pmval[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3 .INIT=8'h90;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s3 .INIT=8'hCA;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I0(cyc0r_block[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4 .INIT=16'h44F0;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2 .INIT=4'h4;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2 .INIT=4'h8;
  LUT2 n141_s2 (
    .F(n141_5),
    .I0(n141_6),
    .I1(n86_4) 
);
defparam n141_s2.INIT=4'h4;
  LUT2 n266_s2 (
    .F(n266_5),
    .I0(n86_4),
    .I1(n269_4) 
);
defparam n266_s2.INIT=4'h8;
  LUT2 n426_s3 (
    .F(n426_6),
    .I0(rst_n),
    .I1(n86_4) 
);
defparam n426_s3.INIT=4'h4;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s11  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(cyc0r_block[1]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s11 .INIT=16'hCFA0;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_29 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0 .INIT=8'hCA;
  LUT4 n138_s57 (
    .F(n138_75),
    .I0(cyc0r_mul[3]),
    .I1(cyc0r_mul[2]),
    .I2(cyc0r_mul[1]),
    .I3(cyc0r_mul[0]) 
);
defparam n138_s57.INIT=16'hD780;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5 .INIT=16'h0C0A;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I1(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21 .INIT=4'h4;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_29 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_6 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s1 .INIT=8'hCA;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1 .INIT=4'h1;
  LUT4 n1570_s2 (
    .F(n1570_5),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[2]),
    .I2(mcyccntr_hi[0]),
    .I3(mcyccntr_lo[0]) 
);
defparam n1570_s2.INIT=16'h0100;
  LUT4 n269_s1 (
    .F(n269_4),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]) 
);
defparam n269_s1.INIT=16'h0001;
  LUT4 op_phase_0_s0 (
    .F(op_phase_0_4),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[1]),
    .I3(n158_6) 
);
defparam op_phase_0_s0.INIT=16'h0E00;
  LUT4 op_phase_2_s0 (
    .F(op_phase_2_3),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[2]),
    .I2(mcyccntr_lo[0]),
    .I3(n158_6) 
);
defparam op_phase_2_s0.INIT=16'h1000;
  LUT2 op_phase_2_s1 (
    .F(op_phase_2_4),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase) 
);
defparam op_phase_2_s1.INIT=4'h6;
  LUT4 op_phase_8_s0 (
    .F(op_phase_8_3),
    .I0(mcyccntr_lo[0]),
    .I1(noise_lfsr[22]),
    .I2(hh_phase_z[3]),
    .I3(mcyccntr_lo[2]) 
);
defparam op_phase_8_s0.INIT=16'hBE00;
  LUT3 op_phase_9_s0 (
    .F(op_phase_9_3),
    .I0(hh_phase_z[3]),
    .I1(scramble_phase),
    .I2(mcyccntr_lo[0]) 
);
defparam op_phase_9_s0.INIT=8'hCA;
  LUT4 n607_s1 (
    .F(n607_4),
    .I0(n607_5),
    .I1(n607_6),
    .I2(n607_7),
    .I3(n607_8) 
);
defparam n607_s1.INIT=16'h8000;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(cyc0r_fnum[8]),
    .I3(pmval[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5 .INIT=16'hBF40;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[7]),
    .I2(cyc0r_fnum[8]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4 .INIT=16'h0F77;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[6]),
    .I2(cyc0r_fnum[7]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4 .INIT=16'h0F77;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_9 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s5 .INIT=8'hAC;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s5 .INIT=8'hCA;
  LUT4 n141_s3 (
    .F(n141_6),
    .I0(hh_tt_start_attack_dly[14]),
    .I1(cyc18r_start_attack),
    .I2(test[2]),
    .I3(hh_tt_sel) 
);
defparam n141_s3.INIT=16'h0503;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s12  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s12 .INIT=16'hFA0C;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1 .INIT=8'hCA;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s22 .INIT=16'h0FBB;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s23  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_29 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s23 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s2 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s3 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s2 .INIT=8'hCA;
  LUT4 n607_s2 (
    .F(n607_5),
    .I0(noise_lfsr[15]),
    .I1(noise_lfsr[18]),
    .I2(noise_lfsr[19]),
    .I3(noise_lfsr[21]) 
);
defparam n607_s2.INIT=16'h0001;
  LUT4 n607_s3 (
    .F(n607_6),
    .I0(noise_lfsr[7]),
    .I1(noise_lfsr[10]),
    .I2(noise_lfsr[12]),
    .I3(n607_9) 
);
defparam n607_s3.INIT=16'h0100;
  LUT4 n607_s4 (
    .F(n607_7),
    .I0(noise_lfsr[0]),
    .I1(noise_lfsr[1]),
    .I2(noise_lfsr[2]),
    .I3(n607_10) 
);
defparam n607_s4.INIT=16'h0100;
  LUT4 n607_s5 (
    .F(n607_8),
    .I0(noise_lfsr[8]),
    .I1(noise_lfsr[9]),
    .I2(noise_lfsr[11]),
    .I3(noise_lfsr[14]) 
);
defparam n607_s5.INIT=16'h0001;
  LUT4 n607_s6 (
    .F(n607_9),
    .I0(noise_lfsr[13]),
    .I1(noise_lfsr[16]),
    .I2(noise_lfsr[17]),
    .I3(noise_lfsr[20]) 
);
defparam n607_s6.INIT=16'h0001;
  LUT4 n607_s7 (
    .F(n607_10),
    .I0(noise_lfsr[3]),
    .I1(noise_lfsr[4]),
    .I2(noise_lfsr[5]),
    .I3(noise_lfsr[6]) 
);
defparam n607_s7.INIT=16'h0001;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I3(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s3 .INIT=16'hF044;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s6  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I0(pmval[2]),
    .I1(cyc0r_pm),
    .I2(cyc0r_block[0]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s6 .INIT=16'h7000;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_11 ),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I3(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s3 .INIT=16'hF088;
  DFFE cyc0r_fnum_7_s0 (
    .Q(cyc0r_fnum[7]),
    .D(fnum[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_6_s0 (
    .Q(cyc0r_fnum[6]),
    .D(fnum[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_5_s0 (
    .Q(cyc0r_fnum[5]),
    .D(fnum[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_4_s0 (
    .Q(cyc0r_fnum[4]),
    .D(fnum[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_3_s0 (
    .Q(cyc0r_fnum[3]),
    .D(fnum[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_2_s0 (
    .Q(cyc0r_fnum[2]),
    .D(fnum[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_1_s0 (
    .Q(cyc0r_fnum[1]),
    .D(fnum[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_0_s0 (
    .Q(cyc0r_fnum[0]),
    .D(fnum[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_2_s0 (
    .Q(cyc0r_block[2]),
    .D(block[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_1_s0 (
    .Q(cyc0r_block[1]),
    .D(block[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_0_s0 (
    .Q(cyc0r_block[0]),
    .D(block[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_3_s0 (
    .Q(cyc0r_mul[3]),
    .D(mul[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_2_s0 (
    .Q(cyc0r_mul[2]),
    .D(mul[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_1_s0 (
    .Q(cyc0r_mul[1]),
    .D(mul[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_0_s0 (
    .Q(cyc0r_mul[0]),
    .D(mul[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_pm_s0 (
    .Q(cyc0r_pm),
    .D(pm),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]),
    .D(cyc0r_mul[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .D(cyc0r_mul[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .D(cyc0r_mul[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .D(n138_75),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .D(cyc18r_phase_sr_out[18]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .D(cyc18r_phase_sr_out[15]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .D(cyc18r_phase_sr_out[13]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .D(cyc18r_phase_sr_out[10]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .D(cyc18r_phase_sr_out[9]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .D(cyc18r_phase_sr_out[8]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .D(cyc18r_phase_sr_out[7]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .D(cyc18r_phase_sr_out[6]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .D(cyc18r_phase_sr_out[5]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .D(cyc18r_phase_sr_out[4]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .D(cyc18r_phase_sr_out[3]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .D(cyc18r_phase_sr_out[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .D(cyc18r_phase_sr_out[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .D(cyc18r_phase_sr_out[0]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [18]),
    .D(n245_2),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [17]),
    .D(n246_2),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [16]),
    .D(n247_2),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [15]),
    .D(n269_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [14]),
    .D(n270_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [13]),
    .D(n271_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [12]),
    .D(n272_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [11]),
    .D(n273_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [10]),
    .D(n274_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [9]),
    .D(n275_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [8]),
    .D(n276_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [7]),
    .D(n277_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [6]),
    .D(n278_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [5]),
    .D(n279_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [4]),
    .D(n280_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [3]),
    .D(n281_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [2]),
    .D(n282_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [1]),
    .D(n283_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [0]),
    .D(n284_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_18_s0 (
    .Q(cyc3r_phase_current[18]),
    .D(n368_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_17_s0 (
    .Q(cyc3r_phase_current[17]),
    .D(n369_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_16_s0 (
    .Q(cyc3r_phase_current[16]),
    .D(n370_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_15_s0 (
    .Q(cyc3r_phase_current[15]),
    .D(n371_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_14_s0 (
    .Q(cyc3r_phase_current[14]),
    .D(n372_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_13_s0 (
    .Q(cyc3r_phase_current[13]),
    .D(n373_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_12_s0 (
    .Q(cyc3r_phase_current[12]),
    .D(n374_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_11_s0 (
    .Q(cyc3r_phase_current[11]),
    .D(n375_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_10_s0 (
    .Q(cyc3r_phase_current[10]),
    .D(n376_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_9_s0 (
    .Q(cyc3r_phase_current[9]),
    .D(n377_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_8_s0 (
    .Q(cyc3r_phase_current[8]),
    .D(n378_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_7_s0 (
    .Q(cyc3r_phase_current[7]),
    .D(n379_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_6_s0 (
    .Q(cyc3r_phase_current[6]),
    .D(n380_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_5_s0 (
    .Q(cyc3r_phase_current[5]),
    .D(n381_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_4_s0 (
    .Q(cyc3r_phase_current[4]),
    .D(n382_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_3_s0 (
    .Q(cyc3r_phase_current[3]),
    .D(n383_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_2_s0 (
    .Q(cyc3r_phase_current[2]),
    .D(n384_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_1_s0 (
    .Q(cyc3r_phase_current[1]),
    .D(n385_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_0_s0 (
    .Q(cyc3r_phase_current[0]),
    .D(n386_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE hh_phase_z_3_s0 (
    .Q(hh_phase_z[3]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_2_s0 (
    .Q(hh_phase_z[2]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_1_s0 (
    .Q(hh_phase_z[1]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_0_s0 (
    .Q(hh_phase_z[0]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(clk),
    .CE(n1570_4) 
);
  DFFE tc_phase_z_1_s0 (
    .Q(tc_phase_z[1]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(clk),
    .CE(n1574_4) 
);
  DFFE tc_phase_z_0_s0 (
    .Q(tc_phase_z[0]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk),
    .CE(n1574_4) 
);
  DFFRE noise_lfsr_22_s0 (
    .Q(noise_lfsr[22]),
    .D(noise_lfsr[21]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_21_s0 (
    .Q(noise_lfsr[21]),
    .D(noise_lfsr[20]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_20_s0 (
    .Q(noise_lfsr[20]),
    .D(noise_lfsr[19]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_19_s0 (
    .Q(noise_lfsr[19]),
    .D(noise_lfsr[18]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_18_s0 (
    .Q(noise_lfsr[18]),
    .D(noise_lfsr[17]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_17_s0 (
    .Q(noise_lfsr[17]),
    .D(noise_lfsr[16]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_16_s0 (
    .Q(noise_lfsr[16]),
    .D(noise_lfsr[15]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_15_s0 (
    .Q(noise_lfsr[15]),
    .D(noise_lfsr[14]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_14_s0 (
    .Q(noise_lfsr[14]),
    .D(noise_lfsr[13]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_13_s0 (
    .Q(noise_lfsr[13]),
    .D(noise_lfsr[12]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_12_s0 (
    .Q(noise_lfsr[12]),
    .D(noise_lfsr[11]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_11_s0 (
    .Q(noise_lfsr[11]),
    .D(noise_lfsr[10]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_10_s0 (
    .Q(noise_lfsr[10]),
    .D(noise_lfsr[9]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_9_s0 (
    .Q(noise_lfsr[9]),
    .D(noise_lfsr[8]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_8_s0 (
    .Q(noise_lfsr[8]),
    .D(noise_lfsr[7]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_7_s0 (
    .Q(noise_lfsr[7]),
    .D(noise_lfsr[6]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_6_s0 (
    .Q(noise_lfsr[6]),
    .D(noise_lfsr[5]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_5_s0 (
    .Q(noise_lfsr[5]),
    .D(noise_lfsr[4]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_4_s0 (
    .Q(noise_lfsr[4]),
    .D(noise_lfsr[3]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_3_s0 (
    .Q(noise_lfsr[3]),
    .D(noise_lfsr[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_2_s0 (
    .Q(noise_lfsr[2]),
    .D(noise_lfsr[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_1_s0 (
    .Q(noise_lfsr[1]),
    .D(noise_lfsr[0]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_0_s0 (
    .Q(noise_lfsr[0]),
    .D(n607_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFE cyc0r_fnum_8_s0 (
    .Q(cyc0r_fnum[8]),
    .D(fnum_119[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  MULT18X18 n243_s1 (
    .DOUT({DOUT[35:19],n245_2,n246_2,n247_2,n248_2,n249_2,n250_2,n251_2,n252_2,n253_2,n254_2,n255_2,n256_2,n257_2,n258_2,n259_2,n260_2,n261_2,n262_2,n263_2}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,cyc0r_mul[3:1],n138_75}),
    .B({GND,\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk),
    .CE(n86_4),
    .RESET(GND) 
);
defparam n243_s1.AREG=1'b1;
defparam n243_s1.ASIGN_REG=1'b0;
defparam n243_s1.BREG=1'b0;
defparam n243_s1.BSIGN_REG=1'b0;
defparam n243_s1.MULT_RESET_MODE="SYNC";
defparam n243_s1.OUT_REG=1'b0;
defparam n243_s1.PIPE_REG=1'b0;
defparam n243_s1.SOA_REG=1'b0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ),
    .I0(GND),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ),
    .I0(cyc0r_fnum[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ),
    .I0(cyc0r_fnum[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ),
    .I0(cyc0r_fnum[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ),
    .I0(cyc0r_fnum[3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ),
    .I0(cyc0r_fnum[4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ),
    .I0(cyc0r_fnum[5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ),
    .I0(cyc0r_fnum[6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ),
    .I0(cyc0r_fnum[7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_9_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]),
    .I0(cyc0r_fnum[8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_9_s .ALU_MODE=0;
  ALU n386_s (
    .SUM(n386_1),
    .COUT(n386_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n386_s.ALU_MODE=0;
  ALU n385_s (
    .SUM(n385_1),
    .COUT(n385_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .I3(GND),
    .CIN(n386_2) 
);
defparam n385_s.ALU_MODE=0;
  ALU n384_s (
    .SUM(n384_1),
    .COUT(n384_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .I3(GND),
    .CIN(n385_2) 
);
defparam n384_s.ALU_MODE=0;
  ALU n383_s (
    .SUM(n383_1),
    .COUT(n383_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .I3(GND),
    .CIN(n384_2) 
);
defparam n383_s.ALU_MODE=0;
  ALU n382_s (
    .SUM(n382_1),
    .COUT(n382_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .I3(GND),
    .CIN(n383_2) 
);
defparam n382_s.ALU_MODE=0;
  ALU n381_s (
    .SUM(n381_1),
    .COUT(n381_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .I3(GND),
    .CIN(n382_2) 
);
defparam n381_s.ALU_MODE=0;
  ALU n380_s (
    .SUM(n380_1),
    .COUT(n380_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .I3(GND),
    .CIN(n381_2) 
);
defparam n380_s.ALU_MODE=0;
  ALU n379_s (
    .SUM(n379_1),
    .COUT(n379_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .I3(GND),
    .CIN(n380_2) 
);
defparam n379_s.ALU_MODE=0;
  ALU n378_s (
    .SUM(n378_1),
    .COUT(n378_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .I3(GND),
    .CIN(n379_2) 
);
defparam n378_s.ALU_MODE=0;
  ALU n377_s (
    .SUM(n377_1),
    .COUT(n377_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [9]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .I3(GND),
    .CIN(n378_2) 
);
defparam n377_s.ALU_MODE=0;
  ALU n376_s (
    .SUM(n376_1),
    .COUT(n376_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [10]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .I3(GND),
    .CIN(n377_2) 
);
defparam n376_s.ALU_MODE=0;
  ALU n375_s (
    .SUM(n375_1),
    .COUT(n375_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .I3(GND),
    .CIN(n376_2) 
);
defparam n375_s.ALU_MODE=0;
  ALU n374_s (
    .SUM(n374_1),
    .COUT(n374_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .I3(GND),
    .CIN(n375_2) 
);
defparam n374_s.ALU_MODE=0;
  ALU n373_s (
    .SUM(n373_1),
    .COUT(n373_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .I3(GND),
    .CIN(n374_2) 
);
defparam n373_s.ALU_MODE=0;
  ALU n372_s (
    .SUM(n372_1),
    .COUT(n372_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [14]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .I3(GND),
    .CIN(n373_2) 
);
defparam n372_s.ALU_MODE=0;
  ALU n371_s (
    .SUM(n371_1),
    .COUT(n371_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [15]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .I3(GND),
    .CIN(n372_2) 
);
defparam n371_s.ALU_MODE=0;
  ALU n370_s (
    .SUM(n370_1),
    .COUT(n370_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [16]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .I3(GND),
    .CIN(n371_2) 
);
defparam n370_s.ALU_MODE=0;
  ALU n369_s (
    .SUM(n369_1),
    .COUT(n369_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [17]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .I3(GND),
    .CIN(n370_2) 
);
defparam n369_s.ALU_MODE=0;
  ALU n368_s (
    .SUM(n368_1),
    .COUT(n368_0_COUT),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [18]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .I3(GND),
    .CIN(n369_2) 
);
defparam n368_s.ALU_MODE=0;
  ALU n551_s0 (
    .SUM(n551_1_SUM),
    .COUT(n551_3),
    .I0(tc_phase_z[1]),
    .I1(tc_phase_z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n551_s0.ALU_MODE=3;
  ALU n550_s0 (
    .SUM(n550_1_SUM),
    .COUT(n550_3),
    .I0(hh_phase_z[1]),
    .I1(tc_phase_z[1]),
    .I3(GND),
    .CIN(n551_3) 
);
defparam n550_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(scramble_phase),
    .I0(hh_phase_z[2]),
    .I1(hh_phase_z[0]),
    .I3(GND),
    .CIN(n550_3) 
);
defparam n549_s0.ALU_MODE=3;
  IKAOPLL_sr_6 u_cyc4r_cyc18r_phase_sr (
    .clk(clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .cyc3r_phase_current(cyc3r_phase_current[18:0]),
    .\sr[0] (\sr[0] [18:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_pg */
module IKAOPLL_sr_7 (
  clk,
  n86_4,
  cyc17r_envstat,
  cyc19r_envstat
)
;
input clk;
input n86_4;
input [1:0] cyc17r_envstat;
output [1:0] cyc19r_envstat;
wire [1:0] \sr[16] ;
wire VCC;
wire GND;
  DFFE \sr[16]_1_s0  (
    .Q(\sr[16] [1]),
    .D(cyc17r_envstat[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_0_s0  (
    .Q(\sr[16] [0]),
    .D(cyc17r_envstat[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[17]_1_s0  (
    .Q(cyc19r_envstat[1]),
    .D(\sr[16] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[17]_0_s0  (
    .Q(cyc19r_envstat[0]),
    .D(\sr[16] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_7 */
module IKAOPLL_sr_8 (
  clk,
  n86_4,
  hh_tt_start_attack_dly_1_34,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  envcntr_sr_16_14,
  envcntr_sr_16_18,
  cyc18r_attnlv,
  cyc2r_attnlv,
  \sr[0]_2_25 ,
  \sr[0]_2_27 ,
  \sr[0]_2_29 ,
  cyc18r_attnlv_120,
  cyc19r_attnlv,
  cyc17r_attnlv
)
;
input clk;
input n86_4;
input hh_tt_start_attack_dly_1_34;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input envcntr_sr_16_14;
input envcntr_sr_16_18;
input [1:0] cyc18r_attnlv;
input [6:2] cyc2r_attnlv;
output \sr[0]_2_25 ;
output \sr[0]_2_27 ;
output \sr[0]_2_29 ;
output [6:2] cyc18r_attnlv_120;
output [6:0] cyc19r_attnlv;
output [6:2] cyc17r_attnlv;
wire \sr[0]_addr_tmp_18 ;
wire \sr[0]_addr_tmp_20 ;
wire \sr[0]_addr_tmp_22 ;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT2 \sr[0]_2_s13  (
    .F(\sr[0]_2_25 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10) 
);
defparam \sr[0]_2_s13 .INIT=4'h6;
  LUT3 \sr[0]_2_s14  (
    .F(\sr[0]_2_27 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14) 
);
defparam \sr[0]_2_s14 .INIT=8'h78;
  LUT4 \sr[0]_2_s15  (
    .F(\sr[0]_2_29 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14),
    .I3(envcntr_sr_16_18) 
);
defparam \sr[0]_2_s15 .INIT=16'h7F80;
  LUT3 \sr[0]_addr_tmp_s7  (
    .F(\sr[0]_addr_tmp_18 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14) 
);
defparam \sr[0]_addr_tmp_s7 .INIT=8'hE1;
  LUT4 \sr[0]_addr_tmp_s8  (
    .F(\sr[0]_addr_tmp_20 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14),
    .I3(envcntr_sr_16_18) 
);
defparam \sr[0]_addr_tmp_s8 .INIT=16'hFE01;
  LUT2 \sr[0]_addr_tmp_s9  (
    .F(\sr[0]_addr_tmp_22 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10) 
);
defparam \sr[0]_addr_tmp_s9 .INIT=4'h9;
  DFFE \sr[15]_6_s0  (
    .Q(cyc18r_attnlv_120[6]),
    .D(cyc17r_attnlv[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_5_s0  (
    .Q(cyc18r_attnlv_120[5]),
    .D(cyc17r_attnlv[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_4_s0  (
    .Q(cyc18r_attnlv_120[4]),
    .D(cyc17r_attnlv[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_3_s0  (
    .Q(cyc18r_attnlv_120[3]),
    .D(cyc17r_attnlv[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_2_s0  (
    .Q(cyc18r_attnlv_120[2]),
    .D(cyc17r_attnlv[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_6_s0  (
    .Q(cyc19r_attnlv[6]),
    .D(cyc18r_attnlv_120[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_5_s0  (
    .Q(cyc19r_attnlv[5]),
    .D(cyc18r_attnlv_120[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_4_s0  (
    .Q(cyc19r_attnlv[4]),
    .D(cyc18r_attnlv_120[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_3_s0  (
    .Q(cyc19r_attnlv[3]),
    .D(cyc18r_attnlv_120[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_2_s0  (
    .Q(cyc19r_attnlv[2]),
    .D(cyc18r_attnlv_120[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_1_s0  (
    .Q(cyc19r_attnlv[1]),
    .D(cyc18r_attnlv[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_0_s0  (
    .Q(cyc19r_attnlv[0]),
    .D(cyc18r_attnlv[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[0]_2_s10  (
    .DO(cyc17r_attnlv[5:2]),
    .DI(cyc2r_attnlv[5:2]),
    .WAD({\sr[0]_addr_tmp_20 ,\sr[0]_addr_tmp_18 ,\sr[0]_addr_tmp_22 ,hh_tt_start_attack_dly_1_34}),
    .RAD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 \sr[0]_2_s11  (
    .DO({DO[3:1],cyc17r_attnlv[6]}),
    .DI({GND,GND,GND,cyc2r_attnlv[6]}),
    .WAD({\sr[0]_addr_tmp_20 ,\sr[0]_addr_tmp_18 ,\sr[0]_addr_tmp_22 ,hh_tt_start_attack_dly_1_34}),
    .RAD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_8 */
module IKAOPLL_eg (
  clk,
  n86_4,
  n672_5,
  kon,
  n426_6,
  am,
  rst_n,
  eg_envcntr_test_data,
  cycle_00,
  m_nc_sel_z,
  cust_inst_sel_z,
  m_nc_sel,
  kon_3,
  kon_4,
  cycle_d4_zz,
  cycle_d3_zz,
  kon_z,
  inst_latch_oe,
  m_nc_sel_z_6,
  cycle_d4,
  mcyccntr_hi_1_9,
  kon_5,
  kon_6,
  block,
  \sr[0] ,
  \sr[0]_121 ,
  \sr[0]_122 ,
  sl,
  tl,
  test_0,
  test_3,
  fnum,
  fnum_123,
  amval,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  ksr_reg,
  \ksl_reg[1] ,
  \ksl_reg[0] ,
  \rr_reg[0] ,
  \ar_reg[0] ,
  \dr_reg[0] ,
  etyp_reg,
  q_1,
  \rr_reg[1] ,
  \ar_reg[1] ,
  \dr_reg[1] ,
  q_0,
  q_2,
  mcyccntr_hi,
  cyc18r_start_attack,
  hh_tt_start_attack_dly_1_6,
  op_attnlv_max,
  n1827_7,
  op_attnlv,
  hh_tt_start_attack_dly,
  cyc18r_phase_sr_out,
  cyc21c_mod_z_tap6,
  cyc21c_mod_zz_tap6
)
;
input clk;
input n86_4;
input n672_5;
input kon;
input n426_6;
input am;
input rst_n;
input eg_envcntr_test_data;
input cycle_00;
input m_nc_sel_z;
input cust_inst_sel_z;
input m_nc_sel;
input kon_3;
input kon_4;
input cycle_d4_zz;
input cycle_d3_zz;
input kon_z;
input inst_latch_oe;
input m_nc_sel_z_6;
input cycle_d4;
input mcyccntr_hi_1_9;
input kon_5;
input kon_6;
input [2:0] block;
input [18:0] \sr[0] ;
input [11:0] \sr[0]_121 ;
input [11:0] \sr[0]_122 ;
input [3:0] sl;
input [5:0] tl;
input test_0;
input test_3;
input [8:8] fnum;
input [7:5] fnum_123;
input [3:0] amval;
input mem_q_0;
input mem_q_1;
input mem_q_2;
input mem_q_3;
input mem_q_4;
input mem_q_5;
input mem_q_7;
input mem_q_15;
input mem_q_16;
input mem_q_17;
input mem_q_18;
input mem_q_19;
input mem_q_20;
input mem_q_21;
input mem_q_22;
input mem_q_23;
input mem_q_24;
input mem_q_25;
input mem_q_26;
input mem_q_27;
input mem_q_28;
input mem_q_29;
input mem_q_30;
input mem_q_31;
input mem_q_34;
input mem_q_35;
input mem_q_44;
input mem_q_45;
input mem_q_46;
input mem_q_47;
input [1:0] ksr_reg;
input [1:0] \ksl_reg[1] ;
input [1:0] \ksl_reg[0] ;
input [3:0] \rr_reg[0] ;
input [3:0] \ar_reg[0] ;
input [3:0] \dr_reg[0] ;
input [1:0] etyp_reg;
input [0:0] q_1;
input [3:0] \rr_reg[1] ;
input [3:0] \ar_reg[1] ;
input [3:0] \dr_reg[1] ;
input [0:0] q_0;
input [0:0] q_2;
input [0:0] mcyccntr_hi;
output cyc18r_start_attack;
output hh_tt_start_attack_dly_1_6;
output op_attnlv_max;
output n1827_7;
output [6:0] op_attnlv;
output [14:14] hh_tt_start_attack_dly;
output [18:0] cyc18r_phase_sr_out;
output [11:0] cyc21c_mod_z_tap6;
output [11:0] cyc21c_mod_zz_tap6;
wire n34_3;
wire n35_3;
wire n36_3;
wire n139_3;
wire n145_3;
wire n190_3;
wire n195_3;
wire n200_3;
wire n206_3;
wire n396_3;
wire n397_3;
wire cyc18c_attnlv_quite;
wire n350_11;
wire n354_5;
wire cyc1c_egparam_saturated_3_5;
wire n845_5;
wire n356_7;
wire n357_7;
wire cyc18c_ksval_shifted_0_9;
wire n350_13;
wire n817_5;
wire n816_5;
wire n815_5;
wire n814_5;
wire n353_12;
wire n352_12;
wire n351_10;
wire n12_9;
wire hh_tt_start_attack_dly_addr_tmp_14;
wire hh_tt_start_attack_dly_1_31;
wire hh_tt_start_attack_dly_1_33;
wire zb_sr_addr_tmp_17;
wire zb_sr_16_28;
wire hh_tt_start_attack_dly_addr_tmp_18;
wire n34_4;
wire n190_4;
wire n190_5;
wire n195_4;
wire n206_4;
wire cyc18c_start_attack_4;
wire cyc2c_next_envstat_1_5;
wire cyc2c_next_envstat_0_5;
wire n396_4;
wire n396_5;
wire cyc2c_attndelta_0_4;
wire cyc2c_attndelta_0_5;
wire cyc2c_attndelta_0_6;
wire cyc2c_attndelta_1_4;
wire cyc2c_attndelta_1_5;
wire cyc2c_attndelta_2_4;
wire cyc2c_attndelta_2_5;
wire cyc2c_attndelta_4_4;
wire cyc2c_attndelta_5_4;
wire cyc2c_attndelta_5_5;
wire cyc2c_attndelta_5_6;
wire cyc2c_attndelta_6_4;
wire cyc2c_attndelta_6_5;
wire cyc18c_attnlv_quite_8;
wire op_attnlv_max_3;
wire cyc18c_ksval_shifted_4_8;
wire cyc18c_ksval_shifted_4_9;
wire cyc18c_ksval_shifted_4_10;
wire cyc18c_ksval_shifted_3_10;
wire cyc18c_ksval_shifted_2_10;
wire cyc18c_ksval_shifted_2_11;
wire cyc18c_ksval_shifted_2_12;
wire n350_14;
wire n354_6;
wire cyc18c_ksval_base_4_84;
wire cyc18c_ksval_shifted_0_10;
wire cyc18c_ksval_shifted_0_11;
wire cyc18c_ksval_shifted_5_10;
wire n350_16;
wire n350_17;
wire n353_13;
wire n353_14;
wire n352_13;
wire n351_11;
wire n351_12;
wire cyc2c_curr_attnlv_0_7;
wire cyc2c_next_envstat_0_6;
wire cyc2c_attndelta_0_7;
wire cyc2c_attndelta_0_8;
wire cyc2c_attndelta_0_9;
wire cyc2c_attndelta_0_10;
wire cyc2c_attndelta_1_6;
wire cyc2c_attndelta_2_6;
wire cyc2c_attndelta_2_8;
wire cyc2c_attndelta_3_5;
wire cyc2c_attndelta_6_6;
wire cyc18c_ksval_shifted_4_11;
wire cyc18c_ksval_shifted_3_11;
wire cyc18c_ksval_shifted_2_13;
wire n354_7;
wire cyc18c_ksval_shifted_0_12;
wire cyc18c_ksval_shifted_0_13;
wire cyc18c_ksval_shifted_0_14;
wire n350_19;
wire n350_20;
wire n350_21;
wire n350_22;
wire n350_23;
wire n350_24;
wire n350_25;
wire n350_26;
wire n350_27;
wire n353_15;
wire n353_16;
wire n353_18;
wire n352_14;
wire n352_15;
wire n351_13;
wire n351_14;
wire n351_15;
wire cyc2c_curr_attnlv_0_8;
wire cyc2c_next_envstat_0_7;
wire cyc2c_attndelta_0_11;
wire n350_28;
wire n350_29;
wire n350_30;
wire n350_31;
wire n350_32;
wire n353_19;
wire n353_20;
wire n353_21;
wire n352_16;
wire n352_17;
wire n352_18;
wire n351_16;
wire n351_17;
wire n351_18;
wire n352_19;
wire n352_20;
wire n352_21;
wire hh_tt_start_attack_dly_addr_tmp_20;
wire det_one_10;
wire zb_sr_addr_tmp_21;
wire cyc18c_ksval_shifted_1_12;
wire n350_34;
wire n350_36;
wire n1830_6;
wire cyc2c_attndelta_3_7;
wire cyc2c_attndelta_5_9;
wire cyc2c_attndelta_2_10;
wire cyc2c_attndelta_6_12;
wire n353_23;
wire cyc18c_start_attack;
wire n13_12;
wire eg_prescaler_d0_z;
wire envcntr_adder_co_z;
wire rst_z;
wire det_one;
wire cyc18r_kon;
wire cyc19r_kon;
wire cyc18r_attnlv_quite;
wire cyc19r_attnlv_quite;
wire cyc19r_start_attack;
wire cyc1r_envdeltaweight_intensity;
wire cyc1r_egparam_zero;
wire hh_tt_start_attack_dly_1_10;
wire hh_tt_start_attack_dly_1_14;
wire hh_tt_start_attack_dly_1_18;
wire zb_sr_16_10;
wire zb_sr_16_14;
wire envcntr_sr_16_10;
wire envcntr_sr_16_14;
wire envcntr_sr_16_18;
wire cyc2c_egparam_final_0_2;
wire cyc2c_egparam_final_1_2;
wire cyc2c_egparam_final_2_2;
wire cyc1c_egparam_scaled_0_3;
wire cyc1c_egparam_scaled_1_3;
wire cyc1c_egparam_scaled_2_3;
wire cyc2c_next_attnlv_0_2;
wire cyc2c_next_attnlv_1_2;
wire cyc2c_next_attnlv_2_2;
wire cyc2c_next_attnlv_3_2;
wire cyc2c_next_attnlv_4_2;
wire cyc2c_next_attnlv_5_2;
wire cyc2c_next_attnlv_6_0_COUT;
wire cyc18c_ksval_adder_hi_0_3;
wire cyc18c_ksval_adder_hi_1_3;
wire n778_2;
wire n778_3;
wire n777_2;
wire n777_3;
wire n776_2;
wire n776_3;
wire n775_2;
wire n775_3;
wire n774_2;
wire n774_3;
wire n773_2;
wire n772_6;
wire cyc19c_ksval_am_0_3;
wire cyc19c_ksval_am_1_3;
wire cyc19c_ksval_am_2_3;
wire cyc19c_ksval_am_3_3;
wire cyc19c_ksval_am_4_3;
wire cyc19c_ksval_am_5_3;
wire cyc19c_attnlv_scaled_0_3;
wire cyc19c_attnlv_scaled_1_3;
wire cyc19c_attnlv_scaled_2_3;
wire cyc19c_attnlv_scaled_3_3;
wire cyc19c_attnlv_scaled_4_3;
wire cyc19c_attnlv_scaled_5_3;
wire n740_1_SUM;
wire n740_3;
wire n741_1_SUM;
wire n741_3;
wire n742_1_SUM;
wire n742_3;
wire n743_1_SUM;
wire n743_3;
wire hh_tt_start_attack_dly_1_34;
wire \sr[0]_2_25 ;
wire \sr[0]_2_27 ;
wire \sr[0]_2_29 ;
wire [1:0] cyc2c_next_envstat;
wire [6:0] cyc2c_attndelta;
wire [6:1] cyc18c_ksval_shifted;
wire [5:3] cyc18c_ksval_base;
wire [6:0] cyc19c_attnlv_saturated;
wire [6:0] cyc2c_curr_attnlv;
wire [17:0] envcntr_sr;
wire [1:0] envcntr;
wire [12:0] zb_sr;
wire [3:0] conseczerobitcntr;
wire [3:0] cyc0r_egparam_muxed;
wire [3:0] cyc0r_ksr_factor;
wire [1:1] cyc1r_eg_prescaler;
wire [3:0] cyc1r_egparam_saturated;
wire [3:0] cyc1r_attenrate;
wire [1:0] cyc1r_ksr_factor_lo;
wire [6:0] cyc2r_attnlv;
wire [7:0] cyc18r_ksval_tl;
wire [0:0] cyc18r_am;
wire [1:0] eg_prescaler;
wire [6:0] cyc18r_attnlv;
wire [1:0] cyc17r_envstat;
wire [3:0] cyc19r_sl;
wire [2:0] cyc2c_egparam_final;
wire [4:0] cyc1c_egparam_scaled;
wire [6:0] cyc2c_next_attnlv;
wire [3:0] cyc18c_ksval_adder_hi;
wire [7:0] cyc19c_ksval_am;
wire [7:0] cyc19c_attnlv_scaled;
wire [1:0] cyc19r_envstat;
wire [6:0] cyc19r_attnlv;
wire [6:2] cyc17r_attnlv;
wire [31:20] DO;
wire [3:1] DO_0;
wire [3:1] DO_1;
wire VCC;
wire GND;
  LUT3 n34_s0 (
    .F(n34_3),
    .I0(rst_n),
    .I1(envcntr_sr[0]),
    .I2(n34_4) 
);
defparam n34_s0.INIT=8'h80;
  LUT3 n35_s0 (
    .F(n35_3),
    .I0(envcntr_sr[0]),
    .I1(n34_4),
    .I2(rst_n) 
);
defparam n35_s0.INIT=8'h60;
  LUT3 n36_s0 (
    .F(n36_3),
    .I0(envcntr_sr[17]),
    .I1(eg_envcntr_test_data),
    .I2(test_3) 
);
defparam n36_s0.INIT=8'hCA;
  LUT2 n139_s0 (
    .F(n139_3),
    .I0(rst_z),
    .I1(cycle_00) 
);
defparam n139_s0.INIT=4'hE;
  LUT2 n145_s0 (
    .F(n145_3),
    .I0(envcntr_sr[17]),
    .I1(det_one) 
);
defparam n145_s0.INIT=4'h8;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(zb_sr[7]),
    .I1(zb_sr[8]),
    .I2(n190_4),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hEFFF;
  LUT4 n195_s0 (
    .F(n195_3),
    .I0(zb_sr[3]),
    .I1(zb_sr[4]),
    .I2(n190_4),
    .I3(n195_4) 
);
defparam n195_s0.INIT=16'hEFFF;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(zb_sr[1]),
    .I1(zb_sr[2]),
    .I2(n190_5),
    .I3(n195_4) 
);
defparam n200_s0.INIT=16'hEFFF;
  LUT4 n206_s0 (
    .F(n206_3),
    .I0(zb_sr[8]),
    .I1(zb_sr[10]),
    .I2(zb_sr[12]),
    .I3(n206_4) 
);
defparam n206_s0.INIT=16'hFEFF;
  LUT3 cyc2c_next_envstat_1_s1 (
    .F(cyc2c_next_envstat[1]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_next_envstat_1_5),
    .I2(rst_n) 
);
defparam cyc2c_next_envstat_1_s1.INIT=8'h1F;
  LUT4 cyc2c_next_envstat_0_s1 (
    .F(cyc2c_next_envstat[0]),
    .I0(cyc2c_next_envstat_0_5),
    .I1(cyc19r_kon),
    .I2(cyc19r_start_attack),
    .I3(rst_n) 
);
defparam cyc2c_next_envstat_0_s1.INIT=16'h07FF;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(n396_4),
    .I1(envcntr[0]),
    .I2(cyc0r_ksr_factor[1]),
    .I3(n396_5) 
);
defparam n396_s0.INIT=16'hB330;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_egparam_muxed[1]),
    .I2(cyc0r_egparam_muxed[2]),
    .I3(cyc0r_egparam_muxed[3]) 
);
defparam n397_s0.INIT=16'h0001;
  LUT3 cyc2c_attndelta_0_s0 (
    .F(cyc2c_attndelta[0]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_0_6) 
);
defparam cyc2c_attndelta_0_s0.INIT=8'hF1;
  LUT3 cyc2c_attndelta_1_s0 (
    .F(cyc2c_attndelta[1]),
    .I0(cyc2c_attndelta_0_5),
    .I1(cyc2c_attndelta_1_4),
    .I2(cyc2c_attndelta_1_5) 
);
defparam cyc2c_attndelta_1_s0.INIT=8'hF4;
  LUT4 cyc2c_attndelta_2_s0 (
    .F(cyc2c_attndelta[2]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_attndelta_2_4),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_2_s0.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_3_s0 (
    .F(cyc2c_attndelta[3]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_3_7),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_3_s0.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_4_s0 (
    .F(cyc2c_attndelta[4]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_4_4),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_4_s0.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_5_s0 (
    .F(cyc2c_attndelta[5]),
    .I0(cyc2c_attndelta_5_4),
    .I1(cyc2c_attndelta_5_5),
    .I2(cyc2c_attndelta_5_6),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_5_s0.INIT=16'hBF00;
  LUT2 cyc18c_attnlv_quite_s4 (
    .F(cyc18c_attnlv_quite),
    .I0(cyc17r_attnlv[2]),
    .I1(cyc18c_attnlv_quite_8) 
);
defparam cyc18c_attnlv_quite_s4.INIT=4'h8;
  LUT4 op_attnlv_max_s (
    .F(op_attnlv_max),
    .I0(cyc19r_attnlv[0]),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc19r_attnlv[2]),
    .I3(op_attnlv_max_3) 
);
defparam op_attnlv_max_s.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s3 (
    .F(cyc18c_ksval_shifted[4]),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_adder_hi[2]),
    .I2(cyc18c_ksval_shifted_4_9),
    .I3(cyc18c_ksval_shifted_4_10) 
);
defparam cyc18c_ksval_shifted_4_s3.INIT=16'h00D0;
  LUT4 cyc18c_ksval_shifted_3_s4 (
    .F(cyc18c_ksval_shifted[3]),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_10),
    .I3(cyc18c_ksval_shifted_3_10) 
);
defparam cyc18c_ksval_shifted_3_s4.INIT=16'h0D00;
  LUT4 cyc18c_ksval_shifted_2_s4 (
    .F(cyc18c_ksval_shifted[2]),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_shifted_2_10),
    .I2(cyc18c_ksval_shifted_2_11),
    .I3(cyc18c_ksval_shifted_2_12) 
);
defparam cyc18c_ksval_shifted_2_s4.INIT=16'h440F;
  LUT4 cyc18c_ksval_shifted_1_s4 (
    .F(cyc18c_ksval_shifted[1]),
    .I0(cyc18c_ksval_shifted_2_12),
    .I1(cyc18c_ksval_shifted_2_10),
    .I2(cyc18c_ksval_shifted_1_12),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_1_s4.INIT=16'h44F0;
  LUT2 n350_s6 (
    .F(n350_11),
    .I0(n86_4),
    .I1(n350_14) 
);
defparam n350_s6.INIT=4'h8;
  LUT2 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n86_4) 
);
defparam n354_s2.INIT=4'h8;
  LUT2 cyc1c_egparam_saturated_3_s2 (
    .F(cyc1c_egparam_saturated_3_5),
    .I0(cyc1c_egparam_scaled[4]),
    .I1(n86_4) 
);
defparam cyc1c_egparam_saturated_3_s2.INIT=4'h8;
  LUT2 n845_s2 (
    .F(n845_5),
    .I0(test_0),
    .I1(n86_4) 
);
defparam n845_s2.INIT=4'h8;
  LUT3 n356_s0 (
    .F(n356_7),
    .I0(block[0]),
    .I1(block[2]),
    .I2(n354_6) 
);
defparam n356_s0.INIT=8'hCA;
  LUT3 n357_s0 (
    .F(n357_7),
    .I0(block[1]),
    .I1(fnum[8]),
    .I2(n354_6) 
);
defparam n357_s0.INIT=8'hAC;
  LUT4 cyc18c_ksval_base_5_s61 (
    .F(cyc18c_ksval_base[5]),
    .I0(fnum_123[7]),
    .I1(fnum_123[6]),
    .I2(fnum_123[5]),
    .I3(fnum[8]) 
);
defparam cyc18c_ksval_base_5_s61.INIT=16'h7FFE;
  LUT3 cyc18c_ksval_base_4_s61 (
    .F(cyc18c_ksval_base[4]),
    .I0(fnum[8]),
    .I1(fnum_123[7]),
    .I2(cyc18c_ksval_base_4_84) 
);
defparam cyc18c_ksval_base_4_s61.INIT=8'h0E;
  LUT4 cyc18c_ksval_base_3_s64 (
    .F(cyc18c_ksval_base[3]),
    .I0(fnum_123[5]),
    .I1(fnum_123[7]),
    .I2(fnum_123[6]),
    .I3(fnum[8]) 
);
defparam cyc18c_ksval_base_3_s64.INIT=16'h7F30;
  LUT4 cyc18c_ksval_shifted_0_s4 (
    .F(cyc18c_ksval_shifted_0_9),
    .I0(cyc18c_ksval_shifted_0_10),
    .I1(cyc18c_ksval_shifted_0_11),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_2_12) 
);
defparam cyc18c_ksval_shifted_0_s4.INIT=16'h0AC0;
  LUT4 cyc18c_ksval_shifted_6_s5 (
    .F(cyc18c_ksval_shifted[6]),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_shifted_2_12),
    .I2(cyc18c_ksval_shifted_4_10),
    .I3(cyc18c_ksval_adder_hi[2]) 
);
defparam cyc18c_ksval_shifted_6_s5.INIT=16'h0100;
  LUT4 n350_s7 (
    .F(n350_13),
    .I0(n350_34),
    .I1(n350_16),
    .I2(n350_17),
    .I3(n350_36) 
);
defparam n350_s7.INIT=16'h000E;
  LUT2 n817_s1 (
    .F(n817_5),
    .I0(cyc18r_am[0]),
    .I1(amval[0]) 
);
defparam n817_s1.INIT=4'h8;
  LUT2 n816_s1 (
    .F(n816_5),
    .I0(cyc18r_am[0]),
    .I1(amval[1]) 
);
defparam n816_s1.INIT=4'h8;
  LUT2 n815_s1 (
    .F(n815_5),
    .I0(cyc18r_am[0]),
    .I1(amval[2]) 
);
defparam n815_s1.INIT=4'h8;
  LUT2 n814_s1 (
    .F(n814_5),
    .I0(cyc18r_am[0]),
    .I1(amval[3]) 
);
defparam n814_s1.INIT=4'h8;
  LUT4 n353_s6 (
    .F(n353_12),
    .I0(n353_13),
    .I1(n353_14),
    .I2(n350_14),
    .I3(n350_17) 
);
defparam n353_s6.INIT=16'hFF0E;
  LUT4 n352_s6 (
    .F(n352_12),
    .I0(n350_14),
    .I1(n350_36),
    .I2(n352_13),
    .I3(n350_17) 
);
defparam n352_s6.INIT=16'hFF10;
  LUT3 n351_s5 (
    .F(n351_10),
    .I0(n350_17),
    .I1(n351_11),
    .I2(n351_12) 
);
defparam n351_s5.INIT=8'hFE;
  LUT2 n12_s3 (
    .F(n12_9),
    .I0(eg_prescaler[0]),
    .I1(eg_prescaler[1]) 
);
defparam n12_s3.INIT=4'h6;
  LUT2 hh_tt_start_attack_dly_1_s16 (
    .F(hh_tt_start_attack_dly_addr_tmp_14),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10) 
);
defparam hh_tt_start_attack_dly_1_s16.INIT=4'h6;
  LUT3 hh_tt_start_attack_dly_1_s17 (
    .F(hh_tt_start_attack_dly_1_31),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14) 
);
defparam hh_tt_start_attack_dly_1_s17.INIT=8'h78;
  LUT4 hh_tt_start_attack_dly_1_s18 (
    .F(hh_tt_start_attack_dly_1_33),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14),
    .I3(hh_tt_start_attack_dly_1_18) 
);
defparam hh_tt_start_attack_dly_1_s18.INIT=16'h7F80;
  LUT2 zb_sr_16_s16 (
    .F(zb_sr_addr_tmp_17),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10) 
);
defparam zb_sr_16_s16.INIT=4'h6;
  LUT3 zb_sr_16_s17 (
    .F(zb_sr_16_28),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10),
    .I2(zb_sr_16_14) 
);
defparam zb_sr_16_s17.INIT=8'h78;
  LUT4 hh_tt_start_attack_dly_addr_tmp_s6 (
    .F(hh_tt_start_attack_dly_addr_tmp_18),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14),
    .I3(hh_tt_start_attack_dly_1_18) 
);
defparam hh_tt_start_attack_dly_addr_tmp_s6.INIT=16'hF807;
  LUT4 n34_s1 (
    .F(n34_4),
    .I0(cycle_00),
    .I1(envcntr_adder_co_z),
    .I2(eg_prescaler[1]),
    .I3(eg_prescaler[0]) 
);
defparam n34_s1.INIT=16'hE000;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(zb_sr[11]),
    .I1(zb_sr[12]) 
);
defparam n190_s1.INIT=4'h1;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(zb_sr[9]),
    .I1(zb_sr[10]) 
);
defparam n190_s2.INIT=4'h1;
  LUT2 n195_s1 (
    .F(n195_4),
    .I0(zb_sr[5]),
    .I1(zb_sr[6]) 
);
defparam n195_s1.INIT=4'h1;
  LUT4 n206_s1 (
    .F(n206_4),
    .I0(zb_sr[4]),
    .I1(zb_sr[6]),
    .I2(zb_sr[2]),
    .I3(zb_sr[0]) 
);
defparam n206_s1.INIT=16'h0001;
  LUT4 cyc18c_start_attack_s1 (
    .F(cyc18c_start_attack_4),
    .I0(cyc17r_envstat[0]),
    .I1(cyc17r_envstat[1]),
    .I2(cyc17r_attnlv[2]),
    .I3(cyc18c_attnlv_quite_8) 
);
defparam cyc18c_start_attack_s1.INIT=16'h8000;
  LUT4 cyc2c_next_envstat_1_s2 (
    .F(cyc2c_next_envstat_1_5),
    .I0(n743_3),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_kon) 
);
defparam cyc2c_next_envstat_1_s2.INIT=16'h0B00;
  LUT4 cyc2c_next_envstat_0_s2 (
    .F(cyc2c_next_envstat_0_5),
    .I0(cyc2c_next_envstat_0_6),
    .I1(n743_3),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_envstat[0]) 
);
defparam cyc2c_next_envstat_0_s2.INIT=16'h03F5;
  LUT2 n396_s1 (
    .F(n396_4),
    .I0(cyc0r_ksr_factor[2]),
    .I1(cyc0r_ksr_factor[3]) 
);
defparam n396_s1.INIT=4'h1;
  LUT2 n396_s2 (
    .F(n396_5),
    .I0(envcntr[1]),
    .I1(cyc0r_ksr_factor[0]) 
);
defparam n396_s2.INIT=4'h4;
  LUT4 cyc2c_attndelta_0_s1 (
    .F(cyc2c_attndelta_0_4),
    .I0(cyc2c_attndelta_0_7),
    .I1(eg_prescaler_d0_z),
    .I2(cyc2c_attndelta_0_8),
    .I3(cyc2c_attndelta_0_9) 
);
defparam cyc2c_attndelta_0_s1.INIT=16'h00BF;
  LUT3 cyc2c_attndelta_0_s2 (
    .F(cyc2c_attndelta_0_5),
    .I0(cyc2c_attndelta_2_5),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_attndelta_0_8) 
);
defparam cyc2c_attndelta_0_s2.INIT=8'h0D;
  LUT4 cyc2c_attndelta_0_s3 (
    .F(cyc2c_attndelta_0_6),
    .I0(cyc2c_attndelta_5_5),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_attndelta_0_10),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_0_s3.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_1_s1 (
    .F(cyc2c_attndelta_1_4),
    .I0(cyc1r_envdeltaweight_intensity),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_6_5) 
);
defparam cyc2c_attndelta_1_s1.INIT=16'hE000;
  LUT4 cyc2c_attndelta_1_s2 (
    .F(cyc2c_attndelta_1_5),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_0_9),
    .I2(cyc2c_attndelta_1_6),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_1_s2.INIT=16'h4F00;
  LUT3 cyc2c_attndelta_2_s1 (
    .F(cyc2c_attndelta_2_4),
    .I0(cyc2c_attndelta_5_5),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_2_6) 
);
defparam cyc2c_attndelta_2_s1.INIT=8'hE0;
  LUT3 cyc2c_attndelta_2_s2 (
    .F(cyc2c_attndelta_2_5),
    .I0(cyc2c_next_envstat_0_6),
    .I1(cyc2c_attndelta_2_10),
    .I2(cyc2c_attndelta_2_8) 
);
defparam cyc2c_attndelta_2_s2.INIT=8'h10;
  LUT4 cyc2c_attndelta_4_s1 (
    .F(cyc2c_attndelta_4_4),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_5_4),
    .I3(cyc2c_attndelta_5_5) 
);
defparam cyc2c_attndelta_4_s1.INIT=16'h0D00;
  LUT4 cyc2c_attndelta_5_s1 (
    .F(cyc2c_attndelta_5_4),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_envdeltaweight_intensity),
    .I3(cyc2c_attndelta_6_5) 
);
defparam cyc2c_attndelta_5_s1.INIT=16'h1400;
  LUT3 cyc2c_attndelta_5_s2 (
    .F(cyc2c_attndelta_5_5),
    .I0(cyc2c_attndelta_5_9),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_6_4) 
);
defparam cyc2c_attndelta_5_s2.INIT=8'h0D;
  LUT3 cyc2c_attndelta_5_s3 (
    .F(cyc2c_attndelta_5_6),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_0_9) 
);
defparam cyc2c_attndelta_5_s3.INIT=8'h0D;
  LUT4 cyc2c_attndelta_6_s1 (
    .F(cyc2c_attndelta_6_4),
    .I0(cyc2c_attndelta_6_5),
    .I1(cyc2c_attndelta_6_6),
    .I2(cyc2c_attndelta_6_12),
    .I3(cyc2c_egparam_final[2]) 
);
defparam cyc2c_attndelta_6_s1.INIT=16'h4000;
  LUT2 cyc2c_attndelta_6_s2 (
    .F(cyc2c_attndelta_6_5),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_6_s2.INIT=4'h8;
  LUT4 cyc18c_attnlv_quite_s5 (
    .F(cyc18c_attnlv_quite_8),
    .I0(cyc17r_attnlv[3]),
    .I1(cyc17r_attnlv[4]),
    .I2(cyc17r_attnlv[5]),
    .I3(cyc17r_attnlv[6]) 
);
defparam cyc18c_attnlv_quite_s5.INIT=16'h8000;
  LUT4 op_attnlv_max_s0 (
    .F(op_attnlv_max_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam op_attnlv_max_s0.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s4 (
    .F(cyc18c_ksval_shifted_4_8),
    .I0(m_nc_sel_z),
    .I1(mem_q_35),
    .I2(cyc18c_ksval_shifted_4_11),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s4.INIT=16'h0F77;
  LUT4 cyc18c_ksval_shifted_4_s5 (
    .F(cyc18c_ksval_shifted_4_9),
    .I0(cyc18c_ksval_adder_hi[0]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_2_12) 
);
defparam cyc18c_ksval_shifted_4_s5.INIT=16'h0CFA;
  LUT2 cyc18c_ksval_shifted_4_s6 (
    .F(cyc18c_ksval_shifted_4_10),
    .I0(cyc18c_ksval_adder_hi[3]),
    .I1(cyc18c_ksval_base_4_84) 
);
defparam cyc18c_ksval_shifted_4_s6.INIT=4'h1;
  LUT4 cyc18c_ksval_shifted_3_s5 (
    .F(cyc18c_ksval_shifted_3_10),
    .I0(cyc18c_ksval_shifted_3_11),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_2_12) 
);
defparam cyc18c_ksval_shifted_3_s5.INIT=16'h0CFA;
  LUT2 cyc18c_ksval_shifted_2_s5 (
    .F(cyc18c_ksval_shifted_2_10),
    .I0(cyc18c_ksval_adder_hi[3]),
    .I1(cyc18c_ksval_shifted_3_11) 
);
defparam cyc18c_ksval_shifted_2_s5.INIT=4'h8;
  LUT4 cyc18c_ksval_shifted_2_s6 (
    .F(cyc18c_ksval_shifted_2_11),
    .I0(cyc18c_ksval_shifted_4_10),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_0_11),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_2_s6.INIT=16'hBB0F;
  LUT4 cyc18c_ksval_shifted_2_s7 (
    .F(cyc18c_ksval_shifted_2_12),
    .I0(m_nc_sel_z),
    .I1(mem_q_34),
    .I2(cyc18c_ksval_shifted_2_13),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_2_s7.INIT=16'h0F77;
  LUT4 n350_s8 (
    .F(n350_14),
    .I0(cyc18c_attnlv_quite),
    .I1(cyc17r_envstat[1]),
    .I2(kon),
    .I3(cyc17r_envstat[0]) 
);
defparam n350_s8.INIT=16'h4000;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(mem_q_45),
    .I1(ksr_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n354_7) 
);
defparam n354_s3.INIT=16'h5F30;
  LUT4 cyc18c_ksval_base_4_s62 (
    .F(cyc18c_ksval_base_4_84),
    .I0(fnum_123[7]),
    .I1(fnum_123[6]),
    .I2(fnum_123[5]),
    .I3(fnum[8]) 
);
defparam cyc18c_ksval_base_4_s62.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_0_s5 (
    .F(cyc18c_ksval_shifted_0_10),
    .I0(fnum_123[7]),
    .I1(cyc18c_ksval_shifted_0_12),
    .I2(fnum_123[6]),
    .I3(cyc18c_ksval_shifted_0_13) 
);
defparam cyc18c_ksval_shifted_0_s5.INIT=16'hB200;
  LUT2 cyc18c_ksval_shifted_0_s6 (
    .F(cyc18c_ksval_shifted_0_11),
    .I0(cyc18c_ksval_shifted_0_14),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_0_s6.INIT=4'h4;
  LUT4 cyc18c_ksval_shifted_5_s5 (
    .F(cyc18c_ksval_shifted_5_10),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_2_12) 
);
defparam cyc18c_ksval_shifted_5_s5.INIT=16'h0A0C;
  LUT4 n350_s10 (
    .F(n350_16),
    .I0(n350_22),
    .I1(n350_23),
    .I2(n350_24),
    .I3(n350_25) 
);
defparam n350_s10.INIT=16'h5300;
  LUT4 n350_s11 (
    .F(n350_17),
    .I0(m_nc_sel),
    .I1(kon),
    .I2(n350_26),
    .I3(n350_27) 
);
defparam n350_s11.INIT=16'h1000;
  LUT4 n353_s7 (
    .F(n353_13),
    .I0(n353_15),
    .I1(n353_16),
    .I2(n350_24),
    .I3(n353_23) 
);
defparam n353_s7.INIT=16'h3500;
  LUT4 n353_s8 (
    .F(n353_14),
    .I0(n350_36),
    .I1(n353_18),
    .I2(n350_19),
    .I3(n350_20) 
);
defparam n353_s8.INIT=16'hF100;
  LUT3 n352_s7 (
    .F(n352_13),
    .I0(n352_14),
    .I1(n352_15),
    .I2(n350_25) 
);
defparam n352_s7.INIT=8'h3A;
  LUT4 n351_s6 (
    .F(n351_11),
    .I0(n350_36),
    .I1(n351_13),
    .I2(n350_19),
    .I3(n350_20) 
);
defparam n351_s6.INIT=16'hF100;
  LUT4 n351_s7 (
    .F(n351_12),
    .I0(n351_14),
    .I1(n351_15),
    .I2(n350_24),
    .I3(n353_23) 
);
defparam n351_s7.INIT=16'h3500;
  LUT2 cyc2c_curr_attnlv_0_s3 (
    .F(cyc2c_curr_attnlv_0_7),
    .I0(cyc2c_curr_attnlv_0_8),
    .I1(rst_n) 
);
defparam cyc2c_curr_attnlv_0_s3.INIT=4'h4;
  LUT4 cyc2c_next_envstat_0_s3 (
    .F(cyc2c_next_envstat_0_6),
    .I0(cyc19r_attnlv[0]),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc2c_next_envstat_0_7) 
);
defparam cyc2c_next_envstat_0_s3.INIT=16'h0100;
  LUT4 cyc2c_attndelta_0_s4 (
    .F(cyc2c_attndelta_0_7),
    .I0(cyc2c_attndelta_5_9),
    .I1(cyc2c_attndelta_6_4),
    .I2(cyc1r_eg_prescaler[1]),
    .I3(cyc2c_attndelta_5_4) 
);
defparam cyc2c_attndelta_0_s4.INIT=16'h001F;
  LUT3 cyc2c_attndelta_0_s5 (
    .F(cyc2c_attndelta_0_8),
    .I0(cyc19r_start_attack),
    .I1(cyc19r_attnlv_quite),
    .I2(cyc2c_attndelta_0_11) 
);
defparam cyc2c_attndelta_0_s5.INIT=8'h01;
  LUT4 cyc2c_attndelta_0_s6 (
    .F(cyc2c_attndelta_0_9),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_6_5) 
);
defparam cyc2c_attndelta_0_s6.INIT=16'h1800;
  LUT4 cyc2c_attndelta_0_s7 (
    .F(cyc2c_attndelta_0_10),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_5_4),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_0_s7.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_1_s3 (
    .F(cyc2c_attndelta_1_6),
    .I0(cyc2c_attndelta_5_5),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_5_4) 
);
defparam cyc2c_attndelta_1_s3.INIT=16'hE0EE;
  LUT4 cyc2c_attndelta_2_s3 (
    .F(cyc2c_attndelta_2_6),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_5_4),
    .I2(cyc19r_attnlv[3]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_2_s3.INIT=16'hB0BB;
  LUT3 cyc2c_attndelta_2_s5 (
    .F(cyc2c_attndelta_2_8),
    .I0(cyc19r_envstat[1]),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_kon) 
);
defparam cyc2c_attndelta_2_s5.INIT=8'h10;
  LUT4 cyc2c_attndelta_3_s2 (
    .F(cyc2c_attndelta_3_5),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_5_4),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_3_s2.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_6_s3 (
    .F(cyc2c_attndelta_6_6),
    .I0(cyc1r_ksr_factor_lo[0]),
    .I1(cyc1r_ksr_factor_lo[1]),
    .I2(cyc2c_egparam_final[0]),
    .I3(cyc2c_egparam_final[1]) 
);
defparam cyc2c_attndelta_6_s3.INIT=16'h0ACF;
  LUT3 cyc18c_ksval_shifted_4_s7 (
    .F(cyc18c_ksval_shifted_4_11),
    .I0(\ksl_reg[1] [1]),
    .I1(\ksl_reg[0] [1]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s7.INIT=8'hCA;
  LUT4 cyc18c_ksval_shifted_3_s6 (
    .F(cyc18c_ksval_shifted_3_11),
    .I0(fnum_123[5]),
    .I1(fnum[8]),
    .I2(fnum_123[6]),
    .I3(fnum_123[7]) 
);
defparam cyc18c_ksval_shifted_3_s6.INIT=16'h7CA0;
  LUT3 cyc18c_ksval_shifted_2_s8 (
    .F(cyc18c_ksval_shifted_2_13),
    .I0(\ksl_reg[1] [0]),
    .I1(\ksl_reg[0] [0]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_2_s8.INIT=8'hCA;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(mem_q_44),
    .I1(ksr_reg[1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n354_s4.INIT=16'h03F5;
  LUT2 cyc18c_ksval_shifted_0_s7 (
    .F(cyc18c_ksval_shifted_0_12),
    .I0(fnum_123[5]),
    .I1(fnum[8]) 
);
defparam cyc18c_ksval_shifted_0_s7.INIT=4'h1;
  LUT3 cyc18c_ksval_shifted_0_s8 (
    .F(cyc18c_ksval_shifted_0_13),
    .I0(fnum[8]),
    .I1(fnum_123[5]),
    .I2(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_0_s8.INIT=8'h70;
  LUT4 cyc18c_ksval_shifted_0_s9 (
    .F(cyc18c_ksval_shifted_0_14),
    .I0(fnum_123[7]),
    .I1(fnum_123[6]),
    .I2(fnum_123[5]),
    .I3(fnum[8]) 
);
defparam cyc18c_ksval_shifted_0_s9.INIT=16'hC35F;
  LUT2 n350_s13 (
    .F(n350_19),
    .I0(n350_24),
    .I1(n350_27) 
);
defparam n350_s13.INIT=4'h1;
  LUT3 n350_s14 (
    .F(n350_20),
    .I0(n350_26),
    .I1(cyc17r_envstat[0]),
    .I2(n350_25) 
);
defparam n350_s14.INIT=8'h0E;
  LUT4 n350_s15 (
    .F(n350_21),
    .I0(mem_q_7),
    .I1(\rr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_28) 
);
defparam n350_s15.INIT=16'h5F30;
  LUT4 n350_s16 (
    .F(n350_22),
    .I0(mem_q_31),
    .I1(\ar_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_29) 
);
defparam n350_s16.INIT=16'h5F30;
  LUT4 n350_s17 (
    .F(n350_23),
    .I0(mem_q_23),
    .I1(\dr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_30) 
);
defparam n350_s17.INIT=16'h5F30;
  LUT4 n350_s18 (
    .F(n350_24),
    .I0(kon_3),
    .I1(kon_4),
    .I2(cyc17r_envstat[0]),
    .I3(cyc18c_start_attack_4) 
);
defparam n350_s18.INIT=16'h770F;
  LUT4 n350_s19 (
    .F(n350_25),
    .I0(kon_3),
    .I1(kon_4),
    .I2(cyc17r_envstat[1]),
    .I3(cyc18c_start_attack_4) 
);
defparam n350_s19.INIT=16'h770F;
  LUT4 n350_s20 (
    .F(n350_26),
    .I0(mem_q_47),
    .I1(etyp_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n350_31) 
);
defparam n350_s20.INIT=16'h5F30;
  LUT4 n350_s21 (
    .F(n350_27),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(n350_32),
    .I3(cycle_d3_zz) 
);
defparam n350_s21.INIT=16'hBB0F;
  LUT4 n353_s9 (
    .F(n353_15),
    .I0(mem_q_20),
    .I1(\dr_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n353_19) 
);
defparam n353_s9.INIT=16'h305F;
  LUT4 n353_s10 (
    .F(n353_16),
    .I0(mem_q_28),
    .I1(\ar_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n353_20) 
);
defparam n353_s10.INIT=16'h305F;
  LUT4 n353_s12 (
    .F(n353_18),
    .I0(mem_q_4),
    .I1(\rr_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n353_21) 
);
defparam n353_s12.INIT=16'h305F;
  LUT4 n352_s8 (
    .F(n352_14),
    .I0(n350_27),
    .I1(n350_26),
    .I2(n350_24),
    .I3(n352_16) 
);
defparam n352_s8.INIT=16'h00CA;
  LUT3 n352_s9 (
    .F(n352_15),
    .I0(n352_17),
    .I1(n352_18),
    .I2(n350_24) 
);
defparam n352_s9.INIT=8'hCA;
  LUT4 n351_s8 (
    .F(n351_13),
    .I0(\rr_reg[0] [2]),
    .I1(mem_q_15),
    .I2(m_nc_sel_z),
    .I3(n351_16) 
);
defparam n351_s8.INIT=16'h5F30;
  LUT4 n351_s9 (
    .F(n351_14),
    .I0(\dr_reg[0] [2]),
    .I1(mem_q_22),
    .I2(m_nc_sel_z),
    .I3(n351_17) 
);
defparam n351_s9.INIT=16'h5F30;
  LUT4 n351_s10 (
    .F(n351_15),
    .I0(\ar_reg[0] [2]),
    .I1(mem_q_30),
    .I2(m_nc_sel_z),
    .I3(n351_18) 
);
defparam n351_s10.INIT=16'h5F30;
  LUT4 cyc2c_curr_attnlv_0_s4 (
    .F(cyc2c_curr_attnlv_0_8),
    .I0(cyc19r_envstat[0]),
    .I1(cyc19r_envstat[1]),
    .I2(cyc19r_start_attack),
    .I3(cyc19r_attnlv_quite) 
);
defparam cyc2c_curr_attnlv_0_s4.INIT=16'h0E00;
  LUT4 cyc2c_next_envstat_0_s4 (
    .F(cyc2c_next_envstat_0_7),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam cyc2c_next_envstat_0_s4.INIT=16'h0001;
  LUT3 cyc2c_attndelta_0_s8 (
    .F(cyc2c_attndelta_0_11),
    .I0(n743_3),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_envstat[1]) 
);
defparam cyc2c_attndelta_0_s8.INIT=8'h07;
  LUT4 n350_s22 (
    .F(n350_28),
    .I0(mem_q_3),
    .I1(\rr_reg[1] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s22.INIT=16'h03F5;
  LUT4 n350_s23 (
    .F(n350_29),
    .I0(mem_q_27),
    .I1(\ar_reg[1] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s23.INIT=16'h03F5;
  LUT4 n350_s24 (
    .F(n350_30),
    .I0(mem_q_19),
    .I1(\dr_reg[1] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s24.INIT=16'h03F5;
  LUT4 n350_s25 (
    .F(n350_31),
    .I0(mem_q_46),
    .I1(etyp_reg[1]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s25.INIT=16'h03F5;
  LUT3 n350_s26 (
    .F(n350_32),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam n350_s26.INIT=8'hCA;
  LUT4 n353_s13 (
    .F(n353_19),
    .I0(\dr_reg[1] [0]),
    .I1(mem_q_16),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s13.INIT=16'hFA0C;
  LUT4 n353_s14 (
    .F(n353_20),
    .I0(\ar_reg[1] [0]),
    .I1(mem_q_24),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s14.INIT=16'hFA0C;
  LUT4 n353_s15 (
    .F(n353_21),
    .I0(\rr_reg[1] [0]),
    .I1(mem_q_0),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s15.INIT=16'hFA0C;
  LUT4 n352_s10 (
    .F(n352_16),
    .I0(\rr_reg[0] [1]),
    .I1(mem_q_5),
    .I2(m_nc_sel_z),
    .I3(n352_19) 
);
defparam n352_s10.INIT=16'h5F30;
  LUT4 n352_s11 (
    .F(n352_17),
    .I0(\dr_reg[0] [1]),
    .I1(mem_q_21),
    .I2(m_nc_sel_z),
    .I3(n352_20) 
);
defparam n352_s11.INIT=16'h5F30;
  LUT4 n352_s12 (
    .F(n352_18),
    .I0(\ar_reg[0] [1]),
    .I1(mem_q_29),
    .I2(m_nc_sel_z),
    .I3(n352_21) 
);
defparam n352_s12.INIT=16'h5F30;
  LUT4 n351_s11 (
    .F(n351_16),
    .I0(\rr_reg[1] [2]),
    .I1(mem_q_2),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s11.INIT=16'hF503;
  LUT4 n351_s12 (
    .F(n351_17),
    .I0(\dr_reg[1] [2]),
    .I1(mem_q_18),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s12.INIT=16'hF503;
  LUT4 n351_s13 (
    .F(n351_18),
    .I0(\ar_reg[1] [2]),
    .I1(mem_q_26),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s13.INIT=16'hF503;
  LUT4 n352_s13 (
    .F(n352_19),
    .I0(\rr_reg[1] [1]),
    .I1(mem_q_1),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s13.INIT=16'hF503;
  LUT4 n352_s14 (
    .F(n352_20),
    .I0(\dr_reg[1] [1]),
    .I1(mem_q_17),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s14.INIT=16'hF503;
  LUT4 n352_s15 (
    .F(n352_21),
    .I0(\ar_reg[1] [1]),
    .I1(mem_q_25),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s15.INIT=16'hF503;
  LUT3 hh_tt_start_attack_dly_addr_tmp_s7 (
    .F(hh_tt_start_attack_dly_addr_tmp_20),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14) 
);
defparam hh_tt_start_attack_dly_addr_tmp_s7.INIT=8'h87;
  LUT4 det_one_s5 (
    .F(det_one_10),
    .I0(rst_z),
    .I1(cycle_00),
    .I2(envcntr_sr[17]),
    .I3(n86_4) 
);
defparam det_one_s5.INIT=16'hFE00;
  LUT3 zb_sr_addr_tmp_s11 (
    .F(zb_sr_addr_tmp_21),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10),
    .I2(zb_sr_16_14) 
);
defparam zb_sr_addr_tmp_s11.INIT=8'h87;
  LUT4 cyc18c_ksval_shifted_1_s6 (
    .F(cyc18c_ksval_shifted_1_12),
    .I0(cyc18c_ksval_shifted_0_10),
    .I1(cyc18c_ksval_shifted_0_14),
    .I2(cyc18c_ksval_adder_hi[3]),
    .I3(cyc18c_ksval_shifted_2_12) 
);
defparam cyc18c_ksval_shifted_1_s6.INIT=16'h30AA;
  LUT4 n350_s27 (
    .F(n350_34),
    .I0(n350_24),
    .I1(n350_27),
    .I2(n350_20),
    .I3(n350_21) 
);
defparam n350_s27.INIT=16'h00E0;
  LUT3 n350_s28 (
    .F(n350_36),
    .I0(kon_z),
    .I1(inst_latch_oe),
    .I2(m_nc_sel_z) 
);
defparam n350_s28.INIT=8'h10;
  LUT3 cyc18c_ksval_shifted_5_s6 (
    .F(cyc18c_ksval_shifted[5]),
    .I0(cyc18c_ksval_adder_hi[3]),
    .I1(cyc18c_ksval_base_4_84),
    .I2(cyc18c_ksval_shifted_5_10) 
);
defparam cyc18c_ksval_shifted_5_s6.INIT=8'hE0;
  LUT3 n1830_s2 (
    .F(n1830_6),
    .I0(eg_prescaler_d0_z),
    .I1(cycle_00),
    .I2(m_nc_sel_z_6) 
);
defparam n1830_s2.INIT=8'h80;
  LUT4 cyc2c_attndelta_3_s3 (
    .F(cyc2c_attndelta_3_7),
    .I0(cyc2c_attndelta_5_9),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_6_4),
    .I3(cyc2c_attndelta_3_5) 
);
defparam cyc2c_attndelta_3_s3.INIT=16'h0D00;
  LUT4 cyc19c_attnlv_saturated_6_s2 (
    .F(cyc19c_attnlv_saturated[6]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[6]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_6_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_5_s2 (
    .F(cyc19c_attnlv_saturated[5]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[5]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_5_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_4_s2 (
    .F(cyc19c_attnlv_saturated[4]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[4]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_4_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_3_s2 (
    .F(cyc19c_attnlv_saturated[3]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[3]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_3_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_2_s2 (
    .F(cyc19c_attnlv_saturated[2]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[2]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_2_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_1_s2 (
    .F(cyc19c_attnlv_saturated[1]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[1]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_1_s2.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_0_s3 (
    .F(cyc19c_attnlv_saturated[0]),
    .I0(cyc19c_attnlv_scaled[7]),
    .I1(cyc19c_attnlv_scaled[0]),
    .I2(cyc18r_ksval_tl[7]),
    .I3(cyc19c_ksval_am[7]) 
);
defparam cyc19c_attnlv_saturated_0_s3.INIT=16'hFFFE;
  LUT4 cyc2c_attndelta_5_s5 (
    .F(cyc2c_attndelta_5_9),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_egparam_saturated[1]),
    .I2(cyc1r_egparam_saturated[2]),
    .I3(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_5_s5.INIT=16'h1000;
  LUT4 cyc2c_attndelta_2_s6 (
    .F(cyc2c_attndelta_2_10),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_egparam_saturated[1]),
    .I2(cyc1r_egparam_saturated[2]),
    .I3(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_2_s6.INIT=16'h8000;
  LUT4 cyc2c_attndelta_6_s5 (
    .F(cyc2c_attndelta[6]),
    .I0(cyc2c_attndelta_6_4),
    .I1(cyc1r_egparam_saturated[2]),
    .I2(cyc1r_egparam_saturated[3]),
    .I3(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_6_s5.INIT=16'hEA00;
  LUT4 cyc2c_curr_attnlv_6_s2 (
    .F(cyc2c_curr_attnlv[6]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_10),
    .I2(cyc19r_attnlv[6]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_6_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_5_s2 (
    .F(cyc2c_curr_attnlv[5]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_10),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_5_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_4_s2 (
    .F(cyc2c_curr_attnlv[4]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_10),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_4_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_3_s2 (
    .F(cyc2c_curr_attnlv[3]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_10),
    .I2(cyc19r_attnlv[3]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_3_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_2_s2 (
    .F(cyc2c_curr_attnlv[2]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_10),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_2_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_1_s2 (
    .F(cyc2c_curr_attnlv[1]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_10),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_1_s2.INIT=16'h70FF;
  LUT4 cyc2c_curr_attnlv_0_s5 (
    .F(cyc2c_curr_attnlv[0]),
    .I0(cyc19r_start_attack),
    .I1(cyc2c_attndelta_2_10),
    .I2(cyc19r_attnlv[0]),
    .I3(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_0_s5.INIT=16'h70FF;
  LUT3 n1827_s2 (
    .F(n1827_7),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_9) 
);
defparam n1827_s2.INIT=8'h40;
  LUT4 cyc2c_attndelta_6_s6 (
    .F(cyc2c_attndelta_6_12),
    .I0(cyc1r_egparam_saturated[3]),
    .I1(cyc1r_attenrate[3]),
    .I2(cyc2c_egparam_final_2_2),
    .I3(cyc1r_egparam_zero) 
);
defparam cyc2c_attndelta_6_s6.INIT=16'h0096;
  LUT4 n353_s16 (
    .F(n353_23),
    .I0(kon_z),
    .I1(inst_latch_oe),
    .I2(m_nc_sel_z),
    .I3(n350_25) 
);
defparam n353_s16.INIT=16'hEF00;
  LUT4 cyc18c_start_attack_s2 (
    .F(cyc18c_start_attack),
    .I0(kon_5),
    .I1(kon_6),
    .I2(kon_4),
    .I3(cyc18c_start_attack_4) 
);
defparam cyc18c_start_attack_s2.INIT=16'hBF00;
  LUT4 n13_s5 (
    .F(n13_12),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_9),
    .I3(eg_prescaler[0]) 
);
defparam n13_s5.INIT=16'hBF40;
  DFFE eg_prescaler_d0_z_s0 (
    .Q(eg_prescaler_d0_z),
    .D(eg_prescaler[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_adder_co_z_s0 (
    .Q(envcntr_adder_co_z),
    .D(n34_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_17_s0 (
    .Q(envcntr_sr[17]),
    .D(n35_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_0_s0 (
    .Q(envcntr_sr[0]),
    .D(envcntr_sr[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_1_s0 (
    .Q(envcntr[1]),
    .D(envcntr_sr[1]),
    .CLK(clk),
    .CE(n1830_6) 
);
  DFFE envcntr_0_s0 (
    .Q(envcntr[0]),
    .D(envcntr_sr[0]),
    .CLK(clk),
    .CE(n1830_6) 
);
  DFFE rst_z_s0 (
    .Q(rst_z),
    .D(n672_5),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE det_one_s0 (
    .Q(det_one),
    .D(n139_3),
    .CLK(clk),
    .CE(det_one_10) 
);
  DFFE zb_sr_11_s0 (
    .Q(zb_sr[11]),
    .D(zb_sr[12]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_10_s0 (
    .Q(zb_sr[10]),
    .D(zb_sr[11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_9_s0 (
    .Q(zb_sr[9]),
    .D(zb_sr[10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_8_s0 (
    .Q(zb_sr[8]),
    .D(zb_sr[9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_7_s0 (
    .Q(zb_sr[7]),
    .D(zb_sr[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_6_s0 (
    .Q(zb_sr[6]),
    .D(zb_sr[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_5_s0 (
    .Q(zb_sr[5]),
    .D(zb_sr[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_4_s0 (
    .Q(zb_sr[4]),
    .D(zb_sr[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_3_s0 (
    .Q(zb_sr[3]),
    .D(zb_sr[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_2_s0 (
    .Q(zb_sr[2]),
    .D(zb_sr[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_1_s0 (
    .Q(zb_sr[1]),
    .D(zb_sr[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_0_s0 (
    .Q(zb_sr[0]),
    .D(zb_sr[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE conseczerobitcntr_3_s0 (
    .Q(conseczerobitcntr[3]),
    .D(n190_3),
    .CLK(clk),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_2_s0 (
    .Q(conseczerobitcntr[2]),
    .D(n195_3),
    .CLK(clk),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_1_s0 (
    .Q(conseczerobitcntr[1]),
    .D(n200_3),
    .CLK(clk),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_0_s0 (
    .Q(conseczerobitcntr[0]),
    .D(n206_3),
    .CLK(clk),
    .CE(n1830_6) 
);
  DFFE cyc18r_kon_s0 (
    .Q(cyc18r_kon),
    .D(kon),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_kon_s0 (
    .Q(cyc19r_kon),
    .D(cyc18r_kon),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_attnlv_quite_s0 (
    .Q(cyc18r_attnlv_quite),
    .D(cyc18c_attnlv_quite),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_attnlv_quite_s0 (
    .Q(cyc19r_attnlv_quite),
    .D(cyc18r_attnlv_quite),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_start_attack_s0 (
    .Q(cyc18r_start_attack),
    .D(cyc18c_start_attack),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_start_attack_s0 (
    .Q(cyc19r_start_attack),
    .D(cyc18r_start_attack),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFSE cyc0r_egparam_muxed_3_s0 (
    .Q(cyc0r_egparam_muxed[3]),
    .D(n350_13),
    .CLK(clk),
    .CE(n86_4),
    .SET(n350_11) 
);
  DFFSE cyc0r_egparam_muxed_2_s0 (
    .Q(cyc0r_egparam_muxed[2]),
    .D(n351_10),
    .CLK(clk),
    .CE(n86_4),
    .SET(n350_11) 
);
  DFFE cyc0r_egparam_muxed_1_s0 (
    .Q(cyc0r_egparam_muxed[1]),
    .D(n352_12),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_egparam_muxed_0_s0 (
    .Q(cyc0r_egparam_muxed[0]),
    .D(n353_12),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_3_s0 (
    .Q(cyc0r_ksr_factor[3]),
    .D(block[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n354_5) 
);
  DFFRE cyc0r_ksr_factor_2_s0 (
    .Q(cyc0r_ksr_factor[2]),
    .D(block[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n354_5) 
);
  DFFE cyc0r_ksr_factor_1_s0 (
    .Q(cyc0r_ksr_factor[1]),
    .D(n356_7),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0r_ksr_factor_0_s0 (
    .Q(cyc0r_ksr_factor[0]),
    .D(n357_7),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_eg_prescaler_1_s0 (
    .Q(cyc1r_eg_prescaler[1]),
    .D(eg_prescaler[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_3_s0 (
    .Q(cyc1r_egparam_saturated[3]),
    .D(cyc1c_egparam_scaled[3]),
    .CLK(clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_2_s0 (
    .Q(cyc1r_egparam_saturated[2]),
    .D(cyc1c_egparam_scaled[2]),
    .CLK(clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_1_s0 (
    .Q(cyc1r_egparam_saturated[1]),
    .D(cyc1c_egparam_scaled[1]),
    .CLK(clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_0_s0 (
    .Q(cyc1r_egparam_saturated[0]),
    .D(cyc1c_egparam_scaled[0]),
    .CLK(clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFE cyc1r_attenrate_3_s0 (
    .Q(cyc1r_attenrate[3]),
    .D(conseczerobitcntr[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_2_s0 (
    .Q(cyc1r_attenrate[2]),
    .D(conseczerobitcntr[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_1_s0 (
    .Q(cyc1r_attenrate[1]),
    .D(conseczerobitcntr[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_0_s0 (
    .Q(cyc1r_attenrate[0]),
    .D(conseczerobitcntr[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_envdeltaweight_intensity_s0 (
    .Q(cyc1r_envdeltaweight_intensity),
    .D(n396_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_ksr_factor_lo_1_s0 (
    .Q(cyc1r_ksr_factor_lo[1]),
    .D(cyc0r_ksr_factor[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_ksr_factor_lo_0_s0 (
    .Q(cyc1r_ksr_factor_lo[0]),
    .D(cyc0r_ksr_factor[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc1r_egparam_zero_s0 (
    .Q(cyc1r_egparam_zero),
    .D(n397_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_6_s0 (
    .Q(cyc2r_attnlv[6]),
    .D(cyc2c_next_attnlv[6]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_5_s0 (
    .Q(cyc2r_attnlv[5]),
    .D(cyc2c_next_attnlv[5]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_4_s0 (
    .Q(cyc2r_attnlv[4]),
    .D(cyc2c_next_attnlv[4]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_3_s0 (
    .Q(cyc2r_attnlv[3]),
    .D(cyc2c_next_attnlv[3]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_2_s0 (
    .Q(cyc2r_attnlv[2]),
    .D(cyc2c_next_attnlv[2]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_1_s0 (
    .Q(cyc2r_attnlv[1]),
    .D(cyc2c_next_attnlv[1]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_0_s0 (
    .Q(cyc2r_attnlv[0]),
    .D(cyc2c_next_attnlv[0]),
    .CLK(clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFE cyc18r_ksval_tl_7_s0 (
    .Q(cyc18r_ksval_tl[7]),
    .D(n772_6),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_6_s0 (
    .Q(cyc18r_ksval_tl[6]),
    .D(n773_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_5_s0 (
    .Q(cyc18r_ksval_tl[5]),
    .D(n774_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_4_s0 (
    .Q(cyc18r_ksval_tl[4]),
    .D(n775_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_3_s0 (
    .Q(cyc18r_ksval_tl[3]),
    .D(n776_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_2_s0 (
    .Q(cyc18r_ksval_tl[2]),
    .D(n777_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_1_s0 (
    .Q(cyc18r_ksval_tl[1]),
    .D(n778_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_0_s0 (
    .Q(cyc18r_ksval_tl[0]),
    .D(cyc18c_ksval_shifted_0_9),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_am_0_s0 (
    .Q(cyc18r_am[0]),
    .D(am),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_6_s0 (
    .Q(op_attnlv[6]),
    .D(cyc19c_attnlv_saturated[6]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_5_s0 (
    .Q(op_attnlv[5]),
    .D(cyc19c_attnlv_saturated[5]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_4_s0 (
    .Q(op_attnlv[4]),
    .D(cyc19c_attnlv_saturated[4]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_3_s0 (
    .Q(op_attnlv[3]),
    .D(cyc19c_attnlv_saturated[3]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_2_s0 (
    .Q(op_attnlv[2]),
    .D(cyc19c_attnlv_saturated[2]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_1_s0 (
    .Q(op_attnlv[1]),
    .D(cyc19c_attnlv_saturated[1]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_0_s0 (
    .Q(op_attnlv[0]),
    .D(cyc19c_attnlv_saturated[0]),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE eg_prescaler_1_s0 (
    .Q(eg_prescaler[1]),
    .D(n12_9),
    .CLK(clk),
    .CE(n1827_7),
    .RESET(n672_5) 
);
  DFFE hh_tt_start_attack_dly_1_s3 (
    .Q(hh_tt_start_attack_dly_1_6),
    .D(hh_tt_start_attack_dly_1_34),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s5 (
    .Q(hh_tt_start_attack_dly_1_10),
    .D(hh_tt_start_attack_dly_addr_tmp_14),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s7 (
    .Q(hh_tt_start_attack_dly_1_14),
    .D(hh_tt_start_attack_dly_1_31),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s9 (
    .Q(hh_tt_start_attack_dly_1_18),
    .D(hh_tt_start_attack_dly_1_33),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_16_s5 (
    .Q(zb_sr_16_10),
    .D(zb_sr_addr_tmp_17),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE zb_sr_16_s7 (
    .Q(zb_sr_16_14),
    .D(zb_sr_16_28),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s5 (
    .Q(envcntr_sr_16_10),
    .D(\sr[0]_2_25 ),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s7 (
    .Q(envcntr_sr_16_14),
    .D(\sr[0]_2_27 ),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s9 (
    .Q(envcntr_sr_16_18),
    .D(\sr[0]_2_29 ),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFR eg_prescaler_0_s1 (
    .Q(eg_prescaler[0]),
    .D(n13_12),
    .CLK(clk),
    .RESET(n672_5) 
);
defparam eg_prescaler_0_s1.INIT=1'b0;
  SDPB hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s (
    .DO({DO[31:20],cyc18r_phase_sr_out[18:0],hh_tt_start_attack_dly[14]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\sr[0] [18:0],cyc19r_start_attack}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,hh_tt_start_attack_dly_addr_tmp_18,hh_tt_start_attack_dly_addr_tmp_20,hh_tt_start_attack_dly_addr_tmp_14,hh_tt_start_attack_dly_1_34,GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,hh_tt_start_attack_dly_1_18,hh_tt_start_attack_dly_1_14,hh_tt_start_attack_dly_1_10,hh_tt_start_attack_dly_1_6,GND,GND,GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(n86_4),
    .CEB(n86_4),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BIT_WIDTH_0=32;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BIT_WIDTH_1=32;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.READ_MODE=1'b0;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.RESET_MODE="SYNC";
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BLK_SEL_0=3'b000;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BLK_SEL_1=3'b000;
  RAM16SDP4 zb_sr_16_s8 (
    .DO({cyc21c_mod_z_tap6[2:0],zb_sr[12]}),
    .DI({\sr[0]_121 [2:0],n145_3}),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s9 (
    .DO(cyc21c_mod_z_tap6[6:3]),
    .DI(\sr[0]_121 [6:3]),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s10 (
    .DO(cyc21c_mod_z_tap6[10:7]),
    .DI(\sr[0]_121 [10:7]),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s11 (
    .DO({cyc21c_mod_zz_tap6[2:0],cyc21c_mod_z_tap6[11]}),
    .DI({\sr[0]_122 [2:0],\sr[0]_121 [11]}),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s12 (
    .DO(cyc21c_mod_zz_tap6[6:3]),
    .DI(\sr[0]_122 [6:3]),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s13 (
    .DO(cyc21c_mod_zz_tap6[10:7]),
    .DI(\sr[0]_122 [10:7]),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16SDP4 zb_sr_16_s14 (
    .DO({DO_0[3:1],cyc21c_mod_zz_tap6[11]}),
    .DI({GND,GND,GND,\sr[0]_122 [11]}),
    .WAD({GND,zb_sr_addr_tmp_21,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_34}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 envcntr_sr_16_s11 (
    .DO({cyc18r_attnlv[0],cyc17r_envstat[1:0],envcntr_sr[1]}),
    .DI({cyc2r_attnlv[0],cyc2c_next_envstat[1:0],n36_3}),
    .AD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 envcntr_sr_16_s13 (
    .DO({DO_1[3:1],cyc18r_attnlv[1]}),
    .DI({GND,GND,GND,cyc2r_attnlv[1]}),
    .AD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 cyc18r_sl_0_s5 (
    .DO(cyc19r_sl[3:0]),
    .DI(sl[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  ALU cyc2c_egparam_final_0_s (
    .SUM(cyc2c_egparam_final[0]),
    .COUT(cyc2c_egparam_final_0_2),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_attenrate[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_egparam_final_0_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_1_s (
    .SUM(cyc2c_egparam_final[1]),
    .COUT(cyc2c_egparam_final_1_2),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_attenrate[1]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_0_2) 
);
defparam cyc2c_egparam_final_1_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_2_s (
    .SUM(cyc2c_egparam_final[2]),
    .COUT(cyc2c_egparam_final_2_2),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_attenrate[2]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_1_2) 
);
defparam cyc2c_egparam_final_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_0_s (
    .SUM(cyc1c_egparam_scaled[0]),
    .COUT(cyc1c_egparam_scaled_0_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_ksr_factor[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc1c_egparam_scaled_0_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_1_s (
    .SUM(cyc1c_egparam_scaled[1]),
    .COUT(cyc1c_egparam_scaled_1_3),
    .I0(cyc0r_egparam_muxed[1]),
    .I1(cyc0r_ksr_factor[3]),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_0_3) 
);
defparam cyc1c_egparam_scaled_1_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_2_s (
    .SUM(cyc1c_egparam_scaled[2]),
    .COUT(cyc1c_egparam_scaled_2_3),
    .I0(cyc0r_egparam_muxed[2]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_1_3) 
);
defparam cyc1c_egparam_scaled_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_3_s (
    .SUM(cyc1c_egparam_scaled[3]),
    .COUT(cyc1c_egparam_scaled[4]),
    .I0(cyc0r_egparam_muxed[3]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_2_3) 
);
defparam cyc1c_egparam_scaled_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_0_s (
    .SUM(cyc2c_next_attnlv[0]),
    .COUT(cyc2c_next_attnlv_0_2),
    .I0(cyc2c_curr_attnlv[0]),
    .I1(cyc2c_attndelta[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_next_attnlv_0_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_1_s (
    .SUM(cyc2c_next_attnlv[1]),
    .COUT(cyc2c_next_attnlv_1_2),
    .I0(cyc2c_curr_attnlv[1]),
    .I1(cyc2c_attndelta[1]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_0_2) 
);
defparam cyc2c_next_attnlv_1_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_2_s (
    .SUM(cyc2c_next_attnlv[2]),
    .COUT(cyc2c_next_attnlv_2_2),
    .I0(cyc2c_curr_attnlv[2]),
    .I1(cyc2c_attndelta[2]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_1_2) 
);
defparam cyc2c_next_attnlv_2_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_3_s (
    .SUM(cyc2c_next_attnlv[3]),
    .COUT(cyc2c_next_attnlv_3_2),
    .I0(cyc2c_curr_attnlv[3]),
    .I1(cyc2c_attndelta[3]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_2_2) 
);
defparam cyc2c_next_attnlv_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_4_s (
    .SUM(cyc2c_next_attnlv[4]),
    .COUT(cyc2c_next_attnlv_4_2),
    .I0(cyc2c_curr_attnlv[4]),
    .I1(cyc2c_attndelta[4]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_3_2) 
);
defparam cyc2c_next_attnlv_4_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_5_s (
    .SUM(cyc2c_next_attnlv[5]),
    .COUT(cyc2c_next_attnlv_5_2),
    .I0(cyc2c_curr_attnlv[5]),
    .I1(cyc2c_attndelta[5]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_4_2) 
);
defparam cyc2c_next_attnlv_5_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_6_s (
    .SUM(cyc2c_next_attnlv[6]),
    .COUT(cyc2c_next_attnlv_6_0_COUT),
    .I0(cyc2c_curr_attnlv[6]),
    .I1(cyc2c_attndelta[6]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_5_2) 
);
defparam cyc2c_next_attnlv_6_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_0_s (
    .SUM(cyc18c_ksval_adder_hi[0]),
    .COUT(cyc18c_ksval_adder_hi_0_3),
    .I0(cyc18c_ksval_base[3]),
    .I1(block[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc18c_ksval_adder_hi_0_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_1_s (
    .SUM(cyc18c_ksval_adder_hi[1]),
    .COUT(cyc18c_ksval_adder_hi_1_3),
    .I0(cyc18c_ksval_base[4]),
    .I1(block[1]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_0_3) 
);
defparam cyc18c_ksval_adder_hi_1_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_2_s (
    .SUM(cyc18c_ksval_adder_hi[2]),
    .COUT(cyc18c_ksval_adder_hi[3]),
    .I0(cyc18c_ksval_base[5]),
    .I1(block[2]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_1_3) 
);
defparam cyc18c_ksval_adder_hi_2_s.ALU_MODE=0;
  ALU n778_s (
    .SUM(n778_2),
    .COUT(n778_3),
    .I0(cyc18c_ksval_shifted[1]),
    .I1(tl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n778_s.ALU_MODE=0;
  ALU n777_s (
    .SUM(n777_2),
    .COUT(n777_3),
    .I0(cyc18c_ksval_shifted[2]),
    .I1(tl[1]),
    .I3(GND),
    .CIN(n778_3) 
);
defparam n777_s.ALU_MODE=0;
  ALU n776_s (
    .SUM(n776_2),
    .COUT(n776_3),
    .I0(cyc18c_ksval_shifted[3]),
    .I1(tl[2]),
    .I3(GND),
    .CIN(n777_3) 
);
defparam n776_s.ALU_MODE=0;
  ALU n775_s (
    .SUM(n775_2),
    .COUT(n775_3),
    .I0(cyc18c_ksval_shifted[4]),
    .I1(tl[3]),
    .I3(GND),
    .CIN(n776_3) 
);
defparam n775_s.ALU_MODE=0;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(cyc18c_ksval_shifted[5]),
    .I1(tl[4]),
    .I3(GND),
    .CIN(n775_3) 
);
defparam n774_s.ALU_MODE=0;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n772_6),
    .I0(cyc18c_ksval_shifted[6]),
    .I1(tl[5]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_0_s (
    .SUM(cyc19c_ksval_am[0]),
    .COUT(cyc19c_ksval_am_0_3),
    .I0(cyc18r_ksval_tl[0]),
    .I1(n817_5),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_ksval_am_0_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_1_s (
    .SUM(cyc19c_ksval_am[1]),
    .COUT(cyc19c_ksval_am_1_3),
    .I0(cyc18r_ksval_tl[1]),
    .I1(n816_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_0_3) 
);
defparam cyc19c_ksval_am_1_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_2_s (
    .SUM(cyc19c_ksval_am[2]),
    .COUT(cyc19c_ksval_am_2_3),
    .I0(cyc18r_ksval_tl[2]),
    .I1(n815_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_1_3) 
);
defparam cyc19c_ksval_am_2_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_3_s (
    .SUM(cyc19c_ksval_am[3]),
    .COUT(cyc19c_ksval_am_3_3),
    .I0(cyc18r_ksval_tl[3]),
    .I1(n814_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_2_3) 
);
defparam cyc19c_ksval_am_3_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_4_s (
    .SUM(cyc19c_ksval_am[4]),
    .COUT(cyc19c_ksval_am_4_3),
    .I0(cyc18r_ksval_tl[4]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_3_3) 
);
defparam cyc19c_ksval_am_4_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_5_s (
    .SUM(cyc19c_ksval_am[5]),
    .COUT(cyc19c_ksval_am_5_3),
    .I0(cyc18r_ksval_tl[5]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_4_3) 
);
defparam cyc19c_ksval_am_5_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_6_s (
    .SUM(cyc19c_ksval_am[6]),
    .COUT(cyc19c_ksval_am[7]),
    .I0(cyc18r_ksval_tl[6]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_5_3) 
);
defparam cyc19c_ksval_am_6_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_0_s (
    .SUM(cyc19c_attnlv_scaled[0]),
    .COUT(cyc19c_attnlv_scaled_0_3),
    .I0(cyc19c_ksval_am[0]),
    .I1(cyc18r_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_attnlv_scaled_0_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_1_s (
    .SUM(cyc19c_attnlv_scaled[1]),
    .COUT(cyc19c_attnlv_scaled_1_3),
    .I0(cyc19c_ksval_am[1]),
    .I1(cyc18r_attnlv[1]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_0_3) 
);
defparam cyc19c_attnlv_scaled_1_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_2_s (
    .SUM(cyc19c_attnlv_scaled[2]),
    .COUT(cyc19c_attnlv_scaled_2_3),
    .I0(cyc19c_ksval_am[2]),
    .I1(cyc18r_attnlv[2]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_1_3) 
);
defparam cyc19c_attnlv_scaled_2_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_3_s (
    .SUM(cyc19c_attnlv_scaled[3]),
    .COUT(cyc19c_attnlv_scaled_3_3),
    .I0(cyc19c_ksval_am[3]),
    .I1(cyc18r_attnlv[3]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_2_3) 
);
defparam cyc19c_attnlv_scaled_3_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_4_s (
    .SUM(cyc19c_attnlv_scaled[4]),
    .COUT(cyc19c_attnlv_scaled_4_3),
    .I0(cyc19c_ksval_am[4]),
    .I1(cyc18r_attnlv[4]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_3_3) 
);
defparam cyc19c_attnlv_scaled_4_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_5_s (
    .SUM(cyc19c_attnlv_scaled[5]),
    .COUT(cyc19c_attnlv_scaled_5_3),
    .I0(cyc19c_ksval_am[5]),
    .I1(cyc18r_attnlv[5]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_4_3) 
);
defparam cyc19c_attnlv_scaled_5_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_6_s (
    .SUM(cyc19c_attnlv_scaled[6]),
    .COUT(cyc19c_attnlv_scaled[7]),
    .I0(cyc19c_ksval_am[6]),
    .I1(cyc18r_attnlv[6]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_5_3) 
);
defparam cyc19c_attnlv_scaled_6_s.ALU_MODE=0;
  ALU n740_s0 (
    .SUM(n740_1_SUM),
    .COUT(n740_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_sl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n740_s0.ALU_MODE=3;
  ALU n741_s0 (
    .SUM(n741_1_SUM),
    .COUT(n741_3),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc19r_sl[1]),
    .I3(GND),
    .CIN(n740_3) 
);
defparam n741_s0.ALU_MODE=3;
  ALU n742_s0 (
    .SUM(n742_1_SUM),
    .COUT(n742_3),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc19r_sl[2]),
    .I3(GND),
    .CIN(n741_3) 
);
defparam n742_s0.ALU_MODE=3;
  ALU n743_s0 (
    .SUM(n743_1_SUM),
    .COUT(n743_3),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc19r_sl[3]),
    .I3(GND),
    .CIN(n742_3) 
);
defparam n743_s0.ALU_MODE=3;
  INV hh_tt_start_attack_dly_1_s19 (
    .O(hh_tt_start_attack_dly_1_34),
    .I(hh_tt_start_attack_dly_1_6) 
);
  IKAOPLL_sr_7 u_cyc2r_cyc19r_envstatreg (
    .clk(clk),
    .n86_4(n86_4),
    .cyc17r_envstat(cyc17r_envstat[1:0]),
    .cyc19r_envstat(cyc19r_envstat[1:0])
);
  IKAOPLL_sr_8 u_cyc3r_cyc19r_attnlvreg (
    .clk(clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_34(hh_tt_start_attack_dly_1_34),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .envcntr_sr_16_14(envcntr_sr_16_14),
    .envcntr_sr_16_18(envcntr_sr_16_18),
    .cyc18r_attnlv(cyc18r_attnlv[1:0]),
    .cyc2r_attnlv(cyc2r_attnlv[6:2]),
    .\sr[0]_2_25 (\sr[0]_2_25 ),
    .\sr[0]_2_27 (\sr[0]_2_27 ),
    .\sr[0]_2_29 (\sr[0]_2_29 ),
    .cyc18r_attnlv_120(cyc18r_attnlv[6:2]),
    .cyc19r_attnlv(cyc19r_attnlv[6:0]),
    .cyc17r_attnlv(cyc17r_attnlv[6:2])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_eg */
module IKAOPLL_logsinrom (
  clk,
  m_nc_sel_z_6,
  cyc19c_phase_modded_1_1,
  cyc19c_phase_modded_2_1,
  cyc19c_phase_modded_3_1,
  cyc19c_phase_modded_4_1,
  cyc19c_phase_modded_5_1,
  cyc19c_phase_modded_8_1,
  cyc19c_logsin_data
)
;
input clk;
input m_nc_sel_z_6;
input cyc19c_phase_modded_1_1;
input cyc19c_phase_modded_2_1;
input cyc19c_phase_modded_3_1;
input cyc19c_phase_modded_4_1;
input cyc19c_phase_modded_5_1;
input cyc19c_phase_modded_8_1;
output [45:0] cyc19c_logsin_data;
wire n7_161;
wire n11_155;
wire n14_163;
wire n17_162;
wire n18_158;
wire n22_158;
wire n23_155;
wire n24_147;
wire n27_156;
wire n30_158;
wire n31_161;
wire n32_139;
wire n33_154;
wire n34_148;
wire n37_153;
wire n38_151;
wire n40_157;
wire n41_161;
wire n42_161;
wire n44_147;
wire n45_149;
wire n47_149;
wire n48_159;
wire n50_156;
wire n51_149;
wire n26_164;
wire n20_164;
wire n12_14;
wire n7_163;
wire n7_164;
wire n7_165;
wire n9_161;
wire n11_157;
wire n15_155;
wire n18_159;
wire n18_160;
wire n19_149;
wire n19_150;
wire n23_157;
wire n23_158;
wire n24_148;
wire n24_150;
wire n27_157;
wire n27_158;
wire n28_147;
wire n28_148;
wire n29_152;
wire n29_153;
wire n31_163;
wire n32_140;
wire n33_155;
wire n33_156;
wire n33_157;
wire n34_149;
wire n34_150;
wire n34_151;
wire n36_158;
wire n37_154;
wire n37_155;
wire n38_152;
wire n39_150;
wire n39_151;
wire n43_154;
wire n43_155;
wire n44_149;
wire n45_150;
wire n46_148;
wire n46_149;
wire n47_151;
wire n48_161;
wire n50_158;
wire n51_150;
wire n51_151;
wire n25_163;
wire n19_151;
wire n28_149;
wire n31_164;
wire n34_152;
wire n34_153;
wire n39_152;
wire n45_151;
wire n50_159;
wire n49_162;
wire n35_166;
wire n16_168;
wire n47_155;
wire n42_164;
wire n17_166;
wire n41_164;
wire n32_143;
wire n12_19;
wire n23_162;
wire n50_161;
wire n31_166;
wire n30_161;
wire n15_157;
wire n11_159;
wire n13_169;
wire n25_165;
wire n8_91;
wire n46_151;
wire n43_157;
wire n39_154;
wire n36_160;
wire n29_155;
wire n28_151;
wire n19_153;
wire n15_159;
wire n9_165;
wire n44_154;
wire n48_163;
wire n40_160;
wire n38_155;
wire n24_157;
wire n7_171;
wire n14_170;
wire n24_159;
wire n12_23;
wire n17_172;
wire n21_21;
wire n9_169;
wire n10_87;
wire n6_168;
wire VCC;
wire GND;
  LUT4 n7_s124 (
    .F(n7_161),
    .I0(n7_171),
    .I1(n7_163),
    .I2(n7_164),
    .I3(n7_165) 
);
defparam n7_s124.INIT=16'h03DE;
  LUT4 n11_s122 (
    .F(n11_155),
    .I0(n9_169),
    .I1(n11_159),
    .I2(n11_157),
    .I3(n7_165) 
);
defparam n11_s122.INIT=16'h110F;
  LUT4 n14_s126 (
    .F(n14_163),
    .I0(n14_170),
    .I1(n7_165),
    .I2(n18_158),
    .I3(n7_163) 
);
defparam n14_s126.INIT=16'h320D;
  LUT4 n17_s125 (
    .F(n17_162),
    .I0(n17_166),
    .I1(n17_172),
    .I2(n7_163),
    .I3(n7_165) 
);
defparam n17_s125.INIT=16'hEBCB;
  LUT4 n18_s123 (
    .F(n18_158),
    .I0(n18_159),
    .I1(n7_164),
    .I2(n18_160),
    .I3(n7_165) 
);
defparam n18_s123.INIT=16'h0D6C;
  LUT4 n22_s123 (
    .F(n22_158),
    .I0(n7_164),
    .I1(n7_163),
    .I2(n17_166),
    .I3(n7_165) 
);
defparam n22_s123.INIT=16'h3855;
  LUT4 n23_s123 (
    .F(n23_155),
    .I0(n23_162),
    .I1(n23_157),
    .I2(n23_158),
    .I3(n7_165) 
);
defparam n23_s123.INIT=16'hF0EE;
  LUT4 n24_s118 (
    .F(n24_147),
    .I0(n24_148),
    .I1(n24_157),
    .I2(n24_150),
    .I3(n7_165) 
);
defparam n24_s118.INIT=16'hEE0F;
  LUT4 n27_s123 (
    .F(n27_156),
    .I0(n27_157),
    .I1(n18_159),
    .I2(n27_158),
    .I3(n7_165) 
);
defparam n27_s123.INIT=16'hF037;
  LUT4 n30_s123 (
    .F(n30_158),
    .I0(n12_14),
    .I1(n30_161),
    .I2(n28_148),
    .I3(n7_165) 
);
defparam n30_s123.INIT=16'hCCD2;
  LUT4 n31_s126 (
    .F(n31_161),
    .I0(n31_166),
    .I1(n7_163),
    .I2(n31_163),
    .I3(n7_165) 
);
defparam n31_s126.INIT=16'h110F;
  LUT4 n32_s114 (
    .F(n32_139),
    .I0(n32_140),
    .I1(n32_143),
    .I2(n7_163),
    .I3(n22_158) 
);
defparam n32_s114.INIT=16'hCC5C;
  LUT4 n33_s122 (
    .F(n33_154),
    .I0(n33_155),
    .I1(n33_156),
    .I2(n33_157),
    .I3(n7_165) 
);
defparam n33_s122.INIT=16'hEEF0;
  LUT4 n34_s118 (
    .F(n34_148),
    .I0(n34_149),
    .I1(n34_150),
    .I2(n34_151),
    .I3(n7_165) 
);
defparam n34_s118.INIT=16'h440F;
  LUT4 n37_s121 (
    .F(n37_153),
    .I0(n37_154),
    .I1(n37_155),
    .I2(cyc19c_phase_modded_5_1),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n37_s121.INIT=16'hABBA;
  LUT4 n38_s120 (
    .F(n38_151),
    .I0(n38_152),
    .I1(n38_155),
    .I2(n12_14),
    .I3(n7_165) 
);
defparam n38_s120.INIT=16'h3CAA;
  LUT4 n40_s124 (
    .F(n40_157),
    .I0(n7_164),
    .I1(n18_159),
    .I2(n40_160),
    .I3(n7_165) 
);
defparam n40_s124.INIT=16'h8523;
  LUT4 n41_s125 (
    .F(n41_161),
    .I0(n18_159),
    .I1(n7_163),
    .I2(n41_164),
    .I3(n7_165) 
);
defparam n41_s125.INIT=16'h027F;
  LUT4 n42_s124 (
    .F(n42_161),
    .I0(n12_14),
    .I1(n7_165),
    .I2(n7_163),
    .I3(n42_164) 
);
defparam n42_s124.INIT=16'hFCC4;
  LUT4 n44_s118 (
    .F(n44_147),
    .I0(n33_155),
    .I1(n44_154),
    .I2(n44_149),
    .I3(n7_165) 
);
defparam n44_s118.INIT=16'h0F11;
  LUT4 n45_s118 (
    .F(n45_149),
    .I0(n12_23),
    .I1(n45_150),
    .I2(cyc19c_phase_modded_5_1),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n45_s118.INIT=16'h2CC2;
  LUT4 n47_s118 (
    .F(n47_149),
    .I0(n47_155),
    .I1(n7_165),
    .I2(n47_151),
    .I3(n7_163) 
);
defparam n47_s118.INIT=16'hBBF0;
  LUT4 n48_s126 (
    .F(n48_159),
    .I0(n48_163),
    .I1(n12_23),
    .I2(n48_161),
    .I3(n7_165) 
);
defparam n48_s126.INIT=16'hEACF;
  LUT4 n50_s123 (
    .F(n50_156),
    .I0(n18_159),
    .I1(n50_161),
    .I2(n50_158),
    .I3(n7_165) 
);
defparam n50_s123.INIT=16'h9BF0;
  LUT4 n51_s120 (
    .F(n51_149),
    .I0(n24_148),
    .I1(n51_150),
    .I2(n51_151),
    .I3(n7_165) 
);
defparam n51_s120.INIT=16'hF0EE;
  LUT4 n26_s126 (
    .F(n26_164),
    .I0(n7_164),
    .I1(n7_163),
    .I2(n14_170),
    .I3(n7_165) 
);
defparam n26_s126.INIT=16'h004D;
  LUT4 n20_s127 (
    .F(n20_164),
    .I0(n18_159),
    .I1(n12_14),
    .I2(n7_164),
    .I3(n21_21) 
);
defparam n20_s127.INIT=16'h5C00;
  LUT2 n12_s9 (
    .F(n12_14),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1) 
);
defparam n12_s9.INIT=4'h6;
  LUT2 n7_s126 (
    .F(n7_163),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_4_1) 
);
defparam n7_s126.INIT=4'h6;
  LUT2 n7_s127 (
    .F(n7_164),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1) 
);
defparam n7_s127.INIT=4'h6;
  LUT2 n7_s128 (
    .F(n7_165),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_5_1) 
);
defparam n7_s128.INIT=4'h6;
  LUT4 n9_s125 (
    .F(n9_161),
    .I0(n12_14),
    .I1(n7_164),
    .I2(n18_159),
    .I3(n7_163) 
);
defparam n9_s125.INIT=16'h03CA;
  LUT4 n11_s124 (
    .F(n11_157),
    .I0(n11_159),
    .I1(cyc19c_phase_modded_2_1),
    .I2(cyc19c_phase_modded_3_1),
    .I3(n33_155) 
);
defparam n11_s124.INIT=16'h00D7;
  LUT4 n15_s122 (
    .F(n15_155),
    .I0(n7_163),
    .I1(n12_14),
    .I2(n18_159),
    .I3(n7_164) 
);
defparam n15_s122.INIT=16'hE4F1;
  LUT2 n18_s124 (
    .F(n18_159),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_2_1) 
);
defparam n18_s124.INIT=4'h6;
  LUT4 n18_s125 (
    .F(n18_160),
    .I0(n7_163),
    .I1(n12_14),
    .I2(n7_164),
    .I3(n7_165) 
);
defparam n18_s125.INIT=16'hADCE;
  LUT4 n19_s119 (
    .F(n19_149),
    .I0(cyc19c_phase_modded_1_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(cyc19c_phase_modded_2_1),
    .I3(n19_151) 
);
defparam n19_s119.INIT=16'h3CDB;
  LUT4 n19_s120 (
    .F(n19_150),
    .I0(n18_159),
    .I1(n7_164),
    .I2(n12_14),
    .I3(n7_163) 
);
defparam n19_s120.INIT=16'h705D;
  LUT4 n23_s125 (
    .F(n23_157),
    .I0(n12_14),
    .I1(n18_159),
    .I2(n7_163),
    .I3(n7_164) 
);
defparam n23_s125.INIT=16'h00CB;
  LUT4 n23_s126 (
    .F(n23_158),
    .I0(n18_159),
    .I1(n12_14),
    .I2(n7_164),
    .I3(n7_163) 
);
defparam n23_s126.INIT=16'h0E51;
  LUT4 n24_s119 (
    .F(n24_148),
    .I0(n32_140),
    .I1(n24_159),
    .I2(n7_163),
    .I3(n7_164) 
);
defparam n24_s119.INIT=16'hA030;
  LUT4 n24_s121 (
    .F(n24_150),
    .I0(n24_148),
    .I1(n7_164),
    .I2(n7_163),
    .I3(n14_170) 
);
defparam n24_s121.INIT=16'hFC51;
  LUT2 n27_s124 (
    .F(n27_157),
    .I0(cyc19c_phase_modded_4_1),
    .I1(cyc19c_phase_modded_3_1) 
);
defparam n27_s124.INIT=4'h6;
  LUT4 n27_s125 (
    .F(n27_158),
    .I0(n7_163),
    .I1(n12_14),
    .I2(n18_159),
    .I3(n7_164) 
);
defparam n27_s125.INIT=16'hC07E;
  LUT4 n28_s118 (
    .F(n28_147),
    .I0(n32_140),
    .I1(n18_159),
    .I2(n7_163),
    .I3(n7_164) 
);
defparam n28_s118.INIT=16'h3DA2;
  LUT4 n28_s119 (
    .F(n28_148),
    .I0(cyc19c_phase_modded_1_1),
    .I1(cyc19c_phase_modded_4_1),
    .I2(cyc19c_phase_modded_3_1),
    .I3(n28_149) 
);
defparam n28_s119.INIT=16'h8A51;
  LUT4 n29_s121 (
    .F(n29_152),
    .I0(n7_163),
    .I1(n18_159),
    .I2(n32_140),
    .I3(n7_164) 
);
defparam n29_s121.INIT=16'h7707;
  LUT4 n29_s122 (
    .F(n29_153),
    .I0(n18_159),
    .I1(n12_14),
    .I2(n7_163),
    .I3(n7_164) 
);
defparam n29_s122.INIT=16'hCC4B;
  LUT4 n31_s128 (
    .F(n31_163),
    .I0(n14_170),
    .I1(n7_164),
    .I2(n31_164),
    .I3(n7_163) 
);
defparam n31_s128.INIT=16'h44BC;
  LUT2 n32_s115 (
    .F(n32_140),
    .I0(cyc19c_phase_modded_2_1),
    .I1(cyc19c_phase_modded_1_1) 
);
defparam n32_s115.INIT=4'h6;
  LUT4 n33_s123 (
    .F(n33_155),
    .I0(n32_140),
    .I1(n14_170),
    .I2(n7_164),
    .I3(n7_163) 
);
defparam n33_s123.INIT=16'h00A3;
  LUT4 n33_s124 (
    .F(n33_156),
    .I0(n18_159),
    .I1(n12_14),
    .I2(n7_163),
    .I3(n7_164) 
);
defparam n33_s124.INIT=16'h30D0;
  LUT4 n33_s125 (
    .F(n33_157),
    .I0(n12_14),
    .I1(n18_159),
    .I2(n7_163),
    .I3(n7_164) 
);
defparam n33_s125.INIT=16'h007C;
  LUT3 n34_s119 (
    .F(n34_149),
    .I0(cyc19c_phase_modded_3_1),
    .I1(n34_152),
    .I2(cyc19c_phase_modded_1_1) 
);
defparam n34_s119.INIT=8'h10;
  LUT4 n34_s120 (
    .F(n34_150),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(n34_153),
    .I3(cyc19c_phase_modded_1_1) 
);
defparam n34_s120.INIT=16'h7FF2;
  LUT4 n34_s121 (
    .F(n34_151),
    .I0(n12_14),
    .I1(n7_163),
    .I2(n7_164),
    .I3(n18_159) 
);
defparam n34_s121.INIT=16'hD2BF;
  LUT4 n36_s123 (
    .F(n36_158),
    .I0(n32_140),
    .I1(n24_159),
    .I2(n7_164),
    .I3(n7_163) 
);
defparam n36_s123.INIT=16'hF5C3;
  LUT4 n37_s122 (
    .F(n37_154),
    .I0(n18_159),
    .I1(n7_164),
    .I2(n12_14),
    .I3(n21_21) 
);
defparam n37_s122.INIT=16'h3800;
  LUT4 n37_s123 (
    .F(n37_155),
    .I0(n31_166),
    .I1(n23_162),
    .I2(n12_23),
    .I3(n7_165) 
);
defparam n37_s123.INIT=16'h0503;
  LUT4 n38_s121 (
    .F(n38_152),
    .I0(n12_14),
    .I1(n7_163),
    .I2(n18_159),
    .I3(n7_164) 
);
defparam n38_s121.INIT=16'h0C80;
  LUT4 n39_s120 (
    .F(n39_150),
    .I0(n7_164),
    .I1(n7_163),
    .I2(n18_159),
    .I3(n12_14) 
);
defparam n39_s120.INIT=16'hF345;
  LUT4 n39_s121 (
    .F(n39_151),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(n39_152),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n39_s121.INIT=16'hB64F;
  LUT4 n43_s122 (
    .F(n43_154),
    .I0(cyc19c_phase_modded_8_1),
    .I1(n14_170),
    .I2(cyc19c_phase_modded_4_1),
    .I3(cyc19c_phase_modded_3_1) 
);
defparam n43_s122.INIT=16'h3ED3;
  LUT4 n43_s123 (
    .F(n43_155),
    .I0(n7_164),
    .I1(n27_157),
    .I2(n12_14),
    .I3(n18_159) 
);
defparam n43_s123.INIT=16'h45C3;
  LUT4 n44_s120 (
    .F(n44_149),
    .I0(n18_159),
    .I1(n12_14),
    .I2(n7_163),
    .I3(n7_164) 
);
defparam n44_s120.INIT=16'hFB0C;
  LUT4 n45_s119 (
    .F(n45_150),
    .I0(n7_165),
    .I1(cyc19c_phase_modded_3_1),
    .I2(cyc19c_phase_modded_1_1),
    .I3(n45_151) 
);
defparam n45_s119.INIT=16'h6BBC;
  LUT4 n46_s118 (
    .F(n46_148),
    .I0(n7_171),
    .I1(n32_140),
    .I2(n7_163),
    .I3(n7_164) 
);
defparam n46_s118.INIT=16'h3FC5;
  LUT4 n46_s119 (
    .F(n46_149),
    .I0(n18_159),
    .I1(n12_14),
    .I2(n7_163),
    .I3(n27_157) 
);
defparam n46_s119.INIT=16'h883E;
  LUT4 n47_s120 (
    .F(n47_151),
    .I0(n12_23),
    .I1(n12_14),
    .I2(n32_140),
    .I3(n7_165) 
);
defparam n47_s120.INIT=16'h0FEE;
  LUT4 n48_s128 (
    .F(n48_161),
    .I0(n7_164),
    .I1(n12_14),
    .I2(n7_163),
    .I3(n7_165) 
);
defparam n48_s128.INIT=16'h305C;
  LUT4 n50_s125 (
    .F(n50_158),
    .I0(cyc19c_phase_modded_4_1),
    .I1(cyc19c_phase_modded_2_1),
    .I2(n50_159),
    .I3(cyc19c_phase_modded_3_1) 
);
defparam n50_s125.INIT=16'h9EF1;
  LUT4 n51_s121 (
    .F(n51_150),
    .I0(n18_159),
    .I1(n7_164),
    .I2(n12_14),
    .I3(n7_163) 
);
defparam n51_s121.INIT=16'h00AC;
  LUT4 n51_s122 (
    .F(n51_151),
    .I0(n27_157),
    .I1(n18_159),
    .I2(n7_163),
    .I3(n32_140) 
);
defparam n51_s122.INIT=16'hA27F;
  LUT4 n25_s126 (
    .F(n25_163),
    .I0(n12_14),
    .I1(n7_164),
    .I2(n18_159),
    .I3(n7_163) 
);
defparam n25_s126.INIT=16'hEC1C;
  LUT4 n19_s121 (
    .F(n19_151),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(cyc19c_phase_modded_1_1),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n19_s121.INIT=16'hA245;
  LUT3 n28_s120 (
    .F(n28_149),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(cyc19c_phase_modded_2_1) 
);
defparam n28_s120.INIT=8'h2B;
  LUT4 n31_s129 (
    .F(n31_164),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(cyc19c_phase_modded_1_1),
    .I3(cyc19c_phase_modded_2_1) 
);
defparam n31_s129.INIT=16'h6BD6;
  LUT3 n34_s122 (
    .F(n34_152),
    .I0(cyc19c_phase_modded_2_1),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_4_1) 
);
defparam n34_s122.INIT=8'hE3;
  LUT4 n34_s123 (
    .F(n34_153),
    .I0(cyc19c_phase_modded_2_1),
    .I1(cyc19c_phase_modded_4_1),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_3_1) 
);
defparam n34_s123.INIT=16'hD3C4;
  LUT4 n39_s122 (
    .F(n39_152),
    .I0(n12_14),
    .I1(cyc19c_phase_modded_2_1),
    .I2(cyc19c_phase_modded_4_1),
    .I3(n7_164) 
);
defparam n39_s122.INIT=16'h932D;
  LUT4 n45_s120 (
    .F(n45_151),
    .I0(cyc19c_phase_modded_5_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_2_1) 
);
defparam n45_s120.INIT=16'h65FC;
  LUT4 n50_s126 (
    .F(n50_159),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(cyc19c_phase_modded_2_1),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n50_s126.INIT=16'h6176;
  LUT4 n49_s125 (
    .F(n49_162),
    .I0(n18_159),
    .I1(n7_163),
    .I2(n41_164),
    .I3(n7_165) 
);
defparam n49_s125.INIT=16'hFD80;
  LUT4 n35_s128 (
    .F(n35_166),
    .I0(n12_14),
    .I1(n7_165),
    .I2(n7_163),
    .I3(n42_164) 
);
defparam n35_s128.INIT=16'h033B;
  LUT4 n16_s129 (
    .F(n16_168),
    .I0(cyc19c_phase_modded_2_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(n21_21),
    .I3(n7_164) 
);
defparam n16_s129.INIT=16'h0060;
  LUT4 n47_s122 (
    .F(n47_155),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_2_1),
    .I2(cyc19c_phase_modded_3_1),
    .I3(cyc19c_phase_modded_1_1) 
);
defparam n47_s122.INIT=16'h0660;
  LUT4 n42_s126 (
    .F(n42_164),
    .I0(n12_14),
    .I1(n7_164),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_2_1) 
);
defparam n42_s126.INIT=16'h8EE8;
  LUT4 n17_s128 (
    .F(n17_166),
    .I0(n12_14),
    .I1(n7_164),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_2_1) 
);
defparam n17_s128.INIT=16'hE77E;
  LUT3 n41_s127 (
    .F(n41_164),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(n9_169) 
);
defparam n41_s127.INIT=8'h06;
  LUT4 n32_s117 (
    .F(n32_143),
    .I0(n31_164),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_1_1),
    .I3(n7_165) 
);
defparam n32_s117.INIT=16'hAAC3;
  LUT4 n12_s12 (
    .F(n12_19),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(n12_23),
    .I3(n21_21) 
);
defparam n12_s12.INIT=16'h9000;
  LUT4 n23_s128 (
    .F(n23_162),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(cyc19c_phase_modded_2_1),
    .I3(cyc19c_phase_modded_1_1) 
);
defparam n23_s128.INIT=16'h6006;
  LUT3 n50_s127 (
    .F(n50_161),
    .I0(n7_171),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_3_1) 
);
defparam n50_s127.INIT=8'h41;
  LUT3 n31_s130 (
    .F(n31_166),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(n7_171) 
);
defparam n31_s130.INIT=8'h06;
  LUT4 n30_s125 (
    .F(n30_161),
    .I0(n14_170),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_3_1),
    .I3(n7_163) 
);
defparam n30_s125.INIT=16'h00D7;
  LUT4 n15_s123 (
    .F(n15_157),
    .I0(n7_163),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_3_1),
    .I3(n7_171) 
);
defparam n15_s123.INIT=16'h553C;
  LUT4 n11_s125 (
    .F(n11_159),
    .I0(n31_166),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_5_1),
    .I3(n7_163) 
);
defparam n11_s125.INIT=16'hEB00;
  LUT4 n13_s129 (
    .F(n13_169),
    .I0(n7_171),
    .I1(n9_169),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n13_s129.INIT=16'hF88F;
  LUT3 n25_s127 (
    .F(n25_165),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_5_1),
    .I2(n25_163) 
);
defparam n25_s127.INIT=8'h09;
  LUT4 n8_s67 (
    .F(n8_91),
    .I0(n7_163),
    .I1(n12_23),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n8_s67.INIT=16'hD00D;
  LUT4 n46_s120 (
    .F(n46_151),
    .I0(n46_148),
    .I1(n46_149),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n46_s120.INIT=16'h3AA3;
  LUT4 n43_s124 (
    .F(n43_157),
    .I0(n43_154),
    .I1(n43_155),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n43_s124.INIT=16'hCAAC;
  LUT4 n39_s123 (
    .F(n39_154),
    .I0(n39_150),
    .I1(n39_151),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n39_s123.INIT=16'h3553;
  LUT4 n36_s124 (
    .F(n36_160),
    .I0(n30_161),
    .I1(n36_158),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n36_s124.INIT=16'hC55C;
  LUT4 n29_s123 (
    .F(n29_155),
    .I0(n29_152),
    .I1(n29_153),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n29_s123.INIT=16'h3AA3;
  LUT4 n28_s121 (
    .F(n28_151),
    .I0(n28_147),
    .I1(n28_148),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n28_s121.INIT=16'h3AA3;
  LUT4 n19_s122 (
    .F(n19_153),
    .I0(n19_149),
    .I1(n19_150),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n19_s122.INIT=16'h3AA3;
  LUT4 n15_s124 (
    .F(n15_159),
    .I0(n15_157),
    .I1(n15_155),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n15_s124.INIT=16'hCAAC;
  LUT4 n9_s127 (
    .F(n9_165),
    .I0(n9_169),
    .I1(n9_161),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n9_s127.INIT=16'hC55C;
  LUT4 n44_s123 (
    .F(n44_154),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_4_1),
    .I2(cyc19c_phase_modded_3_1),
    .I3(cyc19c_phase_modded_1_1) 
);
defparam n44_s123.INIT=16'h0660;
  LUT3 n48_s129 (
    .F(n48_163),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_4_1),
    .I2(n47_155) 
);
defparam n48_s129.INIT=8'h90;
  LUT3 n40_s126 (
    .F(n40_160),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_4_1),
    .I2(n17_172) 
);
defparam n40_s126.INIT=8'h06;
  LUT3 n38_s123 (
    .F(n38_155),
    .I0(n31_163),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_4_1) 
);
defparam n38_s123.INIT=8'h41;
  LUT3 n24_s125 (
    .F(n24_157),
    .I0(n15_155),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_4_1) 
);
defparam n24_s125.INIT=8'h41;
  LUT3 n7_s131 (
    .F(n7_171),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(cyc19c_phase_modded_2_1) 
);
defparam n7_s131.INIT=8'h81;
  LUT3 n14_s130 (
    .F(n14_170),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(cyc19c_phase_modded_2_1) 
);
defparam n14_s130.INIT=8'h42;
  LUT3 n24_s126 (
    .F(n24_159),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(cyc19c_phase_modded_2_1) 
);
defparam n24_s126.INIT=8'h18;
  LUT3 n12_s14 (
    .F(n12_23),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_2_1),
    .I2(cyc19c_phase_modded_3_1) 
);
defparam n12_s14.INIT=8'h81;
  LUT3 n17_s131 (
    .F(n17_172),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(cyc19c_phase_modded_5_1) 
);
defparam n17_s131.INIT=8'h18;
  LUT3 n21_s11 (
    .F(n21_21),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_5_1),
    .I2(cyc19c_phase_modded_4_1) 
);
defparam n21_s11.INIT=8'h81;
  LUT3 n9_s129 (
    .F(n9_169),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(cyc19c_phase_modded_4_1) 
);
defparam n9_s129.INIT=8'h81;
  LUT4 n10_s63 (
    .F(n10_87),
    .I0(n7_163),
    .I1(n12_23),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_5_1) 
);
defparam n10_s63.INIT=16'h2FF2;
  LUT4 n6_s128 (
    .F(n6_168),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(n7_171),
    .I3(n21_21) 
);
defparam n6_s128.INIT=16'hF900;
  DFFE o_DATA_44_s0 (
    .Q(cyc19c_logsin_data[44]),
    .D(n7_161),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc19c_logsin_data[43]),
    .D(n8_91),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc19c_logsin_data[42]),
    .D(n9_165),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc19c_logsin_data[41]),
    .D(n10_87),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc19c_logsin_data[40]),
    .D(n11_155),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc19c_logsin_data[39]),
    .D(n12_19),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc19c_logsin_data[38]),
    .D(n13_169),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc19c_logsin_data[37]),
    .D(n14_163),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc19c_logsin_data[36]),
    .D(n15_159),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc19c_logsin_data[35]),
    .D(n16_168),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc19c_logsin_data[34]),
    .D(n17_162),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc19c_logsin_data[33]),
    .D(n18_158),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc19c_logsin_data[32]),
    .D(n19_153),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc19c_logsin_data[31]),
    .D(n20_164),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc19c_logsin_data[30]),
    .D(n21_21),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc19c_logsin_data[29]),
    .D(n22_158),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc19c_logsin_data[28]),
    .D(n23_155),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc19c_logsin_data[27]),
    .D(n24_147),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc19c_logsin_data[26]),
    .D(n25_165),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc19c_logsin_data[25]),
    .D(n26_164),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc19c_logsin_data[24]),
    .D(n27_156),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc19c_logsin_data[23]),
    .D(n28_151),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_22_s0 (
    .Q(cyc19c_logsin_data[22]),
    .D(n29_155),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_21_s0 (
    .Q(cyc19c_logsin_data[21]),
    .D(n30_158),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc19c_logsin_data[20]),
    .D(n31_161),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc19c_logsin_data[19]),
    .D(n32_139),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc19c_logsin_data[18]),
    .D(n33_154),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc19c_logsin_data[17]),
    .D(n34_148),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc19c_logsin_data[16]),
    .D(n35_166),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc19c_logsin_data[15]),
    .D(n36_160),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc19c_logsin_data[14]),
    .D(n37_153),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc19c_logsin_data[13]),
    .D(n38_151),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc19c_logsin_data[12]),
    .D(n39_154),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc19c_logsin_data[11]),
    .D(n40_157),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc19c_logsin_data[10]),
    .D(n41_161),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc19c_logsin_data[9]),
    .D(n42_161),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc19c_logsin_data[8]),
    .D(n43_157),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc19c_logsin_data[7]),
    .D(n44_147),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc19c_logsin_data[6]),
    .D(n45_149),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_5_s0 (
    .Q(cyc19c_logsin_data[5]),
    .D(n46_151),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc19c_logsin_data[4]),
    .D(n47_149),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc19c_logsin_data[3]),
    .D(n48_159),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc19c_logsin_data[2]),
    .D(n49_162),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc19c_logsin_data[1]),
    .D(n50_156),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc19c_logsin_data[0]),
    .D(n51_149),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc19c_logsin_data[45]),
    .D(n6_168),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_logsinrom */
module IKAOPLL_exprom (
  clk,
  m_nc_sel_z_6,
  cyc19r_lswave_raw,
  cyc20c_lswave_attenuated_4_2,
  cyc20c_lswave_attenuated_5_2,
  cyc20c_lswave_attenuated_12_6,
  cyc20c_exp_data_0,
  cyc20c_exp_data_1,
  cyc20c_exp_data_2,
  cyc20c_exp_data_3,
  cyc20c_exp_data_4,
  cyc20c_exp_data_6,
  cyc20c_exp_data_7,
  cyc20c_exp_data_8,
  cyc20c_exp_data_9,
  cyc20c_exp_data_10,
  cyc20c_exp_data_11,
  cyc20c_exp_data_12,
  cyc20c_exp_data_13,
  cyc20c_exp_data_14,
  cyc20c_exp_data_15,
  cyc20c_exp_data_16,
  cyc20c_exp_data_17,
  cyc20c_exp_data_18,
  cyc20c_exp_data_19,
  cyc20c_exp_data_20,
  cyc20c_exp_data_23,
  cyc20c_exp_data_24,
  cyc20c_exp_data_25,
  cyc20c_exp_data_26,
  cyc20c_exp_data_27,
  cyc20c_exp_data_28,
  cyc20c_exp_data_29,
  cyc20c_exp_data_30,
  cyc20c_exp_data_31,
  cyc20c_exp_data_32,
  cyc20c_exp_data_33,
  cyc20c_exp_data_34,
  cyc20c_exp_data_35,
  cyc20c_exp_data_36,
  cyc20c_exp_data_37,
  cyc20c_exp_data_38,
  cyc20c_exp_data_39,
  cyc20c_exp_data_40,
  cyc20c_exp_data_41,
  cyc20c_exp_data_42,
  cyc20c_exp_data_43,
  cyc20c_exp_data_44,
  cyc20c_exp_data_45,
  cyc20c_exp_data_46
)
;
input clk;
input m_nc_sel_z_6;
input [3:1] cyc19r_lswave_raw;
input cyc20c_lswave_attenuated_4_2;
input cyc20c_lswave_attenuated_5_2;
input cyc20c_lswave_attenuated_12_6;
output cyc20c_exp_data_0;
output cyc20c_exp_data_1;
output cyc20c_exp_data_2;
output cyc20c_exp_data_3;
output cyc20c_exp_data_4;
output cyc20c_exp_data_6;
output cyc20c_exp_data_7;
output cyc20c_exp_data_8;
output cyc20c_exp_data_9;
output cyc20c_exp_data_10;
output cyc20c_exp_data_11;
output cyc20c_exp_data_12;
output cyc20c_exp_data_13;
output cyc20c_exp_data_14;
output cyc20c_exp_data_15;
output cyc20c_exp_data_16;
output cyc20c_exp_data_17;
output cyc20c_exp_data_18;
output cyc20c_exp_data_19;
output cyc20c_exp_data_20;
output cyc20c_exp_data_23;
output cyc20c_exp_data_24;
output cyc20c_exp_data_25;
output cyc20c_exp_data_26;
output cyc20c_exp_data_27;
output cyc20c_exp_data_28;
output cyc20c_exp_data_29;
output cyc20c_exp_data_30;
output cyc20c_exp_data_31;
output cyc20c_exp_data_32;
output cyc20c_exp_data_33;
output cyc20c_exp_data_34;
output cyc20c_exp_data_35;
output cyc20c_exp_data_36;
output cyc20c_exp_data_37;
output cyc20c_exp_data_38;
output cyc20c_exp_data_39;
output cyc20c_exp_data_40;
output cyc20c_exp_data_41;
output cyc20c_exp_data_42;
output cyc20c_exp_data_43;
output cyc20c_exp_data_44;
output cyc20c_exp_data_45;
output cyc20c_exp_data_46;
wire n10_164;
wire n11_164;
wire n12_163;
wire n16_164;
wire n17_84;
wire n18_154;
wire n19_153;
wire n20_153;
wire n21_159;
wire n22_145;
wire n23_141;
wire n26_145;
wire n27_139;
wire n28_141;
wire n29_146;
wire n34_159;
wire n35_144;
wire n40_155;
wire n46_162;
wire n48_146;
wire n50_82;
wire n15_162;
wire n31_12;
wire n10_166;
wire n10_167;
wire n14_162;
wire n17_85;
wire n18_155;
wire n18_156;
wire n19_154;
wire n21_160;
wire n22_147;
wire n22_148;
wire n24_146;
wire n24_147;
wire n25_151;
wire n25_152;
wire n26_146;
wire n32_144;
wire n34_160;
wire n35_145;
wire n37_159;
wire n37_160;
wire n39_143;
wire n39_144;
wire n40_156;
wire n40_157;
wire n41_150;
wire n41_151;
wire n42_138;
wire n43_161;
wire n44_159;
wire n47_154;
wire n47_155;
wire n48_147;
wire n49_151;
wire n49_152;
wire n36_163;
wire n33_160;
wire n21_161;
wire n21_162;
wire n21_163;
wire n12_166;
wire n20_156;
wire n14_164;
wire n9_87;
wire n8_167;
wire n33_162;
wire n36_165;
wire n13_87;
wire n49_154;
wire n47_157;
wire n41_153;
wire n39_146;
wire n37_162;
wire n32_146;
wire n25_154;
wire n24_149;
wire n42_140;
wire n31_17;
wire n27_142;
wire n22_150;
wire n31_21;
wire n44_161;
wire n10_173;
wire n31_23;
wire n7_19;
wire n26_153;
wire n14_166;
wire n43_163;
wire n30_161;
wire n38_11;
wire n6_167;
wire VCC;
wire GND;
  LUT4 n10_s126 (
    .F(n10_164),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n10_173),
    .I2(n10_166),
    .I3(n10_167) 
);
defparam n10_s126.INIT=16'hF10F;
  LUT3 n11_s126 (
    .F(n11_164),
    .I0(n31_23),
    .I1(n31_21),
    .I2(n8_167) 
);
defparam n11_s126.INIT=8'hF4;
  LUT3 n12_s125 (
    .F(n12_163),
    .I0(n12_166),
    .I1(n31_21),
    .I2(n9_87) 
);
defparam n12_s125.INIT=8'h4F;
  LUT4 n16_s127 (
    .F(n16_164),
    .I0(n31_23),
    .I1(n12_166),
    .I2(n10_166),
    .I3(n10_167) 
);
defparam n16_s127.INIT=16'hC3AF;
  LUT4 n17_s62 (
    .F(n17_84),
    .I0(n17_85),
    .I1(cyc19r_lswave_raw[3]),
    .I2(n10_166),
    .I3(n10_167) 
);
defparam n17_s62.INIT=16'h0D30;
  LUT3 n18_s121 (
    .F(n18_154),
    .I0(n18_155),
    .I1(n14_164),
    .I2(n18_156) 
);
defparam n18_s121.INIT=8'h1B;
  LUT4 n19_s121 (
    .F(n19_153),
    .I0(cyc19r_lswave_raw[1]),
    .I1(n31_21),
    .I2(n17_85),
    .I3(n19_154) 
);
defparam n19_s121.INIT=16'hD02F;
  LUT4 n20_s120 (
    .F(n20_153),
    .I0(cyc19r_lswave_raw[1]),
    .I1(cyc19r_lswave_raw[2]),
    .I2(n20_156),
    .I3(n19_154) 
);
defparam n20_s120.INIT=16'h710E;
  LUT2 n21_s124 (
    .F(n21_159),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(n21_160) 
);
defparam n21_s124.INIT=4'h4;
  LUT4 n22_s117 (
    .F(n22_145),
    .I0(n22_150),
    .I1(n10_167),
    .I2(n22_147),
    .I3(n22_148) 
);
defparam n22_s117.INIT=16'hEF00;
  LUT4 n23_s115 (
    .F(n23_141),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n31_21),
    .I2(n31_12),
    .I3(n17_85) 
);
defparam n23_s115.INIT=16'h43FC;
  LUT4 n26_s116 (
    .F(n26_145),
    .I0(n22_150),
    .I1(n26_146),
    .I2(n19_154),
    .I3(n26_153) 
);
defparam n26_s116.INIT=16'h5A3C;
  LUT4 n27_s114 (
    .F(n27_139),
    .I0(n10_167),
    .I1(n27_142),
    .I2(n10_166),
    .I3(n31_12) 
);
defparam n27_s114.INIT=16'h28DF;
  LUT4 n28_s115 (
    .F(n28_141),
    .I0(n10_167),
    .I1(n31_23),
    .I2(n10_166),
    .I3(n31_12) 
);
defparam n28_s115.INIT=16'h54E3;
  LUT4 n29_s117 (
    .F(n29_146),
    .I0(n31_12),
    .I1(n17_85),
    .I2(n35_144),
    .I3(n19_154) 
);
defparam n29_s117.INIT=16'h2BD4;
  LUT4 n34_s124 (
    .F(n34_159),
    .I0(n26_146),
    .I1(n34_160),
    .I2(cyc20c_lswave_attenuated_4_2),
    .I3(n10_167) 
);
defparam n34_s124.INIT=16'h7033;
  LUT4 n35_s116 (
    .F(n35_144),
    .I0(n22_150),
    .I1(n22_147),
    .I2(n35_145),
    .I3(n10_167) 
);
defparam n35_s116.INIT=16'h0F44;
  LUT3 n40_s121 (
    .F(n40_155),
    .I0(n40_156),
    .I1(n32_144),
    .I2(n40_157) 
);
defparam n40_s121.INIT=8'hF8;
  LUT4 n46_s125 (
    .F(n46_162),
    .I0(n31_12),
    .I1(n19_153),
    .I2(n31_17),
    .I3(n7_19) 
);
defparam n46_s125.INIT=16'h0F77;
  LUT4 n48_s117 (
    .F(n48_146),
    .I0(n35_145),
    .I1(n10_166),
    .I2(n48_147),
    .I3(n10_167) 
);
defparam n48_s117.INIT=16'hF088;
  LUT4 n50_s62 (
    .F(n50_82),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n10_167),
    .I2(n17_85),
    .I3(n10_166) 
);
defparam n50_s62.INIT=16'hF3AC;
  LUT4 n15_s125 (
    .F(n15_162),
    .I0(cyc20c_lswave_attenuated_5_2),
    .I1(cyc19r_lswave_raw[2]),
    .I2(n10_166),
    .I3(n12_166) 
);
defparam n15_s125.INIT=16'hE00F;
  LUT2 n31_s7 (
    .F(n31_12),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc19r_lswave_raw[1]) 
);
defparam n31_s7.INIT=4'h1;
  LUT2 n10_s128 (
    .F(n10_166),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_4_2) 
);
defparam n10_s128.INIT=4'h1;
  LUT2 n10_s129 (
    .F(n10_167),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_5_2) 
);
defparam n10_s129.INIT=4'h1;
  LUT4 n14_s126 (
    .F(n14_162),
    .I0(n31_12),
    .I1(n10_166),
    .I2(n17_85),
    .I3(n19_154) 
);
defparam n14_s126.INIT=16'hF332;
  LUT2 n17_s63 (
    .F(n17_85),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc19r_lswave_raw[2]) 
);
defparam n17_s63.INIT=4'h1;
  LUT4 n18_s122 (
    .F(n18_155),
    .I0(n31_12),
    .I1(n17_85),
    .I2(n10_166),
    .I3(n10_167) 
);
defparam n18_s122.INIT=16'h00FE;
  LUT4 n18_s123 (
    .F(n18_156),
    .I0(cyc19r_lswave_raw[1]),
    .I1(cyc19r_lswave_raw[2]),
    .I2(cyc20c_lswave_attenuated_4_2),
    .I3(cyc19r_lswave_raw[3]) 
);
defparam n18_s123.INIT=16'h7E83;
  LUT2 n19_s122 (
    .F(n19_154),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc19r_lswave_raw[3]) 
);
defparam n19_s122.INIT=4'h1;
  LUT4 n21_s125 (
    .F(n21_160),
    .I0(n21_161),
    .I1(n21_162),
    .I2(n21_163),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n21_s125.INIT=16'hFA03;
  LUT4 n22_s119 (
    .F(n22_147),
    .I0(n19_154),
    .I1(n17_85),
    .I2(n31_12),
    .I3(n10_166) 
);
defparam n22_s119.INIT=16'hCF32;
  LUT4 n22_s120 (
    .F(n22_148),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n31_12),
    .I2(n10_166),
    .I3(n17_85) 
);
defparam n22_s120.INIT=16'h6DD3;
  LUT4 n24_s118 (
    .F(n24_146),
    .I0(n19_154),
    .I1(n10_166),
    .I2(n31_12),
    .I3(cyc19r_lswave_raw[2]) 
);
defparam n24_s118.INIT=16'h31CF;
  LUT4 n24_s119 (
    .F(n24_147),
    .I0(n10_166),
    .I1(n19_154),
    .I2(n31_12),
    .I3(n17_85) 
);
defparam n24_s119.INIT=16'hF00E;
  LUT4 n25_s120 (
    .F(n25_151),
    .I0(n31_12),
    .I1(n10_166),
    .I2(n19_154),
    .I3(n17_85) 
);
defparam n25_s120.INIT=16'h31C7;
  LUT4 n25_s121 (
    .F(n25_152),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n31_12),
    .I2(n17_85),
    .I3(n10_166) 
);
defparam n25_s121.INIT=16'h7807;
  LUT4 n26_s117 (
    .F(n26_146),
    .I0(n19_154),
    .I1(cyc19r_lswave_raw[2]),
    .I2(n10_167),
    .I3(n31_12) 
);
defparam n26_s117.INIT=16'h30DF;
  LUT4 n32_s116 (
    .F(n32_144),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n31_12),
    .I2(n17_85),
    .I3(n10_166) 
);
defparam n32_s116.INIT=16'h3C17;
  LUT4 n34_s125 (
    .F(n34_160),
    .I0(n10_166),
    .I1(n17_85),
    .I2(cyc19r_lswave_raw[1]),
    .I3(n19_154) 
);
defparam n34_s125.INIT=16'hCF31;
  LUT4 n35_s117 (
    .F(n35_145),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n10_166),
    .I2(n31_12),
    .I3(n17_85) 
);
defparam n35_s117.INIT=16'hDB34;
  LUT4 n37_s124 (
    .F(n37_159),
    .I0(n19_154),
    .I1(n31_12),
    .I2(n17_85),
    .I3(n10_166) 
);
defparam n37_s124.INIT=16'hBFF1;
  LUT4 n37_s125 (
    .F(n37_160),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[1]),
    .I2(n10_166),
    .I3(n19_154) 
);
defparam n37_s125.INIT=16'h4001;
  LUT4 n39_s116 (
    .F(n39_143),
    .I0(n10_166),
    .I1(n19_154),
    .I2(n17_85),
    .I3(n31_12) 
);
defparam n39_s116.INIT=16'hEF14;
  LUT4 n39_s117 (
    .F(n39_144),
    .I0(n19_154),
    .I1(cyc19r_lswave_raw[2]),
    .I2(n10_166),
    .I3(n31_12) 
);
defparam n39_s117.INIT=16'h8A3D;
  LUT4 n40_s122 (
    .F(n40_156),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n17_85),
    .I2(n10_166),
    .I3(n10_167) 
);
defparam n40_s122.INIT=16'hBF00;
  LUT4 n40_s123 (
    .F(n40_157),
    .I0(cyc19r_lswave_raw[3]),
    .I1(n10_173),
    .I2(n10_166),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n40_s123.INIT=16'h1000;
  LUT4 n41_s120 (
    .F(n41_150),
    .I0(n10_166),
    .I1(n19_154),
    .I2(n17_85),
    .I3(n31_12) 
);
defparam n41_s120.INIT=16'hE10E;
  LUT4 n41_s121 (
    .F(n41_151),
    .I0(n10_166),
    .I1(cyc19r_lswave_raw[3]),
    .I2(n31_12),
    .I3(n17_85) 
);
defparam n41_s121.INIT=16'h5CC8;
  LUT4 n42_s114 (
    .F(n42_138),
    .I0(n17_85),
    .I1(n10_167),
    .I2(n19_154),
    .I3(n10_166) 
);
defparam n42_s114.INIT=16'hF34D;
  LUT4 n43_s125 (
    .F(n43_161),
    .I0(n7_19),
    .I1(cyc19r_lswave_raw[3]),
    .I2(n31_12),
    .I3(cyc19r_lswave_raw[2]) 
);
defparam n43_s125.INIT=16'h4000;
  LUT4 n44_s125 (
    .F(n44_159),
    .I0(n31_12),
    .I1(cyc19r_lswave_raw[2]),
    .I2(n19_154),
    .I3(n10_166) 
);
defparam n44_s125.INIT=16'hB7CA;
  LUT4 n47_s122 (
    .F(n47_154),
    .I0(n17_85),
    .I1(cyc19r_lswave_raw[3]),
    .I2(n10_166),
    .I3(n31_12) 
);
defparam n47_s122.INIT=16'h030A;
  LUT4 n47_s123 (
    .F(n47_155),
    .I0(cyc19r_lswave_raw[2]),
    .I1(n10_166),
    .I2(n19_154),
    .I3(n31_12) 
);
defparam n47_s123.INIT=16'h2AD3;
  LUT4 n48_s118 (
    .F(n48_147),
    .I0(n10_166),
    .I1(n17_85),
    .I2(n19_154),
    .I3(cyc19r_lswave_raw[1]) 
);
defparam n48_s118.INIT=16'h6B94;
  LUT4 n49_s122 (
    .F(n49_151),
    .I0(n19_154),
    .I1(n10_166),
    .I2(n17_85),
    .I3(cyc19r_lswave_raw[1]) 
);
defparam n49_s122.INIT=16'hEF51;
  LUT4 n49_s123 (
    .F(n49_152),
    .I0(n10_166),
    .I1(n19_154),
    .I2(n17_85),
    .I3(n31_12) 
);
defparam n49_s123.INIT=16'h9671;
  LUT4 n36_s126 (
    .F(n36_163),
    .I0(n19_154),
    .I1(cyc19r_lswave_raw[1]),
    .I2(n10_166),
    .I3(n17_85) 
);
defparam n36_s126.INIT=16'hEB7F;
  LUT4 n33_s124 (
    .F(n33_160),
    .I0(n10_166),
    .I1(n31_12),
    .I2(n17_85),
    .I3(n19_154) 
);
defparam n33_s124.INIT=16'hE02B;
  LUT2 n21_s126 (
    .F(n21_161),
    .I0(cyc20c_lswave_attenuated_4_2),
    .I1(cyc19r_lswave_raw[3]) 
);
defparam n21_s126.INIT=4'h4;
  LUT4 n21_s127 (
    .F(n21_162),
    .I0(cyc20c_lswave_attenuated_4_2),
    .I1(n31_12),
    .I2(n17_85),
    .I3(n19_154) 
);
defparam n21_s127.INIT=16'h0017;
  LUT3 n21_s128 (
    .F(n21_163),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[3]),
    .I2(cyc20c_lswave_attenuated_4_2) 
);
defparam n21_s128.INIT=8'h10;
  LUT4 n12_s127 (
    .F(n12_166),
    .I0(n17_85),
    .I1(cyc19r_lswave_raw[1]),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc19r_lswave_raw[3]) 
);
defparam n12_s127.INIT=16'hDDD0;
  LUT4 n20_s122 (
    .F(n20_156),
    .I0(n10_166),
    .I1(cyc19r_lswave_raw[2]),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n20_s122.INIT=16'h7770;
  LUT3 n14_s127 (
    .F(n14_164),
    .I0(n18_156),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n14_s127.INIT=8'h01;
  LUT4 n9_s63 (
    .F(n9_87),
    .I0(n31_23),
    .I1(cyc20c_lswave_attenuated_4_2),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n9_s63.INIT=16'h111F;
  LUT4 n8_s127 (
    .F(n8_167),
    .I0(n12_166),
    .I1(n10_166),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n8_s127.INIT=16'hBBB0;
  LUT3 n33_s125 (
    .F(n33_162),
    .I0(n33_160),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n33_s125.INIT=8'h01;
  LUT3 n36_s127 (
    .F(n36_165),
    .I0(n36_163),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n36_s127.INIT=8'h01;
  LUT4 n13_s63 (
    .F(n13_87),
    .I0(n27_142),
    .I1(n10_166),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n13_s63.INIT=16'h000E;
  LUT4 n49_s124 (
    .F(n49_154),
    .I0(n49_151),
    .I1(n49_152),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n49_s124.INIT=16'h5553;
  LUT4 n47_s124 (
    .F(n47_157),
    .I0(n47_154),
    .I1(n47_155),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n47_s124.INIT=16'hAAA3;
  LUT4 n41_s122 (
    .F(n41_153),
    .I0(n41_150),
    .I1(n41_151),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n41_s122.INIT=16'h555C;
  LUT4 n39_s118 (
    .F(n39_146),
    .I0(n39_143),
    .I1(n39_144),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n39_s118.INIT=16'h555C;
  LUT4 n37_s126 (
    .F(n37_162),
    .I0(n37_159),
    .I1(n37_160),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n37_s126.INIT=16'hAAAC;
  LUT4 n32_s117 (
    .F(n32_146),
    .I0(n32_144),
    .I1(n22_148),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n32_s117.INIT=16'h555C;
  LUT4 n25_s122 (
    .F(n25_154),
    .I0(n25_151),
    .I1(n25_152),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n25_s122.INIT=16'h555C;
  LUT4 n24_s120 (
    .F(n24_149),
    .I0(n24_146),
    .I1(n24_147),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n24_s120.INIT=16'h5553;
  LUT3 n42_s115 (
    .F(n42_140),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc19r_lswave_raw[1]),
    .I2(n42_138) 
);
defparam n42_s115.INIT=8'h1E;
  LUT4 n31_s10 (
    .F(n31_17),
    .I0(n31_21),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc19r_lswave_raw[1]),
    .I3(n31_23) 
);
defparam n31_s10.INIT=16'h0200;
  LUT3 n27_s116 (
    .F(n27_142),
    .I0(cyc19r_lswave_raw[3]),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc19r_lswave_raw[2]) 
);
defparam n27_s116.INIT=8'h01;
  LUT3 n22_s121 (
    .F(n22_150),
    .I0(cyc19r_lswave_raw[1]),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc19r_lswave_raw[2]) 
);
defparam n22_s121.INIT=8'h02;
  LUT3 n31_s12 (
    .F(n31_21),
    .I0(cyc20c_lswave_attenuated_5_2),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_4_2) 
);
defparam n31_s12.INIT=8'h01;
  LUT4 n44_s126 (
    .F(n44_161),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_4_2),
    .I2(n44_159),
    .I3(n40_156) 
);
defparam n44_s126.INIT=16'h1F01;
  LUT3 n10_s132 (
    .F(n10_173),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc19r_lswave_raw[1]),
    .I2(cyc19r_lswave_raw[2]) 
);
defparam n10_s132.INIT=8'hEA;
  LUT3 n31_s13 (
    .F(n31_23),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc19r_lswave_raw[2]),
    .I2(cyc19r_lswave_raw[3]) 
);
defparam n31_s13.INIT=8'hEA;
  LUT3 n7_s9 (
    .F(n7_19),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_4_2),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n7_s9.INIT=8'h15;
  LUT3 n26_s121 (
    .F(n26_153),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_4_2),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n26_s121.INIT=8'h14;
  LUT4 n14_s128 (
    .F(n14_166),
    .I0(n18_156),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_5_2),
    .I3(n14_162) 
);
defparam n14_s128.INIT=16'hFE01;
  LUT4 n43_s126 (
    .F(n43_163),
    .I0(n36_163),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_5_2),
    .I3(n43_161) 
);
defparam n43_s126.INIT=16'h00FE;
  LUT4 n30_s125 (
    .F(n30_161),
    .I0(n37_159),
    .I1(n37_160),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n30_s125.INIT=16'h5553;
  LUT4 n38_s5 (
    .F(n38_11),
    .I0(n31_21),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc19r_lswave_raw[1]),
    .I3(n31_23) 
);
defparam n38_s5.INIT=16'hFDFF;
  LUT4 n6_s127 (
    .F(n6_167),
    .I0(n12_166),
    .I1(n10_166),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n6_s127.INIT=16'h444F;
  DFFE o_DATA_46_s0 (
    .Q(cyc20c_exp_data_46),
    .D(n6_167),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc20c_exp_data_45),
    .D(n7_19),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_44_s0 (
    .Q(cyc20c_exp_data_44),
    .D(n8_167),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc20c_exp_data_43),
    .D(n9_87),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc20c_exp_data_42),
    .D(n10_164),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc20c_exp_data_41),
    .D(n11_164),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc20c_exp_data_40),
    .D(n12_163),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc20c_exp_data_39),
    .D(n13_87),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc20c_exp_data_38),
    .D(n14_166),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc20c_exp_data_37),
    .D(n15_162),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc20c_exp_data_36),
    .D(n16_164),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc20c_exp_data_35),
    .D(n17_84),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc20c_exp_data_34),
    .D(n18_154),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc20c_exp_data_33),
    .D(n19_153),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc20c_exp_data_32),
    .D(n20_153),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc20c_exp_data_31),
    .D(n21_159),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc20c_exp_data_30),
    .D(n22_145),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc20c_exp_data_29),
    .D(n23_141),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc20c_exp_data_28),
    .D(n24_149),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc20c_exp_data_27),
    .D(n25_154),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc20c_exp_data_26),
    .D(n26_145),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc20c_exp_data_25),
    .D(n27_139),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc20c_exp_data_24),
    .D(n28_141),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc20c_exp_data_23),
    .D(n29_146),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc20c_exp_data_20),
    .D(n30_161),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc20c_exp_data_19),
    .D(n31_17),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc20c_exp_data_18),
    .D(n32_146),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc20c_exp_data_17),
    .D(n33_162),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc20c_exp_data_16),
    .D(n34_159),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc20c_exp_data_15),
    .D(n35_144),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc20c_exp_data_14),
    .D(n36_165),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc20c_exp_data_13),
    .D(n37_162),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc20c_exp_data_12),
    .D(n38_11),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc20c_exp_data_11),
    .D(n39_146),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc20c_exp_data_10),
    .D(n40_155),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc20c_exp_data_9),
    .D(n41_153),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc20c_exp_data_8),
    .D(n42_140),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc20c_exp_data_7),
    .D(n43_163),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc20c_exp_data_6),
    .D(n44_161),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc20c_exp_data_4),
    .D(n46_162),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc20c_exp_data_3),
    .D(n47_157),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc20c_exp_data_2),
    .D(n48_146),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc20c_exp_data_1),
    .D(n49_154),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc20c_exp_data_0),
    .D(n50_82),
    .CLK(clk),
    .CE(m_nc_sel_z_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_exprom */
module IKAOPLL_sr_9 (
  n525_3,
  clk,
  n86_4,
  n426_6,
  n526_3,
  n527_3,
  n528_3,
  n529_3,
  n530_3,
  n531_3,
  n532_3,
  n533_3,
  n534_3,
  n535_3,
  n524_3,
  hh_tt_start_attack_dly_1_6,
  cyc21c_mod_z_tap6,
  \sr[0] ,
  cyc21c_mod_z_tap9
)
;
input n525_3;
input clk;
input n86_4;
input n426_6;
input n526_3;
input n527_3;
input n528_3;
input n529_3;
input n530_3;
input n531_3;
input n532_3;
input n533_3;
input n534_3;
input n535_3;
input n524_3;
input hh_tt_start_attack_dly_1_6;
input [11:0] cyc21c_mod_z_tap6;
output [11:0] \sr[0] ;
output [11:0] cyc21c_mod_z_tap9;
wire [11:0] \sr[7] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n525_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n526_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n527_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n528_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n529_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n530_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n531_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n532_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n533_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n534_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n535_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFE \sr[8]_11_s0  (
    .Q(cyc21c_mod_z_tap9[11]),
    .D(\sr[7] [11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_10_s0  (
    .Q(cyc21c_mod_z_tap9[10]),
    .D(\sr[7] [10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_9_s0  (
    .Q(cyc21c_mod_z_tap9[9]),
    .D(\sr[7] [9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_8_s0  (
    .Q(cyc21c_mod_z_tap9[8]),
    .D(\sr[7] [8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_7_s0  (
    .Q(cyc21c_mod_z_tap9[7]),
    .D(\sr[7] [7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_6_s0  (
    .Q(cyc21c_mod_z_tap9[6]),
    .D(\sr[7] [6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_5_s0  (
    .Q(cyc21c_mod_z_tap9[5]),
    .D(\sr[7] [5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_4_s0  (
    .Q(cyc21c_mod_z_tap9[4]),
    .D(\sr[7] [4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_3_s0  (
    .Q(cyc21c_mod_z_tap9[3]),
    .D(\sr[7] [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(cyc21c_mod_z_tap9[2]),
    .D(\sr[7] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(cyc21c_mod_z_tap9[1]),
    .D(\sr[7] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(cyc21c_mod_z_tap9[0]),
    .D(\sr[7] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n524_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  RAM16S4 \sr[6]_0_s5  (
    .DO(\sr[7] [3:0]),
    .DI(cyc21c_mod_z_tap6[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[6]_0_s7  (
    .DO(\sr[7] [7:4]),
    .DI(cyc21c_mod_z_tap6[7:4]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[6]_0_s9  (
    .DO(\sr[7] [11:8]),
    .DI(cyc21c_mod_z_tap6[11:8]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_9 */
module IKAOPLL_sr_10 (
  n597_3,
  clk,
  n86_4,
  n426_6,
  n598_3,
  n599_3,
  n600_3,
  n601_3,
  n602_3,
  n603_3,
  n604_3,
  n605_3,
  n606_3,
  n607_3,
  n596_3,
  hh_tt_start_attack_dly_1_6,
  cyc21c_mod_zz_tap6,
  \sr[0] ,
  cyc21c_mod_zz_tap9
)
;
input n597_3;
input clk;
input n86_4;
input n426_6;
input n598_3;
input n599_3;
input n600_3;
input n601_3;
input n602_3;
input n603_3;
input n604_3;
input n605_3;
input n606_3;
input n607_3;
input n596_3;
input hh_tt_start_attack_dly_1_6;
input [11:0] cyc21c_mod_zz_tap6;
output [11:0] \sr[0] ;
output [11:0] cyc21c_mod_zz_tap9;
wire [11:0] \sr[7] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n597_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n598_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n599_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n600_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n601_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n602_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n603_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n604_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n605_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n606_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n607_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFE \sr[8]_11_s0  (
    .Q(cyc21c_mod_zz_tap9[11]),
    .D(\sr[7] [11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_10_s0  (
    .Q(cyc21c_mod_zz_tap9[10]),
    .D(\sr[7] [10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_9_s0  (
    .Q(cyc21c_mod_zz_tap9[9]),
    .D(\sr[7] [9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_8_s0  (
    .Q(cyc21c_mod_zz_tap9[8]),
    .D(\sr[7] [8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_7_s0  (
    .Q(cyc21c_mod_zz_tap9[7]),
    .D(\sr[7] [7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_6_s0  (
    .Q(cyc21c_mod_zz_tap9[6]),
    .D(\sr[7] [6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_5_s0  (
    .Q(cyc21c_mod_zz_tap9[5]),
    .D(\sr[7] [5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_4_s0  (
    .Q(cyc21c_mod_zz_tap9[4]),
    .D(\sr[7] [4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_3_s0  (
    .Q(cyc21c_mod_zz_tap9[3]),
    .D(\sr[7] [3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(cyc21c_mod_zz_tap9[2]),
    .D(\sr[7] [2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(cyc21c_mod_zz_tap9[1]),
    .D(\sr[7] [1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(cyc21c_mod_zz_tap9[0]),
    .D(\sr[7] [0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n596_3),
    .CLK(clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  RAM16S4 \sr[6]_0_s5  (
    .DO(\sr[7] [3:0]),
    .DI(cyc21c_mod_zz_tap6[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[6]_0_s7  (
    .DO(\sr[7] [7:4]),
    .DI(cyc21c_mod_zz_tap6[7:4]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  RAM16S4 \sr[6]_0_s9  (
    .DO(\sr[7] [11:8]),
    .DI(cyc21c_mod_zz_tap6[11:8]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_10 */
module IKAOPLL_op (
  dm,
  clk,
  n86_4,
  op_attnlv_max,
  inhibit_fdbk,
  dc,
  n392_4,
  hh_tt_sel,
  m_nc_sel_z_6,
  n426_6,
  hh_tt_start_attack_dly_1_6,
  fb,
  op_phase,
  cyc21c_mod_z_tap6,
  cyc21c_mod_zz_tap6,
  op_attnlv,
  cyc20r_fpwave_sign,
  cyc20r_attnlv_max,
  dac_opdata_3_3,
  dac_opdata_2_3,
  dac_opdata_1_3,
  dac_opdata_0_3,
  n525_4,
  n526_4,
  dac_opdata,
  \sr[0] ,
  \sr[0]_124 
)
;
input dm;
input clk;
input n86_4;
input op_attnlv_max;
input inhibit_fdbk;
input dc;
input n392_4;
input hh_tt_sel;
input m_nc_sel_z_6;
input n426_6;
input hh_tt_start_attack_dly_1_6;
input [2:0] fb;
input [9:0] op_phase;
input [11:0] cyc21c_mod_z_tap6;
input [11:0] cyc21c_mod_zz_tap6;
input [6:0] op_attnlv;
output cyc20r_fpwave_sign;
output cyc20r_attnlv_max;
output dac_opdata_3_3;
output dac_opdata_2_3;
output dac_opdata_1_3;
output dac_opdata_0_3;
output n525_4;
output n526_4;
output [5:4] dac_opdata;
output [11:0] \sr[0] ;
output [11:0] \sr[0]_124 ;
wire n524_3;
wire n525_3;
wire n526_3;
wire n527_3;
wire n528_3;
wire n529_3;
wire n530_3;
wire n531_3;
wire n532_3;
wire n533_3;
wire n534_3;
wire n535_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire cyc20c_lswave_saturated_11_6;
wire dac_opdata_5_3;
wire cyc21c_intwave_flipped_2_4;
wire cyc21c_intwave_flipped_1_4;
wire cyc21c_intwave_flipped_0_4;
wire cyc19c_logsin_op1_1_11;
wire cyc19c_logsin_op1_0_8;
wire cyc20c_exp_op1_2_8;
wire cyc20c_exp_op1_1_10;
wire cyc20c_exp_op1_0_8;
wire cyc19c_op_fdbk_9_13;
wire cyc19c_op_fdbk_8_13;
wire cyc19c_op_fdbk_7_13;
wire cyc19c_op_fdbk_6_13;
wire cyc19c_op_fdbk_5_13;
wire cyc19c_op_fdbk_4_13;
wire cyc19c_op_fdbk_3_13;
wire cyc19c_op_fdbk_2_13;
wire cyc19c_op_fdbk_1_13;
wire cyc19c_op_fdbk_0_7;
wire cyc19c_op_fdbk_0_8;
wire cyc19c_op_fdbk_0_9;
wire cyc19c_logsin_op1_2_11;
wire dac_opdata_5_5;
wire dac_opdata_5_6;
wire dac_opdata_4_4;
wire dac_opdata_3_4;
wire dac_opdata_2_4;
wire dac_opdata_1_4;
wire dac_opdata_0_4;
wire cyc21c_intwave_flipped_2_5;
wire cyc21c_intwave_flipped_2_6;
wire cyc21c_intwave_flipped_1_5;
wire cyc21c_intwave_flipped_1_6;
wire cyc21c_intwave_flipped_1_7;
wire cyc21c_intwave_flipped_0_5;
wire cyc21c_intwave_flipped_0_6;
wire cyc21c_intwave_flipped_0_7;
wire cyc19c_logsin_op1_0_9;
wire cyc20c_exp_op1_1_11;
wire cyc20c_exp_op1_0_9;
wire cyc19c_op_fdbk_9_14;
wire cyc19c_op_fdbk_9_15;
wire cyc19c_op_fdbk_8_14;
wire cyc19c_op_fdbk_8_15;
wire cyc19c_op_fdbk_7_14;
wire cyc19c_op_fdbk_6_14;
wire cyc19c_op_fdbk_6_15;
wire cyc19c_op_fdbk_5_14;
wire cyc19c_op_fdbk_5_15;
wire cyc19c_op_fdbk_4_14;
wire cyc19c_op_fdbk_3_14;
wire cyc19c_op_fdbk_3_15;
wire cyc19c_op_fdbk_2_14;
wire cyc19c_op_fdbk_2_15;
wire cyc19c_op_fdbk_1_14;
wire cyc19c_op_fdbk_1_15;
wire cyc19c_op_fdbk_0_10;
wire cyc19c_op_fdbk_0_11;
wire dac_opdata_4_5;
wire dac_opdata_3_5;
wire dac_opdata_2_5;
wire dac_opdata_0_5;
wire cyc21c_intwave_flipped_2_7;
wire cyc21c_intwave_flipped_1_8;
wire cyc21c_intwave_flipped_1_9;
wire cyc21c_intwave_flipped_0_8;
wire cyc21c_intwave_flipped_0_9;
wire cyc19c_op_fdbk_8_16;
wire cyc19c_op_fdbk_6_16;
wire cyc19c_op_fdbk_5_16;
wire cyc19c_op_fdbk_3_16;
wire cyc19c_op_fdbk_2_16;
wire cyc19c_op_fdbk_1_16;
wire dac_opdata_3_6;
wire dac_opdata_0_6;
wire cyc21c_intwave_flipped_2_8;
wire n526_7;
wire n525_9;
wire dac_opdata_4_7;
wire dac_opdata_5_8;
wire cyc19c_logsin_op1_1_14;
wire cyc19c_logsin_op0_5_14;
wire cyc19c_logsin_op0_6_14;
wire cyc20c_exp_op0_8_13;
wire cyc20c_exp_op0_7_11;
wire cyc20c_exp_op0_7_13;
wire cyc20c_exp_op0_6_11;
wire cyc20c_exp_op0_6_13;
wire cyc20c_exp_op0_5_11;
wire cyc20c_exp_op0_5_13;
wire cyc20c_exp_op0_4_11;
wire cyc20c_exp_op0_4_13;
wire cyc20c_exp_op0_3_11;
wire cyc20c_exp_op0_3_13;
wire cyc20c_exp_op0_2_11;
wire cyc20c_exp_op0_2_13;
wire cyc20c_exp_op0_1_11;
wire cyc20c_exp_op0_1_13;
wire cyc20c_exp_op0_0_11;
wire cyc20c_exp_op0_0_13;
wire cyc19c_logsin_op0_4_11;
wire cyc19c_logsin_op0_4_13;
wire cyc19c_logsin_op0_3_11;
wire cyc19c_logsin_op0_3_13;
wire cyc19c_logsin_op0_2_11;
wire cyc19c_logsin_op0_2_13;
wire cyc19c_logsin_op0_1_11;
wire cyc19c_logsin_op0_1_13;
wire cyc19c_logsin_op0_0_11;
wire cyc19c_logsin_op0_0_13;
wire cyc18r_dm;
wire cyc19r_lswave_sign;
wire cyc19r_dc;
wire cyc19r_dm;
wire cyc20r_dc;
wire cyc20r_dm;
wire cyc21r_inhibit_fdbk;
wire cyc18r_dc;
wire cyc19c_phase_modded_0_2;
wire cyc19c_phase_modded_1_2;
wire cyc19c_phase_modded_2_2;
wire cyc19c_phase_modded_3_2;
wire cyc19c_phase_modded_4_2;
wire cyc19c_phase_modded_5_2;
wire cyc19c_phase_modded_6_2;
wire cyc19c_phase_modded_7_2;
wire cyc19c_phase_modded_8_2;
wire cyc19c_phase_modded_9_0_COUT;
wire n399_1;
wire n399_2;
wire n398_1;
wire n398_2;
wire n397_1;
wire n397_2;
wire n396_1;
wire n396_2;
wire n395_1;
wire n395_2;
wire n394_1;
wire n394_2;
wire n393_1;
wire n393_2;
wire n392_1;
wire n392_2;
wire n391_1;
wire n391_2;
wire n390_1;
wire n390_0_COUT;
wire cyc21c_modsum_0_2;
wire cyc21c_modsum_1_2;
wire cyc21c_modsum_2_2;
wire cyc21c_modsum_3_2;
wire cyc21c_modsum_4_2;
wire cyc21c_modsum_5_2;
wire cyc21c_modsum_6_2;
wire cyc21c_modsum_7_2;
wire cyc21c_modsum_8_2;
wire cyc21c_modsum_9_2;
wire cyc21c_modsum_10_2;
wire cyc21c_modsum_11_2;
wire cyc21c_modsum_12_0_COUT;
wire n192_2;
wire n192_3;
wire n191_2;
wire n191_3;
wire n190_2;
wire n190_3;
wire n189_2;
wire n189_3;
wire n188_2;
wire n188_3;
wire n187_2;
wire n187_3;
wire n186_2;
wire n186_3;
wire n185_2;
wire n185_3;
wire n184_2;
wire n184_3;
wire n183_2;
wire n183_3;
wire n182_2;
wire n181_6;
wire cyc20c_lswave_attenuated_4_3;
wire cyc20c_lswave_attenuated_5_3;
wire cyc20c_lswave_attenuated_6_3;
wire cyc20c_lswave_attenuated_7_3;
wire cyc20c_lswave_attenuated_8_3;
wire cyc20c_lswave_attenuated_9_3;
wire cyc20c_lswave_attenuated_10_3;
wire cyc20c_lswave_saturated_11_9;
wire cyc20c_lswave_saturated_10_6;
wire cyc20c_lswave_saturated_9_6;
wire cyc20c_lswave_saturated_8_6;
wire [7:6] cyc19c_logsin_addr;
wire [2:0] cyc21c_intwave_flipped;
wire [10:0] cyc19c_logsin_op0;
wire [8:0] cyc19c_logsin_op1;
wire [9:0] cyc20c_exp_op0;
wire [9:0] cyc19c_op_fdbk;
wire [7:6] cyc20c_lswave_saturated;
wire [3:0] dac_opdata_0;
wire [2:0] cyc20c_exp_op1;
wire [2:0] cyc18r_fb;
wire [11:0] cyc19r_lswave_raw;
wire [9:0] cyc20r_fpwave_mantissa;
wire [3:0] cyc20r_fpwave_exponent;
wire [8:0] cyc21r_intwave;
wire [11:0] cyc21r_modsum;
wire [9:0] cyc19c_phase_modded;
wire [12:0] cyc21c_modsum;
wire [12:4] cyc20c_lswave_attenuated;
wire [45:0] cyc19c_logsin_data;
wire [46:0] cyc20c_exp_data;
wire [11:0] cyc21c_mod_z_tap9;
wire [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  LUT2 cyc19c_logsin_addr_7_s0 (
    .F(cyc19c_logsin_addr[7]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_addr_7_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_6_s0 (
    .F(cyc19c_logsin_addr[6]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_addr_6_s0.INIT=4'h6;
  LUT4 dac_opdata_5_s (
    .F(dac_opdata[5]),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(dac_opdata_5_8) 
);
defparam dac_opdata_5_s.INIT=16'h050C;
  LUT4 dac_opdata_4_s (
    .F(dac_opdata[4]),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(dac_opdata_4_7) 
);
defparam dac_opdata_4_s.INIT=16'h050C;
  LUT4 cyc21c_intwave_flipped_2_s0 (
    .F(cyc21c_intwave_flipped[2]),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(cyc21c_intwave_flipped_2_4) 
);
defparam cyc21c_intwave_flipped_2_s0.INIT=16'h0C05;
  LUT4 cyc21c_intwave_flipped_1_s0 (
    .F(cyc21c_intwave_flipped[1]),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(cyc21c_intwave_flipped_1_4) 
);
defparam cyc21c_intwave_flipped_1_s0.INIT=16'h0C05;
  LUT4 cyc21c_intwave_flipped_0_s0 (
    .F(cyc21c_intwave_flipped[0]),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(cyc21c_intwave_flipped_0_4) 
);
defparam cyc21c_intwave_flipped_0_s0.INIT=16'h0C05;
  LUT4 n524_s0 (
    .F(n524_3),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_mod_z_tap9[11]),
    .I3(n392_4) 
);
defparam n524_s0.INIT=16'hF044;
  LUT3 n525_s0 (
    .F(n525_3),
    .I0(n525_4),
    .I1(cyc21c_mod_z_tap9[10]),
    .I2(n392_4) 
);
defparam n525_s0.INIT=8'hCA;
  LUT3 n526_s0 (
    .F(n526_3),
    .I0(n526_4),
    .I1(cyc21c_mod_z_tap9[9]),
    .I2(n392_4) 
);
defparam n526_s0.INIT=8'hCA;
  LUT3 n527_s0 (
    .F(n527_3),
    .I0(dac_opdata[5]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n527_s0.INIT=8'hCA;
  LUT3 n528_s0 (
    .F(n528_3),
    .I0(dac_opdata[4]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n528_s0.INIT=8'hCA;
  LUT3 n529_s0 (
    .F(n529_3),
    .I0(dac_opdata_0[3]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n529_s0.INIT=8'hCA;
  LUT3 n530_s0 (
    .F(n530_3),
    .I0(dac_opdata_0[2]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n530_s0.INIT=8'hCA;
  LUT3 n531_s0 (
    .F(n531_3),
    .I0(dac_opdata_0[1]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n531_s0.INIT=8'hCA;
  LUT3 n532_s0 (
    .F(n532_3),
    .I0(dac_opdata_0[0]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n532_s0.INIT=8'hCA;
  LUT3 n533_s0 (
    .F(n533_3),
    .I0(cyc21c_intwave_flipped[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n533_s0.INIT=8'hCA;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(cyc21c_intwave_flipped[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n534_s0.INIT=8'hCA;
  LUT3 n535_s0 (
    .F(n535_3),
    .I0(cyc21c_intwave_flipped[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n535_s0.INIT=8'hCA;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(cyc21c_mod_zz_tap9[11]),
    .I1(cyc21c_mod_z_tap9[11]),
    .I2(n392_4) 
);
defparam n596_s0.INIT=8'hAC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(cyc21c_mod_zz_tap9[10]),
    .I1(cyc21c_mod_z_tap9[10]),
    .I2(n392_4) 
);
defparam n597_s0.INIT=8'hAC;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(cyc21c_mod_zz_tap9[9]),
    .I1(cyc21c_mod_z_tap9[9]),
    .I2(n392_4) 
);
defparam n598_s0.INIT=8'hAC;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(cyc21c_mod_zz_tap9[8]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n599_s0.INIT=8'hAC;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(cyc21c_mod_zz_tap9[7]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n600_s0.INIT=8'hAC;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(cyc21c_mod_zz_tap9[6]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n601_s0.INIT=8'hAC;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(cyc21c_mod_zz_tap9[5]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n602_s0.INIT=8'hAC;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(cyc21c_mod_zz_tap9[4]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n603_s0.INIT=8'hAC;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(cyc21c_mod_zz_tap9[3]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n604_s0.INIT=8'hAC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(cyc21c_mod_zz_tap9[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n605_s0.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(cyc21c_mod_zz_tap9[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n606_s0.INIT=8'hAC;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(cyc21c_mod_zz_tap9[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n607_s0.INIT=8'hAC;
  LUT4 cyc19c_logsin_op0_6_s6 (
    .F(cyc19c_logsin_op0[6]),
    .I0(cyc19c_logsin_addr[7]),
    .I1(cyc19c_logsin_data[37]),
    .I2(cyc19c_logsin_op0_6_14),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_6_s6.INIT=16'h44F0;
  LUT4 cyc19c_logsin_op0_5_s6 (
    .F(cyc19c_logsin_op0[5]),
    .I0(cyc19c_logsin_addr[7]),
    .I1(cyc19c_logsin_data[33]),
    .I2(cyc19c_logsin_op0_5_14),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_5_s6.INIT=16'h44F0;
  LUT3 cyc19c_logsin_op1_1_s5 (
    .F(cyc19c_logsin_op1[1]),
    .I0(cyc19c_logsin_op1_1_11),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op1_1_s5.INIT=8'h41;
  LUT3 cyc19c_logsin_op1_0_s3 (
    .F(cyc19c_logsin_op1[0]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_logsin_op1_0_8) 
);
defparam cyc19c_logsin_op1_0_s3.INIT=8'h09;
  LUT4 cyc20c_exp_op0_8_s5 (
    .F(cyc20c_exp_op0[8]),
    .I0(cyc20c_lswave_saturated[6]),
    .I1(cyc20c_exp_data[43]),
    .I2(cyc20c_exp_op0_8_13),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op0_8_s5.INIT=16'hF088;
  LUT2 cyc20c_lswave_saturated_11_s3 (
    .F(cyc20c_lswave_saturated_11_6),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(n86_4) 
);
defparam cyc20c_lswave_saturated_11_s3.INIT=4'h8;
  LUT4 cyc19c_op_fdbk_9_s7 (
    .F(cyc19c_op_fdbk[9]),
    .I0(cyc21r_intwave[8]),
    .I1(cyc19c_op_fdbk_9_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_9_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_8_s7 (
    .F(cyc19c_op_fdbk[8]),
    .I0(cyc21r_intwave[7]),
    .I1(cyc19c_op_fdbk_8_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_8_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_7_s7 (
    .F(cyc19c_op_fdbk[7]),
    .I0(cyc21r_intwave[6]),
    .I1(cyc19c_op_fdbk_7_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_7_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_6_s7 (
    .F(cyc19c_op_fdbk[6]),
    .I0(cyc21r_intwave[5]),
    .I1(cyc19c_op_fdbk_6_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_6_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_5_s7 (
    .F(cyc19c_op_fdbk[5]),
    .I0(cyc21r_intwave[4]),
    .I1(cyc19c_op_fdbk_5_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_5_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_4_s7 (
    .F(cyc19c_op_fdbk[4]),
    .I0(cyc21r_intwave[3]),
    .I1(cyc19c_op_fdbk_4_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_4_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_3_s7 (
    .F(cyc19c_op_fdbk[3]),
    .I0(cyc21r_intwave[2]),
    .I1(cyc19c_op_fdbk_3_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_3_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_2_s7 (
    .F(cyc19c_op_fdbk[2]),
    .I0(cyc21r_intwave[1]),
    .I1(cyc19c_op_fdbk_2_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_2_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_1_s7 (
    .F(cyc19c_op_fdbk[1]),
    .I0(cyc21r_intwave[0]),
    .I1(cyc19c_op_fdbk_1_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_1_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_0_s2 (
    .F(cyc19c_op_fdbk[0]),
    .I0(cyc19c_op_fdbk_0_7),
    .I1(cyc19c_op_fdbk_0_8),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_0_9) 
);
defparam cyc19c_op_fdbk_0_s2.INIT=16'h3500;
  LUT4 cyc19c_logsin_op1_2_s5 (
    .F(cyc19c_logsin_op1[2]),
    .I0(cyc19c_logsin_data[16]),
    .I1(cyc19c_logsin_data[15]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_2_s5.INIT=16'h0A0C;
  LUT4 cyc19c_logsin_op0_7_s5 (
    .F(cyc19c_logsin_op0[7]),
    .I0(cyc19c_logsin_data[41]),
    .I1(cyc19c_logsin_data[40]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_7_s5.INIT=16'h0A0C;
  LUT4 cyc19c_logsin_op0_8_s5 (
    .F(cyc19c_logsin_op0[8]),
    .I0(cyc19c_logsin_data[43]),
    .I1(cyc19c_logsin_data[42]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_8_s5.INIT=16'h0A0C;
  LUT2 cyc20c_lswave_saturated_6_s2 (
    .F(cyc20c_lswave_saturated[6]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_lswave_saturated_6_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_7_s2 (
    .F(cyc20c_lswave_saturated[7]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_lswave_saturated_7_s2.INIT=4'h1;
  LUT4 dac_opdata_5_s0 (
    .F(dac_opdata_5_3),
    .I0(cyc20r_dc),
    .I1(cyc20r_dm),
    .I2(n392_4),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_5_s0.INIT=16'h5300;
  LUT3 dac_opdata_3_s0 (
    .F(dac_opdata_3_3),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_3_4) 
);
defparam dac_opdata_3_s0.INIT=8'hA3;
  LUT3 dac_opdata_2_s0 (
    .F(dac_opdata_2_3),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_2_4) 
);
defparam dac_opdata_2_s0.INIT=8'hA3;
  LUT3 dac_opdata_1_s0 (
    .F(dac_opdata_1_3),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_1_4) 
);
defparam dac_opdata_1_s0.INIT=8'hA3;
  LUT3 dac_opdata_0_s0 (
    .F(dac_opdata_0_3),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_0_4) 
);
defparam dac_opdata_0_s0.INIT=8'hA3;
  LUT4 cyc21c_intwave_flipped_2_s1 (
    .F(cyc21c_intwave_flipped_2_4),
    .I0(cyc20r_fpwave_exponent[3]),
    .I1(cyc21c_intwave_flipped_2_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc21c_intwave_flipped_2_6) 
);
defparam cyc21c_intwave_flipped_2_s1.INIT=16'h00BF;
  LUT4 cyc21c_intwave_flipped_1_s1 (
    .F(cyc21c_intwave_flipped_1_4),
    .I0(cyc21c_intwave_flipped_1_5),
    .I1(cyc21c_intwave_flipped_1_6),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc21c_intwave_flipped_1_7) 
);
defparam cyc21c_intwave_flipped_1_s1.INIT=16'hC05F;
  LUT4 cyc21c_intwave_flipped_0_s1 (
    .F(cyc21c_intwave_flipped_0_4),
    .I0(cyc21c_intwave_flipped_0_5),
    .I1(cyc21c_intwave_flipped_0_6),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc21c_intwave_flipped_0_7) 
);
defparam cyc21c_intwave_flipped_0_s1.INIT=16'hC0AF;
  LUT4 n525_s1 (
    .F(n525_4),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(n525_9) 
);
defparam n525_s1.INIT=16'h050C;
  LUT4 n526_s1 (
    .F(n526_4),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max),
    .I3(n526_7) 
);
defparam n526_s1.INIT=16'h050C;
  LUT4 cyc19c_logsin_op1_1_s6 (
    .F(cyc19c_logsin_op1_1_11),
    .I0(cyc19c_logsin_addr[7]),
    .I1(cyc19c_logsin_data[9]),
    .I2(cyc19c_logsin_op1_1_14),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_1_s6.INIT=16'hBB0F;
  LUT4 cyc19c_logsin_op1_0_s4 (
    .F(cyc19c_logsin_op1_0_8),
    .I0(cyc19c_logsin_data[1]),
    .I1(cyc19c_logsin_data[0]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_op1_0_9) 
);
defparam cyc19c_logsin_op1_0_s4.INIT=16'hF503;
  LUT4 cyc20c_exp_op1_2_s4 (
    .F(cyc20c_exp_op1_2_8),
    .I0(cyc20c_exp_data[20]),
    .I1(cyc20c_exp_data[19]),
    .I2(cyc20c_lswave_attenuated[6]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op1_2_s4.INIT=16'h3500;
  LUT4 cyc20c_exp_op1_1_s5 (
    .F(cyc20c_exp_op1_1_10),
    .I0(cyc20c_lswave_attenuated[7]),
    .I1(cyc20c_exp_data[12]),
    .I2(cyc20c_exp_op1_1_11),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_1_s5.INIT=16'h770F;
  LUT4 cyc20c_exp_op1_0_s4 (
    .F(cyc20c_exp_op1_0_8),
    .I0(cyc20c_exp_data[13]),
    .I1(cyc20c_exp_data[7]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_exp_op1_0_9) 
);
defparam cyc20c_exp_op1_0_s4.INIT=16'h305F;
  LUT4 cyc19c_op_fdbk_9_s8 (
    .F(cyc19c_op_fdbk_9_13),
    .I0(cyc19c_op_fdbk_9_14),
    .I1(cyc18r_fb[2]),
    .I2(cyc21r_modsum[11]),
    .I3(cyc19c_op_fdbk_9_15) 
);
defparam cyc19c_op_fdbk_9_s8.INIT=16'h0F77;
  LUT4 cyc19c_op_fdbk_8_s8 (
    .F(cyc19c_op_fdbk_8_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_8_15),
    .I2(cyc21r_modsum[11]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_8_s8.INIT=16'h2ACF;
  LUT4 cyc19c_op_fdbk_7_s8 (
    .F(cyc19c_op_fdbk_7_13),
    .I0(cyc19c_op_fdbk_7_14),
    .I1(cyc19c_op_fdbk_9_14),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_9_15) 
);
defparam cyc19c_op_fdbk_7_s8.INIT=16'h305F;
  LUT3 cyc19c_op_fdbk_6_s8 (
    .F(cyc19c_op_fdbk_6_13),
    .I0(cyc19c_op_fdbk_6_14),
    .I1(cyc19c_op_fdbk_6_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_6_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_5_s8 (
    .F(cyc19c_op_fdbk_5_13),
    .I0(cyc19c_op_fdbk_5_14),
    .I1(cyc19c_op_fdbk_5_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_5_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_4_s8 (
    .F(cyc19c_op_fdbk_4_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_4_14),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_4_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_3_s8 (
    .F(cyc19c_op_fdbk_3_13),
    .I0(cyc19c_op_fdbk_3_14),
    .I1(cyc19c_op_fdbk_3_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_3_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_2_s8 (
    .F(cyc19c_op_fdbk_2_13),
    .I0(cyc19c_op_fdbk_2_14),
    .I1(cyc19c_op_fdbk_2_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_2_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_1_s8 (
    .F(cyc19c_op_fdbk_1_13),
    .I0(cyc19c_op_fdbk_1_14),
    .I1(cyc19c_op_fdbk_1_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_1_s8.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_0_s3 (
    .F(cyc19c_op_fdbk_0_7),
    .I0(cyc21r_modsum[6]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_0_10),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_0_s3.INIT=16'h0F77;
  LUT4 cyc19c_op_fdbk_0_s4 (
    .F(cyc19c_op_fdbk_0_8),
    .I0(cyc21r_modsum[1]),
    .I1(cyc21r_modsum[0]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_0_11) 
);
defparam cyc19c_op_fdbk_0_s4.INIT=16'h305F;
  LUT2 cyc19c_op_fdbk_0_s5 (
    .F(cyc19c_op_fdbk_0_9),
    .I0(cyc21r_inhibit_fdbk),
    .I1(hh_tt_sel) 
);
defparam cyc19c_op_fdbk_0_s5.INIT=4'h4;
  LUT3 cyc19c_logsin_op1_2_s6 (
    .F(cyc19c_logsin_op1_2_11),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_2_s6.INIT=8'h7E;
  LUT4 dac_opdata_5_s2 (
    .F(dac_opdata_5_5),
    .I0(cyc20r_fpwave_mantissa[9]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_5_s2.INIT=16'h305F;
  LUT2 dac_opdata_5_s3 (
    .F(dac_opdata_5_6),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_5_s3.INIT=4'h8;
  LUT4 dac_opdata_4_s1 (
    .F(dac_opdata_4_4),
    .I0(cyc20r_fpwave_mantissa[9]),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(dac_opdata_4_5),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_4_s1.INIT=16'hF0BB;
  LUT4 dac_opdata_3_s1 (
    .F(dac_opdata_3_4),
    .I0(cyc21c_intwave_flipped_2_5),
    .I1(dac_opdata_3_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_3_s1.INIT=16'h3A00;
  LUT4 dac_opdata_2_s1 (
    .F(dac_opdata_2_4),
    .I0(dac_opdata_2_5),
    .I1(cyc21c_intwave_flipped_1_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_2_s1.INIT=16'hCA00;
  LUT4 dac_opdata_1_s1 (
    .F(dac_opdata_1_4),
    .I0(dac_opdata_5_5),
    .I1(cyc21c_intwave_flipped_0_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_1_s1.INIT=16'h3500;
  LUT4 dac_opdata_0_s1 (
    .F(dac_opdata_0_4),
    .I0(dac_opdata_4_4),
    .I1(dac_opdata_0_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_0_s1.INIT=16'hCA00;
  LUT2 cyc21c_intwave_flipped_2_s2 (
    .F(cyc21c_intwave_flipped_2_5),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_exponent[1]) 
);
defparam cyc21c_intwave_flipped_2_s2.INIT=4'h8;
  LUT4 cyc21c_intwave_flipped_2_s3 (
    .F(cyc21c_intwave_flipped_2_6),
    .I0(dac_opdata_3_5),
    .I1(cyc21c_intwave_flipped_2_7),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam cyc21c_intwave_flipped_2_s3.INIT=16'h3500;
  LUT3 cyc21c_intwave_flipped_1_s2 (
    .F(cyc21c_intwave_flipped_1_5),
    .I0(dac_opdata_4_5),
    .I1(cyc21c_intwave_flipped_1_8),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam cyc21c_intwave_flipped_1_s2.INIT=8'hCA;
  LUT4 cyc21c_intwave_flipped_1_s3 (
    .F(cyc21c_intwave_flipped_1_6),
    .I0(cyc20r_fpwave_mantissa[2]),
    .I1(cyc20r_fpwave_mantissa[1]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_1_9) 
);
defparam cyc21c_intwave_flipped_1_s3.INIT=16'h5F30;
  LUT3 cyc21c_intwave_flipped_1_s4 (
    .F(cyc21c_intwave_flipped_1_7),
    .I0(dac_opdata_2_5),
    .I1(cyc20r_fpwave_exponent[3]),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_1_s4.INIT=8'hE0;
  LUT4 cyc21c_intwave_flipped_0_s2 (
    .F(cyc21c_intwave_flipped_0_5),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_0_8) 
);
defparam cyc21c_intwave_flipped_0_s2.INIT=16'h5F30;
  LUT4 cyc21c_intwave_flipped_0_s3 (
    .F(cyc21c_intwave_flipped_0_6),
    .I0(cyc20r_fpwave_mantissa[1]),
    .I1(cyc20r_fpwave_mantissa[0]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_0_9) 
);
defparam cyc21c_intwave_flipped_0_s3.INIT=16'h5F30;
  LUT3 cyc21c_intwave_flipped_0_s4 (
    .F(cyc21c_intwave_flipped_0_7),
    .I0(dac_opdata_5_5),
    .I1(cyc20r_fpwave_exponent[3]),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_0_s4.INIT=8'hD0;
  LUT4 cyc19c_logsin_op1_0_s5 (
    .F(cyc19c_logsin_op1_0_9),
    .I0(cyc19c_logsin_data[3]),
    .I1(cyc19c_logsin_data[2]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_0_s5.INIT=16'h5F30;
  LUT3 cyc20c_exp_op1_1_s6 (
    .F(cyc20c_exp_op1_1_11),
    .I0(cyc20c_exp_data[14]),
    .I1(cyc20c_exp_data[13]),
    .I2(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op1_1_s6.INIT=8'hCA;
  LUT4 cyc20c_exp_op1_0_s5 (
    .F(cyc20c_exp_op1_0_9),
    .I0(cyc20c_exp_data[6]),
    .I1(cyc20c_exp_data[4]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op1_0_s5.INIT=16'hFA0C;
  LUT3 cyc19c_op_fdbk_9_s9 (
    .F(cyc19c_op_fdbk_9_14),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_9_s9.INIT=8'hAC;
  LUT4 cyc19c_op_fdbk_9_s10 (
    .F(cyc19c_op_fdbk_9_15),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_9_s10.INIT=16'h0FC8;
  LUT4 cyc19c_op_fdbk_8_s9 (
    .F(cyc19c_op_fdbk_8_14),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc19c_op_fdbk_8_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s9.INIT=16'h0F77;
  LUT2 cyc19c_op_fdbk_8_s10 (
    .F(cyc19c_op_fdbk_8_15),
    .I0(cyc18r_fb[0]),
    .I1(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s10.INIT=4'h1;
  LUT3 cyc19c_op_fdbk_7_s9 (
    .F(cyc19c_op_fdbk_7_14),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[7]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_7_s9.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_6_s9 (
    .F(cyc19c_op_fdbk_6_14),
    .I0(cyc21r_modsum[10]),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s9.INIT=16'h533F;
  LUT3 cyc19c_op_fdbk_6_s10 (
    .F(cyc19c_op_fdbk_6_15),
    .I0(cyc19c_op_fdbk_8_16),
    .I1(cyc19c_op_fdbk_6_16),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s10.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_5_s9 (
    .F(cyc19c_op_fdbk_5_14),
    .I0(cyc21r_modsum[11]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_9_14),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s9.INIT=16'h0F77;
  LUT3 cyc19c_op_fdbk_5_s10 (
    .F(cyc19c_op_fdbk_5_15),
    .I0(cyc19c_op_fdbk_7_14),
    .I1(cyc19c_op_fdbk_5_16),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s10.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_4_s9 (
    .F(cyc19c_op_fdbk_4_14),
    .I0(cyc19c_op_fdbk_6_16),
    .I1(cyc19c_op_fdbk_0_10),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_4_s9.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_3_s9 (
    .F(cyc19c_op_fdbk_3_14),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc19c_op_fdbk_7_14),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s9.INIT=16'h0F77;
  LUT3 cyc19c_op_fdbk_3_s10 (
    .F(cyc19c_op_fdbk_3_15),
    .I0(cyc19c_op_fdbk_5_16),
    .I1(cyc19c_op_fdbk_3_16),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s10.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_2_s9 (
    .F(cyc19c_op_fdbk_2_14),
    .I0(cyc21r_modsum[8]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_6_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_2_s9.INIT=16'h0F77;
  LUT3 cyc19c_op_fdbk_2_s10 (
    .F(cyc19c_op_fdbk_2_15),
    .I0(cyc19c_op_fdbk_0_10),
    .I1(cyc19c_op_fdbk_2_16),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_2_s10.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_1_s9 (
    .F(cyc19c_op_fdbk_1_14),
    .I0(cyc21r_modsum[7]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_5_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_1_s9.INIT=16'h0F77;
  LUT4 cyc19c_op_fdbk_1_s10 (
    .F(cyc19c_op_fdbk_1_15),
    .I0(cyc21r_modsum[2]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_1_16) 
);
defparam cyc19c_op_fdbk_1_s10.INIT=16'h305F;
  LUT3 cyc19c_op_fdbk_0_s6 (
    .F(cyc19c_op_fdbk_0_10),
    .I0(cyc21r_modsum[5]),
    .I1(cyc21r_modsum[4]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s6.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_0_s7 (
    .F(cyc19c_op_fdbk_0_11),
    .I0(cyc21r_modsum[2]),
    .I1(cyc21r_modsum[3]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s7.INIT=16'hFA0C;
  LUT3 dac_opdata_4_s2 (
    .F(dac_opdata_4_5),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_4_s2.INIT=8'hAC;
  LUT4 dac_opdata_3_s2 (
    .F(dac_opdata_3_5),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[7]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(dac_opdata_3_6) 
);
defparam dac_opdata_3_s2.INIT=16'h5F30;
  LUT3 dac_opdata_2_s2 (
    .F(dac_opdata_2_5),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_2_s2.INIT=8'hD0;
  LUT4 dac_opdata_0_s2 (
    .F(dac_opdata_0_5),
    .I0(cyc20r_fpwave_mantissa[4]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(dac_opdata_0_6) 
);
defparam dac_opdata_0_s2.INIT=16'hC0AF;
  LUT4 cyc21c_intwave_flipped_2_s4 (
    .F(cyc21c_intwave_flipped_2_7),
    .I0(cyc20r_fpwave_mantissa[3]),
    .I1(cyc20r_fpwave_mantissa[2]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_2_8) 
);
defparam cyc21c_intwave_flipped_2_s4.INIT=16'h5F30;
  LUT3 cyc21c_intwave_flipped_1_s5 (
    .F(cyc21c_intwave_flipped_1_8),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[5]),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_1_s5.INIT=8'hCA;
  LUT4 cyc21c_intwave_flipped_1_s6 (
    .F(cyc21c_intwave_flipped_1_9),
    .I0(cyc20r_fpwave_mantissa[4]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_1_s6.INIT=16'h03F5;
  LUT4 cyc21c_intwave_flipped_0_s5 (
    .F(cyc21c_intwave_flipped_0_8),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[6]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_0_s5.INIT=16'h03F5;
  LUT4 cyc21c_intwave_flipped_0_s6 (
    .F(cyc21c_intwave_flipped_0_9),
    .I0(cyc20r_fpwave_mantissa[3]),
    .I1(cyc20r_fpwave_mantissa[2]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_0_s6.INIT=16'h03F5;
  LUT3 cyc19c_op_fdbk_8_s11 (
    .F(cyc19c_op_fdbk_8_16),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_8_s11.INIT=8'hAC;
  LUT3 cyc19c_op_fdbk_6_s11 (
    .F(cyc19c_op_fdbk_6_16),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_6_s11.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_5_s11 (
    .F(cyc19c_op_fdbk_5_16),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_5_s11.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_3_s11 (
    .F(cyc19c_op_fdbk_3_16),
    .I0(cyc21r_modsum[4]),
    .I1(cyc21r_modsum[3]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_3_s11.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_2_s11 (
    .F(cyc19c_op_fdbk_2_16),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_2_s11.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_1_s11 (
    .F(cyc19c_op_fdbk_1_16),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[4]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_1_s11.INIT=16'hFA0C;
  LUT4 dac_opdata_3_s3 (
    .F(dac_opdata_3_6),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_3_s3.INIT=16'hF503;
  LUT4 dac_opdata_0_s3 (
    .F(dac_opdata_0_6),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[6]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_0_s3.INIT=16'hF503;
  LUT4 cyc21c_intwave_flipped_2_s5 (
    .F(cyc21c_intwave_flipped_2_8),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_2_s5.INIT=16'h03F5;
  LUT4 dac_opdata_0_s4 (
    .F(dac_opdata_0[0]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_5_3),
    .I2(cyc20r_fpwave_sign),
    .I3(dac_opdata_0_4) 
);
defparam dac_opdata_0_s4.INIT=16'h1150;
  LUT4 dac_opdata_1_s2 (
    .F(dac_opdata_0[1]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_5_3),
    .I2(cyc20r_fpwave_sign),
    .I3(dac_opdata_1_4) 
);
defparam dac_opdata_1_s2.INIT=16'h1150;
  LUT4 dac_opdata_2_s3 (
    .F(dac_opdata_0[2]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_5_3),
    .I2(cyc20r_fpwave_sign),
    .I3(dac_opdata_2_4) 
);
defparam dac_opdata_2_s3.INIT=16'h1150;
  LUT4 dac_opdata_3_s4 (
    .F(dac_opdata_0[3]),
    .I0(cyc20r_attnlv_max),
    .I1(dac_opdata_5_3),
    .I2(cyc20r_fpwave_sign),
    .I3(dac_opdata_3_4) 
);
defparam dac_opdata_3_s4.INIT=16'h1150;
  LUT3 cyc20c_exp_op1_0_s6 (
    .F(cyc20c_exp_op1[0]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_0_8) 
);
defparam cyc20c_exp_op1_0_s6.INIT=8'h01;
  LUT3 cyc20c_exp_op1_1_s7 (
    .F(cyc20c_exp_op1[1]),
    .I0(cyc20c_exp_op1_1_10),
    .I1(cyc20c_lswave_attenuated[12]),
    .I2(cyc19r_lswave_raw[0]) 
);
defparam cyc20c_exp_op1_1_s7.INIT=8'h01;
  LUT3 cyc20c_exp_op1_2_s6 (
    .F(cyc20c_exp_op1[2]),
    .I0(cyc20c_exp_op1_2_8),
    .I1(cyc20c_lswave_attenuated[12]),
    .I2(cyc19r_lswave_raw[0]) 
);
defparam cyc20c_exp_op1_2_s6.INIT=8'h01;
  LUT4 n526_s3 (
    .F(n526_7),
    .I0(dac_opdata_5_6),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(cyc20r_fpwave_mantissa[9]),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam n526_s3.INIT=16'hA200;
  LUT4 n525_s4 (
    .F(n525_9),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_exponent[1]),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam n525_s4.INIT=16'h8000;
  LUT3 dac_opdata_4_s3 (
    .F(dac_opdata_4_7),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent[3]),
    .I2(dac_opdata_4_4) 
);
defparam dac_opdata_4_s3.INIT=8'h80;
  LUT3 dac_opdata_5_s4 (
    .F(dac_opdata_5_8),
    .I0(dac_opdata_5_5),
    .I1(cyc20r_fpwave_exponent[2]),
    .I2(cyc20r_fpwave_exponent[3]) 
);
defparam dac_opdata_5_s4.INIT=8'h40;
  LUT4 cyc20c_exp_op0_9_s6 (
    .F(cyc20c_exp_op0[9]),
    .I0(cyc20c_exp_data[46]),
    .I1(cyc20c_lswave_attenuated[6]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op0_9_s6.INIT=16'h000B;
  LUT4 cyc19c_logsin_op1_1_s8 (
    .F(cyc19c_logsin_op1_1_14),
    .I0(cyc19c_logsin_data[10]),
    .I1(cyc19c_logsin_data[8]),
    .I2(cyc19c_phase_modded[7]),
    .I3(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op1_1_s8.INIT=16'hCAAC;
  LUT4 cyc19c_logsin_op0_5_s8 (
    .F(cyc19c_logsin_op0_5_14),
    .I0(cyc19c_logsin_data[34]),
    .I1(cyc19c_logsin_data[32]),
    .I2(cyc19c_phase_modded[7]),
    .I3(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op0_5_s8.INIT=16'hCAAC;
  LUT4 cyc19c_logsin_op0_6_s8 (
    .F(cyc19c_logsin_op0_6_14),
    .I0(cyc19c_logsin_data[38]),
    .I1(cyc19c_logsin_data[36]),
    .I2(cyc19c_phase_modded[7]),
    .I3(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op0_6_s8.INIT=16'hCAAC;
  LUT4 cyc19c_logsin_op0_10_s9 (
    .F(cyc19c_logsin_op0[10]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[45]) 
);
defparam cyc19c_logsin_op0_10_s9.INIT=16'h0900;
  LUT4 cyc19c_logsin_op0_9_s9 (
    .F(cyc19c_logsin_op0[9]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[44]) 
);
defparam cyc19c_logsin_op0_9_s9.INIT=16'h0900;
  LUT4 cyc20c_exp_op0_8_s7 (
    .F(cyc20c_exp_op0_8_13),
    .I0(cyc20c_exp_data[45]),
    .I1(cyc20c_exp_data[44]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_8_s7.INIT=16'hCCCA;
  LUT4 cyc20c_exp_op0_7_s8 (
    .F(cyc20c_exp_op0_7_11),
    .I0(cyc20c_exp_data[39]),
    .I1(cyc20c_exp_data[40]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_7_s9 (
    .F(cyc20c_exp_op0_7_13),
    .I0(cyc20c_exp_data[41]),
    .I1(cyc20c_exp_data[42]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s8 (
    .F(cyc20c_exp_op0_6_11),
    .I0(cyc20c_exp_data[35]),
    .I1(cyc20c_exp_data[36]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s9 (
    .F(cyc20c_exp_op0_6_13),
    .I0(cyc20c_exp_data[37]),
    .I1(cyc20c_exp_data[38]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s8 (
    .F(cyc20c_exp_op0_5_11),
    .I0(cyc20c_exp_data[31]),
    .I1(cyc20c_exp_data[32]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s9 (
    .F(cyc20c_exp_op0_5_13),
    .I0(cyc20c_exp_data[33]),
    .I1(cyc20c_exp_data[34]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s8 (
    .F(cyc20c_exp_op0_4_11),
    .I0(cyc20c_exp_data[27]),
    .I1(cyc20c_exp_data[28]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s9 (
    .F(cyc20c_exp_op0_4_13),
    .I0(cyc20c_exp_data[29]),
    .I1(cyc20c_exp_data[30]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s8 (
    .F(cyc20c_exp_op0_3_11),
    .I0(cyc20c_exp_data[23]),
    .I1(cyc20c_exp_data[24]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s9 (
    .F(cyc20c_exp_op0_3_13),
    .I0(cyc20c_exp_data[25]),
    .I1(cyc20c_exp_data[26]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s8 (
    .F(cyc20c_exp_op0_2_11),
    .I0(cyc20c_exp_data[15]),
    .I1(cyc20c_exp_data[16]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s9 (
    .F(cyc20c_exp_op0_2_13),
    .I0(cyc20c_exp_data[17]),
    .I1(cyc20c_exp_data[18]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s8 (
    .F(cyc20c_exp_op0_1_11),
    .I0(cyc20c_exp_data[8]),
    .I1(cyc20c_exp_data[9]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s9 (
    .F(cyc20c_exp_op0_1_13),
    .I0(cyc20c_exp_data[10]),
    .I1(cyc20c_exp_data[11]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s8 (
    .F(cyc20c_exp_op0_0_11),
    .I0(cyc20c_exp_data[0]),
    .I1(cyc20c_exp_data[1]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s9 (
    .F(cyc20c_exp_op0_0_13),
    .I0(cyc20c_exp_data[2]),
    .I1(cyc20c_exp_data[3]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s9.INIT=16'hAAAC;
  LUT4 cyc19c_logsin_op1_8_s8 (
    .F(cyc19c_logsin_op1[8]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[39]) 
);
defparam cyc19c_logsin_op1_8_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op1_6_s8 (
    .F(cyc19c_logsin_op1[6]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[35]) 
);
defparam cyc19c_logsin_op1_6_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op1_5_s8 (
    .F(cyc19c_logsin_op1[5]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[31]) 
);
defparam cyc19c_logsin_op1_5_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op1_4_s8 (
    .F(cyc19c_logsin_op1[4]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[26]) 
);
defparam cyc19c_logsin_op1_4_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op1_3_s8 (
    .F(cyc19c_logsin_op1[3]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_op1_2_11),
    .I3(cyc19c_logsin_data[21]) 
);
defparam cyc19c_logsin_op1_3_s8.INIT=16'h0900;
  LUT4 cyc19c_logsin_op0_4_s8 (
    .F(cyc19c_logsin_op0_4_11),
    .I0(cyc19c_logsin_data[27]),
    .I1(cyc19c_logsin_data[28]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_4_s9 (
    .F(cyc19c_logsin_op0_4_13),
    .I0(cyc19c_logsin_data[29]),
    .I1(cyc19c_logsin_data[30]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s8 (
    .F(cyc19c_logsin_op0_3_11),
    .I0(cyc19c_logsin_data[22]),
    .I1(cyc19c_logsin_data[23]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s9 (
    .F(cyc19c_logsin_op0_3_13),
    .I0(cyc19c_logsin_data[24]),
    .I1(cyc19c_logsin_data[25]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s8 (
    .F(cyc19c_logsin_op0_2_11),
    .I0(cyc19c_logsin_data[17]),
    .I1(cyc19c_logsin_data[18]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s9 (
    .F(cyc19c_logsin_op0_2_13),
    .I0(cyc19c_logsin_data[19]),
    .I1(cyc19c_logsin_data[20]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s8 (
    .F(cyc19c_logsin_op0_1_11),
    .I0(cyc19c_logsin_data[11]),
    .I1(cyc19c_logsin_data[12]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s9 (
    .F(cyc19c_logsin_op0_1_13),
    .I0(cyc19c_logsin_data[13]),
    .I1(cyc19c_logsin_data[14]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s8 (
    .F(cyc19c_logsin_op0_0_11),
    .I0(cyc19c_logsin_data[4]),
    .I1(cyc19c_logsin_data[5]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s9 (
    .F(cyc19c_logsin_op0_0_13),
    .I0(cyc19c_logsin_data[6]),
    .I1(cyc19c_logsin_data[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s9.INIT=16'hACCA;
  DFFE cyc18r_dm_s0 (
    .Q(cyc18r_dm),
    .D(dm),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_2_s0 (
    .Q(cyc18r_fb[2]),
    .D(fb[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_1_s0 (
    .Q(cyc18r_fb[1]),
    .D(fb[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_0_s0 (
    .Q(cyc18r_fb[0]),
    .D(fb[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_11_s0 (
    .Q(cyc19r_lswave_raw[11]),
    .D(n181_6),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_10_s0 (
    .Q(cyc19r_lswave_raw[10]),
    .D(n182_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_9_s0 (
    .Q(cyc19r_lswave_raw[9]),
    .D(n183_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_8_s0 (
    .Q(cyc19r_lswave_raw[8]),
    .D(n184_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_7_s0 (
    .Q(cyc19r_lswave_raw[7]),
    .D(n185_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_6_s0 (
    .Q(cyc19r_lswave_raw[6]),
    .D(n186_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_5_s0 (
    .Q(cyc19r_lswave_raw[5]),
    .D(n187_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_4_s0 (
    .Q(cyc19r_lswave_raw[4]),
    .D(n188_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_3_s0 (
    .Q(cyc19r_lswave_raw[3]),
    .D(n189_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_2_s0 (
    .Q(cyc19r_lswave_raw[2]),
    .D(n190_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_1_s0 (
    .Q(cyc19r_lswave_raw[1]),
    .D(n191_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_0_s0 (
    .Q(cyc19r_lswave_raw[0]),
    .D(n192_2),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_sign_s0 (
    .Q(cyc19r_lswave_sign),
    .D(cyc19c_phase_modded[9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_dc_s0 (
    .Q(cyc19r_dc),
    .D(cyc18r_dc),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc19r_dm_s0 (
    .Q(cyc19r_dm),
    .D(cyc18r_dm),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_9_s0 (
    .Q(cyc20r_fpwave_mantissa[9]),
    .D(n390_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_8_s0 (
    .Q(cyc20r_fpwave_mantissa[8]),
    .D(n391_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_7_s0 (
    .Q(cyc20r_fpwave_mantissa[7]),
    .D(n392_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_6_s0 (
    .Q(cyc20r_fpwave_mantissa[6]),
    .D(n393_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_5_s0 (
    .Q(cyc20r_fpwave_mantissa[5]),
    .D(n394_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_4_s0 (
    .Q(cyc20r_fpwave_mantissa[4]),
    .D(n395_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_3_s0 (
    .Q(cyc20r_fpwave_mantissa[3]),
    .D(n396_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_2_s0 (
    .Q(cyc20r_fpwave_mantissa[2]),
    .D(n397_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_1_s0 (
    .Q(cyc20r_fpwave_mantissa[1]),
    .D(n398_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_0_s0 (
    .Q(cyc20r_fpwave_mantissa[0]),
    .D(n399_1),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_3_s0 (
    .Q(cyc20r_fpwave_exponent[3]),
    .D(cyc20c_lswave_saturated_11_9),
    .CLK(clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_2_s0 (
    .Q(cyc20r_fpwave_exponent[2]),
    .D(cyc20c_lswave_saturated_10_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_1_s0 (
    .Q(cyc20r_fpwave_exponent[1]),
    .D(cyc20c_lswave_saturated_9_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_0_s0 (
    .Q(cyc20r_fpwave_exponent[0]),
    .D(cyc20c_lswave_saturated_8_6),
    .CLK(clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFE cyc20r_fpwave_sign_s0 (
    .Q(cyc20r_fpwave_sign),
    .D(cyc19r_lswave_sign),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_dc_s0 (
    .Q(cyc20r_dc),
    .D(cyc19r_dc),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_dm_s0 (
    .Q(cyc20r_dm),
    .D(cyc19r_dm),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc20r_attnlv_max_s0 (
    .Q(cyc20r_attnlv_max),
    .D(op_attnlv_max),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_8_s0 (
    .Q(cyc21r_intwave[8]),
    .D(dac_opdata[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_7_s0 (
    .Q(cyc21r_intwave[7]),
    .D(dac_opdata[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_6_s0 (
    .Q(cyc21r_intwave[6]),
    .D(dac_opdata_0[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_5_s0 (
    .Q(cyc21r_intwave[5]),
    .D(dac_opdata_0[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_4_s0 (
    .Q(cyc21r_intwave[4]),
    .D(dac_opdata_0[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_3_s0 (
    .Q(cyc21r_intwave[3]),
    .D(dac_opdata_0[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_2_s0 (
    .Q(cyc21r_intwave[2]),
    .D(cyc21c_intwave_flipped[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_1_s0 (
    .Q(cyc21r_intwave[1]),
    .D(cyc21c_intwave_flipped[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_0_s0 (
    .Q(cyc21r_intwave[0]),
    .D(cyc21c_intwave_flipped[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_11_s0 (
    .Q(cyc21r_modsum[11]),
    .D(cyc21c_modsum[12]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_10_s0 (
    .Q(cyc21r_modsum[10]),
    .D(cyc21c_modsum[11]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_9_s0 (
    .Q(cyc21r_modsum[9]),
    .D(cyc21c_modsum[10]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_8_s0 (
    .Q(cyc21r_modsum[8]),
    .D(cyc21c_modsum[9]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_7_s0 (
    .Q(cyc21r_modsum[7]),
    .D(cyc21c_modsum[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_6_s0 (
    .Q(cyc21r_modsum[6]),
    .D(cyc21c_modsum[7]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_5_s0 (
    .Q(cyc21r_modsum[5]),
    .D(cyc21c_modsum[6]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_4_s0 (
    .Q(cyc21r_modsum[4]),
    .D(cyc21c_modsum[5]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_3_s0 (
    .Q(cyc21r_modsum[3]),
    .D(cyc21c_modsum[4]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_2_s0 (
    .Q(cyc21r_modsum[2]),
    .D(cyc21c_modsum[3]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_1_s0 (
    .Q(cyc21r_modsum[1]),
    .D(cyc21c_modsum[2]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_0_s0 (
    .Q(cyc21r_modsum[0]),
    .D(cyc21c_modsum[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc21r_inhibit_fdbk_s0 (
    .Q(cyc21r_inhibit_fdbk),
    .D(inhibit_fdbk),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc18r_dc_s0 (
    .Q(cyc18r_dc),
    .D(dc),
    .CLK(clk),
    .CE(n86_4) 
);
  ALU cyc19c_phase_modded_0_s (
    .SUM(cyc19c_phase_modded[0]),
    .COUT(cyc19c_phase_modded_0_2),
    .I0(op_phase[0]),
    .I1(cyc19c_op_fdbk[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_phase_modded_0_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_1_s (
    .SUM(cyc19c_phase_modded[1]),
    .COUT(cyc19c_phase_modded_1_2),
    .I0(op_phase[1]),
    .I1(cyc19c_op_fdbk[1]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_0_2) 
);
defparam cyc19c_phase_modded_1_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_2_s (
    .SUM(cyc19c_phase_modded[2]),
    .COUT(cyc19c_phase_modded_2_2),
    .I0(op_phase[2]),
    .I1(cyc19c_op_fdbk[2]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_1_2) 
);
defparam cyc19c_phase_modded_2_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_3_s (
    .SUM(cyc19c_phase_modded[3]),
    .COUT(cyc19c_phase_modded_3_2),
    .I0(op_phase[3]),
    .I1(cyc19c_op_fdbk[3]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_2_2) 
);
defparam cyc19c_phase_modded_3_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_4_s (
    .SUM(cyc19c_phase_modded[4]),
    .COUT(cyc19c_phase_modded_4_2),
    .I0(op_phase[4]),
    .I1(cyc19c_op_fdbk[4]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_3_2) 
);
defparam cyc19c_phase_modded_4_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_5_s (
    .SUM(cyc19c_phase_modded[5]),
    .COUT(cyc19c_phase_modded_5_2),
    .I0(op_phase[5]),
    .I1(cyc19c_op_fdbk[5]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_4_2) 
);
defparam cyc19c_phase_modded_5_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_6_s (
    .SUM(cyc19c_phase_modded[6]),
    .COUT(cyc19c_phase_modded_6_2),
    .I0(op_phase[6]),
    .I1(cyc19c_op_fdbk[6]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_5_2) 
);
defparam cyc19c_phase_modded_6_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_7_s (
    .SUM(cyc19c_phase_modded[7]),
    .COUT(cyc19c_phase_modded_7_2),
    .I0(op_phase[7]),
    .I1(cyc19c_op_fdbk[7]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_6_2) 
);
defparam cyc19c_phase_modded_7_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_8_s (
    .SUM(cyc19c_phase_modded[8]),
    .COUT(cyc19c_phase_modded_8_2),
    .I0(op_phase[8]),
    .I1(cyc19c_op_fdbk[8]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_7_2) 
);
defparam cyc19c_phase_modded_8_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_9_s (
    .SUM(cyc19c_phase_modded[9]),
    .COUT(cyc19c_phase_modded_9_0_COUT),
    .I0(op_phase[9]),
    .I1(cyc19c_op_fdbk[9]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_8_2) 
);
defparam cyc19c_phase_modded_9_s.ALU_MODE=0;
  ALU n399_s (
    .SUM(n399_1),
    .COUT(n399_2),
    .I0(cyc20c_exp_op0[0]),
    .I1(cyc20c_exp_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n399_s.ALU_MODE=0;
  ALU n398_s (
    .SUM(n398_1),
    .COUT(n398_2),
    .I0(cyc20c_exp_op0[1]),
    .I1(cyc20c_exp_op1[1]),
    .I3(GND),
    .CIN(n399_2) 
);
defparam n398_s.ALU_MODE=0;
  ALU n397_s (
    .SUM(n397_1),
    .COUT(n397_2),
    .I0(cyc20c_exp_op0[2]),
    .I1(cyc20c_exp_op1[2]),
    .I3(GND),
    .CIN(n398_2) 
);
defparam n397_s.ALU_MODE=0;
  ALU n396_s (
    .SUM(n396_1),
    .COUT(n396_2),
    .I0(cyc20c_exp_op0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n397_2) 
);
defparam n396_s.ALU_MODE=0;
  ALU n395_s (
    .SUM(n395_1),
    .COUT(n395_2),
    .I0(cyc20c_exp_op0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n396_2) 
);
defparam n395_s.ALU_MODE=0;
  ALU n394_s (
    .SUM(n394_1),
    .COUT(n394_2),
    .I0(cyc20c_exp_op0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n395_2) 
);
defparam n394_s.ALU_MODE=0;
  ALU n393_s (
    .SUM(n393_1),
    .COUT(n393_2),
    .I0(cyc20c_exp_op0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n394_2) 
);
defparam n393_s.ALU_MODE=0;
  ALU n392_s (
    .SUM(n392_1),
    .COUT(n392_2),
    .I0(cyc20c_exp_op0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n393_2) 
);
defparam n392_s.ALU_MODE=0;
  ALU n391_s (
    .SUM(n391_1),
    .COUT(n391_2),
    .I0(cyc20c_exp_op0[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n392_2) 
);
defparam n391_s.ALU_MODE=0;
  ALU n390_s (
    .SUM(n390_1),
    .COUT(n390_0_COUT),
    .I0(cyc20c_exp_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n391_2) 
);
defparam n390_s.ALU_MODE=0;
  ALU cyc21c_modsum_0_s (
    .SUM(cyc21c_modsum[0]),
    .COUT(cyc21c_modsum_0_2),
    .I0(cyc21c_mod_z_tap6[0]),
    .I1(cyc21c_mod_zz_tap6[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc21c_modsum_0_s.ALU_MODE=0;
  ALU cyc21c_modsum_1_s (
    .SUM(cyc21c_modsum[1]),
    .COUT(cyc21c_modsum_1_2),
    .I0(cyc21c_mod_z_tap6[1]),
    .I1(cyc21c_mod_zz_tap6[1]),
    .I3(GND),
    .CIN(cyc21c_modsum_0_2) 
);
defparam cyc21c_modsum_1_s.ALU_MODE=0;
  ALU cyc21c_modsum_2_s (
    .SUM(cyc21c_modsum[2]),
    .COUT(cyc21c_modsum_2_2),
    .I0(cyc21c_mod_z_tap6[2]),
    .I1(cyc21c_mod_zz_tap6[2]),
    .I3(GND),
    .CIN(cyc21c_modsum_1_2) 
);
defparam cyc21c_modsum_2_s.ALU_MODE=0;
  ALU cyc21c_modsum_3_s (
    .SUM(cyc21c_modsum[3]),
    .COUT(cyc21c_modsum_3_2),
    .I0(cyc21c_mod_z_tap6[3]),
    .I1(cyc21c_mod_zz_tap6[3]),
    .I3(GND),
    .CIN(cyc21c_modsum_2_2) 
);
defparam cyc21c_modsum_3_s.ALU_MODE=0;
  ALU cyc21c_modsum_4_s (
    .SUM(cyc21c_modsum[4]),
    .COUT(cyc21c_modsum_4_2),
    .I0(cyc21c_mod_z_tap6[4]),
    .I1(cyc21c_mod_zz_tap6[4]),
    .I3(GND),
    .CIN(cyc21c_modsum_3_2) 
);
defparam cyc21c_modsum_4_s.ALU_MODE=0;
  ALU cyc21c_modsum_5_s (
    .SUM(cyc21c_modsum[5]),
    .COUT(cyc21c_modsum_5_2),
    .I0(cyc21c_mod_z_tap6[5]),
    .I1(cyc21c_mod_zz_tap6[5]),
    .I3(GND),
    .CIN(cyc21c_modsum_4_2) 
);
defparam cyc21c_modsum_5_s.ALU_MODE=0;
  ALU cyc21c_modsum_6_s (
    .SUM(cyc21c_modsum[6]),
    .COUT(cyc21c_modsum_6_2),
    .I0(cyc21c_mod_z_tap6[6]),
    .I1(cyc21c_mod_zz_tap6[6]),
    .I3(GND),
    .CIN(cyc21c_modsum_5_2) 
);
defparam cyc21c_modsum_6_s.ALU_MODE=0;
  ALU cyc21c_modsum_7_s (
    .SUM(cyc21c_modsum[7]),
    .COUT(cyc21c_modsum_7_2),
    .I0(cyc21c_mod_z_tap6[7]),
    .I1(cyc21c_mod_zz_tap6[7]),
    .I3(GND),
    .CIN(cyc21c_modsum_6_2) 
);
defparam cyc21c_modsum_7_s.ALU_MODE=0;
  ALU cyc21c_modsum_8_s (
    .SUM(cyc21c_modsum[8]),
    .COUT(cyc21c_modsum_8_2),
    .I0(cyc21c_mod_z_tap6[8]),
    .I1(cyc21c_mod_zz_tap6[8]),
    .I3(GND),
    .CIN(cyc21c_modsum_7_2) 
);
defparam cyc21c_modsum_8_s.ALU_MODE=0;
  ALU cyc21c_modsum_9_s (
    .SUM(cyc21c_modsum[9]),
    .COUT(cyc21c_modsum_9_2),
    .I0(cyc21c_mod_z_tap6[9]),
    .I1(cyc21c_mod_zz_tap6[9]),
    .I3(GND),
    .CIN(cyc21c_modsum_8_2) 
);
defparam cyc21c_modsum_9_s.ALU_MODE=0;
  ALU cyc21c_modsum_10_s (
    .SUM(cyc21c_modsum[10]),
    .COUT(cyc21c_modsum_10_2),
    .I0(cyc21c_mod_z_tap6[10]),
    .I1(cyc21c_mod_zz_tap6[10]),
    .I3(GND),
    .CIN(cyc21c_modsum_9_2) 
);
defparam cyc21c_modsum_10_s.ALU_MODE=0;
  ALU cyc21c_modsum_11_s (
    .SUM(cyc21c_modsum[11]),
    .COUT(cyc21c_modsum_11_2),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_10_2) 
);
defparam cyc21c_modsum_11_s.ALU_MODE=0;
  ALU cyc21c_modsum_12_s (
    .SUM(cyc21c_modsum[12]),
    .COUT(cyc21c_modsum_12_0_COUT),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_11_2) 
);
defparam cyc21c_modsum_12_s.ALU_MODE=0;
  ALU n192_s (
    .SUM(n192_2),
    .COUT(n192_3),
    .I0(cyc19c_logsin_op0[0]),
    .I1(cyc19c_logsin_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n192_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_2),
    .COUT(n191_3),
    .I0(cyc19c_logsin_op0[1]),
    .I1(cyc19c_logsin_op1[1]),
    .I3(GND),
    .CIN(n192_3) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_2),
    .COUT(n190_3),
    .I0(cyc19c_logsin_op0[2]),
    .I1(cyc19c_logsin_op1[2]),
    .I3(GND),
    .CIN(n191_3) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_2),
    .COUT(n189_3),
    .I0(cyc19c_logsin_op0[3]),
    .I1(cyc19c_logsin_op1[3]),
    .I3(GND),
    .CIN(n190_3) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_2),
    .COUT(n188_3),
    .I0(cyc19c_logsin_op0[4]),
    .I1(cyc19c_logsin_op1[4]),
    .I3(GND),
    .CIN(n189_3) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_2),
    .COUT(n187_3),
    .I0(cyc19c_logsin_op0[5]),
    .I1(cyc19c_logsin_op1[5]),
    .I3(GND),
    .CIN(n188_3) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_2),
    .COUT(n186_3),
    .I0(cyc19c_logsin_op0[6]),
    .I1(cyc19c_logsin_op1[6]),
    .I3(GND),
    .CIN(n187_3) 
);
defparam n186_s.ALU_MODE=0;
  ALU n185_s (
    .SUM(n185_2),
    .COUT(n185_3),
    .I0(cyc19c_logsin_op0[7]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n186_3) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_2),
    .COUT(n184_3),
    .I0(cyc19c_logsin_op0[8]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n185_3) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_2),
    .COUT(n183_3),
    .I0(cyc19c_logsin_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_3) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_2),
    .COUT(n181_6),
    .I0(cyc19c_logsin_op0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_3) 
);
defparam n182_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_4_s (
    .SUM(cyc20c_lswave_attenuated[4]),
    .COUT(cyc20c_lswave_attenuated_4_3),
    .I0(cyc19r_lswave_raw[4]),
    .I1(op_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc20c_lswave_attenuated_4_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_5_s (
    .SUM(cyc20c_lswave_attenuated[5]),
    .COUT(cyc20c_lswave_attenuated_5_3),
    .I0(cyc19r_lswave_raw[5]),
    .I1(op_attnlv[1]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_4_3) 
);
defparam cyc20c_lswave_attenuated_5_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_6_s (
    .SUM(cyc20c_lswave_attenuated[6]),
    .COUT(cyc20c_lswave_attenuated_6_3),
    .I0(cyc19r_lswave_raw[6]),
    .I1(op_attnlv[2]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_5_3) 
);
defparam cyc20c_lswave_attenuated_6_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_7_s (
    .SUM(cyc20c_lswave_attenuated[7]),
    .COUT(cyc20c_lswave_attenuated_7_3),
    .I0(cyc19r_lswave_raw[7]),
    .I1(op_attnlv[3]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_6_3) 
);
defparam cyc20c_lswave_attenuated_7_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_8_s (
    .SUM(cyc20c_lswave_attenuated[8]),
    .COUT(cyc20c_lswave_attenuated_8_3),
    .I0(cyc19r_lswave_raw[8]),
    .I1(op_attnlv[4]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_7_3) 
);
defparam cyc20c_lswave_attenuated_8_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_9_s (
    .SUM(cyc20c_lswave_attenuated[9]),
    .COUT(cyc20c_lswave_attenuated_9_3),
    .I0(cyc19r_lswave_raw[9]),
    .I1(op_attnlv[5]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_8_3) 
);
defparam cyc20c_lswave_attenuated_9_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_10_s (
    .SUM(cyc20c_lswave_attenuated[10]),
    .COUT(cyc20c_lswave_attenuated_10_3),
    .I0(cyc19r_lswave_raw[10]),
    .I1(op_attnlv[6]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_9_3) 
);
defparam cyc20c_lswave_attenuated_10_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_11_s (
    .SUM(cyc20c_lswave_attenuated[11]),
    .COUT(cyc20c_lswave_attenuated[12]),
    .I0(cyc19r_lswave_raw[11]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_10_3) 
);
defparam cyc20c_lswave_attenuated_11_s.ALU_MODE=0;
  MUX2_LUT5 cyc19c_logsin_op0_4_s5 (
    .O(cyc19c_logsin_op0[4]),
    .I0(cyc19c_logsin_op0_4_11),
    .I1(cyc19c_logsin_op0_4_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_3_s5 (
    .O(cyc19c_logsin_op0[3]),
    .I0(cyc19c_logsin_op0_3_11),
    .I1(cyc19c_logsin_op0_3_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_2_s5 (
    .O(cyc19c_logsin_op0[2]),
    .I0(cyc19c_logsin_op0_2_11),
    .I1(cyc19c_logsin_op0_2_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_1_s5 (
    .O(cyc19c_logsin_op0[1]),
    .I0(cyc19c_logsin_op0_1_11),
    .I1(cyc19c_logsin_op0_1_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_0_s5 (
    .O(cyc19c_logsin_op0[0]),
    .I0(cyc19c_logsin_op0_0_11),
    .I1(cyc19c_logsin_op0_0_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_7_s5 (
    .O(cyc20c_exp_op0[7]),
    .I0(cyc20c_exp_op0_7_11),
    .I1(cyc20c_exp_op0_7_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_6_s5 (
    .O(cyc20c_exp_op0[6]),
    .I0(cyc20c_exp_op0_6_11),
    .I1(cyc20c_exp_op0_6_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_5_s5 (
    .O(cyc20c_exp_op0[5]),
    .I0(cyc20c_exp_op0_5_11),
    .I1(cyc20c_exp_op0_5_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_4_s5 (
    .O(cyc20c_exp_op0[4]),
    .I0(cyc20c_exp_op0_4_11),
    .I1(cyc20c_exp_op0_4_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_3_s5 (
    .O(cyc20c_exp_op0[3]),
    .I0(cyc20c_exp_op0_3_11),
    .I1(cyc20c_exp_op0_3_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_2_s5 (
    .O(cyc20c_exp_op0[2]),
    .I0(cyc20c_exp_op0_2_11),
    .I1(cyc20c_exp_op0_2_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_1_s5 (
    .O(cyc20c_exp_op0[1]),
    .I0(cyc20c_exp_op0_1_11),
    .I1(cyc20c_exp_op0_1_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_0_s5 (
    .O(cyc20c_exp_op0[0]),
    .I0(cyc20c_exp_op0_0_11),
    .I1(cyc20c_exp_op0_0_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  INV cyc20c_lswave_saturated_11_s5 (
    .O(cyc20c_lswave_saturated_11_9),
    .I(cyc20c_lswave_attenuated[11]) 
);
  INV cyc20c_lswave_saturated_10_s3 (
    .O(cyc20c_lswave_saturated_10_6),
    .I(cyc20c_lswave_attenuated[10]) 
);
  INV cyc20c_lswave_saturated_9_s3 (
    .O(cyc20c_lswave_saturated_9_6),
    .I(cyc20c_lswave_attenuated[9]) 
);
  INV cyc20c_lswave_saturated_8_s3 (
    .O(cyc20c_lswave_saturated_8_6),
    .I(cyc20c_lswave_attenuated[8]) 
);
  IKAOPLL_logsinrom u_cyc19c_logsinrom (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc19c_phase_modded_1_1(cyc19c_phase_modded[1]),
    .cyc19c_phase_modded_2_1(cyc19c_phase_modded[2]),
    .cyc19c_phase_modded_3_1(cyc19c_phase_modded[3]),
    .cyc19c_phase_modded_4_1(cyc19c_phase_modded[4]),
    .cyc19c_phase_modded_5_1(cyc19c_phase_modded[5]),
    .cyc19c_phase_modded_8_1(cyc19c_phase_modded[8]),
    .cyc19c_logsin_data(cyc19c_logsin_data[45:0])
);
  IKAOPLL_exprom u_cyc20c_exprom (
    .clk(clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc19r_lswave_raw(cyc19r_lswave_raw[3:1]),
    .cyc20c_lswave_attenuated_4_2(cyc20c_lswave_attenuated[4]),
    .cyc20c_lswave_attenuated_5_2(cyc20c_lswave_attenuated[5]),
    .cyc20c_lswave_attenuated_12_6(cyc20c_lswave_attenuated[12]),
    .cyc20c_exp_data_0(cyc20c_exp_data[0]),
    .cyc20c_exp_data_1(cyc20c_exp_data[1]),
    .cyc20c_exp_data_2(cyc20c_exp_data[2]),
    .cyc20c_exp_data_3(cyc20c_exp_data[3]),
    .cyc20c_exp_data_4(cyc20c_exp_data[4]),
    .cyc20c_exp_data_6(cyc20c_exp_data[6]),
    .cyc20c_exp_data_7(cyc20c_exp_data[7]),
    .cyc20c_exp_data_8(cyc20c_exp_data[8]),
    .cyc20c_exp_data_9(cyc20c_exp_data[9]),
    .cyc20c_exp_data_10(cyc20c_exp_data[10]),
    .cyc20c_exp_data_11(cyc20c_exp_data[11]),
    .cyc20c_exp_data_12(cyc20c_exp_data[12]),
    .cyc20c_exp_data_13(cyc20c_exp_data[13]),
    .cyc20c_exp_data_14(cyc20c_exp_data[14]),
    .cyc20c_exp_data_15(cyc20c_exp_data[15]),
    .cyc20c_exp_data_16(cyc20c_exp_data[16]),
    .cyc20c_exp_data_17(cyc20c_exp_data[17]),
    .cyc20c_exp_data_18(cyc20c_exp_data[18]),
    .cyc20c_exp_data_19(cyc20c_exp_data[19]),
    .cyc20c_exp_data_20(cyc20c_exp_data[20]),
    .cyc20c_exp_data_23(cyc20c_exp_data[23]),
    .cyc20c_exp_data_24(cyc20c_exp_data[24]),
    .cyc20c_exp_data_25(cyc20c_exp_data[25]),
    .cyc20c_exp_data_26(cyc20c_exp_data[26]),
    .cyc20c_exp_data_27(cyc20c_exp_data[27]),
    .cyc20c_exp_data_28(cyc20c_exp_data[28]),
    .cyc20c_exp_data_29(cyc20c_exp_data[29]),
    .cyc20c_exp_data_30(cyc20c_exp_data[30]),
    .cyc20c_exp_data_31(cyc20c_exp_data[31]),
    .cyc20c_exp_data_32(cyc20c_exp_data[32]),
    .cyc20c_exp_data_33(cyc20c_exp_data[33]),
    .cyc20c_exp_data_34(cyc20c_exp_data[34]),
    .cyc20c_exp_data_35(cyc20c_exp_data[35]),
    .cyc20c_exp_data_36(cyc20c_exp_data[36]),
    .cyc20c_exp_data_37(cyc20c_exp_data[37]),
    .cyc20c_exp_data_38(cyc20c_exp_data[38]),
    .cyc20c_exp_data_39(cyc20c_exp_data[39]),
    .cyc20c_exp_data_40(cyc20c_exp_data[40]),
    .cyc20c_exp_data_41(cyc20c_exp_data[41]),
    .cyc20c_exp_data_42(cyc20c_exp_data[42]),
    .cyc20c_exp_data_43(cyc20c_exp_data[43]),
    .cyc20c_exp_data_44(cyc20c_exp_data[44]),
    .cyc20c_exp_data_45(cyc20c_exp_data[45]),
    .cyc20c_exp_data_46(cyc20c_exp_data[46])
);
  IKAOPLL_sr_9 u_op_z_reg (
    .n525_3(n525_3),
    .clk(clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .n526_3(n526_3),
    .n527_3(n527_3),
    .n528_3(n528_3),
    .n529_3(n529_3),
    .n530_3(n530_3),
    .n531_3(n531_3),
    .n532_3(n532_3),
    .n533_3(n533_3),
    .n534_3(n534_3),
    .n535_3(n535_3),
    .n524_3(n524_3),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .\sr[0] (\sr[0] [11:0]),
    .cyc21c_mod_z_tap9(cyc21c_mod_z_tap9[11:0])
);
  IKAOPLL_sr_10 u_op_zz_reg (
    .n597_3(n597_3),
    .clk(clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .n598_3(n598_3),
    .n599_3(n599_3),
    .n600_3(n600_3),
    .n601_3(n601_3),
    .n602_3(n602_3),
    .n603_3(n603_3),
    .n604_3(n604_3),
    .n605_3(n605_3),
    .n606_3(n606_3),
    .n607_3(n607_3),
    .n596_3(n596_3),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .\sr[0] (\sr[0]_124 [11:0]),
    .cyc21c_mod_zz_tap9(cyc21c_mod_zz_tap9[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_op */
module IKAOPLL_sr_11 (
  clk,
  ro_ctrl,
  rhythm_en,
  rst_n,
  n86_4,
  perc_sr_d,
  perc_sr_q
)
;
input clk;
input ro_ctrl;
input rhythm_en;
input rst_n;
input n86_4;
input [8:0] perc_sr_d;
output [8:0] perc_sr_q;
wire \sr[0]_7_6 ;
wire \sr[0]_addr_tmp_13 ;
wire \sr[0]_0_26 ;
wire \sr[0]_addr_tmp_17 ;
wire \sr[0]_0_6 ;
wire \sr[0]_0_10 ;
wire \sr[0]_0_14 ;
wire \sr[0]_0_27 ;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT4 \sr[0]_7_s2  (
    .F(\sr[0]_7_6 ),
    .I0(ro_ctrl),
    .I1(rhythm_en),
    .I2(rst_n),
    .I3(n86_4) 
);
defparam \sr[0]_7_s2 .INIT=16'hBF00;
  LUT2 \sr[0]_0_s13  (
    .F(\sr[0]_addr_tmp_13 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ) 
);
defparam \sr[0]_0_s13 .INIT=4'h6;
  LUT3 \sr[0]_0_s14  (
    .F(\sr[0]_0_26 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_0_s14 .INIT=8'h78;
  LUT3 \sr[0]_addr_tmp_s7  (
    .F(\sr[0]_addr_tmp_17 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_addr_tmp_s7 .INIT=8'h87;
  DFFE \sr[0]_0_s3  (
    .Q(\sr[0]_0_6 ),
    .D(\sr[0]_0_27 ),
    .CLK(clk),
    .CE(\sr[0]_7_6 ) 
);
  DFFE \sr[0]_0_s5  (
    .Q(\sr[0]_0_10 ),
    .D(\sr[0]_addr_tmp_13 ),
    .CLK(clk),
    .CE(\sr[0]_7_6 ) 
);
  DFFE \sr[0]_0_s7  (
    .Q(\sr[0]_0_14 ),
    .D(\sr[0]_0_26 ),
    .CLK(clk),
    .CE(\sr[0]_7_6 ) 
);
  RAM16SDP4 \sr[0]_0_s8  (
    .DO(perc_sr_q[3:0]),
    .DI(perc_sr_d[3:0]),
    .WAD({GND,\sr[0]_addr_tmp_17 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_27 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_6 ),
    .CLK(clk) 
);
  RAM16SDP4 \sr[0]_0_s9  (
    .DO(perc_sr_q[7:4]),
    .DI(perc_sr_d[7:4]),
    .WAD({GND,\sr[0]_addr_tmp_17 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_27 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_6 ),
    .CLK(clk) 
);
  RAM16SDP4 \sr[0]_0_s10  (
    .DO({DO[3:1],perc_sr_q[8]}),
    .DI({GND,GND,GND,perc_sr_d[8]}),
    .WAD({GND,\sr[0]_addr_tmp_17 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_27 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_6 ),
    .CLK(clk) 
);
  INV \sr[0]_0_s15  (
    .O(\sr[0]_0_27 ),
    .I(\sr[0]_0_6 ) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_11 */
module IKAOPLL_dac (
  clk,
  n86_4,
  ro_ctrl,
  cycle_00,
  cyc20r_fpwave_sign,
  n525_4,
  n526_4,
  dac_opdata_3_3,
  dac_opdata_2_3,
  dac_opdata_1_3,
  dac_opdata_0_3,
  n158_6,
  rhythm_en,
  rst_n,
  cyc20r_attnlv_max,
  dac_opdata,
  mcyccntr_lo,
  n392_4,
  w_opll_out
)
;
input clk;
input n86_4;
input ro_ctrl;
input cycle_00;
input cyc20r_fpwave_sign;
input n525_4;
input n526_4;
input dac_opdata_3_3;
input dac_opdata_2_3;
input dac_opdata_1_3;
input dac_opdata_0_3;
input n158_6;
input rhythm_en;
input rst_n;
input cyc20r_attnlv_max;
input [5:4] dac_opdata;
input [2:0] mcyccntr_lo;
output n392_4;
output [15:0] w_opll_out;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n233_3;
wire n234_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n301_3;
wire n302_3;
wire n549_4;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n332_3;
wire n333_3;
wire n334_3;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire dac_acc_16_7;
wire n192_5;
wire perc_sr_d_8_4;
wire perc_sr_d_8_5;
wire n193_8;
wire n194_8;
wire n195_8;
wire n196_8;
wire n197_8;
wire n198_8;
wire n199_8;
wire n200_8;
wire n201_8;
wire n202_8;
wire n203_8;
wire n204_8;
wire n205_8;
wire n206_8;
wire n207_9;
wire dac_acc_0_11;
wire n208_6;
wire ro_ctrl_z;
wire dac_acc_en;
wire n256_1;
wire n257_1;
wire n258_1;
wire n259_1;
wire n260_1;
wire n261_1;
wire n262_1;
wire n263_1;
wire n264_1;
wire n265_1;
wire n266_1;
wire n267_1;
wire n268_1;
wire n269_1;
wire n270_1;
wire n271_1;
wire n272_1;
wire n320_1;
wire n320_2;
wire n319_1;
wire n319_2;
wire n318_1;
wire n318_2;
wire n317_1;
wire n317_2;
wire n316_1;
wire n316_2;
wire n315_1;
wire n315_2;
wire n314_1;
wire n314_2;
wire n313_1;
wire n313_2;
wire n312_1;
wire n312_2;
wire n311_1;
wire n311_2;
wire n310_1;
wire n310_2;
wire n309_1;
wire n309_2;
wire n308_1;
wire n308_2;
wire n307_1;
wire n307_2;
wire n306_1;
wire n306_2;
wire n305_1;
wire n305_0_COUT;
wire n300_2;
wire n300_3;
wire n299_2;
wire n299_3;
wire n298_2;
wire n298_3;
wire n297_2;
wire n297_3;
wire n296_2;
wire n296_3;
wire n295_2;
wire n295_3;
wire n294_2;
wire n294_3;
wire n293_2;
wire n293_3;
wire [8:0] perc_sr_d;
wire [8:0] snddata_signmag;
wire [2:0] cyc0_dly;
wire [16:0] dac_acc;
wire [8:0] perc_sr_q;
wire [53:17] DOUT;
wire [54:0] CASO;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 perc_sr_d_8_s0 (
    .F(perc_sr_d[8]),
    .I0(perc_sr_d_8_4),
    .I1(perc_sr_q[8]),
    .I2(cyc20r_fpwave_sign),
    .I3(perc_sr_d_8_5) 
);
defparam perc_sr_d_8_s0.INIT=16'hF888;
  LUT4 perc_sr_d_7_s0 (
    .F(perc_sr_d[7]),
    .I0(n525_4),
    .I1(n392_4),
    .I2(perc_sr_q[7]),
    .I3(perc_sr_d_8_4) 
);
defparam perc_sr_d_7_s0.INIT=16'hF888;
  LUT4 perc_sr_d_6_s0 (
    .F(perc_sr_d[6]),
    .I0(n526_4),
    .I1(n392_4),
    .I2(perc_sr_q[6]),
    .I3(perc_sr_d_8_4) 
);
defparam perc_sr_d_6_s0.INIT=16'hF888;
  LUT4 perc_sr_d_5_s0 (
    .F(perc_sr_d[5]),
    .I0(dac_opdata[5]),
    .I1(n392_4),
    .I2(perc_sr_q[5]),
    .I3(perc_sr_d_8_4) 
);
defparam perc_sr_d_5_s0.INIT=16'hF888;
  LUT4 perc_sr_d_4_s0 (
    .F(perc_sr_d[4]),
    .I0(dac_opdata[4]),
    .I1(n392_4),
    .I2(perc_sr_q[4]),
    .I3(perc_sr_d_8_4) 
);
defparam perc_sr_d_4_s0.INIT=16'hF888;
  LUT4 perc_sr_d_3_s0 (
    .F(perc_sr_d[3]),
    .I0(dac_opdata_3_3),
    .I1(perc_sr_d_8_5),
    .I2(perc_sr_q[3]),
    .I3(perc_sr_d_8_4) 
);
defparam perc_sr_d_3_s0.INIT=16'hF444;
  LUT4 perc_sr_d_2_s0 (
    .F(perc_sr_d[2]),
    .I0(dac_opdata_2_3),
    .I1(perc_sr_d_8_5),
    .I2(perc_sr_q[2]),
    .I3(perc_sr_d_8_4) 
);
defparam perc_sr_d_2_s0.INIT=16'hF444;
  LUT4 perc_sr_d_1_s0 (
    .F(perc_sr_d[1]),
    .I0(dac_opdata_1_3),
    .I1(perc_sr_d_8_5),
    .I2(perc_sr_q[1]),
    .I3(perc_sr_d_8_4) 
);
defparam perc_sr_d_1_s0.INIT=16'hF444;
  LUT4 perc_sr_d_0_s0 (
    .F(perc_sr_d[0]),
    .I0(dac_opdata_0_3),
    .I1(perc_sr_d_8_5),
    .I2(perc_sr_q[0]),
    .I3(perc_sr_d_8_4) 
);
defparam perc_sr_d_0_s0.INIT=16'hF444;
  LUT2 n85_s0 (
    .F(n85_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[7]) 
);
defparam n85_s0.INIT=4'h6;
  LUT2 n86_s0 (
    .F(n86_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[6]) 
);
defparam n86_s0.INIT=4'h6;
  LUT2 n87_s0 (
    .F(n87_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[5]) 
);
defparam n87_s0.INIT=4'h6;
  LUT2 n88_s0 (
    .F(n88_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[4]) 
);
defparam n88_s0.INIT=4'h6;
  LUT2 n89_s0 (
    .F(n89_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[3]) 
);
defparam n89_s0.INIT=4'h6;
  LUT2 n90_s0 (
    .F(n90_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[2]) 
);
defparam n90_s0.INIT=4'h6;
  LUT2 n91_s0 (
    .F(n91_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[1]) 
);
defparam n91_s0.INIT=4'h6;
  LUT2 n92_s0 (
    .F(n92_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[0]) 
);
defparam n92_s0.INIT=4'h6;
  LUT2 n233_s0 (
    .F(n233_3),
    .I0(snddata_signmag[7]),
    .I1(snddata_signmag[8]) 
);
defparam n233_s0.INIT=4'h6;
  LUT2 n234_s0 (
    .F(n234_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[6]) 
);
defparam n234_s0.INIT=4'h6;
  LUT2 n235_s0 (
    .F(n235_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[5]) 
);
defparam n235_s0.INIT=4'h6;
  LUT2 n236_s0 (
    .F(n236_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[4]) 
);
defparam n236_s0.INIT=4'h6;
  LUT2 n237_s0 (
    .F(n237_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[3]) 
);
defparam n237_s0.INIT=4'h6;
  LUT2 n238_s0 (
    .F(n238_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[2]) 
);
defparam n238_s0.INIT=4'h6;
  LUT2 n301_s (
    .F(n301_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[1]) 
);
defparam n301_s.INIT=4'h6;
  LUT2 n302_s (
    .F(n302_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[0]) 
);
defparam n302_s.INIT=4'h6;
  LUT2 n549_s1 (
    .F(n549_4),
    .I0(cyc0_dly[2]),
    .I1(n86_4) 
);
defparam n549_s1.INIT=4'h8;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(n256_1),
    .I1(n305_1),
    .I2(ro_ctrl_z) 
);
defparam n322_s0.INIT=8'hAC;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n306_1),
    .I1(n257_1),
    .I2(ro_ctrl_z) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n307_1),
    .I1(n258_1),
    .I2(ro_ctrl_z) 
);
defparam n324_s0.INIT=8'hCA;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(n308_1),
    .I1(n259_1),
    .I2(ro_ctrl_z) 
);
defparam n325_s0.INIT=8'hCA;
  LUT3 n326_s0 (
    .F(n326_3),
    .I0(n309_1),
    .I1(n260_1),
    .I2(ro_ctrl_z) 
);
defparam n326_s0.INIT=8'hCA;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(n310_1),
    .I1(n261_1),
    .I2(ro_ctrl_z) 
);
defparam n327_s0.INIT=8'hCA;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(n311_1),
    .I1(n262_1),
    .I2(ro_ctrl_z) 
);
defparam n328_s0.INIT=8'hCA;
  LUT3 n329_s0 (
    .F(n329_3),
    .I0(n312_1),
    .I1(n263_1),
    .I2(ro_ctrl_z) 
);
defparam n329_s0.INIT=8'hCA;
  LUT3 n330_s0 (
    .F(n330_3),
    .I0(n313_1),
    .I1(n264_1),
    .I2(ro_ctrl_z) 
);
defparam n330_s0.INIT=8'hCA;
  LUT3 n331_s0 (
    .F(n331_3),
    .I0(n314_1),
    .I1(n265_1),
    .I2(ro_ctrl_z) 
);
defparam n331_s0.INIT=8'hCA;
  LUT3 n332_s0 (
    .F(n332_3),
    .I0(n315_1),
    .I1(n266_1),
    .I2(ro_ctrl_z) 
);
defparam n332_s0.INIT=8'hCA;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(n316_1),
    .I1(n267_1),
    .I2(ro_ctrl_z) 
);
defparam n333_s0.INIT=8'hCA;
  LUT3 n334_s0 (
    .F(n334_3),
    .I0(n317_1),
    .I1(n268_1),
    .I2(ro_ctrl_z) 
);
defparam n334_s0.INIT=8'hCA;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(n318_1),
    .I1(n269_1),
    .I2(ro_ctrl_z) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(n319_1),
    .I1(n270_1),
    .I2(ro_ctrl_z) 
);
defparam n336_s0.INIT=8'hCA;
  LUT3 n337_s0 (
    .F(n337_3),
    .I0(n320_1),
    .I1(n271_1),
    .I2(ro_ctrl_z) 
);
defparam n337_s0.INIT=8'hCA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(dac_acc[0]),
    .I1(n272_1),
    .I2(ro_ctrl_z) 
);
defparam n338_s0.INIT=8'hCA;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam n392_s1.INIT=16'hA8EF;
  LUT2 dac_acc_16_s3 (
    .F(dac_acc_16_7),
    .I0(dac_acc_en),
    .I1(n86_4) 
);
defparam dac_acc_16_s3.INIT=4'h8;
  LUT2 n192_s1 (
    .F(n192_5),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]) 
);
defparam n192_s1.INIT=4'hE;
  LUT3 perc_sr_d_8_s1 (
    .F(perc_sr_d_8_4),
    .I0(n392_4),
    .I1(rhythm_en),
    .I2(rst_n) 
);
defparam perc_sr_d_8_s1.INIT=8'h40;
  LUT2 perc_sr_d_8_s2 (
    .F(perc_sr_d_8_5),
    .I0(cyc20r_attnlv_max),
    .I1(n392_4) 
);
defparam perc_sr_d_8_s2.INIT=4'h4;
  LUT3 n193_s3 (
    .F(n193_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[14]) 
);
defparam n193_s3.INIT=8'hB0;
  LUT3 n194_s3 (
    .F(n194_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[13]) 
);
defparam n194_s3.INIT=8'hB0;
  LUT3 n195_s3 (
    .F(n195_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[12]) 
);
defparam n195_s3.INIT=8'hB0;
  LUT3 n196_s3 (
    .F(n196_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[11]) 
);
defparam n196_s3.INIT=8'hB0;
  LUT3 n197_s3 (
    .F(n197_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[10]) 
);
defparam n197_s3.INIT=8'hB0;
  LUT3 n198_s3 (
    .F(n198_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[9]) 
);
defparam n198_s3.INIT=8'hB0;
  LUT3 n199_s3 (
    .F(n199_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[8]) 
);
defparam n199_s3.INIT=8'hB0;
  LUT3 n200_s3 (
    .F(n200_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[7]) 
);
defparam n200_s3.INIT=8'hB0;
  LUT3 n201_s3 (
    .F(n201_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[6]) 
);
defparam n201_s3.INIT=8'hB0;
  LUT3 n202_s3 (
    .F(n202_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[5]) 
);
defparam n202_s3.INIT=8'hB0;
  LUT3 n203_s3 (
    .F(n203_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[4]) 
);
defparam n203_s3.INIT=8'hB0;
  LUT3 n204_s3 (
    .F(n204_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[3]) 
);
defparam n204_s3.INIT=8'hB0;
  LUT3 n205_s3 (
    .F(n205_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[2]) 
);
defparam n205_s3.INIT=8'hB0;
  LUT3 n206_s3 (
    .F(n206_8),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[1]) 
);
defparam n206_s3.INIT=8'hB0;
  LUT3 n207_s4 (
    .F(n207_9),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[0]) 
);
defparam n207_s4.INIT=8'hB0;
  LUT3 dac_acc_0_s5 (
    .F(dac_acc_0_11),
    .I0(ro_ctrl_z),
    .I1(dac_acc_en),
    .I2(n86_4) 
);
defparam dac_acc_0_s5.INIT=8'h80;
  LUT4 n208_s2 (
    .F(n208_6),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]),
    .I2(cyc0_dly[2]),
    .I3(n86_4) 
);
defparam n208_s2.INIT=16'h4000;
  DFFE snddata_signmag_7_s0 (
    .Q(snddata_signmag[7]),
    .D(n85_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_6_s0 (
    .Q(snddata_signmag[6]),
    .D(n86_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_5_s0 (
    .Q(snddata_signmag[5]),
    .D(n87_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_4_s0 (
    .Q(snddata_signmag[4]),
    .D(n88_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_3_s0 (
    .Q(snddata_signmag[3]),
    .D(n89_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_2_s0 (
    .Q(snddata_signmag[2]),
    .D(n90_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_1_s0 (
    .Q(snddata_signmag[1]),
    .D(n91_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_0_s0 (
    .Q(snddata_signmag[0]),
    .D(n92_3),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE ro_ctrl_z_s0 (
    .Q(ro_ctrl_z),
    .D(ro_ctrl),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_2_s0 (
    .Q(cyc0_dly[2]),
    .D(cyc0_dly[1]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_1_s0 (
    .Q(cyc0_dly[1]),
    .D(cyc0_dly[0]),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_0_s0 (
    .Q(cyc0_dly[0]),
    .D(cycle_00),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFE dac_acc_en_s0 (
    .Q(dac_acc_en),
    .D(n392_4),
    .CLK(clk),
    .CE(n86_4) 
);
  DFFRE dac_acc_16_s0 (
    .Q(dac_acc[16]),
    .D(n322_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_15_s0 (
    .Q(dac_acc[15]),
    .D(n323_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_14_s0 (
    .Q(dac_acc[14]),
    .D(n324_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_13_s0 (
    .Q(dac_acc[13]),
    .D(n325_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_12_s0 (
    .Q(dac_acc[12]),
    .D(n326_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_11_s0 (
    .Q(dac_acc[11]),
    .D(n327_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_10_s0 (
    .Q(dac_acc[10]),
    .D(n328_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_9_s0 (
    .Q(dac_acc[9]),
    .D(n329_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_8_s0 (
    .Q(dac_acc[8]),
    .D(n330_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_7_s0 (
    .Q(dac_acc[7]),
    .D(n331_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_6_s0 (
    .Q(dac_acc[6]),
    .D(n332_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_5_s0 (
    .Q(dac_acc[5]),
    .D(n333_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_4_s0 (
    .Q(dac_acc[4]),
    .D(n334_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_3_s0 (
    .Q(dac_acc[3]),
    .D(n335_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_2_s0 (
    .Q(dac_acc[2]),
    .D(n336_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_1_s0 (
    .Q(dac_acc[1]),
    .D(n337_3),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_0_s0 (
    .Q(dac_acc[0]),
    .D(n272_1),
    .CLK(clk),
    .CE(dac_acc_0_11),
    .RESET(n549_4) 
);
  DFFRE o_ACC_SIGNED_15_s0 (
    .Q(w_opll_out[15]),
    .D(n192_5),
    .CLK(clk),
    .CE(n549_4),
    .RESET(n208_6) 
);
  DFFSE o_ACC_SIGNED_14_s0 (
    .Q(w_opll_out[14]),
    .D(n193_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_13_s0 (
    .Q(w_opll_out[13]),
    .D(n194_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_12_s0 (
    .Q(w_opll_out[12]),
    .D(n195_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_11_s0 (
    .Q(w_opll_out[11]),
    .D(n196_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_10_s0 (
    .Q(w_opll_out[10]),
    .D(n197_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_9_s0 (
    .Q(w_opll_out[9]),
    .D(n198_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_8_s0 (
    .Q(w_opll_out[8]),
    .D(n199_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_7_s0 (
    .Q(w_opll_out[7]),
    .D(n200_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_6_s0 (
    .Q(w_opll_out[6]),
    .D(n201_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_5_s0 (
    .Q(w_opll_out[5]),
    .D(n202_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_4_s0 (
    .Q(w_opll_out[4]),
    .D(n203_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_3_s0 (
    .Q(w_opll_out[3]),
    .D(n204_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_2_s0 (
    .Q(w_opll_out[2]),
    .D(n205_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_1_s0 (
    .Q(w_opll_out[1]),
    .D(n206_8),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_0_s0 (
    .Q(w_opll_out[0]),
    .D(n207_9),
    .CLK(clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFE snddata_signmag_8_s0 (
    .Q(snddata_signmag[8]),
    .D(perc_sr_d[8]),
    .CLK(clk),
    .CE(n86_4) 
);
  MULTADDALU18X18 add_197_s3 (
    .DOUT({DOUT[53:17],n256_1,n257_1,n258_1,n259_1,n260_1,n261_1,n262_1,n263_1,n264_1,n265_1,n266_1,n267_1,n268_1,n269_1,n270_1,n271_1,n272_1}),
    .CASO(CASO[54:0]),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A0({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .A1({snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],n233_3,n234_3,n235_3,n236_3,n237_3,n238_3,n301_3,n302_3}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,VCC,VCC,VCC,VCC}),
    .C({n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n323_3,n324_3,n325_3,n326_3,n327_3,n328_3,n329_3,n330_3,n331_3,n332_3,n333_3,n334_3,n335_3,n336_3,n337_3,n338_3}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCLOAD(GND),
    .ASEL({GND,GND}),
    .BSEL({GND,GND}),
    .ASIGN({VCC,GND}),
    .BSIGN({VCC,GND}),
    .CLK(clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
defparam add_197_s3.A0REG=1'b0;
defparam add_197_s3.A1REG=1'b0;
defparam add_197_s3.ACCLOAD_REG0=1'b0;
defparam add_197_s3.ACCLOAD_REG1=1'b0;
defparam add_197_s3.ASIGN0_REG=1'b0;
defparam add_197_s3.ASIGN1_REG=1'b0;
defparam add_197_s3.B0REG=1'b0;
defparam add_197_s3.B1REG=1'b0;
defparam add_197_s3.BSIGN0_REG=1'b0;
defparam add_197_s3.BSIGN1_REG=1'b0;
defparam add_197_s3.B_ADD_SUB=1'b0;
defparam add_197_s3.CREG=1'b1;
defparam add_197_s3.C_ADD_SUB=1'b0;
defparam add_197_s3.MULTADDALU18X18_MODE=0;
defparam add_197_s3.MULT_RESET_MODE="SYNC";
defparam add_197_s3.OUT_REG=1'b0;
defparam add_197_s3.PIPE0_REG=1'b0;
defparam add_197_s3.PIPE1_REG=1'b0;
defparam add_197_s3.SOA_REG=1'b0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(dac_acc[1]),
    .I1(n302_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_1),
    .COUT(n319_2),
    .I0(dac_acc[2]),
    .I1(n301_3),
    .I3(GND),
    .CIN(n320_2) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_1),
    .COUT(n318_2),
    .I0(dac_acc[3]),
    .I1(n300_2),
    .I3(GND),
    .CIN(n319_2) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_1),
    .COUT(n317_2),
    .I0(dac_acc[4]),
    .I1(n299_2),
    .I3(GND),
    .CIN(n318_2) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_1),
    .COUT(n316_2),
    .I0(dac_acc[5]),
    .I1(n298_2),
    .I3(GND),
    .CIN(n317_2) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_1),
    .COUT(n315_2),
    .I0(dac_acc[6]),
    .I1(n297_2),
    .I3(GND),
    .CIN(n316_2) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_1),
    .COUT(n314_2),
    .I0(dac_acc[7]),
    .I1(n296_2),
    .I3(GND),
    .CIN(n315_2) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_1),
    .COUT(n313_2),
    .I0(dac_acc[8]),
    .I1(n295_2),
    .I3(GND),
    .CIN(n314_2) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_1),
    .COUT(n312_2),
    .I0(dac_acc[9]),
    .I1(n294_2),
    .I3(GND),
    .CIN(n313_2) 
);
defparam n312_s.ALU_MODE=0;
  ALU n311_s (
    .SUM(n311_1),
    .COUT(n311_2),
    .I0(dac_acc[10]),
    .I1(n293_2),
    .I3(GND),
    .CIN(n312_2) 
);
defparam n311_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_1),
    .COUT(n310_2),
    .I0(dac_acc[11]),
    .I1(n293_3),
    .I3(GND),
    .CIN(n311_2) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_1),
    .COUT(n309_2),
    .I0(dac_acc[12]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n310_2) 
);
defparam n309_s.ALU_MODE=0;
  ALU n308_s (
    .SUM(n308_1),
    .COUT(n308_2),
    .I0(dac_acc[13]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n309_2) 
);
defparam n308_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_1),
    .COUT(n307_2),
    .I0(dac_acc[14]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n308_2) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_1),
    .COUT(n306_2),
    .I0(dac_acc[15]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n307_2) 
);
defparam n306_s.ALU_MODE=0;
  ALU n305_s (
    .SUM(n305_1),
    .COUT(n305_0_COUT),
    .I0(dac_acc[16]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n306_2) 
);
defparam n305_s.ALU_MODE=0;
  ALU n300_s (
    .SUM(n300_2),
    .COUT(n300_3),
    .I0(n238_3),
    .I1(n302_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n300_s.ALU_MODE=0;
  ALU n299_s (
    .SUM(n299_2),
    .COUT(n299_3),
    .I0(n237_3),
    .I1(n301_3),
    .I3(GND),
    .CIN(n300_3) 
);
defparam n299_s.ALU_MODE=0;
  ALU n298_s (
    .SUM(n298_2),
    .COUT(n298_3),
    .I0(n236_3),
    .I1(n238_3),
    .I3(GND),
    .CIN(n299_3) 
);
defparam n298_s.ALU_MODE=0;
  ALU n297_s (
    .SUM(n297_2),
    .COUT(n297_3),
    .I0(n235_3),
    .I1(n237_3),
    .I3(GND),
    .CIN(n298_3) 
);
defparam n297_s.ALU_MODE=0;
  ALU n296_s (
    .SUM(n296_2),
    .COUT(n296_3),
    .I0(n234_3),
    .I1(n236_3),
    .I3(GND),
    .CIN(n297_3) 
);
defparam n296_s.ALU_MODE=0;
  ALU n295_s (
    .SUM(n295_2),
    .COUT(n295_3),
    .I0(n233_3),
    .I1(n235_3),
    .I3(GND),
    .CIN(n296_3) 
);
defparam n295_s.ALU_MODE=0;
  ALU n294_s (
    .SUM(n294_2),
    .COUT(n294_3),
    .I0(snddata_signmag[8]),
    .I1(n234_3),
    .I3(GND),
    .CIN(n295_3) 
);
defparam n294_s.ALU_MODE=0;
  ALU n293_s (
    .SUM(n293_2),
    .COUT(n293_3),
    .I0(snddata_signmag[8]),
    .I1(n233_3),
    .I3(GND),
    .CIN(n294_3) 
);
defparam n293_s.ALU_MODE=0;
  IKAOPLL_sr_11 u_percussion_sr (
    .clk(clk),
    .ro_ctrl(ro_ctrl),
    .rhythm_en(rhythm_en),
    .rst_n(rst_n),
    .n86_4(n86_4),
    .perc_sr_d(perc_sr_d[8:0]),
    .perc_sr_q(perc_sr_q[8:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_dac */
module IKAOPLL (
  clk,
  n105_11,
  w_io_dec_n,
  n_twr_d,
  n69_8,
  ff_reset,
  ff_4mhz,
  td_in,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  ta_d,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ,
  w_opll_out
)
;
input clk;
input n105_11;
input w_io_dec_n;
input n_twr_d;
input n69_8;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input [7:0] td_in;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
input [3:0] ta_d;
output [0:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
output [7:0] \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ;
output [15:0] w_opll_out;
wire cycle_d4;
wire cycle_d4_zz;
wire cycle_d3_zz;
wire hh_tt_sel;
wire rst_n;
wire ic_n_negedge;
wire cycle_12;
wire cycle_00;
wire ro_ctrl;
wire m_nc_sel;
wire n86_4;
wire n158_6;
wire mcyccntr_hi_1_7;
wire mcyccntr_hi_1_9;
wire inhibit_fdbk;
wire eg_envcntr_test_data;
wire rhythm_en;
wire m_nc_sel_z;
wire cust_inst_sel_z;
wire inst_latch_oe;
wire kon_z;
wire m_nc_sel_z_6;
wire am;
wire pm;
wire dc;
wire dm;
wire kon_3;
wire kon_4;
wire kon_5;
wire kon_6;
wire kon;
wire n672_5;
wire n230_6;
wire n426_6;
wire cyc18r_start_attack;
wire hh_tt_start_attack_dly_1_6;
wire op_attnlv_max;
wire n1827_7;
wire cyc20r_fpwave_sign;
wire cyc20r_attnlv_max;
wire dac_opdata_3_3;
wire dac_opdata_2_3;
wire dac_opdata_1_3;
wire dac_opdata_0_3;
wire n525_4;
wire n526_4;
wire n392_4;
wire [1:1] phisr;
wire [2:0] mcyccntr_lo;
wire [0:0] mcyccntr_hi;
wire [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire [1:0] etyp_reg;
wire [1:0] ksr_reg;
wire [1:0] \ksl_reg[0] ;
wire [1:0] \ksl_reg[1] ;
wire [3:0] \ar_reg[0] ;
wire [3:0] \ar_reg[1] ;
wire [3:0] \dr_reg[0] ;
wire [3:0] \dr_reg[1] ;
wire [3:0] \rr_reg[0] ;
wire [3:0] \rr_reg[1] ;
wire [3:0] test;
wire [5:0] tl;
wire [3:0] mul;
wire [3:0] sl;
wire [2:0] fb;
wire [47:0] mem_q;
wire [7:0] fnum;
wire [8:8] fnum_0;
wire [2:0] block;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [2:0] pmval;
wire [3:0] amval;
wire [9:0] op_phase;
wire [18:0] \sr[0] ;
wire [6:0] op_attnlv;
wire [14:14] hh_tt_start_attack_dly;
wire [18:0] cyc18r_phase_sr_out;
wire [11:0] cyc21c_mod_z_tap6;
wire [11:0] cyc21c_mod_zz_tap6;
wire [5:4] dac_opdata;
wire [11:0] \sr[0]_0 ;
wire [11:0] \sr[0]_1 ;
wire VCC;
wire GND;
  IKAOPLL_timinggen u_TIMINGGEN (
    .clk(clk),
    .n105_11(n105_11),
    .rhythm_en(rhythm_en),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .cycle_d4(cycle_d4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .hh_tt_sel(hh_tt_sel),
    .rst_n(rst_n),
    .ic_n_negedge(ic_n_negedge),
    .cycle_12(cycle_12),
    .cycle_00(cycle_00),
    .ro_ctrl(ro_ctrl),
    .m_nc_sel(m_nc_sel),
    .n86_4(n86_4),
    .n158_6(n158_6),
    .mcyccntr_hi_1_7(mcyccntr_hi_1_7),
    .mcyccntr_hi_1_9(mcyccntr_hi_1_9),
    .inhibit_fdbk(inhibit_fdbk),
    .phisr(phisr[1]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3])
);
  IKAOPLL_reg u_REG (
    .clk(clk),
    .w_io_dec_n(w_io_dec_n),
    .n_twr_d(n_twr_d),
    .n86_4(n86_4),
    .n1827_7(n1827_7),
    .cycle_12(cycle_12),
    .m_nc_sel(m_nc_sel),
    .ic_n_negedge(ic_n_negedge),
    .n105_11(n105_11),
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n69_8(n69_8),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .td_in(td_in[7:0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .phisr(phisr[1]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .ta_d(ta_d[3:0]),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .rhythm_en(rhythm_en),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .inst_latch_oe(inst_latch_oe),
    .kon_z(kon_z),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .am(am),
    .pm(pm),
    .dc(dc),
    .dm(dm),
    .kon_3(kon_3),
    .kon_4(kon_4),
    .kon_5(kon_5),
    .kon_6(kon_6),
    .kon(kon),
    .n672_5(n672_5),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .etyp_reg(etyp_reg[1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .test(test[3:0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7:0]),
    .tl(tl[5:0]),
    .mul(mul[3:0]),
    .sl(sl[3:0]),
    .fb(fb[2:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_7(mem_q[7]),
    .mem_q_15(mem_q[15]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .fnum(fnum[7:0]),
    .fnum_118(fnum_0[8]),
    .block(block[2:0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_lfo u_LFO (
    .clk(clk),
    .n1827_7(n1827_7),
    .cycle_d3_zz(cycle_d3_zz),
    .n86_4(n86_4),
    .rst_n(rst_n),
    .cycle_00(cycle_00),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cycle_d4(cycle_d4),
    .mcyccntr_hi_1_7(mcyccntr_hi_1_7),
    .mcyccntr_hi_1_9(mcyccntr_hi_1_9),
    .test_1(test[1]),
    .test_3(test[3]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .n230_6(n230_6),
    .pmval(pmval[2:0]),
    .amval(amval[3:0])
);
  IKAOPLL_pg u_PG (
    .clk(clk),
    .n86_4(n86_4),
    .pm(pm),
    .n672_5(n672_5),
    .cycle_d4(cycle_d4),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .rhythm_en(rhythm_en),
    .n230_6(n230_6),
    .rst_n(rst_n),
    .n158_6(n158_6),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_sel(hh_tt_sel),
    .fnum(fnum[7:0]),
    .block(block[2:0]),
    .mul(mul[3:0]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0]),
    .fnum_119(fnum_0[8]),
    .pmval(pmval[2:0]),
    .test(test[2:1]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .n426_6(n426_6),
    .op_phase(op_phase[9:0]),
    .\sr[0] (\sr[0] [18:0])
);
  IKAOPLL_eg u_EG (
    .clk(clk),
    .n86_4(n86_4),
    .n672_5(n672_5),
    .kon(kon),
    .n426_6(n426_6),
    .am(am),
    .rst_n(rst_n),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .cycle_00(cycle_00),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .m_nc_sel(m_nc_sel),
    .kon_3(kon_3),
    .kon_4(kon_4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .kon_z(kon_z),
    .inst_latch_oe(inst_latch_oe),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cycle_d4(cycle_d4),
    .mcyccntr_hi_1_9(mcyccntr_hi_1_9),
    .kon_5(kon_5),
    .kon_6(kon_6),
    .block(block[2:0]),
    .\sr[0] (\sr[0] [18:0]),
    .\sr[0]_121 (\sr[0]_0 [11:0]),
    .\sr[0]_122 (\sr[0]_1 [11:0]),
    .sl(sl[3:0]),
    .tl(tl[5:0]),
    .test_0(test[0]),
    .test_3(test[3]),
    .fnum(fnum_0[8]),
    .fnum_123(fnum[7:5]),
    .amval(amval[3:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_7(mem_q[7]),
    .mem_q_15(mem_q[15]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .etyp_reg(etyp_reg[1:0]),
    .q_1(q_1[0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .q_0(q_0[0]),
    .q_2(q_2[0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .op_attnlv_max(op_attnlv_max),
    .n1827_7(n1827_7),
    .op_attnlv(op_attnlv[6:0]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0]),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0])
);
  IKAOPLL_op u_OP (
    .dm(dm),
    .clk(clk),
    .n86_4(n86_4),
    .op_attnlv_max(op_attnlv_max),
    .inhibit_fdbk(inhibit_fdbk),
    .dc(dc),
    .n392_4(n392_4),
    .hh_tt_sel(hh_tt_sel),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n426_6(n426_6),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .fb(fb[2:0]),
    .op_phase(op_phase[9:0]),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .op_attnlv(op_attnlv[6:0]),
    .cyc20r_fpwave_sign(cyc20r_fpwave_sign),
    .cyc20r_attnlv_max(cyc20r_attnlv_max),
    .dac_opdata_3_3(dac_opdata_3_3),
    .dac_opdata_2_3(dac_opdata_2_3),
    .dac_opdata_1_3(dac_opdata_1_3),
    .dac_opdata_0_3(dac_opdata_0_3),
    .n525_4(n525_4),
    .n526_4(n526_4),
    .dac_opdata(dac_opdata[5:4]),
    .\sr[0] (\sr[0]_0 [11:0]),
    .\sr[0]_124 (\sr[0]_1 [11:0])
);
  IKAOPLL_dac u_DAC (
    .clk(clk),
    .n86_4(n86_4),
    .ro_ctrl(ro_ctrl),
    .cycle_00(cycle_00),
    .cyc20r_fpwave_sign(cyc20r_fpwave_sign),
    .n525_4(n525_4),
    .n526_4(n526_4),
    .dac_opdata_3_3(dac_opdata_3_3),
    .dac_opdata_2_3(dac_opdata_2_3),
    .dac_opdata_1_3(dac_opdata_1_3),
    .dac_opdata_0_3(dac_opdata_0_3),
    .n158_6(n158_6),
    .rhythm_en(rhythm_en),
    .rst_n(rst_n),
    .cyc20r_attnlv_max(cyc20r_attnlv_max),
    .dac_opdata(dac_opdata[5:4]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .n392_4(n392_4),
    .w_opll_out(w_opll_out[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL */
module ip_ikaopll_wrapper (
  clk,
  n20_6,
  n69_8,
  n506_6,
  n_tiorq_d,
  n105_11,
  n_twr_d,
  td_in,
  ta_d,
  ff_reset,
  ff_4mhz,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  w_io_dec_n_6,
  w_io_dec_n_9,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ,
  w_opll_out
)
;
input clk;
input n20_6;
input n69_8;
input n506_6;
input n_tiorq_d;
input n105_11;
input n_twr_d;
input [7:0] td_in;
input [7:0] ta_d;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
output w_io_dec_n_6;
output w_io_dec_n_9;
output [0:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
output [7:0] \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ;
output [15:0] w_opll_out;
wire n48_3;
wire w_io_dec_n;
wire ff_io_en;
wire VCC;
wire GND;
  LUT2 n48_s0 (
    .F(n48_3),
    .I0(n69_8),
    .I1(n506_6) 
);
defparam n48_s0.INIT=4'h8;
  LUT4 w_io_dec_n_s1 (
    .F(w_io_dec_n),
    .I0(ta_d[1]),
    .I1(ff_io_en),
    .I2(w_io_dec_n_6),
    .I3(w_io_dec_n_9) 
);
defparam w_io_dec_n_s1.INIT=16'hBFFF;
  LUT3 w_io_dec_n_s2 (
    .F(w_io_dec_n_6),
    .I0(ta_d[7]),
    .I1(ta_d[6]),
    .I2(ta_d[5]) 
);
defparam w_io_dec_n_s2.INIT=8'h40;
  LUT4 w_io_dec_n_s4 (
    .F(w_io_dec_n_9),
    .I0(n_tiorq_d),
    .I1(ta_d[4]),
    .I2(ta_d[2]),
    .I3(ta_d[3]) 
);
defparam w_io_dec_n_s4.INIT=16'h4000;
  DFFSE ff_io_en_s0 (
    .Q(ff_io_en),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n48_3),
    .SET(n20_6) 
);
  IKAOPLL u_ikaopll (
    .clk(clk),
    .n105_11(n105_11),
    .w_io_dec_n(w_io_dec_n),
    .n_twr_d(n_twr_d),
    .n69_8(n69_8),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .td_in(td_in[7:0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .ta_d(ta_d[3:0]),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7:0]),
    .w_opll_out(w_opll_out[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ikaopll_wrapper */
module ssg (
  clk,
  n20_6,
  w_decode,
  n502_4,
  n_twr_d,
  ff_ioreq,
  td_0_8,
  td_in,
  ff_reset,
  ta_d,
  w_ack,
  w_rdata_en,
  w_rdata,
  w_ssg_out
)
;
input clk;
input n20_6;
input w_decode;
input n502_4;
input n_twr_d;
input ff_ioreq;
input td_0_8;
input [7:0] td_in;
input [6:6] ff_reset;
input [1:0] ta_d;
output w_ack;
output w_rdata_en;
output [7:0] w_rdata;
output [11:0] w_ssg_out;
wire n162_24;
wire n162_25;
wire n163_27;
wire n163_28;
wire n164_20;
wire n164_21;
wire n164_22;
wire n164_23;
wire n164_24;
wire n164_25;
wire n165_20;
wire n165_21;
wire n165_22;
wire n165_23;
wire n165_24;
wire n165_25;
wire n166_20;
wire n166_21;
wire n166_22;
wire n166_23;
wire n166_24;
wire n166_25;
wire n167_20;
wire n167_21;
wire n167_22;
wire n167_23;
wire n167_24;
wire n167_25;
wire n1834_4;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n678_3;
wire n679_3;
wire n680_3;
wire n769_3;
wire n770_3;
wire n771_3;
wire n772_3;
wire n773_3;
wire n774_3;
wire n775_3;
wire n776_3;
wire n777_3;
wire n778_3;
wire n779_3;
wire n780_3;
wire n869_3;
wire n870_3;
wire n871_3;
wire n872_3;
wire n873_3;
wire n874_3;
wire n875_3;
wire n876_3;
wire n877_3;
wire n878_3;
wire n879_3;
wire n880_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1012_3;
wire n1191_3;
wire n1192_3;
wire n1193_3;
wire n1194_3;
wire n1195_3;
wire n1196_3;
wire n1197_3;
wire n1198_3;
wire n1199_3;
wire n1200_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n1204_3;
wire n1205_3;
wire n1206_3;
wire n164_42;
wire n165_42;
wire n166_42;
wire n167_42;
wire n417_4;
wire n423_4;
wire n184_4;
wire ff_sound_out_11_5;
wire ff_ssg_ch_a_counter_11_6;
wire ff_ssg_ch_b_counter_11_6;
wire ff_ssg_ch_c_counter_11_6;
wire ff_ssg_noise_counter_4_6;
wire ff_ssg_envelope_counter_15_6;
wire ff_ssg_envelope_ptr_5_6;
wire n162_37;
wire n1316_5;
wire n1313_5;
wire n169_5;
wire n1040_5;
wire n9_5;
wire n6_5;
wire n2017_4;
wire n669_4;
wire n669_5;
wire n670_4;
wire n671_5;
wire n671_6;
wire n672_4;
wire n672_5;
wire n673_4;
wire n674_4;
wire n674_5;
wire n674_6;
wire n675_4;
wire n675_5;
wire n676_4;
wire n676_5;
wire n677_4;
wire n677_5;
wire n678_4;
wire n679_4;
wire n2018_4;
wire n769_4;
wire n769_5;
wire n770_4;
wire n771_5;
wire n771_6;
wire n772_4;
wire n772_5;
wire n773_4;
wire n774_4;
wire n774_5;
wire n774_6;
wire n775_4;
wire n775_5;
wire n776_4;
wire n776_5;
wire n777_4;
wire n777_5;
wire n778_4;
wire n779_4;
wire n2019_4;
wire n869_4;
wire n869_5;
wire n870_4;
wire n871_5;
wire n871_6;
wire n872_4;
wire n872_5;
wire n873_4;
wire n874_4;
wire n874_5;
wire n874_6;
wire n875_4;
wire n875_5;
wire n876_4;
wire n876_5;
wire n877_4;
wire n877_5;
wire n878_4;
wire n879_4;
wire n2020_4;
wire n2020_5;
wire n1009_4;
wire n1009_5;
wire n1010_4;
wire n1010_5;
wire n1011_4;
wire n1012_4;
wire n1191_4;
wire n1191_5;
wire n1192_4;
wire n1192_5;
wire n1193_4;
wire n1193_5;
wire n1194_4;
wire n1194_5;
wire n1195_4;
wire n1195_5;
wire n1196_4;
wire n1196_5;
wire n1197_4;
wire n1197_5;
wire n1198_4;
wire n1198_5;
wire n1199_4;
wire n1199_5;
wire n1200_4;
wire n1200_5;
wire n1201_4;
wire n1201_5;
wire n1202_4;
wire n1202_5;
wire n1203_5;
wire n1204_4;
wire n1204_5;
wire n1205_4;
wire n417_5;
wire ff_ssg_envelope_counter_15_7;
wire ff_ssg_envelope_ptr_5_7;
wire w_out_level_9_10;
wire w_out_level_5_156;
wire w_out_level_5_159;
wire w_out_level_4_157;
wire w_out_level_3_152;
wire w_out_level_2_150;
wire w_out_level_2_151;
wire w_out_level_1_149;
wire w_out_level_0_148;
wire w_out_level_0_149;
wire n1385_8;
wire w_out_level_6_162;
wire w_out_level_7_160;
wire n1318_7;
wire n1315_6;
wire n1314_6;
wire n171_6;
wire n170_6;
wire n169_6;
wire n169_7;
wire n168_6;
wire n1040_6;
wire n1191_7;
wire n1193_6;
wire n1197_6;
wire n1200_6;
wire w_out_level_9_12;
wire w_out_level_9_13;
wire w_out_level_9_14;
wire w_out_level_5_160;
wire w_out_level_5_161;
wire w_out_level_5_162;
wire w_out_level_4_158;
wire w_out_level_2_152;
wire n171_7;
wire n171_9;
wire n169_8;
wire n168_7;
wire n168_8;
wire n1040_7;
wire n1040_8;
wire n1040_9;
wire n1040_10;
wire w_out_level_9_15;
wire w_out_level_9_16;
wire w_out_level_9_17;
wire w_out_level_9_18;
wire w_out_level_5_163;
wire w_out_level_5_164;
wire w_out_level_5_165;
wire n171_10;
wire n171_11;
wire n168_9;
wire w_out_level_9_19;
wire w_out_level_9_20;
wire w_out_level_5_166;
wire w_out_level_5_167;
wire n171_12;
wire n1203_7;
wire n428_6;
wire n381_8;
wire n440_6;
wire n394_7;
wire n444_6;
wire n402_7;
wire n452_6;
wire n407_7;
wire n670_7;
wire n671_8;
wire n770_7;
wire n771_8;
wire n870_7;
wire n871_8;
wire w_out_level_4_160;
wire w_out_level_5_169;
wire w_out_level_5_171;
wire n381_10;
wire n204_7;
wire n157_5;
wire n456_6;
wire n432_6;
wire n412_6;
wire n386_7;
wire n204_9;
wire n1381_8;
wire n1382_8;
wire n1383_8;
wire n1384_8;
wire n1385_10;
wire n1013_5;
wire n1191_9;
wire n1314_8;
wire n1315_8;
wire n1317_7;
wire n1318_9;
wire n168_12;
wire n170_8;
wire n171_14;
wire n172_7;
wire n173_7;
wire n174_7;
wire n175_7;
wire n2017_6;
wire n2018_6;
wire n2019_6;
wire n7_7;
wire n8_7;
wire n1504_7;
wire n1505_7;
wire n1506_7;
wire n1507_7;
wire n1508_7;
wire n1509_7;
wire n1510_7;
wire n1489_31;
wire n639_5;
wire n162_39;
wire n171_16;
wire n169_11;
wire n168_14;
wire n164_46;
wire n165_46;
wire n166_46;
wire n167_46;
wire n164_47;
wire n165_47;
wire n166_47;
wire n167_47;
wire n1503_9;
wire n1503_10;
wire n2020_9;
wire ff_hold;
wire ff_alternate;
wire ff_attack;
wire ff_continue;
wire ff_ssg_envelope_req;
wire ff_ssg_noise;
wire ff_ssg_envelope_ack;
wire ff_ssg_ch_a_tone_wave;
wire ff_ssg_ch_b_tone_wave;
wire ff_ssg_ch_c_tone_wave;
wire n1502_1;
wire n1502_2;
wire n1501_1;
wire n1501_2;
wire n1500_1;
wire n1500_2;
wire n1499_1;
wire n1499_2;
wire n1498_1;
wire n1498_2;
wire n1497_1;
wire n1497_2;
wire n1496_1;
wire n1496_2;
wire n1495_1;
wire n1495_2;
wire n1494_1;
wire n1494_2;
wire n1493_1;
wire n1493_2;
wire n1492_1;
wire n1492_2;
wire n162_29;
wire n163_30;
wire n164_28;
wire n164_30;
wire n164_32;
wire n165_28;
wire n165_30;
wire n165_32;
wire n166_28;
wire n166_30;
wire n166_32;
wire n167_28;
wire n167_30;
wire n167_32;
wire n164_34;
wire n165_34;
wire n166_34;
wire n167_34;
wire n162_31;
wire n162_33;
wire n385_6;
wire n735_5;
wire n835_5;
wire n935_5;
wire n10_7;
wire [9:0] w_out_level;
wire [4:0] ff_ssg_state;
wire [3:0] ff_ssg_register_ptr;
wire [11:0] ff_ssg_ch_a_frequency;
wire [11:0] ff_ssg_ch_b_frequency;
wire [11:0] ff_ssg_ch_c_frequency;
wire [4:0] ff_ssg_noise_frequency;
wire [5:0] ff_ssg_ch_select;
wire [4:0] ff_ssg_ch_a_volume;
wire [4:0] ff_ssg_ch_b_volume;
wire [4:0] ff_ssg_ch_c_volume;
wire [15:0] ff_ssg_envelope_frequency;
wire [11:0] ff_ssg_ch_a_counter;
wire [11:0] ff_ssg_ch_b_counter;
wire [11:0] ff_ssg_ch_c_counter;
wire [4:0] ff_ssg_noise_counter;
wire [17:0] ff_ssg_noise_generator;
wire [15:0] ff_ssg_envelope_counter;
wire [5:0] ff_ssg_envelope_ptr;
wire [4:0] ff_ssg_envelope_volume;
wire [11:0] ff_ssg_mixer;
wire VCC;
wire GND;
  LUT3 n162_s31 (
    .F(n162_24),
    .I0(ff_ssg_ch_a_frequency[5]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n162_s31.INIT=8'hCA;
  LUT3 n162_s32 (
    .F(n162_25),
    .I0(ff_ssg_ch_c_frequency[5]),
    .I1(ff_ssg_ch_select[5]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n162_s32.INIT=8'hCA;
  LUT3 n163_s24 (
    .F(n163_27),
    .I0(ff_ssg_ch_a_volume[4]),
    .I1(ff_ssg_ch_b_volume[4]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n163_s24.INIT=8'hCA;
  LUT3 n163_s25 (
    .F(n163_28),
    .I0(ff_ssg_ch_c_volume[4]),
    .I1(ff_ssg_envelope_frequency[4]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n163_s25.INIT=8'hCA;
  LUT3 n164_s36 (
    .F(n164_20),
    .I0(ff_ssg_ch_a_frequency[3]),
    .I1(ff_ssg_ch_a_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n164_s36.INIT=8'hCA;
  LUT3 n164_s37 (
    .F(n164_21),
    .I0(ff_ssg_ch_b_frequency[3]),
    .I1(ff_ssg_ch_b_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n164_s37.INIT=8'hCA;
  LUT3 n164_s38 (
    .F(n164_22),
    .I0(ff_ssg_ch_c_frequency[3]),
    .I1(ff_ssg_ch_c_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n164_s38.INIT=8'hCA;
  LUT3 n164_s39 (
    .F(n164_23),
    .I0(ff_ssg_noise_frequency[3]),
    .I1(ff_ssg_ch_select[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n164_s39.INIT=8'hCA;
  LUT3 n164_s40 (
    .F(n164_24),
    .I0(ff_ssg_ch_a_volume[3]),
    .I1(ff_ssg_ch_b_volume[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n164_s40.INIT=8'hCA;
  LUT3 n164_s41 (
    .F(n164_25),
    .I0(ff_ssg_ch_c_volume[3]),
    .I1(ff_ssg_envelope_frequency[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n164_s41.INIT=8'hCA;
  LUT3 n165_s36 (
    .F(n165_20),
    .I0(ff_ssg_ch_a_frequency[2]),
    .I1(ff_ssg_ch_a_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n165_s36.INIT=8'hCA;
  LUT3 n165_s37 (
    .F(n165_21),
    .I0(ff_ssg_ch_b_frequency[2]),
    .I1(ff_ssg_ch_b_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n165_s37.INIT=8'hCA;
  LUT3 n165_s38 (
    .F(n165_22),
    .I0(ff_ssg_ch_c_frequency[2]),
    .I1(ff_ssg_ch_c_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n165_s38.INIT=8'hCA;
  LUT3 n165_s39 (
    .F(n165_23),
    .I0(ff_ssg_noise_frequency[2]),
    .I1(ff_ssg_ch_select[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n165_s39.INIT=8'hCA;
  LUT3 n165_s40 (
    .F(n165_24),
    .I0(ff_ssg_ch_a_volume[2]),
    .I1(ff_ssg_ch_b_volume[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n165_s40.INIT=8'hCA;
  LUT3 n165_s41 (
    .F(n165_25),
    .I0(ff_ssg_ch_c_volume[2]),
    .I1(ff_ssg_envelope_frequency[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n165_s41.INIT=8'hCA;
  LUT3 n166_s36 (
    .F(n166_20),
    .I0(ff_ssg_ch_a_frequency[1]),
    .I1(ff_ssg_ch_a_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n166_s36.INIT=8'hCA;
  LUT3 n166_s37 (
    .F(n166_21),
    .I0(ff_ssg_ch_b_frequency[1]),
    .I1(ff_ssg_ch_b_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n166_s37.INIT=8'hCA;
  LUT3 n166_s38 (
    .F(n166_22),
    .I0(ff_ssg_ch_c_frequency[1]),
    .I1(ff_ssg_ch_c_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n166_s38.INIT=8'hCA;
  LUT3 n166_s39 (
    .F(n166_23),
    .I0(ff_ssg_noise_frequency[1]),
    .I1(ff_ssg_ch_select[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n166_s39.INIT=8'hCA;
  LUT3 n166_s40 (
    .F(n166_24),
    .I0(ff_ssg_ch_a_volume[1]),
    .I1(ff_ssg_ch_b_volume[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n166_s40.INIT=8'hCA;
  LUT3 n166_s41 (
    .F(n166_25),
    .I0(ff_ssg_ch_c_volume[1]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n166_s41.INIT=8'hCA;
  LUT3 n167_s36 (
    .F(n167_20),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n167_s36.INIT=8'hCA;
  LUT3 n167_s37 (
    .F(n167_21),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n167_s37.INIT=8'hCA;
  LUT3 n167_s38 (
    .F(n167_22),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n167_s38.INIT=8'hCA;
  LUT3 n167_s39 (
    .F(n167_23),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_ch_select[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n167_s39.INIT=8'hCA;
  LUT3 n167_s40 (
    .F(n167_24),
    .I0(ff_ssg_ch_a_volume[0]),
    .I1(ff_ssg_ch_b_volume[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n167_s40.INIT=8'hCA;
  LUT3 n167_s41 (
    .F(n167_25),
    .I0(ff_ssg_ch_c_volume[0]),
    .I1(ff_ssg_envelope_frequency[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n167_s41.INIT=8'hCA;
  LUT2 n1834_s1 (
    .F(n1834_4),
    .I0(w_ack),
    .I1(ff_reset[6]) 
);
defparam n1834_s1.INIT=4'hB;
  LUT4 n669_s0 (
    .F(n669_3),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n669_4),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n669_5) 
);
defparam n669_s0.INIT=16'h06F0;
  LUT4 n670_s0 (
    .F(n670_3),
    .I0(n670_4),
    .I1(ff_ssg_ch_a_counter[11]),
    .I2(ff_ssg_ch_a_counter[10]),
    .I3(n670_7) 
);
defparam n670_s0.INIT=16'h0EF0;
  LUT4 n671_s0 (
    .F(n671_3),
    .I0(n671_8),
    .I1(n671_5),
    .I2(n671_6),
    .I3(ff_ssg_ch_a_counter[9]) 
);
defparam n671_s0.INIT=16'h0708;
  LUT4 n672_s0 (
    .F(n672_3),
    .I0(n2017_4),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(n672_4),
    .I3(n672_5) 
);
defparam n672_s0.INIT=16'h7D00;
  LUT4 n673_s0 (
    .F(n673_3),
    .I0(n2017_4),
    .I1(n673_4),
    .I2(ff_ssg_ch_a_counter[7]),
    .I3(n671_8) 
);
defparam n673_s0.INIT=16'h0DD0;
  LUT4 n674_s0 (
    .F(n674_3),
    .I0(n674_4),
    .I1(n674_5),
    .I2(n674_6),
    .I3(ff_ssg_ch_a_counter[6]) 
);
defparam n674_s0.INIT=16'h0708;
  LUT4 n675_s0 (
    .F(n675_3),
    .I0(n2017_4),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(n675_4),
    .I3(n675_5) 
);
defparam n675_s0.INIT=16'h7D00;
  LUT4 n676_s0 (
    .F(n676_3),
    .I0(n2017_4),
    .I1(ff_ssg_ch_a_frequency[4]),
    .I2(n676_4),
    .I3(n676_5) 
);
defparam n676_s0.INIT=16'h7D00;
  LUT3 n677_s0 (
    .F(n677_3),
    .I0(n677_4),
    .I1(n2017_4),
    .I2(n677_5) 
);
defparam n677_s0.INIT=8'hB0;
  LUT4 n678_s0 (
    .F(n678_3),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(n678_4),
    .I3(ff_ssg_ch_a_counter[2]) 
);
defparam n678_s0.INIT=16'h0E01;
  LUT4 n679_s0 (
    .F(n679_3),
    .I0(n2017_4),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[0]),
    .I3(n679_4) 
);
defparam n679_s0.INIT=16'h00D7;
  LUT3 n680_s0 (
    .F(n680_3),
    .I0(n2017_4),
    .I1(ff_ssg_ch_a_frequency[0]),
    .I2(ff_ssg_ch_a_counter[0]) 
);
defparam n680_s0.INIT=8'h07;
  LUT4 n769_s0 (
    .F(n769_3),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n769_4),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n769_5) 
);
defparam n769_s0.INIT=16'h06F0;
  LUT4 n770_s0 (
    .F(n770_3),
    .I0(n770_4),
    .I1(ff_ssg_ch_b_counter[11]),
    .I2(ff_ssg_ch_b_counter[10]),
    .I3(n770_7) 
);
defparam n770_s0.INIT=16'h0EF0;
  LUT4 n771_s0 (
    .F(n771_3),
    .I0(n771_8),
    .I1(n771_5),
    .I2(n771_6),
    .I3(ff_ssg_ch_b_counter[9]) 
);
defparam n771_s0.INIT=16'h0708;
  LUT4 n772_s0 (
    .F(n772_3),
    .I0(n2018_4),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(n772_4),
    .I3(n772_5) 
);
defparam n772_s0.INIT=16'h7D00;
  LUT4 n773_s0 (
    .F(n773_3),
    .I0(n2018_4),
    .I1(n773_4),
    .I2(ff_ssg_ch_b_counter[7]),
    .I3(n771_8) 
);
defparam n773_s0.INIT=16'h0DD0;
  LUT4 n774_s0 (
    .F(n774_3),
    .I0(n774_4),
    .I1(n774_5),
    .I2(n774_6),
    .I3(ff_ssg_ch_b_counter[6]) 
);
defparam n774_s0.INIT=16'h0708;
  LUT4 n775_s0 (
    .F(n775_3),
    .I0(n2018_4),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(n775_4),
    .I3(n775_5) 
);
defparam n775_s0.INIT=16'h7D00;
  LUT4 n776_s0 (
    .F(n776_3),
    .I0(n2018_4),
    .I1(ff_ssg_ch_b_frequency[4]),
    .I2(n776_4),
    .I3(n776_5) 
);
defparam n776_s0.INIT=16'h7D00;
  LUT3 n777_s0 (
    .F(n777_3),
    .I0(n777_4),
    .I1(n2018_4),
    .I2(n777_5) 
);
defparam n777_s0.INIT=8'hB0;
  LUT4 n778_s0 (
    .F(n778_3),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(n778_4),
    .I3(ff_ssg_ch_b_counter[2]) 
);
defparam n778_s0.INIT=16'h0E01;
  LUT4 n779_s0 (
    .F(n779_3),
    .I0(n2018_4),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[0]),
    .I3(n779_4) 
);
defparam n779_s0.INIT=16'h00D7;
  LUT3 n780_s0 (
    .F(n780_3),
    .I0(n2018_4),
    .I1(ff_ssg_ch_b_frequency[0]),
    .I2(ff_ssg_ch_b_counter[0]) 
);
defparam n780_s0.INIT=8'h07;
  LUT4 n869_s0 (
    .F(n869_3),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n869_4),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n869_5) 
);
defparam n869_s0.INIT=16'h06F0;
  LUT4 n870_s0 (
    .F(n870_3),
    .I0(n870_4),
    .I1(ff_ssg_ch_c_counter[11]),
    .I2(ff_ssg_ch_c_counter[10]),
    .I3(n870_7) 
);
defparam n870_s0.INIT=16'h0EF0;
  LUT4 n871_s0 (
    .F(n871_3),
    .I0(n871_8),
    .I1(n871_5),
    .I2(n871_6),
    .I3(ff_ssg_ch_c_counter[9]) 
);
defparam n871_s0.INIT=16'h0708;
  LUT4 n872_s0 (
    .F(n872_3),
    .I0(n2019_4),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(n872_4),
    .I3(n872_5) 
);
defparam n872_s0.INIT=16'h7D00;
  LUT4 n873_s0 (
    .F(n873_3),
    .I0(n2019_4),
    .I1(n873_4),
    .I2(ff_ssg_ch_c_counter[7]),
    .I3(n871_8) 
);
defparam n873_s0.INIT=16'h0DD0;
  LUT4 n874_s0 (
    .F(n874_3),
    .I0(n874_4),
    .I1(n874_5),
    .I2(n874_6),
    .I3(ff_ssg_ch_c_counter[6]) 
);
defparam n874_s0.INIT=16'h0708;
  LUT4 n875_s0 (
    .F(n875_3),
    .I0(n2019_4),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(n875_4),
    .I3(n875_5) 
);
defparam n875_s0.INIT=16'h7D00;
  LUT4 n876_s0 (
    .F(n876_3),
    .I0(n2019_4),
    .I1(ff_ssg_ch_c_frequency[4]),
    .I2(n876_4),
    .I3(n876_5) 
);
defparam n876_s0.INIT=16'h7D00;
  LUT3 n877_s0 (
    .F(n877_3),
    .I0(n877_4),
    .I1(n2019_4),
    .I2(n877_5) 
);
defparam n877_s0.INIT=8'hB0;
  LUT4 n878_s0 (
    .F(n878_3),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(n878_4),
    .I3(ff_ssg_ch_c_counter[2]) 
);
defparam n878_s0.INIT=16'h0E01;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n2019_4),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[0]),
    .I3(n879_4) 
);
defparam n879_s0.INIT=16'h00D7;
  LUT3 n880_s0 (
    .F(n880_3),
    .I0(n2019_4),
    .I1(ff_ssg_ch_c_frequency[0]),
    .I2(ff_ssg_ch_c_counter[0]) 
);
defparam n880_s0.INIT=8'h07;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(n1009_4),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n1009_5) 
);
defparam n1009_s0.INIT=16'h06F0;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(ff_ssg_noise_counter[4]),
    .I2(ff_ssg_noise_counter[3]),
    .I3(n1010_5) 
);
defparam n1010_s0.INIT=16'h0EF0;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(n1011_4),
    .I3(ff_ssg_noise_counter[2]) 
);
defparam n1011_s0.INIT=16'h0E01;
  LUT4 n1012_s0 (
    .F(n1012_3),
    .I0(n1012_4),
    .I1(n2020_4),
    .I2(ff_ssg_noise_counter[0]),
    .I3(ff_ssg_noise_counter[1]) 
);
defparam n1012_s0.INIT=16'h7007;
  LUT4 n1191_s0 (
    .F(n1191_3),
    .I0(n1191_4),
    .I1(ff_ssg_envelope_counter[15]),
    .I2(n1191_5),
    .I3(n1191_9) 
);
defparam n1191_s0.INIT=16'h3CAA;
  LUT3 n1192_s0 (
    .F(n1192_3),
    .I0(n1192_4),
    .I1(n1192_5),
    .I2(n1191_9) 
);
defparam n1192_s0.INIT=8'hCA;
  LUT4 n1193_s0 (
    .F(n1193_3),
    .I0(n1193_4),
    .I1(ff_ssg_envelope_frequency[13]),
    .I2(n1193_5),
    .I3(n1191_9) 
);
defparam n1193_s0.INIT=16'hAA3C;
  LUT3 n1194_s0 (
    .F(n1194_3),
    .I0(n1194_4),
    .I1(n1194_5),
    .I2(n1191_9) 
);
defparam n1194_s0.INIT=8'hCA;
  LUT3 n1195_s0 (
    .F(n1195_3),
    .I0(n1195_4),
    .I1(n1195_5),
    .I2(n1191_9) 
);
defparam n1195_s0.INIT=8'hCA;
  LUT4 n1196_s0 (
    .F(n1196_3),
    .I0(n1196_4),
    .I1(ff_ssg_envelope_counter[10]),
    .I2(n1196_5),
    .I3(n1191_9) 
);
defparam n1196_s0.INIT=16'h3CAA;
  LUT3 n1197_s0 (
    .F(n1197_3),
    .I0(n1197_4),
    .I1(n1197_5),
    .I2(n1191_9) 
);
defparam n1197_s0.INIT=8'hCA;
  LUT3 n1198_s0 (
    .F(n1198_3),
    .I0(n1198_4),
    .I1(n1198_5),
    .I2(n1191_9) 
);
defparam n1198_s0.INIT=8'hCA;
  LUT4 n1199_s0 (
    .F(n1199_3),
    .I0(n1199_4),
    .I1(ff_ssg_envelope_counter[7]),
    .I2(n1199_5),
    .I3(n1191_9) 
);
defparam n1199_s0.INIT=16'h3CAA;
  LUT3 n1200_s0 (
    .F(n1200_3),
    .I0(n1200_4),
    .I1(n1200_5),
    .I2(n1191_9) 
);
defparam n1200_s0.INIT=8'hCA;
  LUT3 n1201_s0 (
    .F(n1201_3),
    .I0(n1201_4),
    .I1(n1201_5),
    .I2(n1191_9) 
);
defparam n1201_s0.INIT=8'hCA;
  LUT4 n1202_s0 (
    .F(n1202_3),
    .I0(n1202_4),
    .I1(ff_ssg_envelope_counter[4]),
    .I2(n1202_5),
    .I3(n1191_9) 
);
defparam n1202_s0.INIT=16'h3CAA;
  LUT3 n1203_s0 (
    .F(n1203_3),
    .I0(n1203_7),
    .I1(n1203_5),
    .I2(n1191_9) 
);
defparam n1203_s0.INIT=8'hCA;
  LUT4 n1204_s0 (
    .F(n1204_3),
    .I0(n1204_4),
    .I1(ff_ssg_envelope_frequency[2]),
    .I2(n1204_5),
    .I3(n1191_9) 
);
defparam n1204_s0.INIT=16'hAA3C;
  LUT4 n1205_s0 (
    .F(n1205_3),
    .I0(n1205_4),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[0]),
    .I3(n1191_9) 
);
defparam n1205_s0.INIT=16'hC355;
  LUT3 n1206_s0 (
    .F(n1206_3),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_counter[0]),
    .I2(n1191_9) 
);
defparam n1206_s0.INIT=8'h35;
  LUT3 n164_s30 (
    .F(n164_42),
    .I0(ff_ssg_envelope_frequency[11]),
    .I1(ff_continue),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n164_s30.INIT=8'hCA;
  LUT3 n165_s30 (
    .F(n165_42),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_attack),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n165_s30.INIT=8'hCA;
  LUT3 n166_s30 (
    .F(n166_42),
    .I0(ff_ssg_envelope_frequency[9]),
    .I1(ff_alternate),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n166_s30.INIT=8'hCA;
  LUT3 n167_s30 (
    .F(n167_42),
    .I0(ff_ssg_envelope_frequency[8]),
    .I1(ff_hold),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n167_s30.INIT=8'hCA;
  LUT4 n417_s1 (
    .F(n417_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n417_5) 
);
defparam n417_s1.INIT=16'h8000;
  LUT4 n423_s1 (
    .F(n423_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n417_5) 
);
defparam n423_s1.INIT=16'h4000;
  LUT2 n184_s1 (
    .F(n184_4),
    .I0(ff_reset[6]),
    .I1(n157_5) 
);
defparam n184_s1.INIT=4'h7;
  LUT2 ff_sound_out_11_s2 (
    .F(ff_sound_out_11_5),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam ff_sound_out_11_s2.INIT=4'h1;
  LUT4 ff_ssg_ch_a_counter_11_s2 (
    .F(ff_ssg_ch_a_counter_11_6),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n2017_4),
    .I2(n669_4),
    .I3(n639_5) 
);
defparam ff_ssg_ch_a_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_b_counter_11_s2 (
    .F(ff_ssg_ch_b_counter_11_6),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n2018_4),
    .I2(n769_4),
    .I3(n639_5) 
);
defparam ff_ssg_ch_b_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_c_counter_11_s2 (
    .F(ff_ssg_ch_c_counter_11_6),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n2019_4),
    .I2(n869_4),
    .I3(n639_5) 
);
defparam ff_ssg_ch_c_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_noise_counter_4_s2 (
    .F(ff_ssg_noise_counter_4_6),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(n2020_4),
    .I2(n1009_4),
    .I3(n2020_5) 
);
defparam ff_ssg_noise_counter_4_s2.INIT=16'hBF00;
  LUT3 ff_ssg_envelope_counter_15_s2 (
    .F(ff_ssg_envelope_counter_15_6),
    .I0(ff_ssg_envelope_counter_15_7),
    .I1(n1191_9),
    .I2(n639_5) 
);
defparam ff_ssg_envelope_counter_15_s2.INIT=8'hD0;
  LUT3 ff_ssg_envelope_ptr_5_s2 (
    .F(ff_ssg_envelope_ptr_5_6),
    .I0(n1191_9),
    .I1(ff_ssg_envelope_ptr_5_7),
    .I2(n639_5) 
);
defparam ff_ssg_envelope_ptr_5_s2.INIT=8'h10;
  LUT4 w_out_level_5_s121 (
    .F(w_out_level[5]),
    .I0(w_out_level_5_156),
    .I1(w_out_level_5_169),
    .I2(w_out_level_5_171),
    .I3(w_out_level_5_159) 
);
defparam w_out_level_5_s121.INIT=16'hE814;
  LUT4 w_out_level_4_s121 (
    .F(w_out_level[4]),
    .I0(w_out_level_9_10),
    .I1(w_out_level_4_160),
    .I2(w_out_level_5_169),
    .I3(w_out_level_4_157) 
);
defparam w_out_level_4_s121.INIT=16'h9FE0;
  LUT4 w_out_level_3_s119 (
    .F(w_out_level[3]),
    .I0(w_out_level_9_10),
    .I1(w_out_level_3_152),
    .I2(w_out_level_5_169),
    .I3(w_out_level_5_156) 
);
defparam w_out_level_3_s119.INIT=16'h7CC8;
  LUT3 w_out_level_2_s118 (
    .F(w_out_level[2]),
    .I0(w_out_level_2_150),
    .I1(w_out_level_5_171),
    .I2(w_out_level_2_151) 
);
defparam w_out_level_2_s118.INIT=8'h4F;
  LUT4 w_out_level_1_s118 (
    .F(w_out_level[1]),
    .I0(w_out_level_5_156),
    .I1(w_out_level_9_10),
    .I2(w_out_level_4_160),
    .I3(w_out_level_1_149) 
);
defparam w_out_level_1_s118.INIT=16'hB7CA;
  LUT3 w_out_level_0_s117 (
    .F(w_out_level[0]),
    .I0(w_out_level_5_169),
    .I1(w_out_level_0_148),
    .I2(w_out_level_0_149) 
);
defparam w_out_level_0_s117.INIT=8'h4F;
  LUT2 n162_s33 (
    .F(n162_37),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_envelope_frequency[5]) 
);
defparam n162_s33.INIT=4'h8;
  LUT2 w_out_level_6_s124 (
    .F(w_out_level[6]),
    .I0(w_out_level_5_169),
    .I1(w_out_level_6_162) 
);
defparam w_out_level_6_s124.INIT=4'h8;
  LUT2 w_out_level_7_s123 (
    .F(w_out_level[7]),
    .I0(w_out_level_7_160),
    .I1(w_out_level_5_169) 
);
defparam w_out_level_7_s123.INIT=4'h8;
  LUT4 n1316_s1 (
    .F(n1316_5),
    .I0(ff_ssg_envelope_ptr[1]),
    .I1(ff_ssg_envelope_ptr[0]),
    .I2(ff_ssg_envelope_ptr[2]),
    .I3(n1318_7) 
);
defparam n1316_s1.INIT=16'hFFE1;
  LUT4 n1313_s1 (
    .F(n1313_5),
    .I0(ff_ssg_envelope_ptr[4]),
    .I1(n1314_6),
    .I2(ff_ssg_envelope_ptr[5]),
    .I3(n1318_7) 
);
defparam n1313_s1.INIT=16'hFFB4;
  LUT4 n169_s1 (
    .F(n169_5),
    .I0(n169_6),
    .I1(n169_7),
    .I2(ff_ssg_register_ptr[3]),
    .I3(n502_4) 
);
defparam n169_s1.INIT=16'hCAFF;
  LUT3 n1040_s1 (
    .F(n1040_5),
    .I0(n1040_6),
    .I1(ff_ssg_noise_generator[16]),
    .I2(ff_ssg_noise_generator[13]) 
);
defparam n1040_s1.INIT=8'h3E;
  LUT2 n9_s0 (
    .F(n9_5),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam n9_s0.INIT=4'h9;
  LUT2 n6_s0 (
    .F(n6_5),
    .I0(ff_ssg_state[4]),
    .I1(n639_5) 
);
defparam n6_s0.INIT=4'h6;
  LUT3 n2017_s1 (
    .F(n2017_4),
    .I0(ff_ssg_ch_a_counter[10]),
    .I1(ff_ssg_ch_a_counter[11]),
    .I2(n670_7) 
);
defparam n2017_s1.INIT=8'h10;
  LUT4 n669_s1 (
    .F(n669_4),
    .I0(ff_ssg_ch_a_frequency[8]),
    .I1(ff_ssg_ch_a_frequency[9]),
    .I2(ff_ssg_ch_a_frequency[10]),
    .I3(n672_4) 
);
defparam n669_s1.INIT=16'h0100;
  LUT2 n669_s2 (
    .F(n669_5),
    .I0(ff_ssg_ch_a_counter[10]),
    .I1(n670_7) 
);
defparam n669_s2.INIT=4'h4;
  LUT4 n670_s1 (
    .F(n670_4),
    .I0(ff_ssg_ch_a_frequency[8]),
    .I1(ff_ssg_ch_a_frequency[9]),
    .I2(n672_4),
    .I3(ff_ssg_ch_a_frequency[10]) 
);
defparam n670_s1.INIT=16'hEF10;
  LUT2 n671_s2 (
    .F(n671_5),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(ff_ssg_ch_a_counter[8]) 
);
defparam n671_s2.INIT=4'h1;
  LUT4 n671_s3 (
    .F(n671_6),
    .I0(ff_ssg_ch_a_frequency[8]),
    .I1(n672_4),
    .I2(ff_ssg_ch_a_frequency[9]),
    .I3(n2017_4) 
);
defparam n671_s3.INIT=16'h4B00;
  LUT4 n672_s1 (
    .F(n672_4),
    .I0(ff_ssg_ch_a_frequency[5]),
    .I1(ff_ssg_ch_a_frequency[6]),
    .I2(ff_ssg_ch_a_frequency[7]),
    .I3(n675_4) 
);
defparam n672_s1.INIT=16'h0100;
  LUT3 n672_s2 (
    .F(n672_5),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(n671_8),
    .I2(ff_ssg_ch_a_counter[8]) 
);
defparam n672_s2.INIT=8'hB4;
  LUT4 n673_s1 (
    .F(n673_4),
    .I0(ff_ssg_ch_a_frequency[5]),
    .I1(ff_ssg_ch_a_frequency[6]),
    .I2(n675_4),
    .I3(ff_ssg_ch_a_frequency[7]) 
);
defparam n673_s1.INIT=16'hEF10;
  LUT4 n674_s1 (
    .F(n674_4),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n674_s1.INIT=16'h0001;
  LUT2 n674_s2 (
    .F(n674_5),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]) 
);
defparam n674_s2.INIT=4'h1;
  LUT4 n674_s3 (
    .F(n674_6),
    .I0(ff_ssg_ch_a_frequency[5]),
    .I1(n675_4),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n2017_4) 
);
defparam n674_s3.INIT=16'h4B00;
  LUT2 n675_s1 (
    .F(n675_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n676_4) 
);
defparam n675_s1.INIT=4'h4;
  LUT3 n675_s2 (
    .F(n675_5),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(n674_4),
    .I2(ff_ssg_ch_a_counter[5]) 
);
defparam n675_s2.INIT=8'hB4;
  LUT4 n676_s1 (
    .F(n676_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(ff_ssg_ch_a_frequency[3]) 
);
defparam n676_s1.INIT=16'h0001;
  LUT2 n676_s2 (
    .F(n676_5),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(n674_4) 
);
defparam n676_s2.INIT=4'h6;
  LUT4 n677_s1 (
    .F(n677_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(ff_ssg_ch_a_frequency[3]) 
);
defparam n677_s1.INIT=16'hFE01;
  LUT4 n677_s2 (
    .F(n677_5),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n677_s2.INIT=16'hFE01;
  LUT4 n678_s1 (
    .F(n678_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(n2017_4) 
);
defparam n678_s1.INIT=16'h1E00;
  LUT2 n679_s1 (
    .F(n679_4),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]) 
);
defparam n679_s1.INIT=4'h6;
  LUT3 n2018_s1 (
    .F(n2018_4),
    .I0(ff_ssg_ch_b_counter[10]),
    .I1(ff_ssg_ch_b_counter[11]),
    .I2(n770_7) 
);
defparam n2018_s1.INIT=8'h10;
  LUT4 n769_s1 (
    .F(n769_4),
    .I0(ff_ssg_ch_b_frequency[8]),
    .I1(ff_ssg_ch_b_frequency[9]),
    .I2(ff_ssg_ch_b_frequency[10]),
    .I3(n772_4) 
);
defparam n769_s1.INIT=16'h0100;
  LUT2 n769_s2 (
    .F(n769_5),
    .I0(ff_ssg_ch_b_counter[10]),
    .I1(n770_7) 
);
defparam n769_s2.INIT=4'h4;
  LUT4 n770_s1 (
    .F(n770_4),
    .I0(ff_ssg_ch_b_frequency[8]),
    .I1(ff_ssg_ch_b_frequency[9]),
    .I2(n772_4),
    .I3(ff_ssg_ch_b_frequency[10]) 
);
defparam n770_s1.INIT=16'hEF10;
  LUT2 n771_s2 (
    .F(n771_5),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(ff_ssg_ch_b_counter[8]) 
);
defparam n771_s2.INIT=4'h1;
  LUT4 n771_s3 (
    .F(n771_6),
    .I0(ff_ssg_ch_b_frequency[8]),
    .I1(n772_4),
    .I2(ff_ssg_ch_b_frequency[9]),
    .I3(n2018_4) 
);
defparam n771_s3.INIT=16'h4B00;
  LUT4 n772_s1 (
    .F(n772_4),
    .I0(ff_ssg_ch_b_frequency[5]),
    .I1(ff_ssg_ch_b_frequency[6]),
    .I2(ff_ssg_ch_b_frequency[7]),
    .I3(n775_4) 
);
defparam n772_s1.INIT=16'h0100;
  LUT3 n772_s2 (
    .F(n772_5),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(n771_8),
    .I2(ff_ssg_ch_b_counter[8]) 
);
defparam n772_s2.INIT=8'hB4;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(ff_ssg_ch_b_frequency[5]),
    .I1(ff_ssg_ch_b_frequency[6]),
    .I2(n775_4),
    .I3(ff_ssg_ch_b_frequency[7]) 
);
defparam n773_s1.INIT=16'hEF10;
  LUT4 n774_s1 (
    .F(n774_4),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n774_s1.INIT=16'h0001;
  LUT2 n774_s2 (
    .F(n774_5),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]) 
);
defparam n774_s2.INIT=4'h1;
  LUT4 n774_s3 (
    .F(n774_6),
    .I0(ff_ssg_ch_b_frequency[5]),
    .I1(n775_4),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n2018_4) 
);
defparam n774_s3.INIT=16'h4B00;
  LUT2 n775_s1 (
    .F(n775_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n776_4) 
);
defparam n775_s1.INIT=4'h4;
  LUT3 n775_s2 (
    .F(n775_5),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(n774_4),
    .I2(ff_ssg_ch_b_counter[5]) 
);
defparam n775_s2.INIT=8'hB4;
  LUT4 n776_s1 (
    .F(n776_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(ff_ssg_ch_b_frequency[3]) 
);
defparam n776_s1.INIT=16'h0001;
  LUT2 n776_s2 (
    .F(n776_5),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(n774_4) 
);
defparam n776_s2.INIT=4'h6;
  LUT4 n777_s1 (
    .F(n777_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(ff_ssg_ch_b_frequency[3]) 
);
defparam n777_s1.INIT=16'hFE01;
  LUT4 n777_s2 (
    .F(n777_5),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n777_s2.INIT=16'hFE01;
  LUT4 n778_s1 (
    .F(n778_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(n2018_4) 
);
defparam n778_s1.INIT=16'h1E00;
  LUT2 n779_s1 (
    .F(n779_4),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]) 
);
defparam n779_s1.INIT=4'h6;
  LUT3 n2019_s1 (
    .F(n2019_4),
    .I0(ff_ssg_ch_c_counter[10]),
    .I1(ff_ssg_ch_c_counter[11]),
    .I2(n870_7) 
);
defparam n2019_s1.INIT=8'h10;
  LUT4 n869_s1 (
    .F(n869_4),
    .I0(ff_ssg_ch_c_frequency[8]),
    .I1(ff_ssg_ch_c_frequency[9]),
    .I2(ff_ssg_ch_c_frequency[10]),
    .I3(n872_4) 
);
defparam n869_s1.INIT=16'h0100;
  LUT2 n869_s2 (
    .F(n869_5),
    .I0(ff_ssg_ch_c_counter[10]),
    .I1(n870_7) 
);
defparam n869_s2.INIT=4'h4;
  LUT4 n870_s1 (
    .F(n870_4),
    .I0(ff_ssg_ch_c_frequency[8]),
    .I1(ff_ssg_ch_c_frequency[9]),
    .I2(n872_4),
    .I3(ff_ssg_ch_c_frequency[10]) 
);
defparam n870_s1.INIT=16'hEF10;
  LUT2 n871_s2 (
    .F(n871_5),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(ff_ssg_ch_c_counter[8]) 
);
defparam n871_s2.INIT=4'h1;
  LUT4 n871_s3 (
    .F(n871_6),
    .I0(ff_ssg_ch_c_frequency[8]),
    .I1(n872_4),
    .I2(ff_ssg_ch_c_frequency[9]),
    .I3(n2019_4) 
);
defparam n871_s3.INIT=16'h4B00;
  LUT4 n872_s1 (
    .F(n872_4),
    .I0(ff_ssg_ch_c_frequency[5]),
    .I1(ff_ssg_ch_c_frequency[6]),
    .I2(ff_ssg_ch_c_frequency[7]),
    .I3(n875_4) 
);
defparam n872_s1.INIT=16'h0100;
  LUT3 n872_s2 (
    .F(n872_5),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(n871_8),
    .I2(ff_ssg_ch_c_counter[8]) 
);
defparam n872_s2.INIT=8'hB4;
  LUT4 n873_s1 (
    .F(n873_4),
    .I0(ff_ssg_ch_c_frequency[5]),
    .I1(ff_ssg_ch_c_frequency[6]),
    .I2(n875_4),
    .I3(ff_ssg_ch_c_frequency[7]) 
);
defparam n873_s1.INIT=16'hEF10;
  LUT4 n874_s1 (
    .F(n874_4),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n874_s1.INIT=16'h0001;
  LUT2 n874_s2 (
    .F(n874_5),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]) 
);
defparam n874_s2.INIT=4'h1;
  LUT4 n874_s3 (
    .F(n874_6),
    .I0(ff_ssg_ch_c_frequency[5]),
    .I1(n875_4),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n2019_4) 
);
defparam n874_s3.INIT=16'h4B00;
  LUT2 n875_s1 (
    .F(n875_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n876_4) 
);
defparam n875_s1.INIT=4'h4;
  LUT3 n875_s2 (
    .F(n875_5),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(n874_4),
    .I2(ff_ssg_ch_c_counter[5]) 
);
defparam n875_s2.INIT=8'hB4;
  LUT4 n876_s1 (
    .F(n876_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(ff_ssg_ch_c_frequency[3]) 
);
defparam n876_s1.INIT=16'h0001;
  LUT2 n876_s2 (
    .F(n876_5),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(n874_4) 
);
defparam n876_s2.INIT=4'h6;
  LUT4 n877_s1 (
    .F(n877_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(ff_ssg_ch_c_frequency[3]) 
);
defparam n877_s1.INIT=16'hFE01;
  LUT4 n877_s2 (
    .F(n877_5),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n877_s2.INIT=16'hFE01;
  LUT4 n878_s1 (
    .F(n878_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(n2019_4) 
);
defparam n878_s1.INIT=16'h1E00;
  LUT2 n879_s1 (
    .F(n879_4),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]) 
);
defparam n879_s1.INIT=4'h6;
  LUT2 n2020_s1 (
    .F(n2020_4),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n1009_5) 
);
defparam n2020_s1.INIT=4'h4;
  LUT2 n2020_s2 (
    .F(n2020_5),
    .I0(ff_ssg_state[4]),
    .I1(n639_5) 
);
defparam n2020_s2.INIT=4'h4;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n1009_s1.INIT=16'h0001;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(ff_ssg_noise_counter[2]),
    .I3(ff_ssg_noise_counter[3]) 
);
defparam n1009_s2.INIT=16'h0001;
  LUT4 n1010_s1 (
    .F(n1010_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n1010_s1.INIT=16'hFE01;
  LUT3 n1010_s2 (
    .F(n1010_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(ff_ssg_noise_counter[2]) 
);
defparam n1010_s2.INIT=8'h01;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(n2020_4) 
);
defparam n1011_s1.INIT=16'h1E00;
  LUT2 n1012_s1 (
    .F(n1012_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]) 
);
defparam n1012_s1.INIT=4'h6;
  LUT4 n1191_s1 (
    .F(n1191_4),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_envelope_frequency[14]),
    .I2(n1193_5),
    .I3(ff_ssg_envelope_frequency[15]) 
);
defparam n1191_s1.INIT=16'hEF10;
  LUT4 n1191_s2 (
    .F(n1191_5),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1196_5),
    .I3(n1191_7) 
);
defparam n1191_s2.INIT=16'h1000;
  LUT3 n1192_s1 (
    .F(n1192_4),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(n1193_5),
    .I2(ff_ssg_envelope_frequency[14]) 
);
defparam n1192_s1.INIT=8'hB4;
  LUT4 n1192_s2 (
    .F(n1192_5),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1196_5),
    .I2(n1191_7),
    .I3(ff_ssg_envelope_counter[14]) 
);
defparam n1192_s2.INIT=16'hBF40;
  LUT3 n1193_s1 (
    .F(n1193_4),
    .I0(n1196_5),
    .I1(n1191_7),
    .I2(ff_ssg_envelope_counter[13]) 
);
defparam n1193_s1.INIT=8'h78;
  LUT4 n1193_s2 (
    .F(n1193_5),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(ff_ssg_envelope_frequency[12]),
    .I3(n1193_6) 
);
defparam n1193_s2.INIT=16'h0100;
  LUT4 n1194_s1 (
    .F(n1194_4),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(n1193_6),
    .I3(ff_ssg_envelope_frequency[12]) 
);
defparam n1194_s1.INIT=16'hEF10;
  LUT4 n1194_s2 (
    .F(n1194_5),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(n1196_5),
    .I3(ff_ssg_envelope_counter[12]) 
);
defparam n1194_s2.INIT=16'hEF10;
  LUT3 n1195_s1 (
    .F(n1195_4),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(n1193_6),
    .I2(ff_ssg_envelope_frequency[11]) 
);
defparam n1195_s1.INIT=8'hB4;
  LUT3 n1195_s2 (
    .F(n1195_5),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(n1196_5),
    .I2(ff_ssg_envelope_counter[11]) 
);
defparam n1195_s2.INIT=8'hB4;
  LUT2 n1196_s1 (
    .F(n1196_4),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(n1193_6) 
);
defparam n1196_s1.INIT=4'h6;
  LUT4 n1196_s2 (
    .F(n1196_5),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(ff_ssg_envelope_counter[9]),
    .I3(n1199_5) 
);
defparam n1196_s2.INIT=16'h0100;
  LUT4 n1197_s1 (
    .F(n1197_4),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(n1197_6),
    .I3(ff_ssg_envelope_frequency[9]) 
);
defparam n1197_s1.INIT=16'hEF10;
  LUT4 n1197_s2 (
    .F(n1197_5),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(n1199_5),
    .I3(ff_ssg_envelope_counter[9]) 
);
defparam n1197_s2.INIT=16'hEF10;
  LUT3 n1198_s1 (
    .F(n1198_4),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(n1197_6),
    .I2(ff_ssg_envelope_frequency[8]) 
);
defparam n1198_s1.INIT=8'hB4;
  LUT3 n1198_s2 (
    .F(n1198_5),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(n1199_5),
    .I2(ff_ssg_envelope_counter[8]) 
);
defparam n1198_s2.INIT=8'hB4;
  LUT2 n1199_s1 (
    .F(n1199_4),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(n1197_6) 
);
defparam n1199_s1.INIT=4'h6;
  LUT4 n1199_s2 (
    .F(n1199_5),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(ff_ssg_envelope_counter[6]),
    .I3(n1202_5) 
);
defparam n1199_s2.INIT=16'h0100;
  LUT4 n1200_s1 (
    .F(n1200_4),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(n1200_6),
    .I3(ff_ssg_envelope_frequency[6]) 
);
defparam n1200_s1.INIT=16'hEF10;
  LUT4 n1200_s2 (
    .F(n1200_5),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(n1202_5),
    .I3(ff_ssg_envelope_counter[6]) 
);
defparam n1200_s2.INIT=16'hEF10;
  LUT3 n1201_s1 (
    .F(n1201_4),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(n1200_6),
    .I2(ff_ssg_envelope_frequency[5]) 
);
defparam n1201_s1.INIT=8'hB4;
  LUT3 n1201_s2 (
    .F(n1201_5),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(n1202_5),
    .I2(ff_ssg_envelope_counter[5]) 
);
defparam n1201_s2.INIT=8'hB4;
  LUT2 n1202_s1 (
    .F(n1202_4),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(n1200_6) 
);
defparam n1202_s1.INIT=4'h6;
  LUT4 n1202_s2 (
    .F(n1202_5),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(ff_ssg_envelope_counter[3]) 
);
defparam n1202_s2.INIT=16'h0001;
  LUT4 n1203_s2 (
    .F(n1203_5),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(ff_ssg_envelope_counter[3]) 
);
defparam n1203_s2.INIT=16'hFE01;
  LUT3 n1204_s1 (
    .F(n1204_4),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]) 
);
defparam n1204_s1.INIT=8'hE1;
  LUT2 n1204_s2 (
    .F(n1204_5),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]) 
);
defparam n1204_s2.INIT=4'h1;
  LUT2 n1205_s1 (
    .F(n1205_4),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]) 
);
defparam n1205_s1.INIT=4'h6;
  LUT4 n417_s2 (
    .F(n417_5),
    .I0(ta_d[1]),
    .I1(ff_ssg_register_ptr[3]),
    .I2(ta_d[0]),
    .I3(n204_7) 
);
defparam n417_s2.INIT=16'h1000;
  LUT4 ff_ssg_envelope_counter_15_s3 (
    .F(ff_ssg_envelope_counter_15_7),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_envelope_frequency[14]),
    .I2(ff_ssg_envelope_frequency[15]),
    .I3(n1193_5) 
);
defparam ff_ssg_envelope_counter_15_s3.INIT=16'h0100;
  LUT4 ff_ssg_envelope_ptr_5_s3 (
    .F(ff_ssg_envelope_ptr_5_7),
    .I0(ff_continue),
    .I1(ff_hold),
    .I2(ff_ssg_envelope_ptr[5]),
    .I3(n1318_7) 
);
defparam ff_ssg_envelope_ptr_5_s3.INIT=16'h000D;
  LUT4 w_out_level_9_s4 (
    .F(w_out_level_9_10),
    .I0(w_out_level_9_12),
    .I1(ff_ssg_envelope_volume[2]),
    .I2(w_out_level_9_13),
    .I3(w_out_level_9_14) 
);
defparam w_out_level_9_s4.INIT=16'h050C;
  LUT4 w_out_level_5_s122 (
    .F(w_out_level_5_156),
    .I0(w_out_level_5_160),
    .I1(ff_ssg_envelope_volume[1]),
    .I2(w_out_level_9_13),
    .I3(w_out_level_9_14) 
);
defparam w_out_level_5_s122.INIT=16'h050C;
  LUT4 w_out_level_5_s125 (
    .F(w_out_level_5_159),
    .I0(w_out_level_4_160),
    .I1(w_out_level_5_169),
    .I2(w_out_level_9_10),
    .I3(w_out_level_5_156) 
);
defparam w_out_level_5_s125.INIT=16'hBC4F;
  LUT4 w_out_level_4_s123 (
    .F(w_out_level_4_157),
    .I0(w_out_level_9_10),
    .I1(w_out_level_5_169),
    .I2(w_out_level_5_156),
    .I3(w_out_level_5_171) 
);
defparam w_out_level_4_s123.INIT=16'h3D00;
  LUT4 w_out_level_3_s120 (
    .F(w_out_level_3_152),
    .I0(w_out_level_9_10),
    .I1(w_out_level_4_160),
    .I2(w_out_level_5_169),
    .I3(w_out_level_5_171) 
);
defparam w_out_level_3_s120.INIT=16'h4D7A;
  LUT4 w_out_level_2_s119 (
    .F(w_out_level_2_150),
    .I0(w_out_level_5_156),
    .I1(w_out_level_9_10),
    .I2(w_out_level_4_160),
    .I3(w_out_level_5_169) 
);
defparam w_out_level_2_s119.INIT=16'hFD03;
  LUT4 w_out_level_2_s120 (
    .F(w_out_level_2_151),
    .I0(w_out_level_2_152),
    .I1(w_out_level_5_156),
    .I2(w_out_level_9_10),
    .I3(w_out_level_4_160) 
);
defparam w_out_level_2_s120.INIT=16'h133D;
  LUT4 w_out_level_1_s119 (
    .F(w_out_level_1_149),
    .I0(w_out_level_4_160),
    .I1(w_out_level_5_156),
    .I2(w_out_level_5_171),
    .I3(w_out_level_5_169) 
);
defparam w_out_level_1_s119.INIT=16'hCAFC;
  LUT4 w_out_level_0_s118 (
    .F(w_out_level_0_148),
    .I0(w_out_level_5_156),
    .I1(w_out_level_5_171),
    .I2(w_out_level_9_10),
    .I3(w_out_level_4_160) 
);
defparam w_out_level_0_s118.INIT=16'hFBB4;
  LUT4 w_out_level_0_s119 (
    .F(w_out_level_0_149),
    .I0(w_out_level_4_158),
    .I1(w_out_level_5_169),
    .I2(w_out_level_5_156),
    .I3(w_out_level_5_171) 
);
defparam w_out_level_0_s119.INIT=16'hBB0F;
  LUT4 n1385_s4 (
    .F(n1385_8),
    .I0(ff_ssg_envelope_ptr[5]),
    .I1(ff_hold),
    .I2(ff_alternate),
    .I3(ff_attack) 
);
defparam n1385_s4.INIT=16'hEB14;
  LUT4 w_out_level_6_s125 (
    .F(w_out_level_6_162),
    .I0(w_out_level_4_160),
    .I1(w_out_level_5_156),
    .I2(w_out_level_9_10),
    .I3(w_out_level_5_171) 
);
defparam w_out_level_6_s125.INIT=16'hFACF;
  LUT4 w_out_level_7_s124 (
    .F(w_out_level_7_160),
    .I0(w_out_level_4_160),
    .I1(w_out_level_5_156),
    .I2(w_out_level_5_171),
    .I3(w_out_level_9_10) 
);
defparam w_out_level_7_s124.INIT=16'hAFC0;
  LUT2 n1318_s3 (
    .F(n1318_7),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack) 
);
defparam n1318_s3.INIT=4'h6;
  LUT4 n1315_s2 (
    .F(n1315_6),
    .I0(ff_ssg_envelope_ptr[2]),
    .I1(ff_ssg_envelope_ptr[1]),
    .I2(ff_ssg_envelope_ptr[0]),
    .I3(ff_ssg_envelope_ptr[3]) 
);
defparam n1315_s2.INIT=16'hFE01;
  LUT4 n1314_s2 (
    .F(n1314_6),
    .I0(ff_ssg_envelope_ptr[3]),
    .I1(ff_ssg_envelope_ptr[2]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1314_s2.INIT=16'h0001;
  LUT4 n171_s2 (
    .F(n171_6),
    .I0(n171_7),
    .I1(n171_16),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n171_9) 
);
defparam n171_s2.INIT=16'hC0AF;
  LUT4 n170_s2 (
    .F(n170_6),
    .I0(ff_ssg_register_ptr[3]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n170_s2.INIT=16'hC3B1;
  LUT4 n169_s2 (
    .F(n169_6),
    .I0(ff_ssg_ch_b_frequency[6]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(n169_8) 
);
defparam n169_s2.INIT=16'h0B00;
  LUT4 n169_s3 (
    .F(n169_7),
    .I0(ff_ssg_envelope_frequency[14]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(n169_11) 
);
defparam n169_s3.INIT=16'h00C2;
  LUT4 n168_s2 (
    .F(n168_6),
    .I0(n168_7),
    .I1(n168_8),
    .I2(ff_ssg_register_ptr[3]),
    .I3(n170_6) 
);
defparam n168_s2.INIT=16'h3A00;
  LUT4 n1040_s2 (
    .F(n1040_6),
    .I0(n1040_7),
    .I1(n1040_8),
    .I2(n1040_9),
    .I3(n1040_10) 
);
defparam n1040_s2.INIT=16'h8000;
  LUT3 n1191_s4 (
    .F(n1191_7),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(ff_ssg_envelope_counter[12]) 
);
defparam n1191_s4.INIT=8'h01;
  LUT4 n1193_s3 (
    .F(n1193_6),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(ff_ssg_envelope_frequency[9]),
    .I3(n1197_6) 
);
defparam n1193_s3.INIT=16'h0100;
  LUT4 n1197_s3 (
    .F(n1197_6),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(ff_ssg_envelope_frequency[6]),
    .I3(n1200_6) 
);
defparam n1197_s3.INIT=16'h0100;
  LUT4 n1200_s3 (
    .F(n1200_6),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]),
    .I3(ff_ssg_envelope_frequency[3]) 
);
defparam n1200_s3.INIT=16'h0001;
  LUT4 w_out_level_9_s6 (
    .F(w_out_level_9_12),
    .I0(ff_ssg_ch_c_volume[1]),
    .I1(ff_ssg_state[0]),
    .I2(w_out_level_9_15),
    .I3(ff_ssg_state[1]) 
);
defparam w_out_level_9_s6.INIT=16'h0F77;
  LUT4 w_out_level_9_s7 (
    .F(w_out_level_9_13),
    .I0(w_out_level_9_16),
    .I1(ff_ssg_state[1]),
    .I2(ff_ssg_state[0]),
    .I3(w_out_level_9_17) 
);
defparam w_out_level_9_s7.INIT=16'hF400;
  LUT4 w_out_level_9_s8 (
    .F(w_out_level_9_14),
    .I0(ff_ssg_ch_c_volume[4]),
    .I1(ff_ssg_state[0]),
    .I2(w_out_level_9_18),
    .I3(ff_ssg_state[1]) 
);
defparam w_out_level_9_s8.INIT=16'h0F77;
  LUT4 w_out_level_5_s126 (
    .F(w_out_level_5_160),
    .I0(ff_ssg_ch_c_volume[0]),
    .I1(ff_ssg_state[0]),
    .I2(w_out_level_5_163),
    .I3(ff_ssg_state[1]) 
);
defparam w_out_level_5_s126.INIT=16'h0F77;
  LUT3 w_out_level_5_s127 (
    .F(w_out_level_5_161),
    .I0(w_out_level_5_164),
    .I1(ff_ssg_envelope_volume[4]),
    .I2(w_out_level_9_14) 
);
defparam w_out_level_5_s127.INIT=8'h5C;
  LUT3 w_out_level_5_s128 (
    .F(w_out_level_5_162),
    .I0(w_out_level_5_165),
    .I1(ff_ssg_envelope_volume[3]),
    .I2(w_out_level_9_14) 
);
defparam w_out_level_5_s128.INIT=8'h5C;
  LUT2 w_out_level_4_s124 (
    .F(w_out_level_4_158),
    .I0(ff_ssg_envelope_volume[0]),
    .I1(w_out_level_9_14) 
);
defparam w_out_level_4_s124.INIT=4'h1;
  LUT3 w_out_level_2_s121 (
    .F(w_out_level_2_152),
    .I0(w_out_level_9_13),
    .I1(w_out_level_5_161),
    .I2(w_out_level_5_162) 
);
defparam w_out_level_2_s121.INIT=8'h04;
  LUT4 n171_s3 (
    .F(n171_7),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_ch_select[4]),
    .I2(n171_10),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n171_s3.INIT=16'h770F;
  LUT4 n171_s5 (
    .F(n171_9),
    .I0(n163_30),
    .I1(ff_ssg_register_ptr[2]),
    .I2(n171_11),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n171_s5.INIT=16'hEEF0;
  LUT4 n169_s4 (
    .F(n169_8),
    .I0(ff_ssg_ch_a_frequency[6]),
    .I1(ff_ssg_ch_c_frequency[6]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n169_s4.INIT=16'h0CFA;
  LUT4 n168_s3 (
    .F(n168_7),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_ch_b_frequency[7]),
    .I2(n168_9),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n168_s3.INIT=16'hEEF0;
  LUT4 n168_s4 (
    .F(n168_8),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n168_14),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n168_s4.INIT=16'h0F77;
  LUT4 n1040_s3 (
    .F(n1040_7),
    .I0(ff_ssg_noise_generator[0]),
    .I1(ff_ssg_noise_generator[1]),
    .I2(ff_ssg_noise_generator[2]),
    .I3(ff_ssg_noise_generator[3]) 
);
defparam n1040_s3.INIT=16'h0001;
  LUT4 n1040_s4 (
    .F(n1040_8),
    .I0(ff_ssg_noise_generator[8]),
    .I1(ff_ssg_noise_generator[9]),
    .I2(ff_ssg_noise_generator[10]),
    .I3(ff_ssg_noise_generator[11]) 
);
defparam n1040_s4.INIT=16'h0001;
  LUT4 n1040_s5 (
    .F(n1040_9),
    .I0(ff_ssg_noise_generator[12]),
    .I1(ff_ssg_noise_generator[14]),
    .I2(ff_ssg_noise_generator[15]),
    .I3(ff_ssg_noise_generator[17]) 
);
defparam n1040_s5.INIT=16'h0001;
  LUT4 n1040_s6 (
    .F(n1040_10),
    .I0(ff_ssg_noise_generator[4]),
    .I1(ff_ssg_noise_generator[5]),
    .I2(ff_ssg_noise_generator[6]),
    .I3(ff_ssg_noise_generator[7]) 
);
defparam n1040_s6.INIT=16'h0001;
  LUT3 w_out_level_9_s9 (
    .F(w_out_level_9_15),
    .I0(ff_ssg_ch_b_volume[1]),
    .I1(ff_ssg_ch_a_volume[1]),
    .I2(ff_ssg_state[0]) 
);
defparam w_out_level_9_s9.INIT=8'hCA;
  LUT4 w_out_level_9_s10 (
    .F(w_out_level_9_16),
    .I0(ff_ssg_ch_select[4]),
    .I1(ff_ssg_noise),
    .I2(ff_ssg_ch_select[1]),
    .I3(ff_ssg_ch_b_tone_wave) 
);
defparam w_out_level_9_s10.INIT=16'hEEE0;
  LUT4 w_out_level_9_s11 (
    .F(w_out_level_9_17),
    .I0(w_out_level_9_19),
    .I1(ff_ssg_state[0]),
    .I2(w_out_level_9_20),
    .I3(ff_ssg_state[1]) 
);
defparam w_out_level_9_s11.INIT=16'h770F;
  LUT3 w_out_level_9_s12 (
    .F(w_out_level_9_18),
    .I0(ff_ssg_ch_b_volume[4]),
    .I1(ff_ssg_ch_a_volume[4]),
    .I2(ff_ssg_state[0]) 
);
defparam w_out_level_9_s12.INIT=8'hCA;
  LUT3 w_out_level_5_s129 (
    .F(w_out_level_5_163),
    .I0(ff_ssg_ch_b_volume[0]),
    .I1(ff_ssg_ch_a_volume[0]),
    .I2(ff_ssg_state[0]) 
);
defparam w_out_level_5_s129.INIT=8'hCA;
  LUT4 w_out_level_5_s130 (
    .F(w_out_level_5_164),
    .I0(ff_ssg_ch_c_volume[3]),
    .I1(ff_ssg_state[0]),
    .I2(w_out_level_5_166),
    .I3(ff_ssg_state[1]) 
);
defparam w_out_level_5_s130.INIT=16'h0F77;
  LUT4 w_out_level_5_s131 (
    .F(w_out_level_5_165),
    .I0(ff_ssg_ch_c_volume[2]),
    .I1(ff_ssg_state[0]),
    .I2(w_out_level_5_167),
    .I3(ff_ssg_state[1]) 
);
defparam w_out_level_5_s131.INIT=16'h0F77;
  LUT3 n171_s6 (
    .F(n171_10),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_noise_frequency[4]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n171_s6.INIT=8'hCA;
  LUT3 n171_s7 (
    .F(n171_11),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(n171_12) 
);
defparam n171_s7.INIT=8'h10;
  LUT3 n168_s5 (
    .F(n168_9),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[7]),
    .I2(ff_ssg_register_ptr[2]) 
);
defparam n168_s5.INIT=8'hCA;
  LUT4 w_out_level_9_s13 (
    .F(w_out_level_9_19),
    .I0(ff_ssg_ch_select[3]),
    .I1(ff_ssg_noise),
    .I2(ff_ssg_ch_select[0]),
    .I3(ff_ssg_ch_a_tone_wave) 
);
defparam w_out_level_9_s13.INIT=16'hEEE0;
  LUT4 w_out_level_9_s14 (
    .F(w_out_level_9_20),
    .I0(ff_ssg_ch_c_tone_wave),
    .I1(ff_ssg_ch_select[2]),
    .I2(ff_ssg_noise),
    .I3(ff_ssg_ch_select[5]) 
);
defparam w_out_level_9_s14.INIT=16'hEEE0;
  LUT3 w_out_level_5_s132 (
    .F(w_out_level_5_166),
    .I0(ff_ssg_ch_b_volume[3]),
    .I1(ff_ssg_ch_a_volume[3]),
    .I2(ff_ssg_state[0]) 
);
defparam w_out_level_5_s132.INIT=8'hCA;
  LUT3 w_out_level_5_s133 (
    .F(w_out_level_5_167),
    .I0(ff_ssg_ch_b_volume[2]),
    .I1(ff_ssg_ch_a_volume[2]),
    .I2(ff_ssg_state[0]) 
);
defparam w_out_level_5_s133.INIT=8'hCA;
  LUT3 n171_s8 (
    .F(n171_12),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[4]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n171_s8.INIT=8'hCA;
  LUT4 n1203_s3 (
    .F(n1203_7),
    .I0(ff_ssg_envelope_frequency[2]),
    .I1(ff_ssg_envelope_frequency[0]),
    .I2(ff_ssg_envelope_frequency[1]),
    .I3(ff_ssg_envelope_frequency[3]) 
);
defparam n1203_s3.INIT=16'hFE01;
  LUT4 n428_s2 (
    .F(n428_6),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n417_5) 
);
defparam n428_s2.INIT=16'h4000;
  LUT4 n381_s4 (
    .F(n381_8),
    .I0(n381_10),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n381_s4.INIT=16'h2000;
  LUT4 n440_s2 (
    .F(n440_6),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(n417_5) 
);
defparam n440_s2.INIT=16'h4000;
  LUT4 n394_s3 (
    .F(n394_7),
    .I0(n381_10),
    .I1(ff_ssg_register_ptr[2]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n394_s3.INIT=16'h2000;
  LUT4 n444_s2 (
    .F(n444_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(n417_5) 
);
defparam n444_s2.INIT=16'h1000;
  LUT4 n402_s3 (
    .F(n402_7),
    .I0(n381_10),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n402_s3.INIT=16'h0200;
  LUT4 n452_s2 (
    .F(n452_6),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(n417_5) 
);
defparam n452_s2.INIT=16'h1000;
  LUT4 n407_s3 (
    .F(n407_7),
    .I0(n381_10),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n407_s3.INIT=16'h0200;
  LUT4 n670_s3 (
    .F(n670_7),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(n671_8),
    .I2(ff_ssg_ch_a_counter[7]),
    .I3(ff_ssg_ch_a_counter[8]) 
);
defparam n670_s3.INIT=16'h0004;
  LUT4 n671_s4 (
    .F(n671_8),
    .I0(ff_ssg_ch_a_counter[6]),
    .I1(n674_4),
    .I2(ff_ssg_ch_a_counter[4]),
    .I3(ff_ssg_ch_a_counter[5]) 
);
defparam n671_s4.INIT=16'h0004;
  LUT4 n770_s3 (
    .F(n770_7),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(n771_8),
    .I2(ff_ssg_ch_b_counter[7]),
    .I3(ff_ssg_ch_b_counter[8]) 
);
defparam n770_s3.INIT=16'h0004;
  LUT4 n771_s4 (
    .F(n771_8),
    .I0(ff_ssg_ch_b_counter[6]),
    .I1(n774_4),
    .I2(ff_ssg_ch_b_counter[4]),
    .I3(ff_ssg_ch_b_counter[5]) 
);
defparam n771_s4.INIT=16'h0004;
  LUT4 n870_s3 (
    .F(n870_7),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(n871_8),
    .I2(ff_ssg_ch_c_counter[7]),
    .I3(ff_ssg_ch_c_counter[8]) 
);
defparam n870_s3.INIT=16'h0004;
  LUT4 n871_s4 (
    .F(n871_8),
    .I0(ff_ssg_ch_c_counter[6]),
    .I1(n874_4),
    .I2(ff_ssg_ch_c_counter[4]),
    .I3(ff_ssg_ch_c_counter[5]) 
);
defparam n871_s4.INIT=16'h0004;
  LUT3 w_out_level_4_s125 (
    .F(w_out_level_4_160),
    .I0(w_out_level_9_13),
    .I1(ff_ssg_envelope_volume[0]),
    .I2(w_out_level_9_14) 
);
defparam w_out_level_4_s125.INIT=8'h54;
  LUT4 w_out_level_5_s134 (
    .F(w_out_level_5_169),
    .I0(w_out_level_9_13),
    .I1(w_out_level_5_164),
    .I2(ff_ssg_envelope_volume[4]),
    .I3(w_out_level_9_14) 
);
defparam w_out_level_5_s134.INIT=16'h1150;
  LUT4 w_out_level_5_s135 (
    .F(w_out_level_5_171),
    .I0(w_out_level_9_13),
    .I1(w_out_level_5_165),
    .I2(ff_ssg_envelope_volume[3]),
    .I3(w_out_level_9_14) 
);
defparam w_out_level_5_s135.INIT=16'h1150;
  LUT4 w_out_level_8_s64 (
    .F(w_out_level[8]),
    .I0(w_out_level_5_156),
    .I1(w_out_level_9_10),
    .I2(w_out_level_5_169),
    .I3(w_out_level_5_171) 
);
defparam w_out_level_8_s64.INIT=16'hB000;
  LUT3 w_out_level_9_s15 (
    .F(w_out_level[9]),
    .I0(w_out_level_9_10),
    .I1(w_out_level_5_169),
    .I2(w_out_level_5_171) 
);
defparam w_out_level_9_s15.INIT=8'h80;
  LUT4 n381_s5 (
    .F(n381_10),
    .I0(ff_ssg_register_ptr[3]),
    .I1(ta_d[1]),
    .I2(ta_d[0]),
    .I3(n204_7) 
);
defparam n381_s5.INIT=16'h2000;
  LUT4 n204_s3 (
    .F(n204_7),
    .I0(n_twr_d),
    .I1(w_ack),
    .I2(ff_ioreq),
    .I3(td_0_8) 
);
defparam n204_s3.INIT=16'h4000;
  LUT4 n157_s1 (
    .F(n157_5),
    .I0(n_twr_d),
    .I1(w_ack),
    .I2(ff_ioreq),
    .I3(td_0_8) 
);
defparam n157_s1.INIT=16'h8000;
  LUT4 n456_s2 (
    .F(n456_6),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(n417_5) 
);
defparam n456_s2.INIT=16'h0100;
  LUT4 n432_s2 (
    .F(n432_6),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(n417_5) 
);
defparam n432_s2.INIT=16'h0200;
  LUT4 n412_s2 (
    .F(n412_6),
    .I0(ff_ssg_register_ptr[2]),
    .I1(n381_10),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n412_s2.INIT=16'h0004;
  LUT4 n386_s3 (
    .F(n386_7),
    .I0(ff_ssg_register_ptr[2]),
    .I1(n381_10),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n386_s3.INIT=16'h0008;
  LUT3 n204_s4 (
    .F(n204_9),
    .I0(ta_d[0]),
    .I1(ta_d[1]),
    .I2(n204_7) 
);
defparam n204_s4.INIT=8'h10;
  LUT4 n1381_s3 (
    .F(n1381_8),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(n1385_8),
    .I3(ff_ssg_envelope_ptr[4]) 
);
defparam n1381_s3.INIT=16'h0EE0;
  LUT4 n1382_s3 (
    .F(n1382_8),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(n1385_8),
    .I3(ff_ssg_envelope_ptr[3]) 
);
defparam n1382_s3.INIT=16'h0EE0;
  LUT4 n1383_s3 (
    .F(n1383_8),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(n1385_8),
    .I3(ff_ssg_envelope_ptr[2]) 
);
defparam n1383_s3.INIT=16'h0EE0;
  LUT4 n1384_s3 (
    .F(n1384_8),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(n1385_8),
    .I3(ff_ssg_envelope_ptr[1]) 
);
defparam n1384_s3.INIT=16'h0EE0;
  LUT4 n1385_s5 (
    .F(n1385_10),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(n1385_8),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1385_s5.INIT=16'h0EE0;
  LUT4 n1013_s1 (
    .F(n1013_5),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n1009_5),
    .I2(ff_ssg_noise_frequency[0]),
    .I3(ff_ssg_noise_counter[0]) 
);
defparam n1013_s1.INIT=16'h00BF;
  LUT4 n1191_s5 (
    .F(n1191_9),
    .I0(n1191_5),
    .I1(ff_ssg_envelope_counter[15]),
    .I2(ff_ssg_envelope_req),
    .I3(ff_ssg_envelope_ack) 
);
defparam n1191_s5.INIT=16'hD00D;
  LUT4 n1314_s3 (
    .F(n1314_8),
    .I0(ff_ssg_envelope_ptr[4]),
    .I1(n1314_6),
    .I2(ff_ssg_envelope_req),
    .I3(ff_ssg_envelope_ack) 
);
defparam n1314_s3.INIT=16'h6FF6;
  LUT3 n1315_s3 (
    .F(n1315_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(n1315_6) 
);
defparam n1315_s3.INIT=8'hF6;
  LUT4 n1317_s2 (
    .F(n1317_7),
    .I0(ff_ssg_envelope_ptr[1]),
    .I1(ff_ssg_envelope_ptr[0]),
    .I2(ff_ssg_envelope_req),
    .I3(ff_ssg_envelope_ack) 
);
defparam n1317_s2.INIT=16'h9FF9;
  LUT3 n1318_s4 (
    .F(n1318_9),
    .I0(ff_ssg_envelope_ptr[0]),
    .I1(ff_ssg_envelope_req),
    .I2(ff_ssg_envelope_ack) 
);
defparam n1318_s4.INIT=8'h7D;
  LUT3 n168_s7 (
    .F(n168_12),
    .I0(n168_6),
    .I1(ta_d[0]),
    .I2(ta_d[1]) 
);
defparam n168_s7.INIT=8'hEF;
  LUT4 n170_s3 (
    .F(n170_8),
    .I0(n162_33),
    .I1(n170_6),
    .I2(ta_d[0]),
    .I3(ta_d[1]) 
);
defparam n170_s3.INIT=16'hF8FF;
  LUT3 n171_s9 (
    .F(n171_14),
    .I0(n171_6),
    .I1(ta_d[0]),
    .I2(ta_d[1]) 
);
defparam n171_s9.INIT=8'hDF;
  LUT3 n172_s2 (
    .F(n172_7),
    .I0(n164_46),
    .I1(ta_d[0]),
    .I2(ta_d[1]) 
);
defparam n172_s2.INIT=8'hEF;
  LUT3 n173_s2 (
    .F(n173_7),
    .I0(n165_46),
    .I1(ta_d[0]),
    .I2(ta_d[1]) 
);
defparam n173_s2.INIT=8'hEF;
  LUT3 n174_s2 (
    .F(n174_7),
    .I0(n166_46),
    .I1(ta_d[0]),
    .I2(ta_d[1]) 
);
defparam n174_s2.INIT=8'hEF;
  LUT3 n175_s2 (
    .F(n175_7),
    .I0(n167_46),
    .I1(ta_d[0]),
    .I2(ta_d[1]) 
);
defparam n175_s2.INIT=8'hEF;
  LUT4 n2017_s2 (
    .F(n2017_6),
    .I0(ff_ssg_ch_a_counter[10]),
    .I1(ff_ssg_ch_a_counter[11]),
    .I2(n670_7),
    .I3(n639_5) 
);
defparam n2017_s2.INIT=16'h1000;
  LUT4 n2018_s2 (
    .F(n2018_6),
    .I0(n639_5),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n770_7) 
);
defparam n2018_s2.INIT=16'h0200;
  LUT4 n2019_s2 (
    .F(n2019_6),
    .I0(n639_5),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n870_7) 
);
defparam n2019_s2.INIT=16'h0200;
  LUT4 n7_s1 (
    .F(n7_7),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[3]) 
);
defparam n7_s1.INIT=16'hFE01;
  LUT3 n8_s1 (
    .F(n8_7),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]) 
);
defparam n8_s1.INIT=8'hA9;
  LUT3 n1504_s2 (
    .F(n1504_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1492_1) 
);
defparam n1504_s2.INIT=8'hE0;
  LUT3 n1505_s2 (
    .F(n1505_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1493_1) 
);
defparam n1505_s2.INIT=8'hE0;
  LUT3 n1506_s2 (
    .F(n1506_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1494_1) 
);
defparam n1506_s2.INIT=8'hE0;
  LUT3 n1507_s2 (
    .F(n1507_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1495_1) 
);
defparam n1507_s2.INIT=8'hE0;
  LUT3 n1508_s2 (
    .F(n1508_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1496_1) 
);
defparam n1508_s2.INIT=8'hE0;
  LUT3 n1509_s2 (
    .F(n1509_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1497_1) 
);
defparam n1509_s2.INIT=8'hE0;
  LUT3 n1510_s2 (
    .F(n1510_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1498_1) 
);
defparam n1510_s2.INIT=8'hE0;
  LUT2 n1489_s26 (
    .F(n1489_31),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam n1489_s26.INIT=4'hE;
  LUT4 n639_s1 (
    .F(n639_5),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[3]),
    .I2(ff_ssg_state[0]),
    .I3(ff_ssg_state[1]) 
);
defparam n639_s1.INIT=16'h0001;
  LUT2 n162_s34 (
    .F(n162_39),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_register_ptr[1]) 
);
defparam n162_s34.INIT=4'h2;
  LUT3 n171_s10 (
    .F(n171_16),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_envelope_frequency[12]) 
);
defparam n171_s10.INIT=8'hEF;
  LUT3 n169_s6 (
    .F(n169_11),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_envelope_frequency[6]),
    .I2(ff_ssg_register_ptr[2]) 
);
defparam n169_s6.INIT=8'hA7;
  LUT2 n168_s8 (
    .F(n168_14),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_envelope_frequency[15]) 
);
defparam n168_s8.INIT=4'h4;
  LUT3 n164_s32 (
    .F(n164_46),
    .I0(n164_34),
    .I1(ff_ssg_register_ptr[3]),
    .I2(n164_47) 
);
defparam n164_s32.INIT=8'h2E;
  LUT3 n165_s32 (
    .F(n165_46),
    .I0(ff_ssg_register_ptr[3]),
    .I1(n165_34),
    .I2(n165_47) 
);
defparam n165_s32.INIT=8'h4E;
  LUT3 n166_s32 (
    .F(n166_46),
    .I0(ff_ssg_register_ptr[3]),
    .I1(n166_34),
    .I2(n166_47) 
);
defparam n166_s32.INIT=8'h4E;
  LUT3 n167_s32 (
    .F(n167_46),
    .I0(ff_ssg_register_ptr[3]),
    .I1(n167_34),
    .I2(n167_47) 
);
defparam n167_s32.INIT=8'h4E;
  LUT4 n164_s33 (
    .F(n164_47),
    .I0(n164_42),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n164_32),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n164_s33.INIT=16'hDD0F;
  LUT4 n165_s33 (
    .F(n165_47),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(n165_42),
    .I3(n165_32) 
);
defparam n165_s33.INIT=16'h8CBF;
  LUT4 n166_s33 (
    .F(n166_47),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(n166_42),
    .I3(n166_32) 
);
defparam n166_s33.INIT=16'h8CBF;
  LUT4 n167_s33 (
    .F(n167_47),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(n167_42),
    .I3(n167_32) 
);
defparam n167_s33.INIT=16'h8CBF;
  LUT3 n1503_s3 (
    .F(n1503_9),
    .I0(n1503_10),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]) 
);
defparam n1503_s3.INIT=8'h54;
  LUT3 n1503_s4 (
    .F(n1503_10),
    .I0(GND),
    .I1(ff_ssg_mixer[11]),
    .I2(n1492_2) 
);
defparam n1503_s4.INIT=8'h69;
  LUT4 n2020_s4 (
    .F(n2020_9),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n1009_5),
    .I2(ff_ssg_state[4]),
    .I3(n639_5) 
);
defparam n2020_s4.INIT=16'h0400;
  DFFR ff_ssg_state_3_s0 (
    .Q(ff_ssg_state[3]),
    .D(n7_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_state_2_s0 (
    .Q(ff_ssg_state[2]),
    .D(n8_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_state_1_s0 (
    .Q(ff_ssg_state[1]),
    .D(n9_5),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_state_0_s0 (
    .Q(ff_ssg_state[0]),
    .D(n10_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFRE ff_ack_s0 (
    .Q(w_ack),
    .D(VCC),
    .CLK(clk),
    .CE(w_decode),
    .RESET(n1834_4) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_rdata_en),
    .D(n157_5),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_rdata[7]),
    .D(n168_12),
    .CLK(clk),
    .RESET(n184_4) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_rdata[6]),
    .D(n169_5),
    .CLK(clk),
    .RESET(n184_4) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_rdata[5]),
    .D(n170_8),
    .CLK(clk),
    .RESET(n184_4) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_rdata[4]),
    .D(n171_14),
    .CLK(clk),
    .RESET(n184_4) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_rdata[3]),
    .D(n172_7),
    .CLK(clk),
    .RESET(n184_4) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_rdata[2]),
    .D(n173_7),
    .CLK(clk),
    .RESET(n184_4) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_rdata[1]),
    .D(n174_7),
    .CLK(clk),
    .RESET(n184_4) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_rdata[0]),
    .D(n175_7),
    .CLK(clk),
    .RESET(n184_4) 
);
  DFFRE ff_ssg_register_ptr_3_s0 (
    .Q(ff_ssg_register_ptr[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n204_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_register_ptr_2_s0 (
    .Q(ff_ssg_register_ptr[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n204_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_register_ptr_1_s0 (
    .Q(ff_ssg_register_ptr[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n204_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_register_ptr_0_s0 (
    .Q(ff_ssg_register_ptr[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n204_9),
    .RESET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_11_s0 (
    .Q(ff_ssg_ch_a_frequency[11]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n452_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_10_s0 (
    .Q(ff_ssg_ch_a_frequency[10]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n452_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_9_s0 (
    .Q(ff_ssg_ch_a_frequency[9]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n452_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_8_s0 (
    .Q(ff_ssg_ch_a_frequency[8]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n452_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_7_s0 (
    .Q(ff_ssg_ch_a_frequency[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n456_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_6_s0 (
    .Q(ff_ssg_ch_a_frequency[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n456_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_5_s0 (
    .Q(ff_ssg_ch_a_frequency[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n456_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_4_s0 (
    .Q(ff_ssg_ch_a_frequency[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n456_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_3_s0 (
    .Q(ff_ssg_ch_a_frequency[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n456_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_2_s0 (
    .Q(ff_ssg_ch_a_frequency[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n456_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_1_s0 (
    .Q(ff_ssg_ch_a_frequency[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n456_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_a_frequency_0_s0 (
    .Q(ff_ssg_ch_a_frequency[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n456_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_11_s0 (
    .Q(ff_ssg_ch_b_frequency[11]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n440_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_10_s0 (
    .Q(ff_ssg_ch_b_frequency[10]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n440_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_9_s0 (
    .Q(ff_ssg_ch_b_frequency[9]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n440_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_8_s0 (
    .Q(ff_ssg_ch_b_frequency[8]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n440_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_7_s0 (
    .Q(ff_ssg_ch_b_frequency[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n444_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_6_s0 (
    .Q(ff_ssg_ch_b_frequency[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n444_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_5_s0 (
    .Q(ff_ssg_ch_b_frequency[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n444_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_4_s0 (
    .Q(ff_ssg_ch_b_frequency[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n444_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_3_s0 (
    .Q(ff_ssg_ch_b_frequency[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n444_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_2_s0 (
    .Q(ff_ssg_ch_b_frequency[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n444_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_1_s0 (
    .Q(ff_ssg_ch_b_frequency[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n444_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_b_frequency_0_s0 (
    .Q(ff_ssg_ch_b_frequency[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n444_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_11_s0 (
    .Q(ff_ssg_ch_c_frequency[11]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n428_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_10_s0 (
    .Q(ff_ssg_ch_c_frequency[10]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n428_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_9_s0 (
    .Q(ff_ssg_ch_c_frequency[9]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n428_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_8_s0 (
    .Q(ff_ssg_ch_c_frequency[8]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n428_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_7_s0 (
    .Q(ff_ssg_ch_c_frequency[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n432_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_6_s0 (
    .Q(ff_ssg_ch_c_frequency[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n432_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_5_s0 (
    .Q(ff_ssg_ch_c_frequency[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n432_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_4_s0 (
    .Q(ff_ssg_ch_c_frequency[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n432_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_3_s0 (
    .Q(ff_ssg_ch_c_frequency[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n432_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_2_s0 (
    .Q(ff_ssg_ch_c_frequency[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n432_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_1_s0 (
    .Q(ff_ssg_ch_c_frequency[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n432_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_ch_c_frequency_0_s0 (
    .Q(ff_ssg_ch_c_frequency[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n432_6),
    .SET(n20_6) 
);
  DFFRE ff_ssg_noise_frequency_4_s0 (
    .Q(ff_ssg_noise_frequency[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n423_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_frequency_3_s0 (
    .Q(ff_ssg_noise_frequency[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n423_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_frequency_2_s0 (
    .Q(ff_ssg_noise_frequency[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n423_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_frequency_1_s0 (
    .Q(ff_ssg_noise_frequency[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n423_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_frequency_0_s0 (
    .Q(ff_ssg_noise_frequency[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n423_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_select_5_s0 (
    .Q(ff_ssg_ch_select[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n417_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_select_4_s0 (
    .Q(ff_ssg_ch_select[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n417_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_select_3_s0 (
    .Q(ff_ssg_ch_select[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n417_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_select_2_s0 (
    .Q(ff_ssg_ch_select[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n417_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_select_1_s0 (
    .Q(ff_ssg_ch_select[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n417_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_select_0_s0 (
    .Q(ff_ssg_ch_select[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n417_4),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_volume_4_s0 (
    .Q(ff_ssg_ch_a_volume[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n412_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_volume_3_s0 (
    .Q(ff_ssg_ch_a_volume[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n412_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_volume_2_s0 (
    .Q(ff_ssg_ch_a_volume[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n412_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_volume_1_s0 (
    .Q(ff_ssg_ch_a_volume[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n412_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_volume_0_s0 (
    .Q(ff_ssg_ch_a_volume[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n412_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_volume_4_s0 (
    .Q(ff_ssg_ch_b_volume[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n407_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_volume_3_s0 (
    .Q(ff_ssg_ch_b_volume[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n407_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_volume_2_s0 (
    .Q(ff_ssg_ch_b_volume[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n407_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_volume_1_s0 (
    .Q(ff_ssg_ch_b_volume[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n407_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_volume_0_s0 (
    .Q(ff_ssg_ch_b_volume[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n407_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_volume_4_s0 (
    .Q(ff_ssg_ch_c_volume[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n402_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_volume_3_s0 (
    .Q(ff_ssg_ch_c_volume[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n402_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_volume_2_s0 (
    .Q(ff_ssg_ch_c_volume[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n402_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_volume_1_s0 (
    .Q(ff_ssg_ch_c_volume[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n402_7),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_volume_0_s0 (
    .Q(ff_ssg_ch_c_volume[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n402_7),
    .RESET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_15_s0 (
    .Q(ff_ssg_envelope_frequency[15]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n386_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_14_s0 (
    .Q(ff_ssg_envelope_frequency[14]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n386_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_13_s0 (
    .Q(ff_ssg_envelope_frequency[13]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n386_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_12_s0 (
    .Q(ff_ssg_envelope_frequency[12]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n386_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_11_s0 (
    .Q(ff_ssg_envelope_frequency[11]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n386_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_10_s0 (
    .Q(ff_ssg_envelope_frequency[10]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n386_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_9_s0 (
    .Q(ff_ssg_envelope_frequency[9]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n386_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_8_s0 (
    .Q(ff_ssg_envelope_frequency[8]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n386_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_7_s0 (
    .Q(ff_ssg_envelope_frequency[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n394_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_6_s0 (
    .Q(ff_ssg_envelope_frequency[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n394_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_5_s0 (
    .Q(ff_ssg_envelope_frequency[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n394_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_4_s0 (
    .Q(ff_ssg_envelope_frequency[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n394_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_3_s0 (
    .Q(ff_ssg_envelope_frequency[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n394_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_2_s0 (
    .Q(ff_ssg_envelope_frequency[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n394_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_1_s0 (
    .Q(ff_ssg_envelope_frequency[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n394_7),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_frequency_0_s0 (
    .Q(ff_ssg_envelope_frequency[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n394_7),
    .SET(n20_6) 
);
  DFFSE ff_hold_s0 (
    .Q(ff_hold),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n381_8),
    .SET(n20_6) 
);
  DFFSE ff_alternate_s0 (
    .Q(ff_alternate),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n381_8),
    .SET(n20_6) 
);
  DFFSE ff_attack_s0 (
    .Q(ff_attack),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n381_8),
    .SET(n20_6) 
);
  DFFSE ff_continue_s0 (
    .Q(ff_continue),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n381_8),
    .SET(n20_6) 
);
  DFFRE ff_ssg_envelope_req_s0 (
    .Q(ff_ssg_envelope_req),
    .D(n385_6),
    .CLK(clk),
    .CE(n381_8),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_11_s0 (
    .Q(ff_ssg_ch_a_counter[11]),
    .D(n669_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_10_s0 (
    .Q(ff_ssg_ch_a_counter[10]),
    .D(n670_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_9_s0 (
    .Q(ff_ssg_ch_a_counter[9]),
    .D(n671_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_8_s0 (
    .Q(ff_ssg_ch_a_counter[8]),
    .D(n672_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_7_s0 (
    .Q(ff_ssg_ch_a_counter[7]),
    .D(n673_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_6_s0 (
    .Q(ff_ssg_ch_a_counter[6]),
    .D(n674_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_5_s0 (
    .Q(ff_ssg_ch_a_counter[5]),
    .D(n675_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_4_s0 (
    .Q(ff_ssg_ch_a_counter[4]),
    .D(n676_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_3_s0 (
    .Q(ff_ssg_ch_a_counter[3]),
    .D(n677_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_2_s0 (
    .Q(ff_ssg_ch_a_counter[2]),
    .D(n678_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_1_s0 (
    .Q(ff_ssg_ch_a_counter[1]),
    .D(n679_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_counter_0_s0 (
    .Q(ff_ssg_ch_a_counter[0]),
    .D(n680_3),
    .CLK(clk),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_11_s0 (
    .Q(ff_ssg_ch_b_counter[11]),
    .D(n769_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_10_s0 (
    .Q(ff_ssg_ch_b_counter[10]),
    .D(n770_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_9_s0 (
    .Q(ff_ssg_ch_b_counter[9]),
    .D(n771_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_8_s0 (
    .Q(ff_ssg_ch_b_counter[8]),
    .D(n772_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_7_s0 (
    .Q(ff_ssg_ch_b_counter[7]),
    .D(n773_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_6_s0 (
    .Q(ff_ssg_ch_b_counter[6]),
    .D(n774_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_5_s0 (
    .Q(ff_ssg_ch_b_counter[5]),
    .D(n775_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_4_s0 (
    .Q(ff_ssg_ch_b_counter[4]),
    .D(n776_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_3_s0 (
    .Q(ff_ssg_ch_b_counter[3]),
    .D(n777_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_2_s0 (
    .Q(ff_ssg_ch_b_counter[2]),
    .D(n778_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_1_s0 (
    .Q(ff_ssg_ch_b_counter[1]),
    .D(n779_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_b_counter_0_s0 (
    .Q(ff_ssg_ch_b_counter[0]),
    .D(n780_3),
    .CLK(clk),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_11_s0 (
    .Q(ff_ssg_ch_c_counter[11]),
    .D(n869_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_10_s0 (
    .Q(ff_ssg_ch_c_counter[10]),
    .D(n870_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_9_s0 (
    .Q(ff_ssg_ch_c_counter[9]),
    .D(n871_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_8_s0 (
    .Q(ff_ssg_ch_c_counter[8]),
    .D(n872_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_7_s0 (
    .Q(ff_ssg_ch_c_counter[7]),
    .D(n873_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_6_s0 (
    .Q(ff_ssg_ch_c_counter[6]),
    .D(n874_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_5_s0 (
    .Q(ff_ssg_ch_c_counter[5]),
    .D(n875_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_4_s0 (
    .Q(ff_ssg_ch_c_counter[4]),
    .D(n876_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_3_s0 (
    .Q(ff_ssg_ch_c_counter[3]),
    .D(n877_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_2_s0 (
    .Q(ff_ssg_ch_c_counter[2]),
    .D(n878_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_1_s0 (
    .Q(ff_ssg_ch_c_counter[1]),
    .D(n879_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_c_counter_0_s0 (
    .Q(ff_ssg_ch_c_counter[0]),
    .D(n880_3),
    .CLK(clk),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_counter_4_s0 (
    .Q(ff_ssg_noise_counter[4]),
    .D(n1009_3),
    .CLK(clk),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_counter_3_s0 (
    .Q(ff_ssg_noise_counter[3]),
    .D(n1010_3),
    .CLK(clk),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_counter_2_s0 (
    .Q(ff_ssg_noise_counter[2]),
    .D(n1011_3),
    .CLK(clk),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_counter_1_s0 (
    .Q(ff_ssg_noise_counter[1]),
    .D(n1012_3),
    .CLK(clk),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_counter_0_s0 (
    .Q(ff_ssg_noise_counter[0]),
    .D(n1013_5),
    .CLK(clk),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_17_s0 (
    .Q(ff_ssg_noise_generator[17]),
    .D(ff_ssg_noise_generator[16]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_16_s0 (
    .Q(ff_ssg_noise_generator[16]),
    .D(ff_ssg_noise_generator[15]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_15_s0 (
    .Q(ff_ssg_noise_generator[15]),
    .D(ff_ssg_noise_generator[14]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_14_s0 (
    .Q(ff_ssg_noise_generator[14]),
    .D(ff_ssg_noise_generator[13]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_13_s0 (
    .Q(ff_ssg_noise_generator[13]),
    .D(ff_ssg_noise_generator[12]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_12_s0 (
    .Q(ff_ssg_noise_generator[12]),
    .D(ff_ssg_noise_generator[11]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_11_s0 (
    .Q(ff_ssg_noise_generator[11]),
    .D(ff_ssg_noise_generator[10]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_10_s0 (
    .Q(ff_ssg_noise_generator[10]),
    .D(ff_ssg_noise_generator[9]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_9_s0 (
    .Q(ff_ssg_noise_generator[9]),
    .D(ff_ssg_noise_generator[8]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_8_s0 (
    .Q(ff_ssg_noise_generator[8]),
    .D(ff_ssg_noise_generator[7]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_7_s0 (
    .Q(ff_ssg_noise_generator[7]),
    .D(ff_ssg_noise_generator[6]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_6_s0 (
    .Q(ff_ssg_noise_generator[6]),
    .D(ff_ssg_noise_generator[5]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_5_s0 (
    .Q(ff_ssg_noise_generator[5]),
    .D(ff_ssg_noise_generator[4]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_4_s0 (
    .Q(ff_ssg_noise_generator[4]),
    .D(ff_ssg_noise_generator[3]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_3_s0 (
    .Q(ff_ssg_noise_generator[3]),
    .D(ff_ssg_noise_generator[2]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_2_s0 (
    .Q(ff_ssg_noise_generator[2]),
    .D(ff_ssg_noise_generator[1]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_1_s0 (
    .Q(ff_ssg_noise_generator[1]),
    .D(ff_ssg_noise_generator[0]),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_noise_generator_0_s0 (
    .Q(ff_ssg_noise_generator[0]),
    .D(n1040_5),
    .CLK(clk),
    .CE(n2020_9),
    .RESET(n20_6) 
);
  DFFR ff_ssg_noise_s0 (
    .Q(ff_ssg_noise),
    .D(ff_ssg_noise_generator[17]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_15_s0 (
    .Q(ff_ssg_envelope_counter[15]),
    .D(n1191_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_14_s0 (
    .Q(ff_ssg_envelope_counter[14]),
    .D(n1192_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_13_s0 (
    .Q(ff_ssg_envelope_counter[13]),
    .D(n1193_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_12_s0 (
    .Q(ff_ssg_envelope_counter[12]),
    .D(n1194_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_11_s0 (
    .Q(ff_ssg_envelope_counter[11]),
    .D(n1195_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_10_s0 (
    .Q(ff_ssg_envelope_counter[10]),
    .D(n1196_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_9_s0 (
    .Q(ff_ssg_envelope_counter[9]),
    .D(n1197_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_8_s0 (
    .Q(ff_ssg_envelope_counter[8]),
    .D(n1198_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_7_s0 (
    .Q(ff_ssg_envelope_counter[7]),
    .D(n1199_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_6_s0 (
    .Q(ff_ssg_envelope_counter[6]),
    .D(n1200_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_5_s0 (
    .Q(ff_ssg_envelope_counter[5]),
    .D(n1201_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_4_s0 (
    .Q(ff_ssg_envelope_counter[4]),
    .D(n1202_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_3_s0 (
    .Q(ff_ssg_envelope_counter[3]),
    .D(n1203_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_2_s0 (
    .Q(ff_ssg_envelope_counter[2]),
    .D(n1204_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_1_s0 (
    .Q(ff_ssg_envelope_counter[1]),
    .D(n1205_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_counter_0_s0 (
    .Q(ff_ssg_envelope_counter[0]),
    .D(n1206_3),
    .CLK(clk),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n20_6) 
);
  DFFSE ff_ssg_envelope_ptr_5_s0 (
    .Q(ff_ssg_envelope_ptr[5]),
    .D(n1313_5),
    .CLK(clk),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_ptr_4_s0 (
    .Q(ff_ssg_envelope_ptr[4]),
    .D(n1314_8),
    .CLK(clk),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_ptr_3_s0 (
    .Q(ff_ssg_envelope_ptr[3]),
    .D(n1315_8),
    .CLK(clk),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_ptr_2_s0 (
    .Q(ff_ssg_envelope_ptr[2]),
    .D(n1316_5),
    .CLK(clk),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_ptr_1_s0 (
    .Q(ff_ssg_envelope_ptr[1]),
    .D(n1317_7),
    .CLK(clk),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n20_6) 
);
  DFFSE ff_ssg_envelope_ptr_0_s0 (
    .Q(ff_ssg_envelope_ptr[0]),
    .D(n1318_9),
    .CLK(clk),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n20_6) 
);
  DFFRE ff_ssg_envelope_volume_4_s0 (
    .Q(ff_ssg_envelope_volume[4]),
    .D(n1381_8),
    .CLK(clk),
    .CE(n639_5),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_volume_3_s0 (
    .Q(ff_ssg_envelope_volume[3]),
    .D(n1382_8),
    .CLK(clk),
    .CE(n639_5),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_volume_2_s0 (
    .Q(ff_ssg_envelope_volume[2]),
    .D(n1383_8),
    .CLK(clk),
    .CE(n639_5),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_volume_1_s0 (
    .Q(ff_ssg_envelope_volume[1]),
    .D(n1384_8),
    .CLK(clk),
    .CE(n639_5),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_volume_0_s0 (
    .Q(ff_ssg_envelope_volume[0]),
    .D(n1385_10),
    .CLK(clk),
    .CE(n639_5),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_envelope_ack_s0 (
    .Q(ff_ssg_envelope_ack),
    .D(ff_ssg_envelope_req),
    .CLK(clk),
    .CE(n639_5),
    .RESET(n20_6) 
);
  DFFR ff_ssg_mixer_11_s0 (
    .Q(ff_ssg_mixer[11]),
    .D(n1503_9),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_mixer_10_s0 (
    .Q(ff_ssg_mixer[10]),
    .D(n1504_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_mixer_9_s0 (
    .Q(ff_ssg_mixer[9]),
    .D(n1505_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_mixer_8_s0 (
    .Q(ff_ssg_mixer[8]),
    .D(n1506_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_mixer_7_s0 (
    .Q(ff_ssg_mixer[7]),
    .D(n1507_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_mixer_6_s0 (
    .Q(ff_ssg_mixer[6]),
    .D(n1508_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_mixer_5_s0 (
    .Q(ff_ssg_mixer[5]),
    .D(n1509_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ssg_mixer_4_s0 (
    .Q(ff_ssg_mixer[4]),
    .D(n1510_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_mixer_3_s0 (
    .Q(ff_ssg_mixer[3]),
    .D(n1499_1),
    .CLK(clk),
    .CE(n1489_31),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_mixer_2_s0 (
    .Q(ff_ssg_mixer[2]),
    .D(n1500_1),
    .CLK(clk),
    .CE(n1489_31),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_mixer_1_s0 (
    .Q(ff_ssg_mixer[1]),
    .D(n1501_1),
    .CLK(clk),
    .CE(n1489_31),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_mixer_0_s0 (
    .Q(ff_ssg_mixer[0]),
    .D(n1502_1),
    .CLK(clk),
    .CE(n1489_31),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_11_s0 (
    .Q(w_ssg_out[11]),
    .D(ff_ssg_mixer[11]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_10_s0 (
    .Q(w_ssg_out[10]),
    .D(ff_ssg_mixer[10]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_9_s0 (
    .Q(w_ssg_out[9]),
    .D(ff_ssg_mixer[9]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_8_s0 (
    .Q(w_ssg_out[8]),
    .D(ff_ssg_mixer[8]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_7_s0 (
    .Q(w_ssg_out[7]),
    .D(ff_ssg_mixer[7]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_6_s0 (
    .Q(w_ssg_out[6]),
    .D(ff_ssg_mixer[6]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_5_s0 (
    .Q(w_ssg_out[5]),
    .D(ff_ssg_mixer[5]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_4_s0 (
    .Q(w_ssg_out[4]),
    .D(ff_ssg_mixer[4]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_3_s0 (
    .Q(w_ssg_out[3]),
    .D(ff_ssg_mixer[3]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_2_s0 (
    .Q(w_ssg_out[2]),
    .D(ff_ssg_mixer[2]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_1_s0 (
    .Q(w_ssg_out[1]),
    .D(ff_ssg_mixer[1]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFRE ff_sound_out_0_s0 (
    .Q(w_ssg_out[0]),
    .D(ff_ssg_mixer[0]),
    .CLK(clk),
    .CE(ff_sound_out_11_5),
    .RESET(n20_6) 
);
  DFFR ff_ssg_state_4_s0 (
    .Q(ff_ssg_state[4]),
    .D(n6_5),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFRE ff_ssg_ch_a_tone_wave_s1 (
    .Q(ff_ssg_ch_a_tone_wave),
    .D(n735_5),
    .CLK(clk),
    .CE(n2017_6),
    .RESET(n20_6) 
);
defparam ff_ssg_ch_a_tone_wave_s1.INIT=1'b0;
  DFFRE ff_ssg_ch_b_tone_wave_s1 (
    .Q(ff_ssg_ch_b_tone_wave),
    .D(n835_5),
    .CLK(clk),
    .CE(n2018_6),
    .RESET(n20_6) 
);
defparam ff_ssg_ch_b_tone_wave_s1.INIT=1'b0;
  DFFRE ff_ssg_ch_c_tone_wave_s1 (
    .Q(ff_ssg_ch_c_tone_wave),
    .D(n935_5),
    .CLK(clk),
    .CE(n2019_6),
    .RESET(n20_6) 
);
defparam ff_ssg_ch_c_tone_wave_s1.INIT=1'b0;
  ALU n1502_s (
    .SUM(n1502_1),
    .COUT(n1502_2),
    .I0(w_out_level[0]),
    .I1(ff_ssg_mixer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1502_s.ALU_MODE=0;
  ALU n1501_s (
    .SUM(n1501_1),
    .COUT(n1501_2),
    .I0(w_out_level[1]),
    .I1(ff_ssg_mixer[1]),
    .I3(GND),
    .CIN(n1502_2) 
);
defparam n1501_s.ALU_MODE=0;
  ALU n1500_s (
    .SUM(n1500_1),
    .COUT(n1500_2),
    .I0(w_out_level[2]),
    .I1(ff_ssg_mixer[2]),
    .I3(GND),
    .CIN(n1501_2) 
);
defparam n1500_s.ALU_MODE=0;
  ALU n1499_s (
    .SUM(n1499_1),
    .COUT(n1499_2),
    .I0(w_out_level[3]),
    .I1(ff_ssg_mixer[3]),
    .I3(GND),
    .CIN(n1500_2) 
);
defparam n1499_s.ALU_MODE=0;
  ALU n1498_s (
    .SUM(n1498_1),
    .COUT(n1498_2),
    .I0(w_out_level[4]),
    .I1(ff_ssg_mixer[4]),
    .I3(GND),
    .CIN(n1499_2) 
);
defparam n1498_s.ALU_MODE=0;
  ALU n1497_s (
    .SUM(n1497_1),
    .COUT(n1497_2),
    .I0(w_out_level[5]),
    .I1(ff_ssg_mixer[5]),
    .I3(GND),
    .CIN(n1498_2) 
);
defparam n1497_s.ALU_MODE=0;
  ALU n1496_s (
    .SUM(n1496_1),
    .COUT(n1496_2),
    .I0(w_out_level[6]),
    .I1(ff_ssg_mixer[6]),
    .I3(GND),
    .CIN(n1497_2) 
);
defparam n1496_s.ALU_MODE=0;
  ALU n1495_s (
    .SUM(n1495_1),
    .COUT(n1495_2),
    .I0(w_out_level[7]),
    .I1(ff_ssg_mixer[7]),
    .I3(GND),
    .CIN(n1496_2) 
);
defparam n1495_s.ALU_MODE=0;
  ALU n1494_s (
    .SUM(n1494_1),
    .COUT(n1494_2),
    .I0(w_out_level[8]),
    .I1(ff_ssg_mixer[8]),
    .I3(GND),
    .CIN(n1495_2) 
);
defparam n1494_s.ALU_MODE=0;
  ALU n1493_s (
    .SUM(n1493_1),
    .COUT(n1493_2),
    .I0(w_out_level[9]),
    .I1(ff_ssg_mixer[9]),
    .I3(GND),
    .CIN(n1494_2) 
);
defparam n1493_s.ALU_MODE=0;
  ALU n1492_s (
    .SUM(n1492_1),
    .COUT(n1492_2),
    .I0(GND),
    .I1(ff_ssg_mixer[10]),
    .I3(GND),
    .CIN(n1493_2) 
);
defparam n1492_s.ALU_MODE=0;
  MUX2_LUT5 n162_s29 (
    .O(n162_29),
    .I0(n162_24),
    .I1(n162_25),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT5 n163_s23 (
    .O(n163_30),
    .I0(n163_27),
    .I1(n163_28),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n164_s34 (
    .O(n164_28),
    .I0(n164_20),
    .I1(n164_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n164_s35 (
    .O(n164_30),
    .I0(n164_22),
    .I1(n164_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n164_s25 (
    .O(n164_32),
    .I0(n164_24),
    .I1(n164_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n165_s34 (
    .O(n165_28),
    .I0(n165_20),
    .I1(n165_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n165_s35 (
    .O(n165_30),
    .I0(n165_22),
    .I1(n165_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n165_s25 (
    .O(n165_32),
    .I0(n165_24),
    .I1(n165_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n166_s34 (
    .O(n166_28),
    .I0(n166_20),
    .I1(n166_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n166_s35 (
    .O(n166_30),
    .I0(n166_22),
    .I1(n166_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n166_s25 (
    .O(n166_32),
    .I0(n166_24),
    .I1(n166_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n167_s34 (
    .O(n167_28),
    .I0(n167_20),
    .I1(n167_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n167_s35 (
    .O(n167_30),
    .I0(n167_22),
    .I1(n167_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n167_s25 (
    .O(n167_32),
    .I0(n167_24),
    .I1(n167_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT6 n164_s26 (
    .O(n164_34),
    .I0(n164_28),
    .I1(n164_30),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n165_s26 (
    .O(n165_34),
    .I0(n165_28),
    .I1(n165_30),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n166_s26 (
    .O(n166_34),
    .I0(n166_28),
    .I1(n166_30),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n167_s26 (
    .O(n167_34),
    .I0(n167_28),
    .I1(n167_30),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT5 n162_s30 (
    .O(n162_31),
    .I0(n162_37),
    .I1(n162_39),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n162_s25 (
    .O(n162_33),
    .I0(n162_29),
    .I1(n162_31),
    .S0(ff_ssg_register_ptr[3]) 
);
  INV n385_s3 (
    .O(n385_6),
    .I(ff_ssg_envelope_ack) 
);
  INV n735_s2 (
    .O(n735_5),
    .I(ff_ssg_ch_a_tone_wave) 
);
  INV n835_s2 (
    .O(n835_5),
    .I(ff_ssg_ch_b_tone_wave) 
);
  INV n935_s2 (
    .O(n935_5),
    .I(ff_ssg_ch_c_tone_wave) 
);
  INV n10_s2 (
    .O(n10_7),
    .I(ff_ssg_state[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ssg */
module ssg_inst (
  clk,
  n20_6,
  td_0_8,
  n_tiorq_d,
  ff_ioreq_13,
  ff_ioreq,
  n502_4,
  n_twr_d,
  td_in,
  ff_reset,
  ta_d,
  ff_ioreq_hold,
  n13_14,
  w_ssg_data,
  w_ssg_out
)
;
input clk;
input n20_6;
input td_0_8;
input n_tiorq_d;
input ff_ioreq_13;
input ff_ioreq;
input n502_4;
input n_twr_d;
input [7:0] td_in;
input [6:6] ff_reset;
input [1:0] ta_d;
output ff_ioreq_hold;
output n13_14;
output [7:0] w_ssg_data;
output [11:0] w_ssg_out;
wire w_decode;
wire ff_ioreq_12;
wire n13_16;
wire ff_ioreq_125;
wire n7_7;
wire w_ack;
wire w_rdata_en;
wire [7:0] w_rdata;
wire VCC;
wire GND;
  LUT2 w_decode_s1 (
    .F(w_decode),
    .I0(ff_ioreq_125),
    .I1(td_0_8) 
);
defparam w_decode_s1.INIT=4'h8;
  LUT3 ff_ioreq_s5 (
    .F(ff_ioreq_12),
    .I0(n_tiorq_d),
    .I1(ff_ioreq_hold),
    .I2(w_ack) 
);
defparam ff_ioreq_s5.INIT=8'hFB;
  LUT4 n13_s6 (
    .F(n13_14),
    .I0(n_tiorq_d),
    .I1(ff_ioreq_hold),
    .I2(ff_ioreq_13),
    .I3(ff_ioreq) 
);
defparam n13_s6.INIT=16'h1F11;
  LUT4 n13_s7 (
    .F(n13_16),
    .I0(ff_ioreq_12),
    .I1(n_tiorq_d),
    .I2(ff_ioreq_hold),
    .I3(ff_ioreq_125) 
);
defparam n13_s7.INIT=16'h5703;
  DFFRE ff_rdata_7_s0 (
    .Q(w_ssg_data[7]),
    .D(w_rdata[7]),
    .CLK(clk),
    .CE(w_rdata_en),
    .RESET(n20_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(w_ssg_data[6]),
    .D(w_rdata[6]),
    .CLK(clk),
    .CE(w_rdata_en),
    .RESET(n20_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(w_ssg_data[5]),
    .D(w_rdata[5]),
    .CLK(clk),
    .CE(w_rdata_en),
    .RESET(n20_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(w_ssg_data[4]),
    .D(w_rdata[4]),
    .CLK(clk),
    .CE(w_rdata_en),
    .RESET(n20_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(w_ssg_data[3]),
    .D(w_rdata[3]),
    .CLK(clk),
    .CE(w_rdata_en),
    .RESET(n20_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(w_ssg_data[2]),
    .D(w_rdata[2]),
    .CLK(clk),
    .CE(w_rdata_en),
    .RESET(n20_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(w_ssg_data[1]),
    .D(w_rdata[1]),
    .CLK(clk),
    .CE(w_rdata_en),
    .RESET(n20_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(w_ssg_data[0]),
    .D(w_rdata[0]),
    .CLK(clk),
    .CE(w_rdata_en),
    .RESET(n20_6) 
);
  DFFR ff_ioreq_hold_s0 (
    .Q(ff_ioreq_hold),
    .D(n7_7),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_ioreq_s4 (
    .Q(ff_ioreq_125),
    .D(n13_16),
    .CLK(clk),
    .RESET(n20_6) 
);
defparam ff_ioreq_s4.INIT=1'b0;
  INV n7_s4 (
    .O(n7_7),
    .I(n_tiorq_d) 
);
  ssg u_ssg_0 (
    .clk(clk),
    .n20_6(n20_6),
    .w_decode(w_decode),
    .n502_4(n502_4),
    .n_twr_d(n_twr_d),
    .ff_ioreq(ff_ioreq_125),
    .td_0_8(td_0_8),
    .td_in(td_in[7:0]),
    .ff_reset(ff_reset[6]),
    .ta_d(ta_d[1:0]),
    .w_ack(w_ack),
    .w_rdata_en(w_rdata_en),
    .w_rdata(w_rdata[7:0]),
    .w_ssg_out(w_ssg_out[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ssg_inst */
module sn76489_audio (
  clk,
  n105_11,
  ff_ce_n,
  ff_wr_n,
  ff_wdata,
  ff_4mhz,
  w_ready_o,
  w_dcsg_out
)
;
input clk;
input n105_11;
input ff_ce_n;
input ff_wr_n;
input [7:0] ff_wdata;
input [2:0] ff_4mhz;
output w_ready_o;
output [13:0] w_dcsg_out;
wire noise_ff_x_6;
wire noise_ff_x_7;
wire en_cnt_x;
wire n491_3;
wire n492_3;
wire n493_3;
wire n494_3;
wire n495_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n500_3;
wire n535_3;
wire n536_3;
wire n537_3;
wire n538_3;
wire n539_3;
wire n540_3;
wire n541_3;
wire n542_3;
wire n543_3;
wire n544_3;
wire n579_3;
wire n580_3;
wire n581_3;
wire n582_3;
wire n583_3;
wire n584_3;
wire n585_3;
wire n586_3;
wire n587_3;
wire n588_3;
wire tone_c_x;
wire noise_fb_s;
wire n1840_3;
wire n289_4;
wire n358_4;
wire n292_4;
wire n298_4;
wire n314_4;
wire n320_4;
wire n336_4;
wire ch_a_cnt_r_9_6;
wire ch_b_cnt_r_9_6;
wire ch_c_cnt_r_9_6;
wire dac_level_s_0_921;
wire dac_level_s_0_923;
wire dac_level_s_0_925;
wire dac_level_s_0_927;
wire dac_level_s_0_929;
wire dac_level_s_0_931;
wire dac_level_s_0_933;
wire dac_level_s_0_935;
wire dac_level_s_0_937;
wire dac_level_s_0_939;
wire io_state_r_1_7;
wire io_cnt_r_4_8;
wire ready_x;
wire en_reg_wr_s;
wire dac_level_s_0_941;
wire n1250_10;
wire dac_level_s_0_943;
wire n491_4;
wire n492_4;
wire n492_5;
wire n493_4;
wire n494_4;
wire n495_4;
wire n498_4;
wire n535_4;
wire n536_4;
wire n536_5;
wire n537_4;
wire n538_4;
wire n539_4;
wire n542_4;
wire n579_4;
wire n580_4;
wire n580_5;
wire n581_4;
wire n582_4;
wire n583_4;
wire n586_4;
wire tone_c_x_4;
wire sign_a_x_11_5;
wire sign_a_x_11_6;
wire sign_a_x_10_4;
wire sign_a_x_9_4;
wire sign_a_x_8_4;
wire sign_a_x_7_4;
wire sign_a_x_6_4;
wire sign_a_x_5_4;
wire sign_a_x_4_4;
wire sign_a_x_3_4;
wire sign_a_x_2_4;
wire sign_b_x_11_5;
wire sign_b_x_11_6;
wire sign_b_x_10_4;
wire sign_b_x_9_4;
wire sign_b_x_8_4;
wire sign_b_x_7_4;
wire sign_b_x_6_4;
wire sign_b_x_5_4;
wire sign_b_x_4_4;
wire sign_b_x_3_4;
wire sign_b_x_2_4;
wire sign_c_x_11_5;
wire sign_c_x_10_4;
wire sign_c_x_9_4;
wire sign_c_x_8_4;
wire sign_c_x_7_4;
wire sign_c_x_6_4;
wire sign_c_x_5_4;
wire sign_c_x_4_4;
wire sign_c_x_3_4;
wire sign_c_x_2_4;
wire sign_n_x_9_5;
wire sign_n_x_6_4;
wire sign_n_x_6_5;
wire sign_n_x_3_4;
wire n302_6;
wire n324_5;
wire io_state_r_1_8;
wire io_cnt_r_4_9;
wire io_cnt_x_2_19;
wire tone_c_x_5;
wire sign_a_x_11_7;
wire sign_a_x_11_8;
wire sign_a_x_6_5;
wire sign_b_x_11_7;
wire sign_b_x_11_8;
wire sign_b_x_6_5;
wire sign_c_x_11_6;
wire sign_c_x_6_5;
wire n302_7;
wire n302_8;
wire tone_c_x_6;
wire sign_a_x_11_9;
wire sign_b_x_11_9;
wire sign_n_x_9_7;
wire sign_n_x_10_6;
wire io_cnt_x_4_23;
wire io_cnt_x_3_21;
wire n497_6;
wire n496_6;
wire n541_6;
wire n540_6;
wire n585_6;
wire n584_6;
wire n314_7;
wire n292_7;
wire n289_7;
wire ready_r_10;
wire n358_7;
wire n361_6;
wire n346_6;
wire n324_7;
wire n302_10;
wire tone_a_r_8;
wire tone_b_r_8;
wire n1832_5;
wire sign_n_x_11_7;
wire tone_b_x_6;
wire tone_a_x_6;
wire noise_rst_x_9;
wire n1833_5;
wire n342_6;
wire clk_div16_x_0_12;
wire noise_rst_r;
wire noise_ctrl_r;
wire en_cnt_r;
wire tone_a_r;
wire tone_b_r;
wire noise_ff_r;
wire ce_n_r;
wire tone_c_r;
wire wr_n_r;
wire c_ff_r;
wire n1334_1;
wire n1334_2;
wire n1333_1;
wire n1333_2;
wire n1332_1;
wire n1332_2;
wire n1331_1;
wire n1331_2;
wire n1330_1;
wire n1330_2;
wire n1329_1;
wire n1329_2;
wire n1328_1;
wire n1328_2;
wire n1327_1;
wire n1327_2;
wire n1326_1;
wire n1326_2;
wire n1325_1;
wire n1325_2;
wire n1324_1;
wire n1324_2;
wire n1323_1;
wire n1323_2;
wire n1322_1;
wire n1322_2;
wire n1321_1;
wire n1321_0_COUT;
wire n1334_3;
wire n1334_4;
wire n1333_3;
wire n1333_4;
wire n1332_3;
wire n1332_4;
wire n1331_3;
wire n1331_4;
wire n1330_3;
wire n1330_4;
wire n1329_3;
wire n1329_4;
wire n1328_3;
wire n1328_4;
wire n1327_3;
wire n1327_4;
wire n1326_3;
wire n1326_4;
wire n1325_3;
wire n1325_4;
wire n1324_3;
wire n1324_4;
wire n1323_3;
wire n1323_4;
wire n1322_3;
wire n1322_4;
wire n1321_3;
wire n1321_1_COUT;
wire n1334_5;
wire n1334_6;
wire n1333_5;
wire n1333_6;
wire n1332_5;
wire n1332_6;
wire n1331_5;
wire n1331_6;
wire n1330_5;
wire n1330_6;
wire n1329_5;
wire n1329_6;
wire n1328_5;
wire n1328_6;
wire n1327_5;
wire n1327_6;
wire n1326_5;
wire n1326_6;
wire n1325_5;
wire n1325_6;
wire n1324_5;
wire n1324_6;
wire n1323_5;
wire n1323_6;
wire n1322_5;
wire n1322_6;
wire n1321_5;
wire n1321_2_COUT;
wire n683_1;
wire n683_2;
wire n682_1;
wire n682_2;
wire n681_1;
wire n681_2;
wire n680_1;
wire n680_2;
wire n679_1;
wire n679_2;
wire n678_1;
wire n678_0_COUT;
wire noise_ff_x;
wire n518_5;
wire n562_5;
wire n642_5;
wire n684_6;
wire [11:0] sign_a_x;
wire [11:0] sign_b_x;
wire [11:0] sign_c_x;
wire [10:1] sign_n_x;
wire [4:0] io_cnt_x;
wire [0:0] io_state_x;
wire [3:1] clk_div16_x;
wire [7:0] din_r;
wire [1:0] io_state_r;
wire [4:0] io_cnt_r;
wire [2:0] reg_addr_r;
wire [9:0] ch_a_period_r;
wire [11:0] ch_a_level_r;
wire [9:0] ch_b_period_r;
wire [11:0] ch_b_level_r;
wire [9:0] ch_c_period_r;
wire [11:0] ch_c_level_r;
wire [1:0] noise_shift_r;
wire [11:1] noise_level_r;
wire [3:0] clk_div16_r;
wire [9:0] ch_a_cnt_r;
wire [9:0] ch_b_cnt_r;
wire [9:0] ch_c_cnt_r;
wire [6:0] noise_cnt_r;
wire [14:0] noise_lfsr_r;
wire [11:0] sign_a_r;
wire [11:0] sign_b_r;
wire [11:0] sign_c_r;
wire [11:0] sign_n_r;
wire VCC;
wire GND;
  LUT3 noise_ff_x_s6 (
    .F(noise_ff_x_6),
    .I0(noise_cnt_r[4]),
    .I1(noise_cnt_r[5]),
    .I2(noise_shift_r[0]) 
);
defparam noise_ff_x_s6.INIT=8'hCA;
  LUT3 noise_ff_x_s7 (
    .F(noise_ff_x_7),
    .I0(noise_cnt_r[6]),
    .I1(c_ff_r),
    .I2(noise_shift_r[0]) 
);
defparam noise_ff_x_s7.INIT=8'hCA;
  LUT4 en_cnt_x_s0 (
    .F(en_cnt_x),
    .I0(clk_div16_r[0]),
    .I1(clk_div16_r[1]),
    .I2(clk_div16_r[2]),
    .I3(clk_div16_r[3]) 
);
defparam en_cnt_x_s0.INIT=16'h0001;
  LUT4 n491_s0 (
    .F(n491_3),
    .I0(en_cnt_x),
    .I1(ch_a_period_r[9]),
    .I2(ch_a_cnt_r[9]),
    .I3(n491_4) 
);
defparam n491_s0.INIT=16'h0DF0;
  LUT3 n492_s0 (
    .F(n492_3),
    .I0(n492_4),
    .I1(ch_a_period_r[8]),
    .I2(n492_5) 
);
defparam n492_s0.INIT=8'hD0;
  LUT4 n493_s0 (
    .F(n493_3),
    .I0(ch_a_period_r[7]),
    .I1(n492_4),
    .I2(n493_4),
    .I3(ch_a_cnt_r[7]) 
);
defparam n493_s0.INIT=16'h0BB0;
  LUT3 n494_s0 (
    .F(n494_3),
    .I0(n494_4),
    .I1(ch_a_period_r[6]),
    .I2(n492_4) 
);
defparam n494_s0.INIT=8'hCA;
  LUT3 n495_s0 (
    .F(n495_3),
    .I0(n495_4),
    .I1(ch_a_period_r[5]),
    .I2(n492_4) 
);
defparam n495_s0.INIT=8'hCA;
  LUT4 n496_s0 (
    .F(n496_3),
    .I0(ch_a_period_r[4]),
    .I1(ch_a_cnt_r[4]),
    .I2(n496_6),
    .I3(n492_4) 
);
defparam n496_s0.INIT=16'hAA3C;
  LUT3 n497_s0 (
    .F(n497_3),
    .I0(n497_6),
    .I1(ch_a_period_r[3]),
    .I2(n492_4) 
);
defparam n497_s0.INIT=8'hCA;
  LUT4 n498_s0 (
    .F(n498_3),
    .I0(ch_a_period_r[2]),
    .I1(ch_a_cnt_r[2]),
    .I2(n498_4),
    .I3(n492_4) 
);
defparam n498_s0.INIT=16'hAA3C;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(ch_a_period_r[1]),
    .I1(n492_4),
    .I2(ch_a_cnt_r[0]),
    .I3(ch_a_cnt_r[1]) 
);
defparam n499_s0.INIT=16'hB00B;
  LUT3 n500_s0 (
    .F(n500_3),
    .I0(n492_4),
    .I1(ch_a_period_r[0]),
    .I2(ch_a_cnt_r[0]) 
);
defparam n500_s0.INIT=8'h0D;
  LUT4 n535_s0 (
    .F(n535_3),
    .I0(en_cnt_x),
    .I1(ch_b_period_r[9]),
    .I2(ch_b_cnt_r[9]),
    .I3(n535_4) 
);
defparam n535_s0.INIT=16'h0DF0;
  LUT3 n536_s0 (
    .F(n536_3),
    .I0(n536_4),
    .I1(ch_b_period_r[8]),
    .I2(n536_5) 
);
defparam n536_s0.INIT=8'hD0;
  LUT4 n537_s0 (
    .F(n537_3),
    .I0(ch_b_period_r[7]),
    .I1(n536_4),
    .I2(n537_4),
    .I3(ch_b_cnt_r[7]) 
);
defparam n537_s0.INIT=16'h0BB0;
  LUT3 n538_s0 (
    .F(n538_3),
    .I0(n538_4),
    .I1(ch_b_period_r[6]),
    .I2(n536_4) 
);
defparam n538_s0.INIT=8'hCA;
  LUT3 n539_s0 (
    .F(n539_3),
    .I0(n539_4),
    .I1(ch_b_period_r[5]),
    .I2(n536_4) 
);
defparam n539_s0.INIT=8'hCA;
  LUT4 n540_s0 (
    .F(n540_3),
    .I0(ch_b_period_r[4]),
    .I1(ch_b_cnt_r[4]),
    .I2(n540_6),
    .I3(n536_4) 
);
defparam n540_s0.INIT=16'hAA3C;
  LUT3 n541_s0 (
    .F(n541_3),
    .I0(n541_6),
    .I1(ch_b_period_r[3]),
    .I2(n536_4) 
);
defparam n541_s0.INIT=8'hCA;
  LUT4 n542_s0 (
    .F(n542_3),
    .I0(ch_b_period_r[2]),
    .I1(ch_b_cnt_r[2]),
    .I2(n542_4),
    .I3(n536_4) 
);
defparam n542_s0.INIT=16'hAA3C;
  LUT4 n543_s0 (
    .F(n543_3),
    .I0(ch_b_period_r[1]),
    .I1(n536_4),
    .I2(ch_b_cnt_r[0]),
    .I3(ch_b_cnt_r[1]) 
);
defparam n543_s0.INIT=16'hB00B;
  LUT3 n544_s0 (
    .F(n544_3),
    .I0(n536_4),
    .I1(ch_b_period_r[0]),
    .I2(ch_b_cnt_r[0]) 
);
defparam n544_s0.INIT=8'h0D;
  LUT4 n579_s0 (
    .F(n579_3),
    .I0(en_cnt_x),
    .I1(ch_c_period_r[9]),
    .I2(ch_c_cnt_r[9]),
    .I3(n579_4) 
);
defparam n579_s0.INIT=16'h0DF0;
  LUT3 n580_s0 (
    .F(n580_3),
    .I0(n580_4),
    .I1(ch_c_period_r[8]),
    .I2(n580_5) 
);
defparam n580_s0.INIT=8'hD0;
  LUT4 n581_s0 (
    .F(n581_3),
    .I0(ch_c_period_r[7]),
    .I1(n580_4),
    .I2(n581_4),
    .I3(ch_c_cnt_r[7]) 
);
defparam n581_s0.INIT=16'h0BB0;
  LUT3 n582_s0 (
    .F(n582_3),
    .I0(n582_4),
    .I1(ch_c_period_r[6]),
    .I2(n580_4) 
);
defparam n582_s0.INIT=8'hCA;
  LUT3 n583_s0 (
    .F(n583_3),
    .I0(n583_4),
    .I1(ch_c_period_r[5]),
    .I2(n580_4) 
);
defparam n583_s0.INIT=8'hCA;
  LUT4 n584_s0 (
    .F(n584_3),
    .I0(ch_c_period_r[4]),
    .I1(ch_c_cnt_r[4]),
    .I2(n584_6),
    .I3(n580_4) 
);
defparam n584_s0.INIT=16'hAA3C;
  LUT3 n585_s0 (
    .F(n585_3),
    .I0(n585_6),
    .I1(ch_c_period_r[3]),
    .I2(n580_4) 
);
defparam n585_s0.INIT=8'hCA;
  LUT4 n586_s0 (
    .F(n586_3),
    .I0(ch_c_period_r[2]),
    .I1(ch_c_cnt_r[2]),
    .I2(n586_4),
    .I3(n580_4) 
);
defparam n586_s0.INIT=16'hAA3C;
  LUT4 n587_s0 (
    .F(n587_3),
    .I0(ch_c_period_r[1]),
    .I1(n580_4),
    .I2(ch_c_cnt_r[0]),
    .I3(ch_c_cnt_r[1]) 
);
defparam n587_s0.INIT=16'hB00B;
  LUT3 n588_s0 (
    .F(n588_3),
    .I0(n580_4),
    .I1(ch_c_period_r[0]),
    .I2(ch_c_cnt_r[0]) 
);
defparam n588_s0.INIT=8'h0D;
  LUT2 tone_c_x_s0 (
    .F(tone_c_x),
    .I0(c_ff_r),
    .I1(tone_c_x_4) 
);
defparam tone_c_x_s0.INIT=4'hE;
  LUT3 noise_fb_s_s0 (
    .F(noise_fb_s),
    .I0(noise_ctrl_r),
    .I1(noise_lfsr_r[1]),
    .I2(noise_lfsr_r[0]) 
);
defparam noise_fb_s_s0.INIT=8'h78;
  LUT3 n1840_s0 (
    .F(n1840_3),
    .I0(noise_ff_r),
    .I1(noise_ff_x),
    .I2(n105_11) 
);
defparam n1840_s0.INIT=8'h40;
  LUT4 sign_a_x_11_s1 (
    .F(sign_a_x[11]),
    .I0(sign_a_x_11_5),
    .I1(ch_a_level_r[11]),
    .I2(tone_a_r),
    .I3(sign_a_x_11_6) 
);
defparam sign_a_x_11_s1.INIT=16'h330D;
  LUT3 sign_a_x_10_s0 (
    .F(sign_a_x[10]),
    .I0(sign_a_x_10_4),
    .I1(ch_a_level_r[10]),
    .I2(sign_a_x_11_6) 
);
defparam sign_a_x_10_s0.INIT=8'hCA;
  LUT4 sign_a_x_9_s0 (
    .F(sign_a_x[9]),
    .I0(sign_a_x_11_6),
    .I1(ch_a_level_r[10]),
    .I2(sign_a_x_9_4),
    .I3(ch_a_level_r[9]) 
);
defparam sign_a_x_9_s0.INIT=16'hEB14;
  LUT3 sign_a_x_8_s0 (
    .F(sign_a_x[8]),
    .I0(sign_a_x_11_6),
    .I1(sign_a_x_8_4),
    .I2(ch_a_level_r[8]) 
);
defparam sign_a_x_8_s0.INIT=8'hE1;
  LUT3 sign_a_x_7_s0 (
    .F(sign_a_x[7]),
    .I0(sign_a_x_7_4),
    .I1(ch_a_level_r[7]),
    .I2(sign_a_x_11_6) 
);
defparam sign_a_x_7_s0.INIT=8'hCA;
  LUT4 sign_a_x_6_s0 (
    .F(sign_a_x[6]),
    .I0(sign_a_x_11_6),
    .I1(ch_a_level_r[7]),
    .I2(sign_a_x_6_4),
    .I3(ch_a_level_r[6]) 
);
defparam sign_a_x_6_s0.INIT=16'hEB14;
  LUT3 sign_a_x_5_s0 (
    .F(sign_a_x[5]),
    .I0(sign_a_x_11_6),
    .I1(sign_a_x_5_4),
    .I2(ch_a_level_r[5]) 
);
defparam sign_a_x_5_s0.INIT=8'hE1;
  LUT3 sign_a_x_4_s0 (
    .F(sign_a_x[4]),
    .I0(sign_a_x_4_4),
    .I1(ch_a_level_r[4]),
    .I2(sign_a_x_11_6) 
);
defparam sign_a_x_4_s0.INIT=8'hCA;
  LUT4 sign_a_x_3_s0 (
    .F(sign_a_x[3]),
    .I0(ch_a_level_r[3]),
    .I1(ch_a_level_r[4]),
    .I2(sign_a_x_3_4),
    .I3(sign_a_x_11_6) 
);
defparam sign_a_x_3_s0.INIT=16'hAA3C;
  LUT3 sign_a_x_2_s0 (
    .F(sign_a_x[2]),
    .I0(sign_a_x_2_4),
    .I1(ch_a_level_r[2]),
    .I2(sign_a_x_11_6) 
);
defparam sign_a_x_2_s0.INIT=8'hCA;
  LUT4 sign_a_x_1_s0 (
    .F(sign_a_x[1]),
    .I0(tone_a_r),
    .I1(sign_a_x_11_6),
    .I2(ch_a_level_r[1]),
    .I3(ch_a_level_r[2]) 
);
defparam sign_a_x_1_s0.INIT=16'hE3D0;
  LUT3 sign_a_x_0_s0 (
    .F(sign_a_x[0]),
    .I0(ch_a_level_r[0]),
    .I1(ch_a_level_r[1]),
    .I2(sign_a_x_11_6) 
);
defparam sign_a_x_0_s0.INIT=8'hAC;
  LUT4 sign_b_x_11_s1 (
    .F(sign_b_x[11]),
    .I0(sign_b_x_11_5),
    .I1(ch_b_level_r[11]),
    .I2(tone_b_r),
    .I3(sign_b_x_11_6) 
);
defparam sign_b_x_11_s1.INIT=16'h330D;
  LUT3 sign_b_x_10_s0 (
    .F(sign_b_x[10]),
    .I0(sign_b_x_10_4),
    .I1(ch_b_level_r[10]),
    .I2(sign_b_x_11_6) 
);
defparam sign_b_x_10_s0.INIT=8'hCA;
  LUT4 sign_b_x_9_s0 (
    .F(sign_b_x[9]),
    .I0(sign_b_x_11_6),
    .I1(ch_b_level_r[10]),
    .I2(sign_b_x_9_4),
    .I3(ch_b_level_r[9]) 
);
defparam sign_b_x_9_s0.INIT=16'hEB14;
  LUT3 sign_b_x_8_s0 (
    .F(sign_b_x[8]),
    .I0(sign_b_x_11_6),
    .I1(sign_b_x_8_4),
    .I2(ch_b_level_r[8]) 
);
defparam sign_b_x_8_s0.INIT=8'hE1;
  LUT3 sign_b_x_7_s0 (
    .F(sign_b_x[7]),
    .I0(sign_b_x_7_4),
    .I1(ch_b_level_r[7]),
    .I2(sign_b_x_11_6) 
);
defparam sign_b_x_7_s0.INIT=8'hCA;
  LUT4 sign_b_x_6_s0 (
    .F(sign_b_x[6]),
    .I0(sign_b_x_11_6),
    .I1(ch_b_level_r[7]),
    .I2(sign_b_x_6_4),
    .I3(ch_b_level_r[6]) 
);
defparam sign_b_x_6_s0.INIT=16'hEB14;
  LUT3 sign_b_x_5_s0 (
    .F(sign_b_x[5]),
    .I0(sign_b_x_11_6),
    .I1(sign_b_x_5_4),
    .I2(ch_b_level_r[5]) 
);
defparam sign_b_x_5_s0.INIT=8'hE1;
  LUT3 sign_b_x_4_s0 (
    .F(sign_b_x[4]),
    .I0(sign_b_x_4_4),
    .I1(ch_b_level_r[4]),
    .I2(sign_b_x_11_6) 
);
defparam sign_b_x_4_s0.INIT=8'hCA;
  LUT4 sign_b_x_3_s0 (
    .F(sign_b_x[3]),
    .I0(ch_b_level_r[3]),
    .I1(ch_b_level_r[4]),
    .I2(sign_b_x_3_4),
    .I3(sign_b_x_11_6) 
);
defparam sign_b_x_3_s0.INIT=16'hAA3C;
  LUT3 sign_b_x_2_s0 (
    .F(sign_b_x[2]),
    .I0(sign_b_x_2_4),
    .I1(ch_b_level_r[2]),
    .I2(sign_b_x_11_6) 
);
defparam sign_b_x_2_s0.INIT=8'hCA;
  LUT4 sign_b_x_1_s0 (
    .F(sign_b_x[1]),
    .I0(tone_b_r),
    .I1(sign_b_x_11_6),
    .I2(ch_b_level_r[1]),
    .I3(ch_b_level_r[2]) 
);
defparam sign_b_x_1_s0.INIT=16'hE3D0;
  LUT3 sign_b_x_0_s0 (
    .F(sign_b_x[0]),
    .I0(ch_b_level_r[0]),
    .I1(ch_b_level_r[1]),
    .I2(sign_b_x_11_6) 
);
defparam sign_b_x_0_s0.INIT=8'hAC;
  LUT4 sign_c_x_11_s1 (
    .F(sign_c_x[11]),
    .I0(sign_c_x_11_5),
    .I1(ch_c_level_r[11]),
    .I2(tone_c_r),
    .I3(tone_c_x_4) 
);
defparam sign_c_x_11_s1.INIT=16'h330D;
  LUT3 sign_c_x_10_s0 (
    .F(sign_c_x[10]),
    .I0(sign_c_x_10_4),
    .I1(ch_c_level_r[10]),
    .I2(tone_c_x_4) 
);
defparam sign_c_x_10_s0.INIT=8'hCA;
  LUT4 sign_c_x_9_s0 (
    .F(sign_c_x[9]),
    .I0(tone_c_x_4),
    .I1(ch_c_level_r[10]),
    .I2(sign_c_x_9_4),
    .I3(ch_c_level_r[9]) 
);
defparam sign_c_x_9_s0.INIT=16'hEB14;
  LUT3 sign_c_x_8_s0 (
    .F(sign_c_x[8]),
    .I0(tone_c_x_4),
    .I1(sign_c_x_8_4),
    .I2(ch_c_level_r[8]) 
);
defparam sign_c_x_8_s0.INIT=8'hE1;
  LUT3 sign_c_x_7_s0 (
    .F(sign_c_x[7]),
    .I0(sign_c_x_7_4),
    .I1(ch_c_level_r[7]),
    .I2(tone_c_x_4) 
);
defparam sign_c_x_7_s0.INIT=8'hCA;
  LUT4 sign_c_x_6_s0 (
    .F(sign_c_x[6]),
    .I0(tone_c_x_4),
    .I1(ch_c_level_r[7]),
    .I2(sign_c_x_6_4),
    .I3(ch_c_level_r[6]) 
);
defparam sign_c_x_6_s0.INIT=16'hEB14;
  LUT3 sign_c_x_5_s0 (
    .F(sign_c_x[5]),
    .I0(tone_c_x_4),
    .I1(sign_c_x_5_4),
    .I2(ch_c_level_r[5]) 
);
defparam sign_c_x_5_s0.INIT=8'hE1;
  LUT3 sign_c_x_4_s0 (
    .F(sign_c_x[4]),
    .I0(sign_c_x_4_4),
    .I1(ch_c_level_r[4]),
    .I2(tone_c_x_4) 
);
defparam sign_c_x_4_s0.INIT=8'hCA;
  LUT4 sign_c_x_3_s0 (
    .F(sign_c_x[3]),
    .I0(ch_c_level_r[3]),
    .I1(ch_c_level_r[4]),
    .I2(sign_c_x_3_4),
    .I3(tone_c_x_4) 
);
defparam sign_c_x_3_s0.INIT=16'hAA3C;
  LUT3 sign_c_x_2_s0 (
    .F(sign_c_x[2]),
    .I0(sign_c_x_2_4),
    .I1(ch_c_level_r[2]),
    .I2(tone_c_x_4) 
);
defparam sign_c_x_2_s0.INIT=8'hCA;
  LUT4 sign_c_x_1_s0 (
    .F(sign_c_x[1]),
    .I0(tone_c_r),
    .I1(tone_c_x_4),
    .I2(ch_c_level_r[1]),
    .I3(ch_c_level_r[2]) 
);
defparam sign_c_x_1_s0.INIT=16'hE3D0;
  LUT3 sign_c_x_0_s0 (
    .F(sign_c_x[0]),
    .I0(ch_c_level_r[0]),
    .I1(ch_c_level_r[1]),
    .I2(tone_c_x_4) 
);
defparam sign_c_x_0_s0.INIT=8'hAC;
  LUT3 sign_n_x_10_s0 (
    .F(sign_n_x[10]),
    .I0(noise_lfsr_r[0]),
    .I1(sign_n_x_10_6),
    .I2(noise_level_r[11]) 
);
defparam sign_n_x_10_s0.INIT=8'hE1;
  LUT4 sign_n_x_9_s0 (
    .F(sign_n_x[9]),
    .I0(sign_n_x_9_7),
    .I1(sign_n_x_9_5),
    .I2(noise_lfsr_r[0]),
    .I3(noise_level_r[10]) 
);
defparam sign_n_x_9_s0.INIT=16'hF807;
  LUT4 sign_n_x_8_s0 (
    .F(sign_n_x[8]),
    .I0(noise_level_r[8]),
    .I1(sign_n_x_9_7),
    .I2(noise_lfsr_r[0]),
    .I3(noise_level_r[9]) 
);
defparam sign_n_x_8_s0.INIT=16'hF40B;
  LUT3 sign_n_x_7_s0 (
    .F(sign_n_x[7]),
    .I0(noise_lfsr_r[0]),
    .I1(sign_n_x_9_7),
    .I2(noise_level_r[8]) 
);
defparam sign_n_x_7_s0.INIT=8'hE1;
  LUT4 sign_n_x_6_s0 (
    .F(sign_n_x[6]),
    .I0(sign_n_x_6_4),
    .I1(sign_n_x_6_5),
    .I2(noise_lfsr_r[0]),
    .I3(noise_level_r[7]) 
);
defparam sign_n_x_6_s0.INIT=16'hF807;
  LUT4 sign_n_x_5_s0 (
    .F(sign_n_x[5]),
    .I0(noise_level_r[5]),
    .I1(sign_n_x_6_4),
    .I2(noise_lfsr_r[0]),
    .I3(noise_level_r[6]) 
);
defparam sign_n_x_5_s0.INIT=16'hF40B;
  LUT3 sign_n_x_4_s0 (
    .F(sign_n_x[4]),
    .I0(noise_lfsr_r[0]),
    .I1(sign_n_x_6_4),
    .I2(noise_level_r[5]) 
);
defparam sign_n_x_4_s0.INIT=8'hE1;
  LUT2 sign_n_x_3_s0 (
    .F(sign_n_x[3]),
    .I0(noise_level_r[4]),
    .I1(sign_n_x_3_4) 
);
defparam sign_n_x_3_s0.INIT=4'h6;
  LUT4 sign_n_x_2_s0 (
    .F(sign_n_x[2]),
    .I0(noise_level_r[2]),
    .I1(noise_level_r[1]),
    .I2(noise_lfsr_r[0]),
    .I3(noise_level_r[3]) 
);
defparam sign_n_x_2_s0.INIT=16'hF10E;
  LUT3 sign_n_x_1_s0 (
    .F(sign_n_x[1]),
    .I0(noise_lfsr_r[0]),
    .I1(noise_level_r[1]),
    .I2(noise_level_r[2]) 
);
defparam sign_n_x_1_s0.INIT=8'hB4;
  LUT2 n289_s1 (
    .F(n289_4),
    .I0(din_r[7]),
    .I1(n289_7) 
);
defparam n289_s1.INIT=4'h8;
  LUT2 n358_s1 (
    .F(n358_4),
    .I0(n289_7),
    .I1(n358_7) 
);
defparam n358_s1.INIT=4'h8;
  LUT4 n292_s1 (
    .F(n292_4),
    .I0(reg_addr_r[2]),
    .I1(din_r[7]),
    .I2(n289_7),
    .I3(n292_7) 
);
defparam n292_s1.INIT=16'h1000;
  LUT4 n298_s1 (
    .F(n298_4),
    .I0(din_r[6]),
    .I1(din_r[7]),
    .I2(n289_7),
    .I3(n292_7) 
);
defparam n298_s1.INIT=16'h4000;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(reg_addr_r[2]),
    .I1(din_r[7]),
    .I2(n289_7),
    .I3(n314_7) 
);
defparam n314_s1.INIT=16'h1000;
  LUT4 n320_s1 (
    .F(n320_4),
    .I0(din_r[6]),
    .I1(din_r[7]),
    .I2(n289_7),
    .I3(n314_7) 
);
defparam n320_s1.INIT=16'h4000;
  LUT4 n336_s1 (
    .F(n336_4),
    .I0(din_r[7]),
    .I1(reg_addr_r[2]),
    .I2(n289_7),
    .I3(n292_7) 
);
defparam n336_s1.INIT=16'h4000;
  LUT3 ch_a_cnt_r_9_s2 (
    .F(ch_a_cnt_r_9_6),
    .I0(n492_4),
    .I1(n105_11),
    .I2(n1833_5) 
);
defparam ch_a_cnt_r_9_s2.INIT=8'hF8;
  LUT3 ch_b_cnt_r_9_s2 (
    .F(ch_b_cnt_r_9_6),
    .I0(n536_4),
    .I1(n105_11),
    .I2(n1833_5) 
);
defparam ch_b_cnt_r_9_s2.INIT=8'hF8;
  LUT3 ch_c_cnt_r_9_s2 (
    .F(ch_c_cnt_r_9_6),
    .I0(n580_4),
    .I1(n105_11),
    .I2(n1833_5) 
);
defparam ch_c_cnt_r_9_s2.INIT=8'hF8;
  LUT4 dac_level_s_0_s729 (
    .F(dac_level_s_0_921),
    .I0(din_r[3]),
    .I1(din_r[0]),
    .I2(din_r[1]),
    .I3(din_r[2]) 
);
defparam dac_level_s_0_s729.INIT=16'h7CA7;
  LUT4 dac_level_s_0_s730 (
    .F(dac_level_s_0_923),
    .I0(din_r[2]),
    .I1(din_r[0]),
    .I2(din_r[1]),
    .I3(din_r[3]) 
);
defparam dac_level_s_0_s730.INIT=16'h220B;
  LUT4 dac_level_s_0_s731 (
    .F(dac_level_s_0_925),
    .I0(din_r[3]),
    .I1(din_r[2]),
    .I2(din_r[1]),
    .I3(din_r[0]) 
);
defparam dac_level_s_0_s731.INIT=16'h3F45;
  LUT4 dac_level_s_0_s732 (
    .F(dac_level_s_0_927),
    .I0(din_r[3]),
    .I1(din_r[1]),
    .I2(din_r[2]),
    .I3(din_r[0]) 
);
defparam dac_level_s_0_s732.INIT=16'h301F;
  LUT4 dac_level_s_0_s733 (
    .F(dac_level_s_0_929),
    .I0(din_r[3]),
    .I1(din_r[2]),
    .I2(din_r[0]),
    .I3(din_r[1]) 
);
defparam dac_level_s_0_s733.INIT=16'h4315;
  LUT4 dac_level_s_0_s734 (
    .F(dac_level_s_0_931),
    .I0(din_r[2]),
    .I1(din_r[1]),
    .I2(din_r[3]),
    .I3(din_r[0]) 
);
defparam dac_level_s_0_s734.INIT=16'h6003;
  LUT4 dac_level_s_0_s735 (
    .F(dac_level_s_0_933),
    .I0(din_r[3]),
    .I1(din_r[0]),
    .I2(din_r[2]),
    .I3(din_r[1]) 
);
defparam dac_level_s_0_s735.INIT=16'h2287;
  LUT4 dac_level_s_0_s736 (
    .F(dac_level_s_0_935),
    .I0(din_r[1]),
    .I1(din_r[0]),
    .I2(din_r[3]),
    .I3(din_r[2]) 
);
defparam dac_level_s_0_s736.INIT=16'h1CA1;
  LUT4 dac_level_s_0_s737 (
    .F(dac_level_s_0_937),
    .I0(din_r[2]),
    .I1(din_r[1]),
    .I2(din_r[0]),
    .I3(din_r[3]) 
);
defparam dac_level_s_0_s737.INIT=16'h1187;
  LUT4 dac_level_s_0_s738 (
    .F(dac_level_s_0_939),
    .I0(din_r[0]),
    .I1(din_r[2]),
    .I2(din_r[1]),
    .I3(din_r[3]) 
);
defparam dac_level_s_0_s738.INIT=16'h004F;
  LUT3 io_state_r_1_s3 (
    .F(io_state_r_1_7),
    .I0(io_state_r_1_8),
    .I1(en_reg_wr_s),
    .I2(n105_11) 
);
defparam io_state_r_1_s3.INIT=8'hD0;
  LUT4 io_cnt_r_4_s4 (
    .F(io_cnt_r_4_8),
    .I0(en_reg_wr_s),
    .I1(io_state_r[0]),
    .I2(io_cnt_r_4_9),
    .I3(n105_11) 
);
defparam io_cnt_r_4_s4.INIT=16'h4F00;
  LUT2 ready_x_s12 (
    .F(ready_x),
    .I0(io_state_r[1]),
    .I1(io_state_r[0]) 
);
defparam ready_x_s12.INIT=4'h4;
  LUT3 io_cnt_x_0_s12 (
    .F(io_cnt_x[0]),
    .I0(io_state_r[0]),
    .I1(io_cnt_r[0]),
    .I2(io_state_r[1]) 
);
defparam io_cnt_x_0_s12.INIT=8'h07;
  LUT4 io_cnt_x_1_s12 (
    .F(io_cnt_x[1]),
    .I0(io_state_r[0]),
    .I1(io_cnt_r[1]),
    .I2(io_cnt_r[0]),
    .I3(io_state_r[1]) 
);
defparam io_cnt_x_1_s12.INIT=16'h00D7;
  LUT4 io_cnt_x_2_s12 (
    .F(io_cnt_x[2]),
    .I0(io_state_r[0]),
    .I1(io_cnt_r[2]),
    .I2(io_cnt_x_2_19),
    .I3(io_state_r[1]) 
);
defparam io_cnt_x_2_s12.INIT=16'h007D;
  LUT3 io_cnt_x_3_s12 (
    .F(io_cnt_x[3]),
    .I0(io_cnt_x_3_21),
    .I1(io_state_r[0]),
    .I2(io_state_r[1]) 
);
defparam io_cnt_x_3_s12.INIT=8'h0B;
  LUT4 io_cnt_x_4_s14 (
    .F(io_cnt_x[4]),
    .I0(io_state_r[0]),
    .I1(io_cnt_r[4]),
    .I2(io_cnt_x_4_23),
    .I3(io_state_r[1]) 
);
defparam io_cnt_x_4_s14.INIT=16'h007D;
  LUT3 en_reg_wr_s_s1 (
    .F(en_reg_wr_s),
    .I0(io_cnt_r[4]),
    .I1(io_state_r[0]),
    .I2(io_cnt_x_4_23) 
);
defparam en_reg_wr_s_s1.INIT=8'h40;
  LUT2 io_state_x_0_s11 (
    .F(io_state_x[0]),
    .I0(io_state_r[0]),
    .I1(io_state_r[1]) 
);
defparam io_state_x_0_s11.INIT=4'h1;
  LUT2 dac_level_s_0_s739 (
    .F(dac_level_s_0_941),
    .I0(din_r[3]),
    .I1(din_r[2]) 
);
defparam dac_level_s_0_s739.INIT=4'h1;
  LUT2 n1250_s6 (
    .F(n1250_10),
    .I0(noise_level_r[11]),
    .I1(sign_n_x_10_6) 
);
defparam n1250_s6.INIT=4'hB;
  LUT4 dac_level_s_0_s740 (
    .F(dac_level_s_0_943),
    .I0(din_r[0]),
    .I1(din_r[3]),
    .I2(din_r[1]),
    .I3(din_r[2]) 
);
defparam dac_level_s_0_s740.INIT=16'h6003;
  LUT2 clk_div16_x_1_s0 (
    .F(clk_div16_x[1]),
    .I0(clk_div16_r[0]),
    .I1(clk_div16_r[1]) 
);
defparam clk_div16_x_1_s0.INIT=4'h6;
  LUT3 clk_div16_x_2_s0 (
    .F(clk_div16_x[2]),
    .I0(clk_div16_r[0]),
    .I1(clk_div16_r[1]),
    .I2(clk_div16_r[2]) 
);
defparam clk_div16_x_2_s0.INIT=8'h78;
  LUT4 clk_div16_x_3_s0 (
    .F(clk_div16_x[3]),
    .I0(clk_div16_r[0]),
    .I1(clk_div16_r[1]),
    .I2(clk_div16_r[2]),
    .I3(clk_div16_r[3]) 
);
defparam clk_div16_x_3_s0.INIT=16'h7F80;
  LUT3 n491_s1 (
    .F(n491_4),
    .I0(ch_a_cnt_r[7]),
    .I1(ch_a_cnt_r[8]),
    .I2(n493_4) 
);
defparam n491_s1.INIT=8'h10;
  LUT3 n492_s1 (
    .F(n492_4),
    .I0(ch_a_cnt_r[9]),
    .I1(en_cnt_x),
    .I2(n491_4) 
);
defparam n492_s1.INIT=8'h40;
  LUT3 n492_s2 (
    .F(n492_5),
    .I0(ch_a_cnt_r[7]),
    .I1(n493_4),
    .I2(ch_a_cnt_r[8]) 
);
defparam n492_s2.INIT=8'hB4;
  LUT4 n493_s1 (
    .F(n493_4),
    .I0(ch_a_cnt_r[4]),
    .I1(ch_a_cnt_r[5]),
    .I2(ch_a_cnt_r[6]),
    .I3(n496_6) 
);
defparam n493_s1.INIT=16'h0100;
  LUT4 n494_s1 (
    .F(n494_4),
    .I0(ch_a_cnt_r[4]),
    .I1(ch_a_cnt_r[5]),
    .I2(n496_6),
    .I3(ch_a_cnt_r[6]) 
);
defparam n494_s1.INIT=16'hEF10;
  LUT3 n495_s1 (
    .F(n495_4),
    .I0(ch_a_cnt_r[4]),
    .I1(n496_6),
    .I2(ch_a_cnt_r[5]) 
);
defparam n495_s1.INIT=8'hB4;
  LUT2 n498_s1 (
    .F(n498_4),
    .I0(ch_a_cnt_r[0]),
    .I1(ch_a_cnt_r[1]) 
);
defparam n498_s1.INIT=4'h1;
  LUT3 n535_s1 (
    .F(n535_4),
    .I0(ch_b_cnt_r[7]),
    .I1(ch_b_cnt_r[8]),
    .I2(n537_4) 
);
defparam n535_s1.INIT=8'h10;
  LUT3 n536_s1 (
    .F(n536_4),
    .I0(ch_b_cnt_r[9]),
    .I1(en_cnt_x),
    .I2(n535_4) 
);
defparam n536_s1.INIT=8'h40;
  LUT3 n536_s2 (
    .F(n536_5),
    .I0(ch_b_cnt_r[7]),
    .I1(n537_4),
    .I2(ch_b_cnt_r[8]) 
);
defparam n536_s2.INIT=8'hB4;
  LUT4 n537_s1 (
    .F(n537_4),
    .I0(ch_b_cnt_r[4]),
    .I1(ch_b_cnt_r[5]),
    .I2(ch_b_cnt_r[6]),
    .I3(n540_6) 
);
defparam n537_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(ch_b_cnt_r[4]),
    .I1(ch_b_cnt_r[5]),
    .I2(n540_6),
    .I3(ch_b_cnt_r[6]) 
);
defparam n538_s1.INIT=16'hEF10;
  LUT3 n539_s1 (
    .F(n539_4),
    .I0(ch_b_cnt_r[4]),
    .I1(n540_6),
    .I2(ch_b_cnt_r[5]) 
);
defparam n539_s1.INIT=8'hB4;
  LUT2 n542_s1 (
    .F(n542_4),
    .I0(ch_b_cnt_r[0]),
    .I1(ch_b_cnt_r[1]) 
);
defparam n542_s1.INIT=4'h1;
  LUT3 n579_s1 (
    .F(n579_4),
    .I0(ch_c_cnt_r[7]),
    .I1(ch_c_cnt_r[8]),
    .I2(n581_4) 
);
defparam n579_s1.INIT=8'h10;
  LUT3 n580_s1 (
    .F(n580_4),
    .I0(ch_c_cnt_r[9]),
    .I1(en_cnt_x),
    .I2(n579_4) 
);
defparam n580_s1.INIT=8'h40;
  LUT3 n580_s2 (
    .F(n580_5),
    .I0(ch_c_cnt_r[7]),
    .I1(n581_4),
    .I2(ch_c_cnt_r[8]) 
);
defparam n580_s2.INIT=8'hB4;
  LUT4 n581_s1 (
    .F(n581_4),
    .I0(ch_c_cnt_r[4]),
    .I1(ch_c_cnt_r[5]),
    .I2(ch_c_cnt_r[6]),
    .I3(n584_6) 
);
defparam n581_s1.INIT=16'h0100;
  LUT4 n582_s1 (
    .F(n582_4),
    .I0(ch_c_cnt_r[4]),
    .I1(ch_c_cnt_r[5]),
    .I2(n584_6),
    .I3(ch_c_cnt_r[6]) 
);
defparam n582_s1.INIT=16'hEF10;
  LUT3 n583_s1 (
    .F(n583_4),
    .I0(ch_c_cnt_r[4]),
    .I1(n584_6),
    .I2(ch_c_cnt_r[5]) 
);
defparam n583_s1.INIT=8'hB4;
  LUT2 n586_s1 (
    .F(n586_4),
    .I0(ch_c_cnt_r[0]),
    .I1(ch_c_cnt_r[1]) 
);
defparam n586_s1.INIT=4'h1;
  LUT4 tone_c_x_s1 (
    .F(tone_c_x_4),
    .I0(ch_c_period_r[5]),
    .I1(ch_c_period_r[4]),
    .I2(ch_c_period_r[3]),
    .I3(tone_c_x_5) 
);
defparam tone_c_x_s1.INIT=16'h0100;
  LUT4 sign_a_x_11_s2 (
    .F(sign_a_x_11_5),
    .I0(ch_a_level_r[10]),
    .I1(ch_a_level_r[9]),
    .I2(ch_a_level_r[8]),
    .I3(sign_a_x_11_7) 
);
defparam sign_a_x_11_s2.INIT=16'h0100;
  LUT4 sign_a_x_11_s3 (
    .F(sign_a_x_11_6),
    .I0(ch_a_period_r[5]),
    .I1(ch_a_period_r[4]),
    .I2(ch_a_period_r[3]),
    .I3(sign_a_x_11_8) 
);
defparam sign_a_x_11_s3.INIT=16'h0100;
  LUT3 sign_a_x_10_s1 (
    .F(sign_a_x_10_4),
    .I0(tone_a_r),
    .I1(sign_a_x_11_5),
    .I2(ch_a_level_r[11]) 
);
defparam sign_a_x_10_s1.INIT=8'hE1;
  LUT4 sign_a_x_9_s1 (
    .F(sign_a_x_9_4),
    .I0(ch_a_level_r[8]),
    .I1(sign_a_x_11_7),
    .I2(tone_a_r),
    .I3(ch_a_level_r[9]) 
);
defparam sign_a_x_9_s1.INIT=16'hF00B;
  LUT4 sign_a_x_8_s1 (
    .F(sign_a_x_8_4),
    .I0(sign_a_x_11_7),
    .I1(tone_a_r),
    .I2(ch_a_level_r[8]),
    .I3(ch_a_level_r[9]) 
);
defparam sign_a_x_8_s1.INIT=16'hC13E;
  LUT3 sign_a_x_7_s1 (
    .F(sign_a_x_7_4),
    .I0(tone_a_r),
    .I1(sign_a_x_11_7),
    .I2(ch_a_level_r[8]) 
);
defparam sign_a_x_7_s1.INIT=8'hE1;
  LUT4 sign_a_x_6_s1 (
    .F(sign_a_x_6_4),
    .I0(ch_a_level_r[5]),
    .I1(sign_a_x_6_5),
    .I2(tone_a_r),
    .I3(ch_a_level_r[6]) 
);
defparam sign_a_x_6_s1.INIT=16'hF00B;
  LUT4 sign_a_x_5_s1 (
    .F(sign_a_x_5_4),
    .I0(sign_a_x_6_5),
    .I1(tone_a_r),
    .I2(ch_a_level_r[5]),
    .I3(ch_a_level_r[6]) 
);
defparam sign_a_x_5_s1.INIT=16'hC13E;
  LUT3 sign_a_x_4_s1 (
    .F(sign_a_x_4_4),
    .I0(tone_a_r),
    .I1(sign_a_x_6_5),
    .I2(ch_a_level_r[5]) 
);
defparam sign_a_x_4_s1.INIT=8'hE1;
  LUT4 sign_a_x_3_s1 (
    .F(sign_a_x_3_4),
    .I0(ch_a_level_r[3]),
    .I1(ch_a_level_r[2]),
    .I2(ch_a_level_r[1]),
    .I3(tone_a_r) 
);
defparam sign_a_x_3_s1.INIT=16'h00FE;
  LUT4 sign_a_x_2_s1 (
    .F(sign_a_x_2_4),
    .I0(ch_a_level_r[2]),
    .I1(ch_a_level_r[1]),
    .I2(tone_a_r),
    .I3(ch_a_level_r[3]) 
);
defparam sign_a_x_2_s1.INIT=16'hF10E;
  LUT4 sign_b_x_11_s2 (
    .F(sign_b_x_11_5),
    .I0(ch_b_level_r[10]),
    .I1(ch_b_level_r[9]),
    .I2(ch_b_level_r[8]),
    .I3(sign_b_x_11_7) 
);
defparam sign_b_x_11_s2.INIT=16'h0100;
  LUT4 sign_b_x_11_s3 (
    .F(sign_b_x_11_6),
    .I0(ch_b_period_r[5]),
    .I1(ch_b_period_r[4]),
    .I2(ch_b_period_r[3]),
    .I3(sign_b_x_11_8) 
);
defparam sign_b_x_11_s3.INIT=16'h0100;
  LUT3 sign_b_x_10_s1 (
    .F(sign_b_x_10_4),
    .I0(tone_b_r),
    .I1(sign_b_x_11_5),
    .I2(ch_b_level_r[11]) 
);
defparam sign_b_x_10_s1.INIT=8'hE1;
  LUT4 sign_b_x_9_s1 (
    .F(sign_b_x_9_4),
    .I0(ch_b_level_r[8]),
    .I1(sign_b_x_11_7),
    .I2(tone_b_r),
    .I3(ch_b_level_r[9]) 
);
defparam sign_b_x_9_s1.INIT=16'hF00B;
  LUT4 sign_b_x_8_s1 (
    .F(sign_b_x_8_4),
    .I0(sign_b_x_11_7),
    .I1(tone_b_r),
    .I2(ch_b_level_r[8]),
    .I3(ch_b_level_r[9]) 
);
defparam sign_b_x_8_s1.INIT=16'hC13E;
  LUT3 sign_b_x_7_s1 (
    .F(sign_b_x_7_4),
    .I0(tone_b_r),
    .I1(sign_b_x_11_7),
    .I2(ch_b_level_r[8]) 
);
defparam sign_b_x_7_s1.INIT=8'hE1;
  LUT4 sign_b_x_6_s1 (
    .F(sign_b_x_6_4),
    .I0(ch_b_level_r[5]),
    .I1(sign_b_x_6_5),
    .I2(tone_b_r),
    .I3(ch_b_level_r[6]) 
);
defparam sign_b_x_6_s1.INIT=16'hF00B;
  LUT4 sign_b_x_5_s1 (
    .F(sign_b_x_5_4),
    .I0(sign_b_x_6_5),
    .I1(tone_b_r),
    .I2(ch_b_level_r[5]),
    .I3(ch_b_level_r[6]) 
);
defparam sign_b_x_5_s1.INIT=16'hC13E;
  LUT3 sign_b_x_4_s1 (
    .F(sign_b_x_4_4),
    .I0(tone_b_r),
    .I1(sign_b_x_6_5),
    .I2(ch_b_level_r[5]) 
);
defparam sign_b_x_4_s1.INIT=8'hE1;
  LUT4 sign_b_x_3_s1 (
    .F(sign_b_x_3_4),
    .I0(ch_b_level_r[3]),
    .I1(ch_b_level_r[2]),
    .I2(ch_b_level_r[1]),
    .I3(tone_b_r) 
);
defparam sign_b_x_3_s1.INIT=16'h00FE;
  LUT4 sign_b_x_2_s1 (
    .F(sign_b_x_2_4),
    .I0(ch_b_level_r[2]),
    .I1(ch_b_level_r[1]),
    .I2(tone_b_r),
    .I3(ch_b_level_r[3]) 
);
defparam sign_b_x_2_s1.INIT=16'hF10E;
  LUT4 sign_c_x_11_s2 (
    .F(sign_c_x_11_5),
    .I0(ch_c_level_r[10]),
    .I1(ch_c_level_r[9]),
    .I2(ch_c_level_r[8]),
    .I3(sign_c_x_11_6) 
);
defparam sign_c_x_11_s2.INIT=16'h0100;
  LUT3 sign_c_x_10_s1 (
    .F(sign_c_x_10_4),
    .I0(tone_c_r),
    .I1(sign_c_x_11_5),
    .I2(ch_c_level_r[11]) 
);
defparam sign_c_x_10_s1.INIT=8'hE1;
  LUT4 sign_c_x_9_s1 (
    .F(sign_c_x_9_4),
    .I0(ch_c_level_r[8]),
    .I1(sign_c_x_11_6),
    .I2(tone_c_r),
    .I3(ch_c_level_r[9]) 
);
defparam sign_c_x_9_s1.INIT=16'hF00B;
  LUT4 sign_c_x_8_s1 (
    .F(sign_c_x_8_4),
    .I0(sign_c_x_11_6),
    .I1(tone_c_r),
    .I2(ch_c_level_r[8]),
    .I3(ch_c_level_r[9]) 
);
defparam sign_c_x_8_s1.INIT=16'hC13E;
  LUT3 sign_c_x_7_s1 (
    .F(sign_c_x_7_4),
    .I0(tone_c_r),
    .I1(sign_c_x_11_6),
    .I2(ch_c_level_r[8]) 
);
defparam sign_c_x_7_s1.INIT=8'hE1;
  LUT4 sign_c_x_6_s1 (
    .F(sign_c_x_6_4),
    .I0(ch_c_level_r[5]),
    .I1(sign_c_x_6_5),
    .I2(tone_c_r),
    .I3(ch_c_level_r[6]) 
);
defparam sign_c_x_6_s1.INIT=16'hF00B;
  LUT4 sign_c_x_5_s1 (
    .F(sign_c_x_5_4),
    .I0(sign_c_x_6_5),
    .I1(tone_c_r),
    .I2(ch_c_level_r[5]),
    .I3(ch_c_level_r[6]) 
);
defparam sign_c_x_5_s1.INIT=16'hC13E;
  LUT3 sign_c_x_4_s1 (
    .F(sign_c_x_4_4),
    .I0(tone_c_r),
    .I1(sign_c_x_6_5),
    .I2(ch_c_level_r[5]) 
);
defparam sign_c_x_4_s1.INIT=8'hE1;
  LUT4 sign_c_x_3_s1 (
    .F(sign_c_x_3_4),
    .I0(ch_c_level_r[3]),
    .I1(ch_c_level_r[2]),
    .I2(ch_c_level_r[1]),
    .I3(tone_c_r) 
);
defparam sign_c_x_3_s1.INIT=16'h00FE;
  LUT4 sign_c_x_2_s1 (
    .F(sign_c_x_2_4),
    .I0(ch_c_level_r[2]),
    .I1(ch_c_level_r[1]),
    .I2(tone_c_r),
    .I3(ch_c_level_r[3]) 
);
defparam sign_c_x_2_s1.INIT=16'hF10E;
  LUT2 sign_n_x_9_s2 (
    .F(sign_n_x_9_5),
    .I0(noise_level_r[9]),
    .I1(noise_level_r[8]) 
);
defparam sign_n_x_9_s2.INIT=4'h1;
  LUT4 sign_n_x_6_s1 (
    .F(sign_n_x_6_4),
    .I0(noise_level_r[4]),
    .I1(noise_level_r[3]),
    .I2(noise_level_r[2]),
    .I3(noise_level_r[1]) 
);
defparam sign_n_x_6_s1.INIT=16'h0001;
  LUT2 sign_n_x_6_s2 (
    .F(sign_n_x_6_5),
    .I0(noise_level_r[6]),
    .I1(noise_level_r[5]) 
);
defparam sign_n_x_6_s2.INIT=4'h1;
  LUT4 sign_n_x_3_s1 (
    .F(sign_n_x_3_4),
    .I0(noise_level_r[3]),
    .I1(noise_level_r[2]),
    .I2(noise_level_r[1]),
    .I3(noise_lfsr_r[0]) 
);
defparam sign_n_x_3_s1.INIT=16'h00FE;
  LUT3 n302_s3 (
    .F(n302_6),
    .I0(n302_7),
    .I1(n302_8),
    .I2(n289_7) 
);
defparam n302_s3.INIT=8'h20;
  LUT3 n324_s2 (
    .F(n324_5),
    .I0(n302_8),
    .I1(n302_7),
    .I2(n289_7) 
);
defparam n324_s2.INIT=8'h80;
  LUT4 io_state_r_1_s4 (
    .F(io_state_r_1_8),
    .I0(ce_n_r),
    .I1(wr_n_r),
    .I2(io_state_r[0]),
    .I3(io_state_r[1]) 
);
defparam io_state_r_1_s4.INIT=16'h03FE;
  LUT4 io_cnt_r_4_s5 (
    .F(io_cnt_r_4_9),
    .I0(ce_n_r),
    .I1(wr_n_r),
    .I2(io_state_r[0]),
    .I3(io_state_r[1]) 
);
defparam io_cnt_r_4_s5.INIT=16'h0FFE;
  LUT2 io_cnt_x_2_s13 (
    .F(io_cnt_x_2_19),
    .I0(io_cnt_r[0]),
    .I1(io_cnt_r[1]) 
);
defparam io_cnt_x_2_s13.INIT=4'h1;
  LUT4 tone_c_x_s2 (
    .F(tone_c_x_5),
    .I0(ch_c_period_r[9]),
    .I1(ch_c_period_r[8]),
    .I2(ch_c_period_r[7]),
    .I3(tone_c_x_6) 
);
defparam tone_c_x_s2.INIT=16'h0100;
  LUT4 sign_a_x_11_s4 (
    .F(sign_a_x_11_7),
    .I0(ch_a_level_r[7]),
    .I1(ch_a_level_r[6]),
    .I2(ch_a_level_r[5]),
    .I3(sign_a_x_6_5) 
);
defparam sign_a_x_11_s4.INIT=16'h0100;
  LUT4 sign_a_x_11_s5 (
    .F(sign_a_x_11_8),
    .I0(ch_a_period_r[9]),
    .I1(ch_a_period_r[8]),
    .I2(ch_a_period_r[7]),
    .I3(sign_a_x_11_9) 
);
defparam sign_a_x_11_s5.INIT=16'h0100;
  LUT4 sign_a_x_6_s2 (
    .F(sign_a_x_6_5),
    .I0(ch_a_level_r[4]),
    .I1(ch_a_level_r[3]),
    .I2(ch_a_level_r[2]),
    .I3(ch_a_level_r[1]) 
);
defparam sign_a_x_6_s2.INIT=16'h0001;
  LUT4 sign_b_x_11_s4 (
    .F(sign_b_x_11_7),
    .I0(ch_b_level_r[7]),
    .I1(ch_b_level_r[6]),
    .I2(ch_b_level_r[5]),
    .I3(sign_b_x_6_5) 
);
defparam sign_b_x_11_s4.INIT=16'h0100;
  LUT4 sign_b_x_11_s5 (
    .F(sign_b_x_11_8),
    .I0(ch_b_period_r[9]),
    .I1(ch_b_period_r[8]),
    .I2(ch_b_period_r[7]),
    .I3(sign_b_x_11_9) 
);
defparam sign_b_x_11_s5.INIT=16'h0100;
  LUT4 sign_b_x_6_s2 (
    .F(sign_b_x_6_5),
    .I0(ch_b_level_r[4]),
    .I1(ch_b_level_r[3]),
    .I2(ch_b_level_r[2]),
    .I3(ch_b_level_r[1]) 
);
defparam sign_b_x_6_s2.INIT=16'h0001;
  LUT4 sign_c_x_11_s3 (
    .F(sign_c_x_11_6),
    .I0(ch_c_level_r[7]),
    .I1(ch_c_level_r[6]),
    .I2(ch_c_level_r[5]),
    .I3(sign_c_x_6_5) 
);
defparam sign_c_x_11_s3.INIT=16'h0100;
  LUT4 sign_c_x_6_s2 (
    .F(sign_c_x_6_5),
    .I0(ch_c_level_r[4]),
    .I1(ch_c_level_r[3]),
    .I2(ch_c_level_r[2]),
    .I3(ch_c_level_r[1]) 
);
defparam sign_c_x_6_s2.INIT=16'h0001;
  LUT3 n302_s4 (
    .F(n302_7),
    .I0(reg_addr_r[0]),
    .I1(din_r[4]),
    .I2(din_r[7]) 
);
defparam n302_s4.INIT=8'hCA;
  LUT3 n302_s5 (
    .F(n302_8),
    .I0(reg_addr_r[1]),
    .I1(din_r[5]),
    .I2(din_r[7]) 
);
defparam n302_s5.INIT=8'hCA;
  LUT4 tone_c_x_s3 (
    .F(tone_c_x_6),
    .I0(ch_c_period_r[0]),
    .I1(ch_c_period_r[2]),
    .I2(ch_c_period_r[6]),
    .I3(ch_c_period_r[1]) 
);
defparam tone_c_x_s3.INIT=16'h030E;
  LUT4 sign_a_x_11_s6 (
    .F(sign_a_x_11_9),
    .I0(ch_a_period_r[0]),
    .I1(ch_a_period_r[2]),
    .I2(ch_a_period_r[6]),
    .I3(ch_a_period_r[1]) 
);
defparam sign_a_x_11_s6.INIT=16'h030E;
  LUT4 sign_b_x_11_s6 (
    .F(sign_b_x_11_9),
    .I0(ch_b_period_r[0]),
    .I1(ch_b_period_r[2]),
    .I2(ch_b_period_r[6]),
    .I3(ch_b_period_r[1]) 
);
defparam sign_b_x_11_s6.INIT=16'h030E;
  LUT4 sign_n_x_9_s3 (
    .F(sign_n_x_9_7),
    .I0(noise_level_r[7]),
    .I1(sign_n_x_6_4),
    .I2(noise_level_r[6]),
    .I3(noise_level_r[5]) 
);
defparam sign_n_x_9_s3.INIT=16'h0004;
  LUT4 sign_n_x_10_s2 (
    .F(sign_n_x_10_6),
    .I0(noise_level_r[10]),
    .I1(sign_n_x_9_7),
    .I2(noise_level_r[9]),
    .I3(noise_level_r[8]) 
);
defparam sign_n_x_10_s2.INIT=16'h0004;
  LUT4 io_cnt_x_4_s16 (
    .F(io_cnt_x_4_23),
    .I0(io_cnt_r[2]),
    .I1(io_cnt_r[3]),
    .I2(io_cnt_r[0]),
    .I3(io_cnt_r[1]) 
);
defparam io_cnt_x_4_s16.INIT=16'h0001;
  LUT4 io_cnt_x_3_s14 (
    .F(io_cnt_x_3_21),
    .I0(io_cnt_r[2]),
    .I1(io_cnt_r[0]),
    .I2(io_cnt_r[1]),
    .I3(io_cnt_r[3]) 
);
defparam io_cnt_x_3_s14.INIT=16'hFE01;
  LUT4 n497_s2 (
    .F(n497_6),
    .I0(ch_a_cnt_r[2]),
    .I1(ch_a_cnt_r[0]),
    .I2(ch_a_cnt_r[1]),
    .I3(ch_a_cnt_r[3]) 
);
defparam n497_s2.INIT=16'hFE01;
  LUT4 n496_s2 (
    .F(n496_6),
    .I0(ch_a_cnt_r[2]),
    .I1(ch_a_cnt_r[3]),
    .I2(ch_a_cnt_r[0]),
    .I3(ch_a_cnt_r[1]) 
);
defparam n496_s2.INIT=16'h0001;
  LUT4 n541_s2 (
    .F(n541_6),
    .I0(ch_b_cnt_r[2]),
    .I1(ch_b_cnt_r[0]),
    .I2(ch_b_cnt_r[1]),
    .I3(ch_b_cnt_r[3]) 
);
defparam n541_s2.INIT=16'hFE01;
  LUT4 n540_s2 (
    .F(n540_6),
    .I0(ch_b_cnt_r[2]),
    .I1(ch_b_cnt_r[3]),
    .I2(ch_b_cnt_r[0]),
    .I3(ch_b_cnt_r[1]) 
);
defparam n540_s2.INIT=16'h0001;
  LUT4 n585_s2 (
    .F(n585_6),
    .I0(ch_c_cnt_r[2]),
    .I1(ch_c_cnt_r[0]),
    .I2(ch_c_cnt_r[1]),
    .I3(ch_c_cnt_r[3]) 
);
defparam n585_s2.INIT=16'hFE01;
  LUT4 n584_s2 (
    .F(n584_6),
    .I0(ch_c_cnt_r[2]),
    .I1(ch_c_cnt_r[3]),
    .I2(ch_c_cnt_r[0]),
    .I3(ch_c_cnt_r[1]) 
);
defparam n584_s2.INIT=16'h0001;
  LUT4 n314_s3 (
    .F(n314_7),
    .I0(n302_8),
    .I1(reg_addr_r[0]),
    .I2(din_r[4]),
    .I3(din_r[7]) 
);
defparam n314_s3.INIT=16'h0A22;
  LUT4 n292_s3 (
    .F(n292_7),
    .I0(n302_8),
    .I1(reg_addr_r[0]),
    .I2(din_r[4]),
    .I3(din_r[7]) 
);
defparam n292_s3.INIT=16'h0511;
  LUT4 n289_s3 (
    .F(n289_7),
    .I0(n105_11),
    .I1(io_cnt_r[4]),
    .I2(io_state_r[0]),
    .I3(io_cnt_x_4_23) 
);
defparam n289_s3.INIT=16'h2000;
  LUT4 ready_r_s6 (
    .F(ready_r_10),
    .I0(io_cnt_r[4]),
    .I1(io_state_r[0]),
    .I2(io_cnt_x_4_23),
    .I3(io_cnt_r_4_9) 
);
defparam ready_r_s6.INIT=16'h40FF;
  LUT4 n358_s3 (
    .F(n358_7),
    .I0(din_r[6]),
    .I1(reg_addr_r[2]),
    .I2(din_r[7]),
    .I3(n314_7) 
);
defparam n358_s3.INIT=16'hAC00;
  LUT4 n361_s2 (
    .F(n361_6),
    .I0(din_r[6]),
    .I1(reg_addr_r[2]),
    .I2(din_r[7]),
    .I3(n324_5) 
);
defparam n361_s2.INIT=16'hAC00;
  LUT4 n346_s2 (
    .F(n346_6),
    .I0(din_r[6]),
    .I1(reg_addr_r[2]),
    .I2(din_r[7]),
    .I3(n302_6) 
);
defparam n346_s2.INIT=16'hAC00;
  LUT4 n324_s3 (
    .F(n324_7),
    .I0(din_r[6]),
    .I1(reg_addr_r[2]),
    .I2(din_r[7]),
    .I3(n324_5) 
);
defparam n324_s3.INIT=16'h5300;
  LUT4 n302_s6 (
    .F(n302_10),
    .I0(din_r[6]),
    .I1(reg_addr_r[2]),
    .I2(din_r[7]),
    .I3(n302_6) 
);
defparam n302_s6.INIT=16'h5300;
  LUT4 tone_a_r_s3 (
    .F(tone_a_r_8),
    .I0(n105_11),
    .I1(ch_a_cnt_r[9]),
    .I2(en_cnt_x),
    .I3(n491_4) 
);
defparam tone_a_r_s3.INIT=16'h2000;
  LUT4 tone_b_r_s3 (
    .F(tone_b_r_8),
    .I0(n105_11),
    .I1(ch_b_cnt_r[9]),
    .I2(en_cnt_x),
    .I3(n535_4) 
);
defparam tone_b_r_s3.INIT=16'h2000;
  LUT4 n1832_s1 (
    .F(n1832_5),
    .I0(n105_11),
    .I1(ch_c_cnt_r[9]),
    .I2(en_cnt_x),
    .I3(n579_4) 
);
defparam n1832_s1.INIT=16'h2000;
  LUT4 sign_n_x_11_s3 (
    .F(sign_n_x_11_7),
    .I0(noise_lfsr_r[0]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam sign_n_x_11_s3.INIT=16'h0002;
  LUT4 tone_b_x_s2 (
    .F(tone_b_x_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(sign_b_x_11_6) 
);
defparam tone_b_x_s2.INIT=16'h0100;
  LUT4 tone_a_x_s2 (
    .F(tone_a_x_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(sign_a_x_11_6) 
);
defparam tone_a_x_s2.INIT=16'h0100;
  LUT4 noise_rst_x_s4 (
    .F(noise_rst_x_9),
    .I0(n358_7),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam noise_rst_x_s4.INIT=16'h0001;
  LUT4 n1833_s1 (
    .F(n1833_5),
    .I0(en_cnt_r),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[1]),
    .I3(ff_4mhz[2]) 
);
defparam n1833_s1.INIT=16'h0002;
  LUT4 n342_s2 (
    .F(n342_6),
    .I0(din_r[6]),
    .I1(din_r[7]),
    .I2(n289_7),
    .I3(n292_7) 
);
defparam n342_s2.INIT=16'h8000;
  LUT4 clk_div16_x_0_s5 (
    .F(clk_div16_x_0_12),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(clk_div16_r[0]) 
);
defparam clk_div16_x_0_s5.INIT=16'hFE01;
  DFF din_r_7_s0 (
    .Q(din_r[7]),
    .D(ff_wdata[7]),
    .CLK(clk) 
);
defparam din_r_7_s0.INIT=1'b0;
  DFF din_r_6_s0 (
    .Q(din_r[6]),
    .D(ff_wdata[6]),
    .CLK(clk) 
);
defparam din_r_6_s0.INIT=1'b0;
  DFF din_r_5_s0 (
    .Q(din_r[5]),
    .D(ff_wdata[5]),
    .CLK(clk) 
);
defparam din_r_5_s0.INIT=1'b0;
  DFF din_r_4_s0 (
    .Q(din_r[4]),
    .D(ff_wdata[4]),
    .CLK(clk) 
);
defparam din_r_4_s0.INIT=1'b0;
  DFF din_r_3_s0 (
    .Q(din_r[3]),
    .D(ff_wdata[3]),
    .CLK(clk) 
);
defparam din_r_3_s0.INIT=1'b0;
  DFF din_r_2_s0 (
    .Q(din_r[2]),
    .D(ff_wdata[2]),
    .CLK(clk) 
);
defparam din_r_2_s0.INIT=1'b0;
  DFF din_r_1_s0 (
    .Q(din_r[1]),
    .D(ff_wdata[1]),
    .CLK(clk) 
);
defparam din_r_1_s0.INIT=1'b0;
  DFF din_r_0_s0 (
    .Q(din_r[0]),
    .D(ff_wdata[0]),
    .CLK(clk) 
);
defparam din_r_0_s0.INIT=1'b0;
  DFFE io_state_r_1_s0 (
    .Q(io_state_r[1]),
    .D(ready_x),
    .CLK(clk),
    .CE(io_state_r_1_7) 
);
defparam io_state_r_1_s0.INIT=1'b0;
  DFFE io_state_r_0_s0 (
    .Q(io_state_r[0]),
    .D(io_state_x[0]),
    .CLK(clk),
    .CE(io_state_r_1_7) 
);
defparam io_state_r_0_s0.INIT=1'b0;
  DFFE io_cnt_r_4_s0 (
    .Q(io_cnt_r[4]),
    .D(io_cnt_x[4]),
    .CLK(clk),
    .CE(io_cnt_r_4_8) 
);
defparam io_cnt_r_4_s0.INIT=1'b0;
  DFFE io_cnt_r_3_s0 (
    .Q(io_cnt_r[3]),
    .D(io_cnt_x[3]),
    .CLK(clk),
    .CE(io_cnt_r_4_8) 
);
defparam io_cnt_r_3_s0.INIT=1'b0;
  DFFE io_cnt_r_2_s0 (
    .Q(io_cnt_r[2]),
    .D(io_cnt_x[2]),
    .CLK(clk),
    .CE(io_cnt_r_4_8) 
);
defparam io_cnt_r_2_s0.INIT=1'b0;
  DFFE io_cnt_r_1_s0 (
    .Q(io_cnt_r[1]),
    .D(io_cnt_x[1]),
    .CLK(clk),
    .CE(io_cnt_r_4_8) 
);
defparam io_cnt_r_1_s0.INIT=1'b0;
  DFFE io_cnt_r_0_s0 (
    .Q(io_cnt_r[0]),
    .D(io_cnt_x[0]),
    .CLK(clk),
    .CE(io_cnt_r_4_8) 
);
defparam io_cnt_r_0_s0.INIT=1'b0;
  DFFRE noise_rst_r_s0 (
    .Q(noise_rst_r),
    .D(en_reg_wr_s),
    .CLK(clk),
    .CE(n105_11),
    .RESET(noise_rst_x_9) 
);
defparam noise_rst_r_s0.INIT=1'b0;
  DFFE reg_addr_r_2_s0 (
    .Q(reg_addr_r[2]),
    .D(din_r[6]),
    .CLK(clk),
    .CE(n289_4) 
);
defparam reg_addr_r_2_s0.INIT=1'b0;
  DFFE reg_addr_r_1_s0 (
    .Q(reg_addr_r[1]),
    .D(din_r[5]),
    .CLK(clk),
    .CE(n289_4) 
);
defparam reg_addr_r_1_s0.INIT=1'b0;
  DFFE reg_addr_r_0_s0 (
    .Q(reg_addr_r[0]),
    .D(din_r[4]),
    .CLK(clk),
    .CE(n289_4) 
);
defparam reg_addr_r_0_s0.INIT=1'b0;
  DFFE ch_a_period_r_9_s0 (
    .Q(ch_a_period_r[9]),
    .D(din_r[5]),
    .CLK(clk),
    .CE(n292_4) 
);
defparam ch_a_period_r_9_s0.INIT=1'b0;
  DFFE ch_a_period_r_8_s0 (
    .Q(ch_a_period_r[8]),
    .D(din_r[4]),
    .CLK(clk),
    .CE(n292_4) 
);
defparam ch_a_period_r_8_s0.INIT=1'b0;
  DFFE ch_a_period_r_7_s0 (
    .Q(ch_a_period_r[7]),
    .D(din_r[3]),
    .CLK(clk),
    .CE(n292_4) 
);
defparam ch_a_period_r_7_s0.INIT=1'b0;
  DFFE ch_a_period_r_6_s0 (
    .Q(ch_a_period_r[6]),
    .D(din_r[2]),
    .CLK(clk),
    .CE(n292_4) 
);
defparam ch_a_period_r_6_s0.INIT=1'b0;
  DFFE ch_a_period_r_5_s0 (
    .Q(ch_a_period_r[5]),
    .D(din_r[1]),
    .CLK(clk),
    .CE(n292_4) 
);
defparam ch_a_period_r_5_s0.INIT=1'b0;
  DFFE ch_a_period_r_4_s0 (
    .Q(ch_a_period_r[4]),
    .D(din_r[0]),
    .CLK(clk),
    .CE(n292_4) 
);
defparam ch_a_period_r_4_s0.INIT=1'b0;
  DFFE ch_a_period_r_3_s0 (
    .Q(ch_a_period_r[3]),
    .D(din_r[3]),
    .CLK(clk),
    .CE(n298_4) 
);
defparam ch_a_period_r_3_s0.INIT=1'b0;
  DFFE ch_a_period_r_2_s0 (
    .Q(ch_a_period_r[2]),
    .D(din_r[2]),
    .CLK(clk),
    .CE(n298_4) 
);
defparam ch_a_period_r_2_s0.INIT=1'b0;
  DFFE ch_a_period_r_1_s0 (
    .Q(ch_a_period_r[1]),
    .D(din_r[1]),
    .CLK(clk),
    .CE(n298_4) 
);
defparam ch_a_period_r_1_s0.INIT=1'b0;
  DFFE ch_a_period_r_0_s0 (
    .Q(ch_a_period_r[0]),
    .D(din_r[0]),
    .CLK(clk),
    .CE(n298_4) 
);
defparam ch_a_period_r_0_s0.INIT=1'b0;
  DFFE ch_a_level_r_11_s0 (
    .Q(ch_a_level_r[11]),
    .D(dac_level_s_0_941),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_11_s0.INIT=1'b0;
  DFFE ch_a_level_r_10_s0 (
    .Q(ch_a_level_r[10]),
    .D(dac_level_s_0_939),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_10_s0.INIT=1'b0;
  DFFE ch_a_level_r_9_s0 (
    .Q(ch_a_level_r[9]),
    .D(dac_level_s_0_937),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_9_s0.INIT=1'b0;
  DFFE ch_a_level_r_8_s0 (
    .Q(ch_a_level_r[8]),
    .D(dac_level_s_0_935),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_8_s0.INIT=1'b0;
  DFFE ch_a_level_r_7_s0 (
    .Q(ch_a_level_r[7]),
    .D(dac_level_s_0_933),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_7_s0.INIT=1'b0;
  DFFE ch_a_level_r_6_s0 (
    .Q(ch_a_level_r[6]),
    .D(dac_level_s_0_931),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_6_s0.INIT=1'b0;
  DFFE ch_a_level_r_5_s0 (
    .Q(ch_a_level_r[5]),
    .D(dac_level_s_0_943),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_5_s0.INIT=1'b0;
  DFFE ch_a_level_r_4_s0 (
    .Q(ch_a_level_r[4]),
    .D(dac_level_s_0_929),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_4_s0.INIT=1'b0;
  DFFE ch_a_level_r_3_s0 (
    .Q(ch_a_level_r[3]),
    .D(dac_level_s_0_927),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_3_s0.INIT=1'b0;
  DFFE ch_a_level_r_2_s0 (
    .Q(ch_a_level_r[2]),
    .D(dac_level_s_0_925),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_2_s0.INIT=1'b0;
  DFFE ch_a_level_r_1_s0 (
    .Q(ch_a_level_r[1]),
    .D(dac_level_s_0_923),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_1_s0.INIT=1'b0;
  DFFE ch_a_level_r_0_s0 (
    .Q(ch_a_level_r[0]),
    .D(dac_level_s_0_921),
    .CLK(clk),
    .CE(n302_10) 
);
defparam ch_a_level_r_0_s0.INIT=1'b0;
  DFFE ch_b_period_r_9_s0 (
    .Q(ch_b_period_r[9]),
    .D(din_r[5]),
    .CLK(clk),
    .CE(n314_4) 
);
defparam ch_b_period_r_9_s0.INIT=1'b0;
  DFFE ch_b_period_r_8_s0 (
    .Q(ch_b_period_r[8]),
    .D(din_r[4]),
    .CLK(clk),
    .CE(n314_4) 
);
defparam ch_b_period_r_8_s0.INIT=1'b0;
  DFFE ch_b_period_r_7_s0 (
    .Q(ch_b_period_r[7]),
    .D(din_r[3]),
    .CLK(clk),
    .CE(n314_4) 
);
defparam ch_b_period_r_7_s0.INIT=1'b0;
  DFFE ch_b_period_r_6_s0 (
    .Q(ch_b_period_r[6]),
    .D(din_r[2]),
    .CLK(clk),
    .CE(n314_4) 
);
defparam ch_b_period_r_6_s0.INIT=1'b0;
  DFFE ch_b_period_r_5_s0 (
    .Q(ch_b_period_r[5]),
    .D(din_r[1]),
    .CLK(clk),
    .CE(n314_4) 
);
defparam ch_b_period_r_5_s0.INIT=1'b0;
  DFFE ch_b_period_r_4_s0 (
    .Q(ch_b_period_r[4]),
    .D(din_r[0]),
    .CLK(clk),
    .CE(n314_4) 
);
defparam ch_b_period_r_4_s0.INIT=1'b0;
  DFFE ch_b_period_r_3_s0 (
    .Q(ch_b_period_r[3]),
    .D(din_r[3]),
    .CLK(clk),
    .CE(n320_4) 
);
defparam ch_b_period_r_3_s0.INIT=1'b0;
  DFFE ch_b_period_r_2_s0 (
    .Q(ch_b_period_r[2]),
    .D(din_r[2]),
    .CLK(clk),
    .CE(n320_4) 
);
defparam ch_b_period_r_2_s0.INIT=1'b0;
  DFFE ch_b_period_r_1_s0 (
    .Q(ch_b_period_r[1]),
    .D(din_r[1]),
    .CLK(clk),
    .CE(n320_4) 
);
defparam ch_b_period_r_1_s0.INIT=1'b0;
  DFFE ch_b_period_r_0_s0 (
    .Q(ch_b_period_r[0]),
    .D(din_r[0]),
    .CLK(clk),
    .CE(n320_4) 
);
defparam ch_b_period_r_0_s0.INIT=1'b0;
  DFFE ch_b_level_r_11_s0 (
    .Q(ch_b_level_r[11]),
    .D(dac_level_s_0_941),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_11_s0.INIT=1'b0;
  DFFE ch_b_level_r_10_s0 (
    .Q(ch_b_level_r[10]),
    .D(dac_level_s_0_939),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_10_s0.INIT=1'b0;
  DFFE ch_b_level_r_9_s0 (
    .Q(ch_b_level_r[9]),
    .D(dac_level_s_0_937),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_9_s0.INIT=1'b0;
  DFFE ch_b_level_r_8_s0 (
    .Q(ch_b_level_r[8]),
    .D(dac_level_s_0_935),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_8_s0.INIT=1'b0;
  DFFE ch_b_level_r_7_s0 (
    .Q(ch_b_level_r[7]),
    .D(dac_level_s_0_933),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_7_s0.INIT=1'b0;
  DFFE ch_b_level_r_6_s0 (
    .Q(ch_b_level_r[6]),
    .D(dac_level_s_0_931),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_6_s0.INIT=1'b0;
  DFFE ch_b_level_r_5_s0 (
    .Q(ch_b_level_r[5]),
    .D(dac_level_s_0_943),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_5_s0.INIT=1'b0;
  DFFE ch_b_level_r_4_s0 (
    .Q(ch_b_level_r[4]),
    .D(dac_level_s_0_929),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_4_s0.INIT=1'b0;
  DFFE ch_b_level_r_3_s0 (
    .Q(ch_b_level_r[3]),
    .D(dac_level_s_0_927),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_3_s0.INIT=1'b0;
  DFFE ch_b_level_r_2_s0 (
    .Q(ch_b_level_r[2]),
    .D(dac_level_s_0_925),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_2_s0.INIT=1'b0;
  DFFE ch_b_level_r_1_s0 (
    .Q(ch_b_level_r[1]),
    .D(dac_level_s_0_923),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_1_s0.INIT=1'b0;
  DFFE ch_b_level_r_0_s0 (
    .Q(ch_b_level_r[0]),
    .D(dac_level_s_0_921),
    .CLK(clk),
    .CE(n324_7) 
);
defparam ch_b_level_r_0_s0.INIT=1'b0;
  DFFE ch_c_period_r_9_s0 (
    .Q(ch_c_period_r[9]),
    .D(din_r[5]),
    .CLK(clk),
    .CE(n336_4) 
);
defparam ch_c_period_r_9_s0.INIT=1'b0;
  DFFE ch_c_period_r_8_s0 (
    .Q(ch_c_period_r[8]),
    .D(din_r[4]),
    .CLK(clk),
    .CE(n336_4) 
);
defparam ch_c_period_r_8_s0.INIT=1'b0;
  DFFE ch_c_period_r_7_s0 (
    .Q(ch_c_period_r[7]),
    .D(din_r[3]),
    .CLK(clk),
    .CE(n336_4) 
);
defparam ch_c_period_r_7_s0.INIT=1'b0;
  DFFE ch_c_period_r_6_s0 (
    .Q(ch_c_period_r[6]),
    .D(din_r[2]),
    .CLK(clk),
    .CE(n336_4) 
);
defparam ch_c_period_r_6_s0.INIT=1'b0;
  DFFE ch_c_period_r_5_s0 (
    .Q(ch_c_period_r[5]),
    .D(din_r[1]),
    .CLK(clk),
    .CE(n336_4) 
);
defparam ch_c_period_r_5_s0.INIT=1'b0;
  DFFE ch_c_period_r_4_s0 (
    .Q(ch_c_period_r[4]),
    .D(din_r[0]),
    .CLK(clk),
    .CE(n336_4) 
);
defparam ch_c_period_r_4_s0.INIT=1'b0;
  DFFE ch_c_period_r_3_s0 (
    .Q(ch_c_period_r[3]),
    .D(din_r[3]),
    .CLK(clk),
    .CE(n342_6) 
);
defparam ch_c_period_r_3_s0.INIT=1'b0;
  DFFE ch_c_period_r_2_s0 (
    .Q(ch_c_period_r[2]),
    .D(din_r[2]),
    .CLK(clk),
    .CE(n342_6) 
);
defparam ch_c_period_r_2_s0.INIT=1'b0;
  DFFE ch_c_period_r_1_s0 (
    .Q(ch_c_period_r[1]),
    .D(din_r[1]),
    .CLK(clk),
    .CE(n342_6) 
);
defparam ch_c_period_r_1_s0.INIT=1'b0;
  DFFE ch_c_period_r_0_s0 (
    .Q(ch_c_period_r[0]),
    .D(din_r[0]),
    .CLK(clk),
    .CE(n342_6) 
);
defparam ch_c_period_r_0_s0.INIT=1'b0;
  DFFE ch_c_level_r_11_s0 (
    .Q(ch_c_level_r[11]),
    .D(dac_level_s_0_941),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_11_s0.INIT=1'b0;
  DFFE ch_c_level_r_10_s0 (
    .Q(ch_c_level_r[10]),
    .D(dac_level_s_0_939),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_10_s0.INIT=1'b0;
  DFFE ch_c_level_r_9_s0 (
    .Q(ch_c_level_r[9]),
    .D(dac_level_s_0_937),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_9_s0.INIT=1'b0;
  DFFE ch_c_level_r_8_s0 (
    .Q(ch_c_level_r[8]),
    .D(dac_level_s_0_935),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_8_s0.INIT=1'b0;
  DFFE ch_c_level_r_7_s0 (
    .Q(ch_c_level_r[7]),
    .D(dac_level_s_0_933),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_7_s0.INIT=1'b0;
  DFFE ch_c_level_r_6_s0 (
    .Q(ch_c_level_r[6]),
    .D(dac_level_s_0_931),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_6_s0.INIT=1'b0;
  DFFE ch_c_level_r_5_s0 (
    .Q(ch_c_level_r[5]),
    .D(dac_level_s_0_943),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_5_s0.INIT=1'b0;
  DFFE ch_c_level_r_4_s0 (
    .Q(ch_c_level_r[4]),
    .D(dac_level_s_0_929),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_4_s0.INIT=1'b0;
  DFFE ch_c_level_r_3_s0 (
    .Q(ch_c_level_r[3]),
    .D(dac_level_s_0_927),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_3_s0.INIT=1'b0;
  DFFE ch_c_level_r_2_s0 (
    .Q(ch_c_level_r[2]),
    .D(dac_level_s_0_925),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_2_s0.INIT=1'b0;
  DFFE ch_c_level_r_1_s0 (
    .Q(ch_c_level_r[1]),
    .D(dac_level_s_0_923),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_1_s0.INIT=1'b0;
  DFFE ch_c_level_r_0_s0 (
    .Q(ch_c_level_r[0]),
    .D(dac_level_s_0_921),
    .CLK(clk),
    .CE(n346_6) 
);
defparam ch_c_level_r_0_s0.INIT=1'b0;
  DFFE noise_ctrl_r_s0 (
    .Q(noise_ctrl_r),
    .D(din_r[2]),
    .CLK(clk),
    .CE(n358_4) 
);
defparam noise_ctrl_r_s0.INIT=1'b0;
  DFFE noise_shift_r_1_s0 (
    .Q(noise_shift_r[1]),
    .D(din_r[1]),
    .CLK(clk),
    .CE(n358_4) 
);
defparam noise_shift_r_1_s0.INIT=1'b0;
  DFFE noise_shift_r_0_s0 (
    .Q(noise_shift_r[0]),
    .D(din_r[0]),
    .CLK(clk),
    .CE(n358_4) 
);
defparam noise_shift_r_0_s0.INIT=1'b0;
  DFFE noise_level_r_11_s0 (
    .Q(noise_level_r[11]),
    .D(dac_level_s_0_941),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_11_s0.INIT=1'b0;
  DFFE noise_level_r_10_s0 (
    .Q(noise_level_r[10]),
    .D(dac_level_s_0_939),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_10_s0.INIT=1'b0;
  DFFE noise_level_r_9_s0 (
    .Q(noise_level_r[9]),
    .D(dac_level_s_0_937),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_9_s0.INIT=1'b0;
  DFFE noise_level_r_8_s0 (
    .Q(noise_level_r[8]),
    .D(dac_level_s_0_935),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_8_s0.INIT=1'b0;
  DFFE noise_level_r_7_s0 (
    .Q(noise_level_r[7]),
    .D(dac_level_s_0_933),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_7_s0.INIT=1'b0;
  DFFE noise_level_r_6_s0 (
    .Q(noise_level_r[6]),
    .D(dac_level_s_0_931),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_6_s0.INIT=1'b0;
  DFFE noise_level_r_5_s0 (
    .Q(noise_level_r[5]),
    .D(dac_level_s_0_943),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_5_s0.INIT=1'b0;
  DFFE noise_level_r_4_s0 (
    .Q(noise_level_r[4]),
    .D(dac_level_s_0_929),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_4_s0.INIT=1'b0;
  DFFE noise_level_r_3_s0 (
    .Q(noise_level_r[3]),
    .D(dac_level_s_0_927),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_3_s0.INIT=1'b0;
  DFFE noise_level_r_2_s0 (
    .Q(noise_level_r[2]),
    .D(dac_level_s_0_925),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_2_s0.INIT=1'b0;
  DFFE noise_level_r_1_s0 (
    .Q(noise_level_r[1]),
    .D(dac_level_s_0_923),
    .CLK(clk),
    .CE(n361_6) 
);
defparam noise_level_r_1_s0.INIT=1'b0;
  DFFE clk_div16_r_3_s0 (
    .Q(clk_div16_r[3]),
    .D(clk_div16_x[3]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam clk_div16_r_3_s0.INIT=1'b0;
  DFFE clk_div16_r_2_s0 (
    .Q(clk_div16_r[2]),
    .D(clk_div16_x[2]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam clk_div16_r_2_s0.INIT=1'b0;
  DFFE clk_div16_r_1_s0 (
    .Q(clk_div16_r[1]),
    .D(clk_div16_x[1]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam clk_div16_r_1_s0.INIT=1'b0;
  DFFE en_cnt_r_s0 (
    .Q(en_cnt_r),
    .D(en_cnt_x),
    .CLK(clk),
    .CE(n105_11) 
);
defparam en_cnt_r_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_9_s0 (
    .Q(ch_a_cnt_r[9]),
    .D(n491_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_9_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_8_s0 (
    .Q(ch_a_cnt_r[8]),
    .D(n492_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_8_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_7_s0 (
    .Q(ch_a_cnt_r[7]),
    .D(n493_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_7_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_6_s0 (
    .Q(ch_a_cnt_r[6]),
    .D(n494_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_6_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_5_s0 (
    .Q(ch_a_cnt_r[5]),
    .D(n495_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_5_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_4_s0 (
    .Q(ch_a_cnt_r[4]),
    .D(n496_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_4_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_3_s0 (
    .Q(ch_a_cnt_r[3]),
    .D(n497_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_3_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_2_s0 (
    .Q(ch_a_cnt_r[2]),
    .D(n498_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_2_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_1_s0 (
    .Q(ch_a_cnt_r[1]),
    .D(n499_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_1_s0.INIT=1'b0;
  DFFE ch_a_cnt_r_0_s0 (
    .Q(ch_a_cnt_r[0]),
    .D(n500_3),
    .CLK(clk),
    .CE(ch_a_cnt_r_9_6) 
);
defparam ch_a_cnt_r_0_s0.INIT=1'b0;
  DFFSE tone_a_r_s0 (
    .Q(tone_a_r),
    .D(n518_5),
    .CLK(clk),
    .CE(tone_a_r_8),
    .SET(tone_a_x_6) 
);
defparam tone_a_r_s0.INIT=1'b1;
  DFFE ch_b_cnt_r_9_s0 (
    .Q(ch_b_cnt_r[9]),
    .D(n535_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_9_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_8_s0 (
    .Q(ch_b_cnt_r[8]),
    .D(n536_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_8_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_7_s0 (
    .Q(ch_b_cnt_r[7]),
    .D(n537_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_7_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_6_s0 (
    .Q(ch_b_cnt_r[6]),
    .D(n538_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_6_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_5_s0 (
    .Q(ch_b_cnt_r[5]),
    .D(n539_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_5_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_4_s0 (
    .Q(ch_b_cnt_r[4]),
    .D(n540_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_4_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_3_s0 (
    .Q(ch_b_cnt_r[3]),
    .D(n541_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_3_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_2_s0 (
    .Q(ch_b_cnt_r[2]),
    .D(n542_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_2_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_1_s0 (
    .Q(ch_b_cnt_r[1]),
    .D(n543_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_1_s0.INIT=1'b0;
  DFFE ch_b_cnt_r_0_s0 (
    .Q(ch_b_cnt_r[0]),
    .D(n544_3),
    .CLK(clk),
    .CE(ch_b_cnt_r_9_6) 
);
defparam ch_b_cnt_r_0_s0.INIT=1'b0;
  DFFSE tone_b_r_s0 (
    .Q(tone_b_r),
    .D(n562_5),
    .CLK(clk),
    .CE(tone_b_r_8),
    .SET(tone_b_x_6) 
);
defparam tone_b_r_s0.INIT=1'b1;
  DFFE ch_c_cnt_r_9_s0 (
    .Q(ch_c_cnt_r[9]),
    .D(n579_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_9_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_8_s0 (
    .Q(ch_c_cnt_r[8]),
    .D(n580_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_8_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_7_s0 (
    .Q(ch_c_cnt_r[7]),
    .D(n581_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_7_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_6_s0 (
    .Q(ch_c_cnt_r[6]),
    .D(n582_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_6_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_5_s0 (
    .Q(ch_c_cnt_r[5]),
    .D(n583_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_5_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_4_s0 (
    .Q(ch_c_cnt_r[4]),
    .D(n584_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_4_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_3_s0 (
    .Q(ch_c_cnt_r[3]),
    .D(n585_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_3_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_2_s0 (
    .Q(ch_c_cnt_r[2]),
    .D(n586_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_2_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_1_s0 (
    .Q(ch_c_cnt_r[1]),
    .D(n587_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_1_s0.INIT=1'b0;
  DFFE ch_c_cnt_r_0_s0 (
    .Q(ch_c_cnt_r[0]),
    .D(n588_3),
    .CLK(clk),
    .CE(ch_c_cnt_r_9_6) 
);
defparam ch_c_cnt_r_0_s0.INIT=1'b0;
  DFFRE noise_cnt_r_6_s0 (
    .Q(noise_cnt_r[6]),
    .D(n678_1),
    .CLK(clk),
    .CE(n1833_5),
    .RESET(noise_rst_r) 
);
defparam noise_cnt_r_6_s0.INIT=1'b0;
  DFFRE noise_cnt_r_5_s0 (
    .Q(noise_cnt_r[5]),
    .D(n679_1),
    .CLK(clk),
    .CE(n1833_5),
    .RESET(noise_rst_r) 
);
defparam noise_cnt_r_5_s0.INIT=1'b0;
  DFFRE noise_cnt_r_4_s0 (
    .Q(noise_cnt_r[4]),
    .D(n680_1),
    .CLK(clk),
    .CE(n1833_5),
    .RESET(noise_rst_r) 
);
defparam noise_cnt_r_4_s0.INIT=1'b0;
  DFFRE noise_cnt_r_3_s0 (
    .Q(noise_cnt_r[3]),
    .D(n681_1),
    .CLK(clk),
    .CE(n1833_5),
    .RESET(noise_rst_r) 
);
defparam noise_cnt_r_3_s0.INIT=1'b0;
  DFFRE noise_cnt_r_2_s0 (
    .Q(noise_cnt_r[2]),
    .D(n682_1),
    .CLK(clk),
    .CE(n1833_5),
    .RESET(noise_rst_r) 
);
defparam noise_cnt_r_2_s0.INIT=1'b0;
  DFFRE noise_cnt_r_1_s0 (
    .Q(noise_cnt_r[1]),
    .D(n683_1),
    .CLK(clk),
    .CE(n1833_5),
    .RESET(noise_rst_r) 
);
defparam noise_cnt_r_1_s0.INIT=1'b0;
  DFFRE noise_cnt_r_0_s0 (
    .Q(noise_cnt_r[0]),
    .D(n684_6),
    .CLK(clk),
    .CE(n1833_5),
    .RESET(noise_rst_r) 
);
defparam noise_cnt_r_0_s0.INIT=1'b0;
  DFFSE noise_ff_r_s0 (
    .Q(noise_ff_r),
    .D(noise_ff_x),
    .CLK(clk),
    .CE(n105_11),
    .SET(noise_rst_r) 
);
defparam noise_ff_r_s0.INIT=1'b1;
  DFFSE noise_lfsr_r_14_s0 (
    .Q(noise_lfsr_r[14]),
    .D(noise_fb_s),
    .CLK(clk),
    .CE(n1840_3),
    .SET(noise_rst_r) 
);
defparam noise_lfsr_r_14_s0.INIT=1'b1;
  DFFRE noise_lfsr_r_13_s0 (
    .Q(noise_lfsr_r[13]),
    .D(noise_lfsr_r[14]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_13_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_12_s0 (
    .Q(noise_lfsr_r[12]),
    .D(noise_lfsr_r[13]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_12_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_11_s0 (
    .Q(noise_lfsr_r[11]),
    .D(noise_lfsr_r[12]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_11_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_10_s0 (
    .Q(noise_lfsr_r[10]),
    .D(noise_lfsr_r[11]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_10_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_9_s0 (
    .Q(noise_lfsr_r[9]),
    .D(noise_lfsr_r[10]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_9_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_8_s0 (
    .Q(noise_lfsr_r[8]),
    .D(noise_lfsr_r[9]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_8_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_7_s0 (
    .Q(noise_lfsr_r[7]),
    .D(noise_lfsr_r[8]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_7_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_6_s0 (
    .Q(noise_lfsr_r[6]),
    .D(noise_lfsr_r[7]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_6_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_5_s0 (
    .Q(noise_lfsr_r[5]),
    .D(noise_lfsr_r[6]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_5_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_4_s0 (
    .Q(noise_lfsr_r[4]),
    .D(noise_lfsr_r[5]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_4_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_3_s0 (
    .Q(noise_lfsr_r[3]),
    .D(noise_lfsr_r[4]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_3_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_2_s0 (
    .Q(noise_lfsr_r[2]),
    .D(noise_lfsr_r[3]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_2_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_1_s0 (
    .Q(noise_lfsr_r[1]),
    .D(noise_lfsr_r[2]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_1_s0.INIT=1'b0;
  DFFRE noise_lfsr_r_0_s0 (
    .Q(noise_lfsr_r[0]),
    .D(noise_lfsr_r[1]),
    .CLK(clk),
    .CE(n1840_3),
    .RESET(noise_rst_r) 
);
defparam noise_lfsr_r_0_s0.INIT=1'b0;
  DFFE sign_a_r_11_s0 (
    .Q(sign_a_r[11]),
    .D(sign_a_x[11]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_11_s0.INIT=1'b0;
  DFFE sign_a_r_10_s0 (
    .Q(sign_a_r[10]),
    .D(sign_a_x[10]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_10_s0.INIT=1'b0;
  DFFE sign_a_r_9_s0 (
    .Q(sign_a_r[9]),
    .D(sign_a_x[9]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_9_s0.INIT=1'b0;
  DFFE sign_a_r_8_s0 (
    .Q(sign_a_r[8]),
    .D(sign_a_x[8]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_8_s0.INIT=1'b0;
  DFFE sign_a_r_7_s0 (
    .Q(sign_a_r[7]),
    .D(sign_a_x[7]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_7_s0.INIT=1'b0;
  DFFE sign_a_r_6_s0 (
    .Q(sign_a_r[6]),
    .D(sign_a_x[6]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_6_s0.INIT=1'b0;
  DFFE sign_a_r_5_s0 (
    .Q(sign_a_r[5]),
    .D(sign_a_x[5]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_5_s0.INIT=1'b0;
  DFFE sign_a_r_4_s0 (
    .Q(sign_a_r[4]),
    .D(sign_a_x[4]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_4_s0.INIT=1'b0;
  DFFE sign_a_r_3_s0 (
    .Q(sign_a_r[3]),
    .D(sign_a_x[3]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_3_s0.INIT=1'b0;
  DFFE sign_a_r_2_s0 (
    .Q(sign_a_r[2]),
    .D(sign_a_x[2]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_2_s0.INIT=1'b0;
  DFFE sign_a_r_1_s0 (
    .Q(sign_a_r[1]),
    .D(sign_a_x[1]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_1_s0.INIT=1'b0;
  DFFE sign_a_r_0_s0 (
    .Q(sign_a_r[0]),
    .D(sign_a_x[0]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_a_r_0_s0.INIT=1'b0;
  DFFE sign_b_r_11_s0 (
    .Q(sign_b_r[11]),
    .D(sign_b_x[11]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_11_s0.INIT=1'b0;
  DFFE sign_b_r_10_s0 (
    .Q(sign_b_r[10]),
    .D(sign_b_x[10]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_10_s0.INIT=1'b0;
  DFFE sign_b_r_9_s0 (
    .Q(sign_b_r[9]),
    .D(sign_b_x[9]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_9_s0.INIT=1'b0;
  DFFE sign_b_r_8_s0 (
    .Q(sign_b_r[8]),
    .D(sign_b_x[8]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_8_s0.INIT=1'b0;
  DFFE sign_b_r_7_s0 (
    .Q(sign_b_r[7]),
    .D(sign_b_x[7]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_7_s0.INIT=1'b0;
  DFFE sign_b_r_6_s0 (
    .Q(sign_b_r[6]),
    .D(sign_b_x[6]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_6_s0.INIT=1'b0;
  DFFE sign_b_r_5_s0 (
    .Q(sign_b_r[5]),
    .D(sign_b_x[5]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_5_s0.INIT=1'b0;
  DFFE sign_b_r_4_s0 (
    .Q(sign_b_r[4]),
    .D(sign_b_x[4]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_4_s0.INIT=1'b0;
  DFFE sign_b_r_3_s0 (
    .Q(sign_b_r[3]),
    .D(sign_b_x[3]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_3_s0.INIT=1'b0;
  DFFE sign_b_r_2_s0 (
    .Q(sign_b_r[2]),
    .D(sign_b_x[2]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_2_s0.INIT=1'b0;
  DFFE sign_b_r_1_s0 (
    .Q(sign_b_r[1]),
    .D(sign_b_x[1]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_1_s0.INIT=1'b0;
  DFFE sign_b_r_0_s0 (
    .Q(sign_b_r[0]),
    .D(sign_b_x[0]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_b_r_0_s0.INIT=1'b0;
  DFFE sign_c_r_11_s0 (
    .Q(sign_c_r[11]),
    .D(sign_c_x[11]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_11_s0.INIT=1'b0;
  DFFE sign_c_r_10_s0 (
    .Q(sign_c_r[10]),
    .D(sign_c_x[10]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_10_s0.INIT=1'b0;
  DFFE sign_c_r_9_s0 (
    .Q(sign_c_r[9]),
    .D(sign_c_x[9]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_9_s0.INIT=1'b0;
  DFFE sign_c_r_8_s0 (
    .Q(sign_c_r[8]),
    .D(sign_c_x[8]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_8_s0.INIT=1'b0;
  DFFE sign_c_r_7_s0 (
    .Q(sign_c_r[7]),
    .D(sign_c_x[7]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_7_s0.INIT=1'b0;
  DFFE sign_c_r_6_s0 (
    .Q(sign_c_r[6]),
    .D(sign_c_x[6]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_6_s0.INIT=1'b0;
  DFFE sign_c_r_5_s0 (
    .Q(sign_c_r[5]),
    .D(sign_c_x[5]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_5_s0.INIT=1'b0;
  DFFE sign_c_r_4_s0 (
    .Q(sign_c_r[4]),
    .D(sign_c_x[4]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_4_s0.INIT=1'b0;
  DFFE sign_c_r_3_s0 (
    .Q(sign_c_r[3]),
    .D(sign_c_x[3]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_3_s0.INIT=1'b0;
  DFFE sign_c_r_2_s0 (
    .Q(sign_c_r[2]),
    .D(sign_c_x[2]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_2_s0.INIT=1'b0;
  DFFE sign_c_r_1_s0 (
    .Q(sign_c_r[1]),
    .D(sign_c_x[1]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_1_s0.INIT=1'b0;
  DFFE sign_c_r_0_s0 (
    .Q(sign_c_r[0]),
    .D(sign_c_x[0]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_c_r_0_s0.INIT=1'b0;
  DFFRE sign_n_r_11_s0 (
    .Q(sign_n_r[11]),
    .D(n1250_10),
    .CLK(clk),
    .CE(n105_11),
    .RESET(sign_n_x_11_7) 
);
defparam sign_n_r_11_s0.INIT=1'b0;
  DFFE sign_n_r_10_s0 (
    .Q(sign_n_r[10]),
    .D(sign_n_x[10]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_10_s0.INIT=1'b0;
  DFFE sign_n_r_9_s0 (
    .Q(sign_n_r[9]),
    .D(sign_n_x[9]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_9_s0.INIT=1'b0;
  DFFE sign_n_r_8_s0 (
    .Q(sign_n_r[8]),
    .D(sign_n_x[8]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_8_s0.INIT=1'b0;
  DFFE sign_n_r_7_s0 (
    .Q(sign_n_r[7]),
    .D(sign_n_x[7]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_7_s0.INIT=1'b0;
  DFFE sign_n_r_6_s0 (
    .Q(sign_n_r[6]),
    .D(sign_n_x[6]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_6_s0.INIT=1'b0;
  DFFE sign_n_r_5_s0 (
    .Q(sign_n_r[5]),
    .D(sign_n_x[5]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_5_s0.INIT=1'b0;
  DFFE sign_n_r_4_s0 (
    .Q(sign_n_r[4]),
    .D(sign_n_x[4]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_4_s0.INIT=1'b0;
  DFFE sign_n_r_3_s0 (
    .Q(sign_n_r[3]),
    .D(sign_n_x[3]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_3_s0.INIT=1'b0;
  DFFE sign_n_r_2_s0 (
    .Q(sign_n_r[2]),
    .D(sign_n_x[2]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_2_s0.INIT=1'b0;
  DFFE sign_n_r_1_s0 (
    .Q(sign_n_r[1]),
    .D(sign_n_x[1]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_1_s0.INIT=1'b0;
  DFFE sign_n_r_0_s0 (
    .Q(sign_n_r[0]),
    .D(noise_level_r[1]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam sign_n_r_0_s0.INIT=1'b0;
  DFFE pcm14s_r_13_s0 (
    .Q(w_dcsg_out[13]),
    .D(n1321_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_13_s0.INIT=1'b0;
  DFFE pcm14s_r_12_s0 (
    .Q(w_dcsg_out[12]),
    .D(n1322_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_12_s0.INIT=1'b0;
  DFFE pcm14s_r_11_s0 (
    .Q(w_dcsg_out[11]),
    .D(n1323_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_11_s0.INIT=1'b0;
  DFFE pcm14s_r_10_s0 (
    .Q(w_dcsg_out[10]),
    .D(n1324_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_10_s0.INIT=1'b0;
  DFFE pcm14s_r_9_s0 (
    .Q(w_dcsg_out[9]),
    .D(n1325_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_9_s0.INIT=1'b0;
  DFFE pcm14s_r_8_s0 (
    .Q(w_dcsg_out[8]),
    .D(n1326_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_8_s0.INIT=1'b0;
  DFFE pcm14s_r_7_s0 (
    .Q(w_dcsg_out[7]),
    .D(n1327_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_7_s0.INIT=1'b0;
  DFFE pcm14s_r_6_s0 (
    .Q(w_dcsg_out[6]),
    .D(n1328_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_6_s0.INIT=1'b0;
  DFFE pcm14s_r_5_s0 (
    .Q(w_dcsg_out[5]),
    .D(n1329_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_5_s0.INIT=1'b0;
  DFFE pcm14s_r_4_s0 (
    .Q(w_dcsg_out[4]),
    .D(n1330_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_4_s0.INIT=1'b0;
  DFFE pcm14s_r_3_s0 (
    .Q(w_dcsg_out[3]),
    .D(n1331_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_3_s0.INIT=1'b0;
  DFFE pcm14s_r_2_s0 (
    .Q(w_dcsg_out[2]),
    .D(n1332_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_2_s0.INIT=1'b0;
  DFFE pcm14s_r_1_s0 (
    .Q(w_dcsg_out[1]),
    .D(n1333_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_1_s0.INIT=1'b0;
  DFFE pcm14s_r_0_s0 (
    .Q(w_dcsg_out[0]),
    .D(n1334_5),
    .CLK(clk),
    .CE(n105_11) 
);
defparam pcm14s_r_0_s0.INIT=1'b0;
  DFFS ce_n_r_s1 (
    .Q(ce_n_r),
    .D(ff_ce_n),
    .CLK(clk),
    .SET(GND) 
);
defparam ce_n_r_s1.INIT=1'b1;
  DFFSE tone_c_r_s1 (
    .Q(tone_c_r),
    .D(tone_c_x),
    .CLK(clk),
    .CE(n105_11),
    .SET(GND) 
);
defparam tone_c_r_s1.INIT=1'b1;
  DFFS wr_n_r_s1 (
    .Q(wr_n_r),
    .D(ff_wr_n),
    .CLK(clk),
    .SET(GND) 
);
defparam wr_n_r_s1.INIT=1'b1;
  DFFSE c_ff_r_s2 (
    .Q(c_ff_r),
    .D(n642_5),
    .CLK(clk),
    .CE(n1832_5),
    .SET(GND) 
);
defparam c_ff_r_s2.INIT=1'b1;
  DFFSE ready_r_s2 (
    .Q(w_ready_o),
    .D(ready_x),
    .CLK(clk),
    .CE(ready_r_10),
    .SET(GND) 
);
defparam ready_r_s2.INIT=1'b1;
  DFF clk_div16_r_0_s1 (
    .Q(clk_div16_r[0]),
    .D(clk_div16_x_0_12),
    .CLK(clk) 
);
defparam clk_div16_r_0_s1.INIT=1'b0;
  ALU n1334_s (
    .SUM(n1334_1),
    .COUT(n1334_2),
    .I0(sign_a_r[0]),
    .I1(sign_b_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1334_s.ALU_MODE=0;
  ALU n1333_s (
    .SUM(n1333_1),
    .COUT(n1333_2),
    .I0(sign_a_r[1]),
    .I1(sign_b_r[1]),
    .I3(GND),
    .CIN(n1334_2) 
);
defparam n1333_s.ALU_MODE=0;
  ALU n1332_s (
    .SUM(n1332_1),
    .COUT(n1332_2),
    .I0(sign_a_r[2]),
    .I1(sign_b_r[2]),
    .I3(GND),
    .CIN(n1333_2) 
);
defparam n1332_s.ALU_MODE=0;
  ALU n1331_s (
    .SUM(n1331_1),
    .COUT(n1331_2),
    .I0(sign_a_r[3]),
    .I1(sign_b_r[3]),
    .I3(GND),
    .CIN(n1332_2) 
);
defparam n1331_s.ALU_MODE=0;
  ALU n1330_s (
    .SUM(n1330_1),
    .COUT(n1330_2),
    .I0(sign_a_r[4]),
    .I1(sign_b_r[4]),
    .I3(GND),
    .CIN(n1331_2) 
);
defparam n1330_s.ALU_MODE=0;
  ALU n1329_s (
    .SUM(n1329_1),
    .COUT(n1329_2),
    .I0(sign_a_r[5]),
    .I1(sign_b_r[5]),
    .I3(GND),
    .CIN(n1330_2) 
);
defparam n1329_s.ALU_MODE=0;
  ALU n1328_s (
    .SUM(n1328_1),
    .COUT(n1328_2),
    .I0(sign_a_r[6]),
    .I1(sign_b_r[6]),
    .I3(GND),
    .CIN(n1329_2) 
);
defparam n1328_s.ALU_MODE=0;
  ALU n1327_s (
    .SUM(n1327_1),
    .COUT(n1327_2),
    .I0(sign_a_r[7]),
    .I1(sign_b_r[7]),
    .I3(GND),
    .CIN(n1328_2) 
);
defparam n1327_s.ALU_MODE=0;
  ALU n1326_s (
    .SUM(n1326_1),
    .COUT(n1326_2),
    .I0(sign_a_r[8]),
    .I1(sign_b_r[8]),
    .I3(GND),
    .CIN(n1327_2) 
);
defparam n1326_s.ALU_MODE=0;
  ALU n1325_s (
    .SUM(n1325_1),
    .COUT(n1325_2),
    .I0(sign_a_r[9]),
    .I1(sign_b_r[9]),
    .I3(GND),
    .CIN(n1326_2) 
);
defparam n1325_s.ALU_MODE=0;
  ALU n1324_s (
    .SUM(n1324_1),
    .COUT(n1324_2),
    .I0(sign_a_r[10]),
    .I1(sign_b_r[10]),
    .I3(GND),
    .CIN(n1325_2) 
);
defparam n1324_s.ALU_MODE=0;
  ALU n1323_s (
    .SUM(n1323_1),
    .COUT(n1323_2),
    .I0(sign_a_r[11]),
    .I1(sign_b_r[11]),
    .I3(GND),
    .CIN(n1324_2) 
);
defparam n1323_s.ALU_MODE=0;
  ALU n1322_s (
    .SUM(n1322_1),
    .COUT(n1322_2),
    .I0(sign_a_r[11]),
    .I1(sign_b_r[11]),
    .I3(GND),
    .CIN(n1323_2) 
);
defparam n1322_s.ALU_MODE=0;
  ALU n1321_s (
    .SUM(n1321_1),
    .COUT(n1321_0_COUT),
    .I0(sign_a_r[11]),
    .I1(sign_b_r[11]),
    .I3(GND),
    .CIN(n1322_2) 
);
defparam n1321_s.ALU_MODE=0;
  ALU n1334_s0 (
    .SUM(n1334_3),
    .COUT(n1334_4),
    .I0(sign_c_r[0]),
    .I1(sign_n_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1334_s0.ALU_MODE=0;
  ALU n1333_s0 (
    .SUM(n1333_3),
    .COUT(n1333_4),
    .I0(sign_c_r[1]),
    .I1(sign_n_r[1]),
    .I3(GND),
    .CIN(n1334_4) 
);
defparam n1333_s0.ALU_MODE=0;
  ALU n1332_s0 (
    .SUM(n1332_3),
    .COUT(n1332_4),
    .I0(sign_c_r[2]),
    .I1(sign_n_r[2]),
    .I3(GND),
    .CIN(n1333_4) 
);
defparam n1332_s0.ALU_MODE=0;
  ALU n1331_s0 (
    .SUM(n1331_3),
    .COUT(n1331_4),
    .I0(sign_c_r[3]),
    .I1(sign_n_r[3]),
    .I3(GND),
    .CIN(n1332_4) 
);
defparam n1331_s0.ALU_MODE=0;
  ALU n1330_s0 (
    .SUM(n1330_3),
    .COUT(n1330_4),
    .I0(sign_c_r[4]),
    .I1(sign_n_r[4]),
    .I3(GND),
    .CIN(n1331_4) 
);
defparam n1330_s0.ALU_MODE=0;
  ALU n1329_s0 (
    .SUM(n1329_3),
    .COUT(n1329_4),
    .I0(sign_c_r[5]),
    .I1(sign_n_r[5]),
    .I3(GND),
    .CIN(n1330_4) 
);
defparam n1329_s0.ALU_MODE=0;
  ALU n1328_s0 (
    .SUM(n1328_3),
    .COUT(n1328_4),
    .I0(sign_c_r[6]),
    .I1(sign_n_r[6]),
    .I3(GND),
    .CIN(n1329_4) 
);
defparam n1328_s0.ALU_MODE=0;
  ALU n1327_s0 (
    .SUM(n1327_3),
    .COUT(n1327_4),
    .I0(sign_c_r[7]),
    .I1(sign_n_r[7]),
    .I3(GND),
    .CIN(n1328_4) 
);
defparam n1327_s0.ALU_MODE=0;
  ALU n1326_s0 (
    .SUM(n1326_3),
    .COUT(n1326_4),
    .I0(sign_c_r[8]),
    .I1(sign_n_r[8]),
    .I3(GND),
    .CIN(n1327_4) 
);
defparam n1326_s0.ALU_MODE=0;
  ALU n1325_s0 (
    .SUM(n1325_3),
    .COUT(n1325_4),
    .I0(sign_c_r[9]),
    .I1(sign_n_r[9]),
    .I3(GND),
    .CIN(n1326_4) 
);
defparam n1325_s0.ALU_MODE=0;
  ALU n1324_s0 (
    .SUM(n1324_3),
    .COUT(n1324_4),
    .I0(sign_c_r[10]),
    .I1(sign_n_r[10]),
    .I3(GND),
    .CIN(n1325_4) 
);
defparam n1324_s0.ALU_MODE=0;
  ALU n1323_s0 (
    .SUM(n1323_3),
    .COUT(n1323_4),
    .I0(sign_c_r[11]),
    .I1(sign_n_r[11]),
    .I3(GND),
    .CIN(n1324_4) 
);
defparam n1323_s0.ALU_MODE=0;
  ALU n1322_s0 (
    .SUM(n1322_3),
    .COUT(n1322_4),
    .I0(sign_c_r[11]),
    .I1(sign_n_r[11]),
    .I3(GND),
    .CIN(n1323_4) 
);
defparam n1322_s0.ALU_MODE=0;
  ALU n1321_s0 (
    .SUM(n1321_3),
    .COUT(n1321_1_COUT),
    .I0(sign_c_r[11]),
    .I1(sign_n_r[11]),
    .I3(GND),
    .CIN(n1322_4) 
);
defparam n1321_s0.ALU_MODE=0;
  ALU n1334_s1 (
    .SUM(n1334_5),
    .COUT(n1334_6),
    .I0(n1334_1),
    .I1(n1334_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1334_s1.ALU_MODE=0;
  ALU n1333_s1 (
    .SUM(n1333_5),
    .COUT(n1333_6),
    .I0(n1333_1),
    .I1(n1333_3),
    .I3(GND),
    .CIN(n1334_6) 
);
defparam n1333_s1.ALU_MODE=0;
  ALU n1332_s1 (
    .SUM(n1332_5),
    .COUT(n1332_6),
    .I0(n1332_1),
    .I1(n1332_3),
    .I3(GND),
    .CIN(n1333_6) 
);
defparam n1332_s1.ALU_MODE=0;
  ALU n1331_s1 (
    .SUM(n1331_5),
    .COUT(n1331_6),
    .I0(n1331_1),
    .I1(n1331_3),
    .I3(GND),
    .CIN(n1332_6) 
);
defparam n1331_s1.ALU_MODE=0;
  ALU n1330_s1 (
    .SUM(n1330_5),
    .COUT(n1330_6),
    .I0(n1330_1),
    .I1(n1330_3),
    .I3(GND),
    .CIN(n1331_6) 
);
defparam n1330_s1.ALU_MODE=0;
  ALU n1329_s1 (
    .SUM(n1329_5),
    .COUT(n1329_6),
    .I0(n1329_1),
    .I1(n1329_3),
    .I3(GND),
    .CIN(n1330_6) 
);
defparam n1329_s1.ALU_MODE=0;
  ALU n1328_s1 (
    .SUM(n1328_5),
    .COUT(n1328_6),
    .I0(n1328_1),
    .I1(n1328_3),
    .I3(GND),
    .CIN(n1329_6) 
);
defparam n1328_s1.ALU_MODE=0;
  ALU n1327_s1 (
    .SUM(n1327_5),
    .COUT(n1327_6),
    .I0(n1327_1),
    .I1(n1327_3),
    .I3(GND),
    .CIN(n1328_6) 
);
defparam n1327_s1.ALU_MODE=0;
  ALU n1326_s1 (
    .SUM(n1326_5),
    .COUT(n1326_6),
    .I0(n1326_1),
    .I1(n1326_3),
    .I3(GND),
    .CIN(n1327_6) 
);
defparam n1326_s1.ALU_MODE=0;
  ALU n1325_s1 (
    .SUM(n1325_5),
    .COUT(n1325_6),
    .I0(n1325_1),
    .I1(n1325_3),
    .I3(GND),
    .CIN(n1326_6) 
);
defparam n1325_s1.ALU_MODE=0;
  ALU n1324_s1 (
    .SUM(n1324_5),
    .COUT(n1324_6),
    .I0(n1324_1),
    .I1(n1324_3),
    .I3(GND),
    .CIN(n1325_6) 
);
defparam n1324_s1.ALU_MODE=0;
  ALU n1323_s1 (
    .SUM(n1323_5),
    .COUT(n1323_6),
    .I0(n1323_1),
    .I1(n1323_3),
    .I3(GND),
    .CIN(n1324_6) 
);
defparam n1323_s1.ALU_MODE=0;
  ALU n1322_s1 (
    .SUM(n1322_5),
    .COUT(n1322_6),
    .I0(n1322_1),
    .I1(n1322_3),
    .I3(GND),
    .CIN(n1323_6) 
);
defparam n1322_s1.ALU_MODE=0;
  ALU n1321_s1 (
    .SUM(n1321_5),
    .COUT(n1321_2_COUT),
    .I0(n1321_1),
    .I1(n1321_3),
    .I3(GND),
    .CIN(n1322_6) 
);
defparam n1321_s1.ALU_MODE=0;
  ALU n683_s (
    .SUM(n683_1),
    .COUT(n683_2),
    .I0(noise_cnt_r[1]),
    .I1(noise_cnt_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n683_s.ALU_MODE=0;
  ALU n682_s (
    .SUM(n682_1),
    .COUT(n682_2),
    .I0(noise_cnt_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n683_2) 
);
defparam n682_s.ALU_MODE=0;
  ALU n681_s (
    .SUM(n681_1),
    .COUT(n681_2),
    .I0(noise_cnt_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n682_2) 
);
defparam n681_s.ALU_MODE=0;
  ALU n680_s (
    .SUM(n680_1),
    .COUT(n680_2),
    .I0(noise_cnt_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n681_2) 
);
defparam n680_s.ALU_MODE=0;
  ALU n679_s (
    .SUM(n679_1),
    .COUT(n679_2),
    .I0(noise_cnt_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n680_2) 
);
defparam n679_s.ALU_MODE=0;
  ALU n678_s (
    .SUM(n678_1),
    .COUT(n678_0_COUT),
    .I0(noise_cnt_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n679_2) 
);
defparam n678_s.ALU_MODE=0;
  MUX2_LUT5 noise_ff_x_s5 (
    .O(noise_ff_x),
    .I0(noise_ff_x_6),
    .I1(noise_ff_x_7),
    .S0(noise_shift_r[1]) 
);
  INV n518_s2 (
    .O(n518_5),
    .I(tone_a_r) 
);
  INV n562_s2 (
    .O(n562_5),
    .I(tone_b_r) 
);
  INV n642_s2 (
    .O(n642_5),
    .I(c_ff_r) 
);
  INV n684_s2 (
    .O(n684_6),
    .I(noise_cnt_r[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sn76489_audio */
module ip_dcsg_wrapper (
  clk,
  n105_11,
  n20_6,
  n560_5,
  n207_5,
  w_io_dec_n_9,
  td_in,
  ta_d,
  ff_4mhz,
  w_dcsg_out
)
;
input clk;
input n105_11;
input n20_6;
input n560_5;
input n207_5;
input w_io_dec_n_9;
input [7:0] td_in;
input [1:0] ta_d;
input [2:0] ff_4mhz;
output [13:0] w_dcsg_out;
wire n38_13;
wire n39_13;
wire n36_14;
wire n37_14;
wire n190_4;
wire n190_5;
wire n38_14;
wire n190_7;
wire n36_17;
wire ff_wr_n;
wire ff_ce_n;
wire w_ready_o;
wire [1:0] ff_wr_state;
wire [7:0] ff_wdata;
wire VCC;
wire GND;
  LUT4 n38_s9 (
    .F(n38_13),
    .I0(n190_5),
    .I1(ff_wr_n),
    .I2(n190_4),
    .I3(n38_14) 
);
defparam n38_s9.INIT=16'hFFF4;
  LUT4 n39_s9 (
    .F(n39_13),
    .I0(n190_5),
    .I1(n38_14),
    .I2(ff_ce_n),
    .I3(n190_4) 
);
defparam n39_s9.INIT=16'hFF10;
  LUT4 n36_s9 (
    .F(n36_14),
    .I0(w_ready_o),
    .I1(n36_17),
    .I2(ff_wr_state[1]),
    .I3(ff_wr_state[0]) 
);
defparam n36_s9.INIT=16'h3A00;
  LUT4 n37_s9 (
    .F(n37_14),
    .I0(n36_17),
    .I1(w_ready_o),
    .I2(ff_wr_state[1]),
    .I3(ff_wr_state[0]) 
);
defparam n37_s9.INIT=16'hF30A;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(ff_wr_state[0]),
    .I1(ff_wr_state[1]) 
);
defparam n190_s1.INIT=4'h4;
  LUT3 n190_s2 (
    .F(n190_5),
    .I0(ff_wr_state[1]),
    .I1(ff_wr_state[0]),
    .I2(n36_17) 
);
defparam n190_s2.INIT=8'hB0;
  LUT3 n38_s10 (
    .F(n38_14),
    .I0(ff_wr_state[1]),
    .I1(ff_wr_state[0]),
    .I2(w_ready_o) 
);
defparam n38_s10.INIT=8'h40;
  LUT4 n190_s3 (
    .F(n190_7),
    .I0(ff_wr_state[0]),
    .I1(ff_wr_state[1]),
    .I2(n560_5),
    .I3(n190_5) 
);
defparam n190_s3.INIT=16'hB000;
  LUT4 n36_s11 (
    .F(n36_17),
    .I0(n207_5),
    .I1(ta_d[0]),
    .I2(ta_d[1]),
    .I3(w_io_dec_n_9) 
);
defparam n36_s11.INIT=16'h8000;
  DFFRE ff_wr_state_0_s0 (
    .Q(ff_wr_state[0]),
    .D(n37_14),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  DFFSE ff_wr_n_s0 (
    .Q(ff_wr_n),
    .D(n38_13),
    .CLK(clk),
    .CE(n105_11),
    .SET(n20_6) 
);
  DFFSE ff_ce_n_s0 (
    .Q(ff_ce_n),
    .D(n39_13),
    .CLK(clk),
    .CE(n105_11),
    .SET(n20_6) 
);
  DFFE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(td_in[7]),
    .CLK(clk),
    .CE(n190_7) 
);
  DFFE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(td_in[6]),
    .CLK(clk),
    .CE(n190_7) 
);
  DFFE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n190_7) 
);
  DFFE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n190_7) 
);
  DFFE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n190_7) 
);
  DFFE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n190_7) 
);
  DFFE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n190_7) 
);
  DFFE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n190_7) 
);
  DFFRE ff_wr_state_1_s0 (
    .Q(ff_wr_state[1]),
    .D(n36_14),
    .CLK(clk),
    .CE(n105_11),
    .RESET(n20_6) 
);
  sn76489_audio u_sn76489_audio (
    .clk(clk),
    .n105_11(n105_11),
    .ff_ce_n(ff_ce_n),
    .ff_wr_n(ff_wr_n),
    .ff_wdata(ff_wdata[7:0]),
    .ff_4mhz(ff_4mhz[2:0]),
    .w_ready_o(w_ready_o),
    .w_dcsg_out(w_dcsg_out[13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_dcsg_wrapper */
module IKAOPM_timinggen (
  clk,
  n105_11,
  n360_10,
  ff_reset,
  ff_4mhz,
  synced_mrst_n,
  phi1p,
  phi1n,
  cycle_01,
  cycle_31,
  cycle_12_28,
  cycle_05_21,
  cycle_byte,
  cycle_05,
  cycle_10,
  cycle_03,
  cycle_00_16,
  cycle_04_12_20_28,
  cycle_29,
  cycle_12,
  cycle_15_31,
  n58_11,
  cycle_01_to_16,
  synced_mrst_n_49
)
;
input clk;
input n105_11;
input n360_10;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output synced_mrst_n;
output phi1p;
output phi1n;
output cycle_01;
output cycle_31;
output cycle_12_28;
output cycle_05_21;
output cycle_byte;
output cycle_05;
output cycle_10;
output cycle_03;
output cycle_00_16;
output cycle_04_12_20_28;
output cycle_29;
output cycle_12;
output cycle_15_31;
output n58_11;
output cycle_01_to_16;
output synced_mrst_n_49;
wire n22_3;
wire n86_7;
wire n90_6;
wire n98_4;
wire n111_3;
wire n116_5;
wire n118_4;
wire n130_3;
wire n150_3;
wire n154_6;
wire n176_3;
wire n33_5;
wire n64_5;
wire n81_4;
wire n81_5;
wire n96_5;
wire n102_5;
wire n81_7;
wire n35_6;
wire n58_8;
wire n186_12;
wire ic_n_negedge;
wire n57_1;
wire n57_2;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_0_COUT;
wire n33_8;
wire [3:0] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire [4:0] timinggen_cntr;
wire VCC;
wire GND;
  LUT2 n22_s0 (
    .F(n22_3),
    .I0(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [2]),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n22_s0.INIT=4'h4;
  LUT2 n86_s4 (
    .F(n86_7),
    .I0(timinggen_cntr[4]),
    .I1(n176_3) 
);
defparam n86_s4.INIT=4'h8;
  LUT2 n90_s3 (
    .F(n90_6),
    .I0(timinggen_cntr[4]),
    .I1(n96_5) 
);
defparam n90_s3.INIT=4'h4;
  LUT2 n98_s1 (
    .F(n98_4),
    .I0(timinggen_cntr[4]),
    .I1(n102_5) 
);
defparam n98_s1.INIT=4'h4;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(timinggen_cntr[1]),
    .I1(timinggen_cntr[2]),
    .I2(timinggen_cntr[3]) 
);
defparam n111_s0.INIT=8'h87;
  LUT4 n116_s2 (
    .F(n116_5),
    .I0(timinggen_cntr[1]),
    .I1(timinggen_cntr[0]),
    .I2(timinggen_cntr[3]),
    .I3(n81_5) 
);
defparam n116_s2.INIT=16'h4000;
  LUT4 n118_s1 (
    .F(n118_4),
    .I0(timinggen_cntr[0]),
    .I1(timinggen_cntr[3]),
    .I2(timinggen_cntr[1]),
    .I3(n81_5) 
);
defparam n118_s1.INIT=16'h1000;
  LUT4 n130_s0 (
    .F(n130_3),
    .I0(timinggen_cntr[0]),
    .I1(timinggen_cntr[1]),
    .I2(timinggen_cntr[2]),
    .I3(timinggen_cntr[3]) 
);
defparam n130_s0.INIT=16'h8000;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(timinggen_cntr[2]),
    .I1(timinggen_cntr[1]),
    .I2(timinggen_cntr[0]) 
);
defparam n150_s0.INIT=8'h40;
  LUT4 n154_s3 (
    .F(n154_6),
    .I0(timinggen_cntr[2]),
    .I1(timinggen_cntr[3]),
    .I2(timinggen_cntr[4]),
    .I3(n81_4) 
);
defparam n154_s3.INIT=16'h8000;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(timinggen_cntr[0]),
    .I1(timinggen_cntr[1]),
    .I2(timinggen_cntr[2]),
    .I3(timinggen_cntr[3]) 
);
defparam n176_s0.INIT=16'h4000;
  LUT3 n33_s2 (
    .F(n33_5),
    .I0(ic_n_negedge),
    .I1(n105_11),
    .I2(ff_reset[6]) 
);
defparam n33_s2.INIT=8'h8F;
  LUT4 n64_s2 (
    .F(n64_5),
    .I0(n130_3),
    .I1(timinggen_cntr[4]),
    .I2(n360_10),
    .I3(synced_mrst_n_49) 
);
defparam n64_s2.INIT=16'hF800;
  LUT2 n81_s1 (
    .F(n81_4),
    .I0(timinggen_cntr[0]),
    .I1(timinggen_cntr[1]) 
);
defparam n81_s1.INIT=4'h1;
  LUT2 n81_s2 (
    .F(n81_5),
    .I0(timinggen_cntr[2]),
    .I1(timinggen_cntr[4]) 
);
defparam n81_s2.INIT=4'h1;
  LUT4 n96_s1 (
    .F(n96_5),
    .I0(timinggen_cntr[3]),
    .I1(timinggen_cntr[2]),
    .I2(timinggen_cntr[1]),
    .I3(timinggen_cntr[0]) 
);
defparam n96_s1.INIT=16'h2000;
  LUT4 n102_s1 (
    .F(n102_5),
    .I0(timinggen_cntr[3]),
    .I1(timinggen_cntr[2]),
    .I2(timinggen_cntr[0]),
    .I3(timinggen_cntr[1]) 
);
defparam n102_s1.INIT=16'h0004;
  LUT4 n81_s3 (
    .F(n81_7),
    .I0(timinggen_cntr[3]),
    .I1(timinggen_cntr[0]),
    .I2(timinggen_cntr[1]),
    .I3(n81_5) 
);
defparam n81_s3.INIT=16'h0100;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(ff_reset[6]) 
);
defparam n35_s2.INIT=16'h01FF;
  LUT3 n58_s3 (
    .F(n58_8),
    .I0(n58_11),
    .I1(timinggen_cntr[0]),
    .I2(ff_reset[6]) 
);
defparam n58_s3.INIT=8'h63;
  LUT4 n58_s5 (
    .F(n58_11),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(phi1n) 
);
defparam n58_s5.INIT=16'h0001;
  LUT2 synced_mrst_n_s4 (
    .F(synced_mrst_n_49),
    .I0(n58_11),
    .I1(ff_reset[6]) 
);
defparam synced_mrst_n_s4.INIT=4'hB;
  LUT4 n186_s5 (
    .F(n186_12),
    .I0(cycle_01_to_16),
    .I1(timinggen_cntr[4]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n186_s5.INIT=16'h3A33;
  DFFE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [2]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [1]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s0 .INIT=1'b0;
  DFFE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [1]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [0]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s0 .INIT=1'b0;
  DFFE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [0]),
    .D(ff_reset[6]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s0 .INIT=1'b0;
  DFFE synced_mrst_n_s0 (
    .Q(synced_mrst_n),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
defparam synced_mrst_n_s0.INIT=1'b0;
  DFFSE phi1p_s0 (
    .Q(phi1p),
    .D(n33_8),
    .CLK(clk),
    .CE(n35_6),
    .SET(n33_5) 
);
  DFFSE phi1n_s0 (
    .Q(phi1n),
    .D(phi1p),
    .CLK(clk),
    .CE(n35_6),
    .SET(n33_5) 
);
  DFFRE timinggen_cntr_4_s0 (
    .Q(timinggen_cntr[4]),
    .D(n54_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n64_5) 
);
defparam timinggen_cntr_4_s0.INIT=1'b0;
  DFFRE timinggen_cntr_3_s0 (
    .Q(timinggen_cntr[3]),
    .D(n55_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n64_5) 
);
defparam timinggen_cntr_3_s0.INIT=1'b0;
  DFFRE timinggen_cntr_2_s0 (
    .Q(timinggen_cntr[2]),
    .D(n56_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n64_5) 
);
defparam timinggen_cntr_2_s0.INIT=1'b0;
  DFFRE timinggen_cntr_1_s0 (
    .Q(timinggen_cntr[1]),
    .D(n57_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n64_5) 
);
defparam timinggen_cntr_1_s0.INIT=1'b0;
  DFFE o_CYCLE_01_s0 (
    .Q(cycle_01),
    .D(n81_7),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_31_s0 (
    .Q(cycle_31),
    .D(n86_7),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_12_28_s0 (
    .Q(cycle_12_28),
    .D(n96_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_05_21_s0 (
    .Q(cycle_05_21),
    .D(n102_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_BYTE_s0 (
    .Q(cycle_byte),
    .D(n111_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_05_s0 (
    .Q(cycle_05),
    .D(n98_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_10_s0 (
    .Q(cycle_10),
    .D(n116_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_03_s0 (
    .Q(cycle_03),
    .D(n118_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_00_16_s0 (
    .Q(cycle_00_16),
    .D(n130_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_04_12_20_28_s0 (
    .Q(cycle_04_12_20_28),
    .D(n150_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_29_s0 (
    .Q(cycle_29),
    .D(n154_6),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_12_s0 (
    .Q(cycle_12),
    .D(n90_6),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_CYCLE_15_31_s0 (
    .Q(cycle_15_31),
    .D(n176_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [2]),
    .CLK(clk),
    .CE(n105_11) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s0 .INIT=1'b0;
  DFFSE ic_n_negedge_s1 (
    .Q(ic_n_negedge),
    .D(n22_3),
    .CLK(clk),
    .CE(n105_11),
    .SET(GND) 
);
defparam ic_n_negedge_s1.INIT=1'b1;
  DFFR timinggen_cntr_0_s1 (
    .Q(timinggen_cntr[0]),
    .D(n58_8),
    .CLK(clk),
    .RESET(n64_5) 
);
defparam timinggen_cntr_0_s1.INIT=1'b0;
  DFF o_CYCLE_01_TO_16_s2 (
    .Q(cycle_01_to_16),
    .D(n186_12),
    .CLK(clk) 
);
defparam o_CYCLE_01_TO_16_s2.INIT=1'b0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_2),
    .I0(timinggen_cntr[1]),
    .I1(timinggen_cntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n57_s.ALU_MODE=0;
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(timinggen_cntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n57_2) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(timinggen_cntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_0_COUT),
    .I0(timinggen_cntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  INV n33_s4 (
    .O(n33_8),
    .I(phi1p) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_timinggen */
module primitive_syncdlatch (
  clk,
  n360_10,
  \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain ,
  dbus_inlatch_temp
)
;
input clk;
input n360_10;
input [7:0] \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain ;
output [7:0] dbus_inlatch_temp;
wire o_Q_6_4;
wire VCC;
wire GND;
  LUT2 o_Q_6_s2 (
    .F(o_Q_6_4),
    .I0(\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [1]) 
);
defparam o_Q_6_s2.INIT=4'h1;
  DFFRE o_Q_6_s0 (
    .Q(dbus_inlatch_temp[6]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [6]),
    .CLK(clk),
    .CE(o_Q_6_4),
    .RESET(n360_10) 
);
  DFFRE o_Q_5_s0 (
    .Q(dbus_inlatch_temp[5]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [5]),
    .CLK(clk),
    .CE(o_Q_6_4),
    .RESET(n360_10) 
);
  DFFRE o_Q_4_s0 (
    .Q(dbus_inlatch_temp[4]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [4]),
    .CLK(clk),
    .CE(o_Q_6_4),
    .RESET(n360_10) 
);
  DFFRE o_Q_3_s0 (
    .Q(dbus_inlatch_temp[3]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [3]),
    .CLK(clk),
    .CE(o_Q_6_4),
    .RESET(n360_10) 
);
  DFFRE o_Q_2_s0 (
    .Q(dbus_inlatch_temp[2]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [2]),
    .CLK(clk),
    .CE(o_Q_6_4),
    .RESET(n360_10) 
);
  DFFRE o_Q_1_s0 (
    .Q(dbus_inlatch_temp[1]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [1]),
    .CLK(clk),
    .CE(o_Q_6_4),
    .RESET(n360_10) 
);
  DFFRE o_Q_0_s0 (
    .Q(dbus_inlatch_temp[0]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [0]),
    .CLK(clk),
    .CE(o_Q_6_4),
    .RESET(n360_10) 
);
  DFFRE o_Q_7_s0 (
    .Q(dbus_inlatch_temp[7]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7]),
    .CLK(clk),
    .CE(o_Q_6_4),
    .RESET(n360_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_syncdlatch */
module primitive_syncsrlatch (
  clk,
  n360_10,
  dreg_rq_synced1,
  synced_mrst_n,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain ,
  \FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain ,
  ff_reset,
  dreg_rq_inlatch
)
;
input clk;
input n360_10;
input dreg_rq_synced1;
input synced_mrst_n;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain ;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain ;
input [6:6] ff_reset;
output dreg_rq_inlatch;
wire o_Q_7;
wire n6_13;
wire VCC;
wire GND;
  LUT4 o_Q_s4 (
    .F(o_Q_7),
    .I0(\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [1]),
    .I2(\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain [1]),
    .I3(n6_13) 
);
defparam o_Q_s4.INIT=16'h10FF;
  LUT3 n6_s7 (
    .F(n6_13),
    .I0(dreg_rq_synced1),
    .I1(ff_reset[6]),
    .I2(synced_mrst_n) 
);
defparam n6_s7.INIT=8'h40;
  DFFRE o_Q_s1 (
    .Q(dreg_rq_inlatch),
    .D(n6_13),
    .CLK(clk),
    .CE(o_Q_7),
    .RESET(n360_10) 
);
defparam o_Q_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_syncsrlatch */
module primitive_syncsrlatch_0 (
  clk,
  n360_10,
  areg_rq_synced1,
  synced_mrst_n,
  \FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain ,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain ,
  ff_reset,
  areg_rq_inlatch
)
;
input clk;
input n360_10;
input areg_rq_synced1;
input synced_mrst_n;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain ;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
input [1:1] \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain ;
input [6:6] ff_reset;
output areg_rq_inlatch;
wire o_Q_7;
wire n6_13;
wire VCC;
wire GND;
  LUT4 o_Q_s4 (
    .F(o_Q_7),
    .I0(\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .I2(\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [1]),
    .I3(n6_13) 
);
defparam o_Q_s4.INIT=16'h01FF;
  LUT3 n6_s7 (
    .F(n6_13),
    .I0(areg_rq_synced1),
    .I1(ff_reset[6]),
    .I2(synced_mrst_n) 
);
defparam n6_s7.INIT=8'h40;
  DFFRE o_Q_s1 (
    .Q(areg_rq_inlatch),
    .D(n6_13),
    .CLK(clk),
    .CE(o_Q_7),
    .RESET(n360_10) 
);
defparam o_Q_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_syncsrlatch_0 */
module reg_submdl_loreg_decoder (
  clk,
  loreg_addr_valid_9,
  n9_5,
  dbus_inlatch,
  loreg_addr_valid,
  n8_5,
  n8_7
)
;
input clk;
input loreg_addr_valid_9;
input n9_5;
input [4:0] dbus_inlatch;
output loreg_addr_valid;
output n8_5;
output n8_7;
wire n8_9;
wire VCC;
wire GND;
  LUT2 n8_s2 (
    .F(n8_5),
    .I0(dbus_inlatch[0]),
    .I1(dbus_inlatch[1]) 
);
defparam n8_s2.INIT=4'h1;
  LUT4 n8_s3 (
    .F(n8_7),
    .I0(dbus_inlatch[2]),
    .I1(dbus_inlatch[3]),
    .I2(dbus_inlatch[4]),
    .I3(n9_5) 
);
defparam n8_s3.INIT=16'h1000;
  LUT3 n8_s4 (
    .F(n8_9),
    .I0(n8_7),
    .I1(dbus_inlatch[0]),
    .I2(dbus_inlatch[1]) 
);
defparam n8_s4.INIT=8'h02;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n8_9),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder */
module reg_submdl_loreg_decoder_0 (
  clk,
  loreg_addr_valid_9,
  n8_7,
  dbus_inlatch,
  loreg_addr_valid,
  n9_4
)
;
input clk;
input loreg_addr_valid_9;
input n8_7;
input [1:0] dbus_inlatch;
output loreg_addr_valid;
output n9_4;
wire n9_6;
wire VCC;
wire GND;
  LUT2 n9_s1 (
    .F(n9_4),
    .I0(dbus_inlatch[1]),
    .I1(dbus_inlatch[0]) 
);
defparam n9_s1.INIT=4'h4;
  LUT3 n9_s2 (
    .F(n9_6),
    .I0(n8_7),
    .I1(dbus_inlatch[1]),
    .I2(dbus_inlatch[0]) 
);
defparam n9_s2.INIT=8'h20;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n9_6),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_0 */
module reg_submdl_loreg_decoder_1 (
  clk,
  loreg_addr_valid_9,
  n8_7,
  dbus_inlatch,
  loreg_addr_valid
)
;
input clk;
input loreg_addr_valid_9;
input n8_7;
input [1:0] dbus_inlatch;
output loreg_addr_valid;
wire n9_3;
wire VCC;
wire GND;
  LUT3 n9_s0 (
    .F(n9_3),
    .I0(dbus_inlatch[0]),
    .I1(dbus_inlatch[1]),
    .I2(n8_7) 
);
defparam n9_s0.INIT=8'h40;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n9_3),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_1 */
module reg_submdl_loreg_decoder_2 (
  clk,
  loreg_addr_valid_9,
  n8_5,
  areg_rq_synced2,
  dbus_inlatch,
  loreg_addr_valid,
  n9_5
)
;
input clk;
input loreg_addr_valid_9;
input n8_5;
input areg_rq_synced2;
input [7:2] dbus_inlatch;
output loreg_addr_valid;
output n9_5;
wire n9_3;
wire n9_4;
wire VCC;
wire GND;
  LUT4 n9_s0 (
    .F(n9_3),
    .I0(dbus_inlatch[3]),
    .I1(dbus_inlatch[2]),
    .I2(n9_4),
    .I3(n8_5) 
);
defparam n9_s0.INIT=16'h4000;
  LUT2 n9_s1 (
    .F(n9_4),
    .I0(dbus_inlatch[4]),
    .I1(n9_5) 
);
defparam n9_s1.INIT=4'h8;
  LUT4 n9_s2 (
    .F(n9_5),
    .I0(dbus_inlatch[5]),
    .I1(dbus_inlatch[6]),
    .I2(dbus_inlatch[7]),
    .I3(areg_rq_synced2) 
);
defparam n9_s2.INIT=16'h0100;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n9_3),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_2 */
module reg_submdl_loreg_decoder_3 (
  clk,
  loreg_addr_valid_9,
  n9_4,
  n9_5,
  dbus_inlatch,
  loreg_addr_valid,
  n8_4
)
;
input clk;
input loreg_addr_valid_9;
input n9_4;
input n9_5;
input [4:2] dbus_inlatch;
output loreg_addr_valid;
output n8_4;
wire n8_3;
wire VCC;
wire GND;
  LUT4 n8_s0 (
    .F(n8_3),
    .I0(dbus_inlatch[2]),
    .I1(dbus_inlatch[3]),
    .I2(n9_4),
    .I3(n8_4) 
);
defparam n8_s0.INIT=16'h1000;
  LUT2 n8_s1 (
    .F(n8_4),
    .I0(dbus_inlatch[4]),
    .I1(n9_5) 
);
defparam n8_s1.INIT=4'h4;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n8_3),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_3 */
module reg_submdl_loreg_decoder_4 (
  clk,
  loreg_addr_valid_9,
  n8_4,
  dbus_inlatch,
  loreg_addr_valid
)
;
input clk;
input loreg_addr_valid_9;
input n8_4;
input [3:0] dbus_inlatch;
output loreg_addr_valid;
wire n11_3;
wire n11_4;
wire VCC;
wire GND;
  LUT4 n11_s0 (
    .F(n11_3),
    .I0(dbus_inlatch[0]),
    .I1(dbus_inlatch[1]),
    .I2(n8_4),
    .I3(n11_4) 
);
defparam n11_s0.INIT=16'h8000;
  LUT2 n11_s1 (
    .F(n11_4),
    .I0(dbus_inlatch[2]),
    .I1(dbus_inlatch[3]) 
);
defparam n11_s1.INIT=4'h8;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n11_3),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_4 */
module reg_submdl_loreg_decoder_5 (
  clk,
  loreg_addr_valid_9,
  n9_5,
  dbus_inlatch,
  loreg_addr_valid,
  n10_8
)
;
input clk;
input loreg_addr_valid_9;
input n9_5;
input [4:0] dbus_inlatch;
output loreg_addr_valid;
output n10_8;
wire n10_6;
wire VCC;
wire GND;
  LUT3 n10_s2 (
    .F(n10_6),
    .I0(dbus_inlatch[1]),
    .I1(dbus_inlatch[0]),
    .I2(n10_8) 
);
defparam n10_s2.INIT=8'h40;
  LUT4 n10_s3 (
    .F(n10_8),
    .I0(dbus_inlatch[2]),
    .I1(dbus_inlatch[3]),
    .I2(dbus_inlatch[4]),
    .I3(n9_5) 
);
defparam n10_s3.INIT=16'h4000;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n10_6),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_5 */
module reg_submdl_loreg_decoder_6 (
  clk,
  loreg_addr_valid_9,
  dreg_rq_synced2,
  n10_8,
  dbus_inlatch,
  loreg_addr_valid,
  lfrq_update
)
;
input clk;
input loreg_addr_valid_9;
input dreg_rq_synced2;
input n10_8;
input [1:0] dbus_inlatch;
output loreg_addr_valid;
output lfrq_update;
wire n9_5;
wire VCC;
wire GND;
  LUT2 lfrq_update_s (
    .F(lfrq_update),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid) 
);
defparam lfrq_update_s.INIT=4'h8;
  LUT3 n9_s1 (
    .F(n9_5),
    .I0(dbus_inlatch[0]),
    .I1(dbus_inlatch[1]),
    .I2(n10_8) 
);
defparam n9_s1.INIT=8'h10;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n9_5),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_6 */
module reg_submdl_loreg_decoder_7 (
  clk,
  loreg_addr_valid_9,
  n10_8,
  dbus_inlatch,
  loreg_addr_valid
)
;
input clk;
input loreg_addr_valid_9;
input n10_8;
input [1:0] dbus_inlatch;
output loreg_addr_valid;
wire n11_3;
wire VCC;
wire GND;
  LUT3 n11_s0 (
    .F(n11_3),
    .I0(dbus_inlatch[0]),
    .I1(dbus_inlatch[1]),
    .I2(n10_8) 
);
defparam n11_s0.INIT=8'h80;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n11_3),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_7 */
module reg_submdl_loreg_decoder_8 (
  clk,
  n8_5,
  n8_4,
  areg_rq_synced2,
  phi1n,
  n105_11,
  dbus_inlatch,
  ff_reset,
  loreg_addr_valid,
  loreg_addr_valid_9
)
;
input clk;
input n8_5;
input n8_4;
input areg_rq_synced2;
input phi1n;
input n105_11;
input [3:2] dbus_inlatch;
input [6:6] ff_reset;
output loreg_addr_valid;
output loreg_addr_valid_9;
wire n8_3;
wire VCC;
wire GND;
  LUT4 n8_s0 (
    .F(n8_3),
    .I0(dbus_inlatch[2]),
    .I1(dbus_inlatch[3]),
    .I2(n8_5),
    .I3(n8_4) 
);
defparam n8_s0.INIT=16'h4000;
  LUT4 loreg_addr_valid_s4 (
    .F(loreg_addr_valid_9),
    .I0(areg_rq_synced2),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam loreg_addr_valid_s4.INIT=16'h20AA;
  DFFE loreg_addr_valid_s0 (
    .Q(loreg_addr_valid),
    .D(n8_3),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* reg_submdl_loreg_decoder_8 */
module primitive_counter (
  clk,
  n28_8,
  phi1p,
  n105_11,
  cycle_31,
  synced_mrst_n,
  ff_reset,
  ff_4mhz,
  n34_10,
  n22_13,
  hireg_addrcntr
)
;
input clk;
input n28_8;
input phi1p;
input n105_11;
input cycle_31;
input synced_mrst_n;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
output n34_10;
output n22_13;
output [4:0] hireg_addrcntr;
wire n18_6;
wire n20_7;
wire n19_8;
wire n20_9;
wire n34_8;
wire n22_10;
wire n21_13;
wire VCC;
wire GND;
  LUT4 n18_s2 (
    .F(n18_6),
    .I0(hireg_addrcntr[2]),
    .I1(hireg_addrcntr[3]),
    .I2(n20_7),
    .I3(hireg_addrcntr[4]) 
);
defparam n18_s2.INIT=16'h7F80;
  LUT2 n20_s3 (
    .F(n20_7),
    .I0(hireg_addrcntr[0]),
    .I1(hireg_addrcntr[1]) 
);
defparam n20_s3.INIT=4'h8;
  LUT4 n19_s3 (
    .F(n19_8),
    .I0(hireg_addrcntr[2]),
    .I1(hireg_addrcntr[0]),
    .I2(hireg_addrcntr[1]),
    .I3(hireg_addrcntr[3]) 
);
defparam n19_s3.INIT=16'h7F80;
  LUT3 n20_s4 (
    .F(n20_9),
    .I0(hireg_addrcntr[2]),
    .I1(hireg_addrcntr[0]),
    .I2(hireg_addrcntr[1]) 
);
defparam n20_s4.INIT=8'h6A;
  LUT4 n34_s4 (
    .F(n34_8),
    .I0(n34_10),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n34_s4.INIT=16'h1055;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(cycle_31),
    .I1(ff_reset[6]),
    .I2(synced_mrst_n) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(n22_13),
    .I1(ff_reset[6]),
    .I2(hireg_addrcntr[0]) 
);
defparam n22_s5.INIT=8'h4B;
  LUT4 n22_s7 (
    .F(n22_13),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]),
    .I3(phi1p) 
);
defparam n22_s7.INIT=16'h0001;
  LUT4 n21_s6 (
    .F(n21_13),
    .I0(hireg_addrcntr[1]),
    .I1(hireg_addrcntr[0]),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam n21_s6.INIT=16'h66A6;
  DFFRE counter_3_s0 (
    .Q(hireg_addrcntr[3]),
    .D(n19_8),
    .CLK(clk),
    .CE(n28_8),
    .RESET(n34_8) 
);
  DFFRE counter_2_s0 (
    .Q(hireg_addrcntr[2]),
    .D(n20_9),
    .CLK(clk),
    .CE(n28_8),
    .RESET(n34_8) 
);
  DFFRE counter_4_s0 (
    .Q(hireg_addrcntr[4]),
    .D(n18_6),
    .CLK(clk),
    .CE(n28_8),
    .RESET(n34_8) 
);
  DFFR counter_0_s1 (
    .Q(hireg_addrcntr[0]),
    .D(n22_10),
    .CLK(clk),
    .RESET(n34_8) 
);
defparam counter_0_s1.INIT=1'b0;
  DFFR counter_1_s1 (
    .Q(hireg_addrcntr[1]),
    .D(n21_13),
    .CLK(clk),
    .RESET(n34_8) 
);
defparam counter_1_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter */
module primitive_sr (
  n753_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n754_3,
  n752_3,
  \sr[0] 
)
;
input n753_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n754_3;
input n752_3;
output [2:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n753_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n754_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n752_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr */
module primitive_sr_0 (
  n760_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n759_3,
  \sr[0] 
)
;
input n760_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n759_3;
output [1:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n760_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n759_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_0 */
module primitive_sr_1 (
  n765_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n766_3,
  n767_3,
  n768_3,
  n769_3,
  n764_3,
  kf
)
;
input n765_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n766_3;
input n767_3;
input n768_3;
input n769_3;
input n764_3;
output [5:0] kf;
wire VCC;
wire GND;
  DFFRE \sr[0]_4_s0  (
    .Q(kf[4]),
    .D(n765_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(kf[3]),
    .D(n766_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(kf[2]),
    .D(n767_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(kf[1]),
    .D(n768_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(kf[0]),
    .D(n769_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(kf[5]),
    .D(n764_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_1 */
module primitive_sr_2 (
  n778_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n779_3,
  n780_3,
  n781_3,
  n782_3,
  n783_3,
  n777_3,
  kc
)
;
input n778_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n779_3;
input n780_3;
input n781_3;
input n782_3;
input n783_3;
input n777_3;
output [6:0] kc;
wire VCC;
wire GND;
  DFFRE \sr[0]_5_s0  (
    .Q(kc[5]),
    .D(n778_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(kc[4]),
    .D(n779_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(kc[3]),
    .D(n780_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(kc[2]),
    .D(n781_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(kc[1]),
    .D(n782_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(kc[0]),
    .D(n783_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(kc[6]),
    .D(n777_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_2 */
module primitive_sr_3 (
  n793_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n794_3,
  n792_3,
  fl,
  \sr[0] ,
  fl_out
)
;
input n793_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n794_3;
input n792_3;
input [2:0] fl;
output [2:0] \sr[0] ;
output [2:0] fl_out;
wire VCC;
wire GND;
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n793_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n794_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE \sr[7]_2_s0  (
    .Q(fl_out[2]),
    .D(fl[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[7]_1_s0  (
    .Q(fl_out[1]),
    .D(fl[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[7]_0_s0  (
    .Q(fl_out[0]),
    .D(fl[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n792_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_3 */
module primitive_sr_4 (
  n800_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n801_3,
  n799_3,
  cyc53r_algtype,
  \sr[4] ,
  alg_out
)
;
input n800_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n801_3;
input n799_3;
input [2:0] cyc53r_algtype;
output [2:0] \sr[4] ;
output [2:0] alg_out;
wire [2:0] \sr[0] ;
wire [2:0] \sr[1] ;
wire [2:0] \sr[2] ;
wire [2:0] alg;
wire [2:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n800_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n801_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[3]_2_s0  (
    .Q(alg[2]),
    .D(\sr[2] [2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[3]_1_s0  (
    .Q(alg[1]),
    .D(\sr[2] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[3]_0_s0  (
    .Q(alg[0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(alg[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(alg[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(alg[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(cyc53r_algtype[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(cyc53r_algtype[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(cyc53r_algtype[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[7]_2_s0  (
    .Q(alg_out[2]),
    .D(\sr[6] [2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[7]_1_s0  (
    .Q(alg_out[1]),
    .D(\sr[6] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[7]_0_s0  (
    .Q(alg_out[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n799_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_4 */
module primitive_sr_5 (
  n807_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n806_3,
  rl,
  rl_out
)
;
input n807_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n806_3;
output [1:0] rl;
output [1:0] rl_out;
wire [1:0] \sr[0] ;
wire [1:0] \sr[1] ;
wire [1:0] \sr[2] ;
wire [1:0] \sr[3] ;
wire [1:0] \sr[5] ;
wire [1:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n807_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[4]_1_s0  (
    .Q(rl[1]),
    .D(\sr[3] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[4]_0_s0  (
    .Q(rl[0]),
    .D(\sr[3] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(rl[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(rl[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[7]_1_s0  (
    .Q(rl_out[1]),
    .D(\sr[6] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[7]_0_s0  (
    .Q(rl_out[0]),
    .D(\sr[6] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n806_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_5 */
module primitive_sr_6 (
  n864_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n863_3,
  \sr[27]_0_7 ,
  \sr[27]_0_9 ,
  \sr[0]_0_22 ,
  \sr[27]_1_7 ,
  \sr[27]_1_9 ,
  cyc4r_dt2,
  \sr[0] ,
  dt2_out,
  \sr[27] 
)
;
input n864_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n863_3;
input \sr[27]_0_7 ;
input \sr[27]_0_9 ;
input \sr[0]_0_22 ;
input \sr[27]_1_7 ;
input \sr[27]_1_9 ;
input [1:0] cyc4r_dt2;
output [1:0] \sr[0] ;
output [1:0] dt2_out;
output [1:0] \sr[27] ;
wire [1:0] \sr[29] ;
wire [1:0] \sr[30] ;
wire VCC;
wire GND;
  LUT3 \sr[27]_0_s4  (
    .F(\sr[27] [0]),
    .I0(\sr[27]_0_7 ),
    .I1(\sr[27]_0_9 ),
    .I2(\sr[0]_0_22 ) 
);
defparam \sr[27]_0_s4 .INIT=8'hCA;
  LUT3 \sr[27]_1_s4  (
    .F(\sr[27] [1]),
    .I0(\sr[27]_1_7 ),
    .I1(\sr[27]_1_9 ),
    .I2(\sr[0]_0_22 ) 
);
defparam \sr[27]_1_s4 .INIT=8'hCA;
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n864_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE \sr[29]_1_s0  (
    .Q(\sr[29] [1]),
    .D(cyc4r_dt2[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[29]_0_s0  (
    .Q(\sr[29] [0]),
    .D(cyc4r_dt2[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[30]_1_s0  (
    .Q(\sr[30] [1]),
    .D(\sr[29] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[30]_0_s0  (
    .Q(\sr[30] [0]),
    .D(\sr[29] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[31]_1_s0  (
    .Q(dt2_out[1]),
    .D(\sr[30] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[31]_0_s0  (
    .Q(dt2_out[0]),
    .D(\sr[30] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n863_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_6 */
module primitive_sr_bram (
  clk,
  synced_mrst_n_49,
  n34_10,
  phi1n,
  n105_11,
  n29_9,
  n58_11,
  reg40_5f_en,
  \d32reg_mode_bram.dt1_in ,
  ff_reset,
  dt1,
  rdcntr
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input phi1n;
input n105_11;
input n29_9;
input n58_11;
input reg40_5f_en;
input [2:0] \d32reg_mode_bram.dt1_in ;
input [6:6] ff_reset;
output [2:0] dt1;
output [0:0] rdcntr;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n39_7;
wire n12_8;
wire n23_15;
wire sr_bram_21;
wire sr_bram_23;
wire sr_bram_12;
wire sr_bram_11;
wire sr_bram_10;
wire sr_bram_15;
wire sr_bram_14;
wire sr_bram_13;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire [3:3] DO;
wire [3:3] DO_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_13),
    .I1(sr_bram_10),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_11),
    .I1(sr_bram_14),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_12),
    .I1(sr_bram_15),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT4 n39_s3 (
    .F(n39_7),
    .I0(n34_10),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n39_s3.INIT=16'h1055;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s8 (
    .F(n23_15),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s8.INIT=16'h65AA;
  LUT4 sr_bram_s11 (
    .F(sr_bram_21),
    .I0(wrcntr[4]),
    .I1(reg40_5f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s11.INIT=16'h8088;
  LUT4 sr_bram_s12 (
    .F(sr_bram_23),
    .I0(wrcntr[4]),
    .I1(reg40_5f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s12.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(dt1[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(dt1[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(dt1[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFS rdcntr_0_s4 (
    .Q(rdcntr[0]),
    .D(n29_9),
    .CLK(clk),
    .SET(n39_7) 
);
defparam rdcntr_0_s4.INIT=1'b1;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_15),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({DO[3],sr_bram_12,sr_bram_11,sr_bram_10}),
    .DI({GND,\d32reg_mode_bram.dt1_in [2:0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_23),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({DO_0[3],sr_bram_15,sr_bram_14,sr_bram_13}),
    .DI({GND,\d32reg_mode_bram.dt1_in [2:0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_21),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram */
module primitive_sr_bram_0 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  reg40_5f_en,
  \d32reg_mode_bram.mul_in ,
  rdcntr,
  ff_reset,
  mul
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input reg40_5f_en;
input [3:0] \d32reg_mode_bram.mul_in ;
input [0:0] rdcntr;
input [6:6] ff_reset;
output [3:0] mul;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire \sr_bram_DOL_3_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_25;
wire sr_bram_27;
wire sr_bram_15;
wire sr_bram_14;
wire sr_bram_13;
wire sr_bram_12;
wire sr_bram_19;
wire sr_bram_18;
wire sr_bram_17;
wire sr_bram_16;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_16),
    .I1(sr_bram_12),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_13),
    .I1(sr_bram_17),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_14),
    .I1(sr_bram_18),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_3_G[0]_s0  (
    .F(\sr_bram_DOL_3_G[0]_2 ),
    .I0(sr_bram_15),
    .I1(sr_bram_19),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s13 (
    .F(sr_bram_25),
    .I0(wrcntr[4]),
    .I1(reg40_5f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s13.INIT=16'h8088;
  LUT4 sr_bram_s14 (
    .F(sr_bram_27),
    .I0(wrcntr[4]),
    .I1(reg40_5f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s14.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_3_s0 (
    .Q(mul[3]),
    .D(\sr_bram_DOL_3_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(mul[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(mul[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(mul[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_15,sr_bram_14,sr_bram_13,sr_bram_12}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_27),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_19,sr_bram_18,sr_bram_17,sr_bram_16}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_25),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_0 */
module primitive_sr_bram_1 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  reg80_9f_en,
  \d32reg_mode_bram.mul_in ,
  rdcntr,
  \d32reg_mode_bram.dt1_in ,
  ff_reset,
  ar
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input reg80_9f_en;
input [3:0] \d32reg_mode_bram.mul_in ;
input [0:0] rdcntr;
input [0:0] \d32reg_mode_bram.dt1_in ;
input [6:6] ff_reset;
output [4:0] ar;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire \sr_bram_DOL_3_G[0]_2 ;
wire \sr_bram_DOL_4_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_31;
wire sr_bram_33;
wire sr_bram_19;
wire sr_bram_18;
wire sr_bram_17;
wire sr_bram_16;
wire sr_bram_20;
wire sr_bram_24;
wire sr_bram_23;
wire sr_bram_22;
wire sr_bram_21;
wire sr_bram_25;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire [3:1] DO;
wire [3:1] DO_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_21),
    .I1(sr_bram_16),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_17),
    .I1(sr_bram_22),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_18),
    .I1(sr_bram_23),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_3_G[0]_s0  (
    .F(\sr_bram_DOL_3_G[0]_2 ),
    .I0(sr_bram_19),
    .I1(sr_bram_24),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_4_G[0]_s0  (
    .F(\sr_bram_DOL_4_G[0]_2 ),
    .I0(sr_bram_20),
    .I1(sr_bram_25),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s17 (
    .F(sr_bram_31),
    .I0(wrcntr[4]),
    .I1(reg80_9f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s17.INIT=16'h8088;
  LUT4 sr_bram_s18 (
    .F(sr_bram_33),
    .I0(wrcntr[4]),
    .I1(reg80_9f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s18.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_4_s0 (
    .Q(ar[4]),
    .D(\sr_bram_DOL_4_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_3_s0 (
    .Q(ar[3]),
    .D(\sr_bram_DOL_3_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(ar[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(ar[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(ar[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_19,sr_bram_18,sr_bram_17,sr_bram_16}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_33),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_0_1_s (
    .DO({DO[3:1],sr_bram_20}),
    .DI({GND,GND,GND,\d32reg_mode_bram.dt1_in [0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_33),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_24,sr_bram_23,sr_bram_22,sr_bram_21}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_31),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_1_s (
    .DO({DO_0[3:1],sr_bram_25}),
    .DI({GND,GND,GND,\d32reg_mode_bram.dt1_in [0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_31),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_1 */
module primitive_sr_bram_2 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  rega0_bf_en,
  \d32reg_mode_bram.mul_in ,
  rdcntr,
  \d32reg_mode_bram.dt1_in ,
  ff_reset,
  d1r
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input rega0_bf_en;
input [3:0] \d32reg_mode_bram.mul_in ;
input [0:0] rdcntr;
input [0:0] \d32reg_mode_bram.dt1_in ;
input [6:6] ff_reset;
output [4:0] d1r;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire \sr_bram_DOL_3_G[0]_2 ;
wire \sr_bram_DOL_4_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_31;
wire sr_bram_33;
wire sr_bram_19;
wire sr_bram_18;
wire sr_bram_17;
wire sr_bram_16;
wire sr_bram_20;
wire sr_bram_24;
wire sr_bram_23;
wire sr_bram_22;
wire sr_bram_21;
wire sr_bram_25;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire [3:1] DO;
wire [3:1] DO_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_21),
    .I1(sr_bram_16),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_17),
    .I1(sr_bram_22),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_18),
    .I1(sr_bram_23),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_3_G[0]_s0  (
    .F(\sr_bram_DOL_3_G[0]_2 ),
    .I0(sr_bram_19),
    .I1(sr_bram_24),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_4_G[0]_s0  (
    .F(\sr_bram_DOL_4_G[0]_2 ),
    .I0(sr_bram_20),
    .I1(sr_bram_25),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s17 (
    .F(sr_bram_31),
    .I0(wrcntr[4]),
    .I1(rega0_bf_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s17.INIT=16'h8088;
  LUT4 sr_bram_s18 (
    .F(sr_bram_33),
    .I0(wrcntr[4]),
    .I1(rega0_bf_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s18.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_4_s0 (
    .Q(d1r[4]),
    .D(\sr_bram_DOL_4_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_3_s0 (
    .Q(d1r[3]),
    .D(\sr_bram_DOL_3_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(d1r[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(d1r[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(d1r[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_19,sr_bram_18,sr_bram_17,sr_bram_16}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_33),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_0_1_s (
    .DO({DO[3:1],sr_bram_20}),
    .DI({GND,GND,GND,\d32reg_mode_bram.dt1_in [0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_33),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_24,sr_bram_23,sr_bram_22,sr_bram_21}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_31),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_1_s (
    .DO({DO_0[3:1],sr_bram_25}),
    .DI({GND,GND,GND,\d32reg_mode_bram.dt1_in [0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_31),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_2 */
module primitive_sr_bram_3 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  regc0_df_en,
  \d32reg_mode_bram.mul_in ,
  rdcntr,
  \d32reg_mode_bram.dt1_in ,
  ff_reset,
  d2r
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input regc0_df_en;
input [3:0] \d32reg_mode_bram.mul_in ;
input [0:0] rdcntr;
input [0:0] \d32reg_mode_bram.dt1_in ;
input [6:6] ff_reset;
output [4:0] d2r;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire \sr_bram_DOL_3_G[0]_2 ;
wire \sr_bram_DOL_4_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_31;
wire sr_bram_33;
wire sr_bram_19;
wire sr_bram_18;
wire sr_bram_17;
wire sr_bram_16;
wire sr_bram_20;
wire sr_bram_24;
wire sr_bram_23;
wire sr_bram_22;
wire sr_bram_21;
wire sr_bram_25;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire [3:1] DO;
wire [3:1] DO_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_21),
    .I1(sr_bram_16),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_17),
    .I1(sr_bram_22),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_18),
    .I1(sr_bram_23),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_3_G[0]_s0  (
    .F(\sr_bram_DOL_3_G[0]_2 ),
    .I0(sr_bram_19),
    .I1(sr_bram_24),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_4_G[0]_s0  (
    .F(\sr_bram_DOL_4_G[0]_2 ),
    .I0(sr_bram_20),
    .I1(sr_bram_25),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s17 (
    .F(sr_bram_31),
    .I0(regc0_df_en),
    .I1(wrcntr[4]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s17.INIT=16'h8088;
  LUT4 sr_bram_s18 (
    .F(sr_bram_33),
    .I0(wrcntr[4]),
    .I1(regc0_df_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s18.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_4_s0 (
    .Q(d2r[4]),
    .D(\sr_bram_DOL_4_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_3_s0 (
    .Q(d2r[3]),
    .D(\sr_bram_DOL_3_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(d2r[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(d2r[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(d2r[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_19,sr_bram_18,sr_bram_17,sr_bram_16}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_33),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_0_1_s (
    .DO({DO[3:1],sr_bram_20}),
    .DI({GND,GND,GND,\d32reg_mode_bram.dt1_in [0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_33),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_24,sr_bram_23,sr_bram_22,sr_bram_21}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_31),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_1_s (
    .DO({DO_0[3:1],sr_bram_25}),
    .DI({GND,GND,GND,\d32reg_mode_bram.dt1_in [0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_31),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_3 */
module primitive_sr_bram_4 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  rege0_ff_en,
  \d32reg_mode_bram.mul_in ,
  rdcntr,
  ff_reset,
  rr
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input rege0_ff_en;
input [3:0] \d32reg_mode_bram.mul_in ;
input [0:0] rdcntr;
input [6:6] ff_reset;
output [3:0] rr;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire \sr_bram_DOL_3_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_25;
wire sr_bram_27;
wire sr_bram_15;
wire sr_bram_14;
wire sr_bram_13;
wire sr_bram_12;
wire sr_bram_19;
wire sr_bram_18;
wire sr_bram_17;
wire sr_bram_16;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_16),
    .I1(sr_bram_12),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_13),
    .I1(sr_bram_17),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_14),
    .I1(sr_bram_18),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_3_G[0]_s0  (
    .F(\sr_bram_DOL_3_G[0]_2 ),
    .I0(sr_bram_15),
    .I1(sr_bram_19),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s13 (
    .F(sr_bram_25),
    .I0(wrcntr[4]),
    .I1(rege0_ff_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s13.INIT=16'h8088;
  LUT4 sr_bram_s14 (
    .F(sr_bram_27),
    .I0(wrcntr[4]),
    .I1(rege0_ff_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s14.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_3_s0 (
    .Q(rr[3]),
    .D(\sr_bram_DOL_3_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(rr[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(rr[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(rr[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_15,sr_bram_14,sr_bram_13,sr_bram_12}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_27),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_19,sr_bram_18,sr_bram_17,sr_bram_16}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_25),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_4 */
module primitive_sr_bram_5 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  rege0_ff_en,
  \d32reg_mode_bram.dt1_in ,
  \d32reg_mode_bram.d1l_in ,
  rdcntr,
  ff_reset,
  d1l
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input rege0_ff_en;
input [2:0] \d32reg_mode_bram.dt1_in ;
input [3:3] \d32reg_mode_bram.d1l_in ;
input [0:0] rdcntr;
input [6:6] ff_reset;
output [3:0] d1l;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire \sr_bram_DOL_3_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_25;
wire sr_bram_27;
wire sr_bram_15;
wire sr_bram_14;
wire sr_bram_13;
wire sr_bram_12;
wire sr_bram_19;
wire sr_bram_18;
wire sr_bram_17;
wire sr_bram_16;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_16),
    .I1(sr_bram_12),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_13),
    .I1(sr_bram_17),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_14),
    .I1(sr_bram_18),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_3_G[0]_s0  (
    .F(\sr_bram_DOL_3_G[0]_2 ),
    .I0(sr_bram_15),
    .I1(sr_bram_19),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s13 (
    .F(sr_bram_25),
    .I0(wrcntr[4]),
    .I1(rege0_ff_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s13.INIT=16'h8088;
  LUT4 sr_bram_s14 (
    .F(sr_bram_27),
    .I0(wrcntr[4]),
    .I1(rege0_ff_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s14.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_3_s0 (
    .Q(d1l[3]),
    .D(\sr_bram_DOL_3_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(d1l[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(d1l[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(d1l[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_15,sr_bram_14,sr_bram_13,sr_bram_12}),
    .DI({\d32reg_mode_bram.d1l_in [3],\d32reg_mode_bram.dt1_in [2:0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_27),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_19,sr_bram_18,sr_bram_17,sr_bram_16}),
    .DI({\d32reg_mode_bram.d1l_in [3],\d32reg_mode_bram.dt1_in [2:0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_25),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_5 */
module primitive_sr_bram_6 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  rega0_bf_en,
  \d32reg_mode_bram.d1l_in ,
  rdcntr,
  ff_reset,
  amen_out
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input rega0_bf_en;
input [3:3] \d32reg_mode_bram.d1l_in ;
input [0:0] rdcntr;
input [6:6] ff_reset;
output amen_out;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_13;
wire sr_bram_15;
wire sr_bram_6;
wire sr_bram_7;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_7),
    .I1(sr_bram_6),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s7 (
    .F(sr_bram_13),
    .I0(wrcntr[4]),
    .I1(rega0_bf_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s7.INIT=16'h8088;
  LUT4 sr_bram_s8 (
    .F(sr_bram_15),
    .I0(wrcntr[4]),
    .I1(rega0_bf_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s8.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(amen_out),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP1 sr_bram_sr_bram_0_0_s (
    .DO(sr_bram_6),
    .DI(\d32reg_mode_bram.d1l_in [3]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_15),
    .CLK(clk) 
);
  RAM16SDP1 sr_bram_sr_bram_1_0_s (
    .DO(sr_bram_7),
    .DI(\d32reg_mode_bram.d1l_in [3]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_13),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_6 */
module primitive_sr_bram_7 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  reg80_9f_en,
  \d32reg_mode_bram.dt1_in ,
  \d32reg_mode_bram.d1l_in ,
  rdcntr,
  ff_reset,
  ks
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input reg80_9f_en;
input [2:2] \d32reg_mode_bram.dt1_in ;
input [3:3] \d32reg_mode_bram.d1l_in ;
input [0:0] rdcntr;
input [6:6] ff_reset;
output [1:0] ks;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_17;
wire sr_bram_19;
wire sr_bram_9;
wire sr_bram_8;
wire sr_bram_11;
wire sr_bram_10;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_10),
    .I1(sr_bram_8),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_9),
    .I1(sr_bram_11),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s9 (
    .F(sr_bram_17),
    .I0(wrcntr[4]),
    .I1(reg80_9f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s9.INIT=16'h8088;
  LUT4 sr_bram_s10 (
    .F(sr_bram_19),
    .I0(wrcntr[4]),
    .I1(reg80_9f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s10.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(ks[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(ks[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP2 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_9,sr_bram_8}),
    .DI({\d32reg_mode_bram.d1l_in [3],\d32reg_mode_bram.dt1_in [2]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_19),
    .CLK(clk) 
);
  RAM16SDP2 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_11,sr_bram_10}),
    .DI({\d32reg_mode_bram.d1l_in [3],\d32reg_mode_bram.dt1_in [2]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_17),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_7 */
module primitive_sr_bram_8 (
  clk,
  synced_mrst_n_49,
  n34_10,
  n58_11,
  reg60_7f_en,
  \d32reg_mode_bram.mul_in ,
  rdcntr,
  \d32reg_mode_bram.dt1_in ,
  ff_reset,
  n29_9,
  tl
)
;
input clk;
input synced_mrst_n_49;
input n34_10;
input n58_11;
input reg60_7f_en;
input [3:0] \d32reg_mode_bram.mul_in ;
input [0:0] rdcntr;
input [2:0] \d32reg_mode_bram.dt1_in ;
input [6:6] ff_reset;
output n29_9;
output [6:0] tl;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire \sr_bram_DOL_3_G[0]_2 ;
wire \sr_bram_DOL_4_G[0]_2 ;
wire \sr_bram_DOL_5_G[0]_2 ;
wire \sr_bram_DOL_6_G[0]_2 ;
wire n20_5;
wire n31_6;
wire n35_6;
wire n22_8;
wire n21_9;
wire n22_10;
wire n12_8;
wire n23_14;
wire sr_bram_39;
wire sr_bram_41;
wire sr_bram_23;
wire sr_bram_22;
wire sr_bram_21;
wire sr_bram_20;
wire sr_bram_26;
wire sr_bram_25;
wire sr_bram_24;
wire sr_bram_30;
wire sr_bram_29;
wire sr_bram_28;
wire sr_bram_27;
wire sr_bram_33;
wire sr_bram_32;
wire sr_bram_31;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:1] rdcntr_0;
wire [3:3] DO;
wire [3:3] DO_0;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(wrcntr[4]),
    .I1(n31_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n31_s2.INIT=16'h8F00;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(rdcntr_0[1]),
    .I1(n35_6),
    .I2(n34_10),
    .I3(synced_mrst_n_49) 
);
defparam n35_s2.INIT=16'h8F00;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_27),
    .I1(sr_bram_20),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_21),
    .I1(sr_bram_28),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_22),
    .I1(sr_bram_29),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_3_G[0]_s0  (
    .F(\sr_bram_DOL_3_G[0]_2 ),
    .I0(sr_bram_23),
    .I1(sr_bram_30),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_4_G[0]_s0  (
    .F(\sr_bram_DOL_4_G[0]_2 ),
    .I0(sr_bram_24),
    .I1(sr_bram_31),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_5_G[0]_s0  (
    .F(\sr_bram_DOL_5_G[0]_2 ),
    .I0(sr_bram_25),
    .I1(sr_bram_32),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_6_G[0]_s0  (
    .F(\sr_bram_DOL_6_G[0]_2 ),
    .I0(sr_bram_26),
    .I1(sr_bram_33),
    .I2(rdcntr_0[4]) 
);
defparam \sr_bram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT4 n20_s2 (
    .F(n20_5),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[3]),
    .I2(n22_8),
    .I3(rdcntr_0[4]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[0]),
    .I1(rdcntr_0[2]),
    .I2(rdcntr_0[3]),
    .I3(rdcntr_0[4]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT2 n22_s4 (
    .F(n22_8),
    .I0(rdcntr_0[1]),
    .I1(rdcntr[0]) 
);
defparam n22_s4.INIT=4'h8;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]),
    .I3(rdcntr_0[3]) 
);
defparam n21_s4.INIT=16'h7F80;
  LUT3 n22_s5 (
    .F(n22_10),
    .I0(rdcntr_0[2]),
    .I1(rdcntr_0[1]),
    .I2(rdcntr[0]) 
);
defparam n22_s5.INIT=8'h6A;
  LUT3 n29_s4 (
    .F(n29_9),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(rdcntr[0]) 
);
defparam n29_s4.INIT=8'h4B;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT4 n23_s7 (
    .F(n23_14),
    .I0(rdcntr_0[1]),
    .I1(n58_11),
    .I2(ff_reset[6]),
    .I3(rdcntr[0]) 
);
defparam n23_s7.INIT=16'h65AA;
  LUT4 sr_bram_s21 (
    .F(sr_bram_39),
    .I0(wrcntr[4]),
    .I1(reg60_7f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s21.INIT=16'h8088;
  LUT4 sr_bram_s22 (
    .F(sr_bram_41),
    .I0(wrcntr[4]),
    .I1(reg60_7f_en),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s22.INIT=16'h4044;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE rdcntr_4_s0 (
    .Q(rdcntr_0[4]),
    .D(n20_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_3_s0 (
    .Q(rdcntr_0[3]),
    .D(n21_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr_0[2]),
    .D(n22_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_6_s0 (
    .Q(tl[6]),
    .D(\sr_bram_DOL_6_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_5_s0 (
    .Q(tl[5]),
    .D(\sr_bram_DOL_5_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_4_s0 (
    .Q(tl[4]),
    .D(\sr_bram_DOL_4_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_3_s0 (
    .Q(tl[3]),
    .D(\sr_bram_DOL_3_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(tl[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(tl[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(tl[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFR rdcntr_1_s2 (
    .Q(rdcntr_0[1]),
    .D(n23_14),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_1_s2.INIT=1'b0;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_23,sr_bram_22,sr_bram_21,sr_bram_20}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_41),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_0_1_s (
    .DO({DO[3],sr_bram_26,sr_bram_25,sr_bram_24}),
    .DI({GND,\d32reg_mode_bram.dt1_in [2:0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_41),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_30,sr_bram_29,sr_bram_28,sr_bram_27}),
    .DI(\d32reg_mode_bram.mul_in [3:0]),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_39),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_1_s (
    .DO({DO_0[3],sr_bram_33,sr_bram_32,sr_bram_31}),
    .DI({GND,\d32reg_mode_bram.dt1_in [2:0]}),
    .WAD(wrcntr[3:0]),
    .RAD({rdcntr_0[3:1],rdcntr[0]}),
    .WRE(sr_bram_39),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_8 */
module primitive_counter_0 (
  clk,
  n26_8,
  synced_mrst_n_49,
  busycntr_cnt,
  phi1p,
  n105_11,
  ff_reset,
  counter_full
)
;
input clk;
input n26_8;
input synced_mrst_n_49;
input busycntr_cnt;
input phi1p;
input n105_11;
input [6:6] ff_reset;
output counter_full;
wire n11_4;
wire n21_6;
wire n20_6;
wire n19_6;
wire n18_6;
wire n11_5;
wire counter_3_9;
wire n22_8;
wire [4:0] counter;
wire VCC;
wire GND;
  LUT2 n11_s1 (
    .F(n11_4),
    .I0(counter[4]),
    .I1(n11_5) 
);
defparam n11_s1.INIT=4'h8;
  LUT2 n21_s2 (
    .F(n21_6),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam n21_s2.INIT=4'h6;
  LUT3 n20_s2 (
    .F(n20_6),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]) 
);
defparam n20_s2.INIT=8'h78;
  LUT4 n19_s2 (
    .F(n19_6),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n19_s2.INIT=16'h7F80;
  LUT2 n18_s2 (
    .F(n18_6),
    .I0(counter[4]),
    .I1(n11_5) 
);
defparam n18_s2.INIT=4'h6;
  LUT4 n11_s2 (
    .F(n11_5),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n11_s2.INIT=16'h8000;
  LUT4 counter_3_s4 (
    .F(counter_3_9),
    .I0(busycntr_cnt),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam counter_3_s4.INIT=16'h20AA;
  DFFRE counter_3_s0 (
    .Q(counter[3]),
    .D(n19_6),
    .CLK(clk),
    .CE(counter_3_9),
    .RESET(n26_8) 
);
  DFFRE counter_2_s0 (
    .Q(counter[2]),
    .D(n20_6),
    .CLK(clk),
    .CE(counter_3_9),
    .RESET(n26_8) 
);
  DFFRE counter_1_s0 (
    .Q(counter[1]),
    .D(n21_6),
    .CLK(clk),
    .CE(counter_3_9),
    .RESET(n26_8) 
);
  DFFRE counter_0_s0 (
    .Q(counter[0]),
    .D(n22_8),
    .CLK(clk),
    .CE(counter_3_9),
    .RESET(n26_8) 
);
  DFFE counter_full_s0 (
    .Q(counter_full),
    .D(n11_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE counter_4_s0 (
    .Q(counter[4]),
    .D(n18_6),
    .CLK(clk),
    .CE(counter_3_9),
    .RESET(n26_8) 
);
  INV n22_s4 (
    .O(n22_8),
    .I(counter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_0 */
module IKAOPM_reg (
  clk,
  synced_mrst_n_49,
  n15_3,
  w_cs_n_11,
  cycle_01,
  cyc42r_level_fp_sign_31,
  cyc42r_level_fp_sign_33,
  cyc42r_level_fp_sign_14,
  timera_ovfl_Z,
  phi1p,
  n105_11,
  synced_mrst_n,
  phi1n,
  mrst_z,
  n58_11,
  cycle_31,
  \sr[27]_0_7 ,
  \sr[27]_0_9 ,
  \sr[0]_0_22 ,
  \sr[27]_1_7 ,
  \sr[27]_1_9 ,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  ta_d,
  kon_sr_24_31,
  pms_out,
  ams_out,
  kf_out,
  kc_out,
  ff_reset,
  \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ,
  ff_4mhz,
  fl,
  cyc53r_algtype,
  cyc4r_dt2,
  dreg_rq_synced2,
  ne,
  force_kon,
  write_busy,
  n677_3,
  kon,
  n752_3,
  n753_3,
  n754_3,
  kon_sr_0_7_0_22,
  n26_8,
  n28_8,
  n360_10,
  n360_12,
  kon_sr_0_7_0_29,
  n16_10,
  loreg_addr_valid,
  lfrq_update,
  n22_13,
  amen_out,
  dbus_inlatch,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  test,
  nfrq,
  clka1,
  clka2,
  clkb,
  timerctrl,
  lfrq,
  pmd,
  amd,
  w,
  \sr[0] ,
  \sr[0]_126 ,
  kf,
  kc,
  \sr[0]_127 ,
  \sr[4] ,
  rl,
  \sr[0]_128 ,
  \sr[27] ,
  dt1,
  mul,
  ar,
  d1r,
  d2r,
  rr,
  d1l,
  ks,
  tl
)
;
input clk;
input synced_mrst_n_49;
input n15_3;
input w_cs_n_11;
input cycle_01;
input cyc42r_level_fp_sign_31;
input cyc42r_level_fp_sign_33;
input cyc42r_level_fp_sign_14;
input timera_ovfl_Z;
input phi1p;
input n105_11;
input synced_mrst_n;
input phi1n;
input mrst_z;
input n58_11;
input cycle_31;
input \sr[27]_0_7 ;
input \sr[27]_0_9 ;
input \sr[0]_0_22 ;
input \sr[27]_1_7 ;
input \sr[27]_1_9 ;
input [0:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
input [0:0] ta_d;
input [5:5] kon_sr_24_31;
input [2:0] pms_out;
input [1:0] ams_out;
input [5:0] kf_out;
input [6:0] kc_out;
input [6:6] ff_reset;
input [7:0] \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ;
input [2:0] ff_4mhz;
input [2:0] fl;
input [2:0] cyc53r_algtype;
input [1:0] cyc4r_dt2;
output dreg_rq_synced2;
output ne;
output force_kon;
output write_busy;
output n677_3;
output kon;
output n752_3;
output n753_3;
output n754_3;
output kon_sr_0_7_0_22;
output n26_8;
output n28_8;
output n360_10;
output n360_12;
output kon_sr_0_7_0_29;
output n16_10;
output loreg_addr_valid;
output lfrq_update;
output n22_13;
output amen_out;
output [5:4] dbus_inlatch;
output [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
output [7:0] test;
output [4:0] nfrq;
output [7:0] clka1;
output [1:0] clka2;
output [7:0] clkb;
output [3:0] timerctrl;
output [7:0] lfrq;
output [6:0] pmd;
output [6:0] amd;
output [1:0] w;
output [2:0] \sr[0] ;
output [1:0] \sr[0]_126 ;
output [5:0] kf;
output [6:0] kc;
output [2:0] \sr[0]_127 ;
output [2:0] \sr[4] ;
output [1:0] rl;
output [1:0] \sr[0]_128 ;
output [1:0] \sr[27] ;
output [2:0] dt1;
output [3:0] mul;
output [4:0] ar;
output [4:0] d1r;
output [4:0] d2r;
output [3:0] rr;
output [3:0] d1l;
output [1:0] ks;
output [6:0] tl;
wire hireg_addrreg_en;
wire hireg_datareg_en;
wire n233_3;
wire n242_3;
wire n251_3;
wire n259_3;
wire n271_3;
wire n282_3;
wire n293_3;
wire n303_3;
wire n314_3;
wire n324_3;
wire n662_3;
wire n664_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n759_3;
wire n760_3;
wire n764_3;
wire n765_3;
wire n766_3;
wire n767_3;
wire n768_3;
wire n769_3;
wire n777_3;
wire n778_3;
wire n779_3;
wire n780_3;
wire n781_3;
wire n782_3;
wire n783_3;
wire n792_3;
wire n793_3;
wire n794_3;
wire n799_3;
wire n800_3;
wire n801_3;
wire n806_3;
wire n807_3;
wire n863_3;
wire n864_3;
wire o_PMD_6_5;
wire o_AMD_6_5;
wire n233_4;
wire n271_4;
wire n293_4;
wire n314_4;
wire n662_4;
wire n662_5;
wire write_busy_9;
wire hireg_data_valid_10;
wire write_busy_11;
wire n1182_6;
wire force_kon_9;
wire o_LFRQ_7_9;
wire kon_temp_reg_6_9;
wire o_W_1_7;
wire o_TIMERA_RUN_7;
wire o_CLKB_7_7;
wire o_CLKA2_1_7;
wire o_CLKA1_7_7;
wire o_NE_7;
wire o_TEST_7_7;
wire n1190_8;
wire dbus_inlatch_7_9;
wire dreg_rq_synced0;
wire areg_rq_synced0;
wire areg_rq_synced2;
wire dreg_rq_synced1;
wire areg_rq_synced1;
wire hireg_addr_valid;
wire hireg_data_valid;
wire reg38_3f_en;
wire reg30_37_en;
wire reg28_2f_en;
wire reg20_27_en;
wire rege0_ff_en;
wire regc0_df_en;
wire rega0_bf_en;
wire reg80_9f_en;
wire reg60_7f_en;
wire reg40_5f_en;
wire csm_reg;
wire ch_equal;
wire kon_m1;
wire kon_m2;
wire kon_c1;
wire kon_c2;
wire busycntr_cnt;
wire cycle_02;
wire n228_1_SUM;
wire n228_3;
wire n229_1_SUM;
wire n229_3;
wire n230_1_SUM;
wire n230_3;
wire n228_2_SUM;
wire n228_5;
wire n229_2_SUM;
wire n229_5;
wire n230_3_SUM;
wire n230_6;
wire n267_1_SUM;
wire n267_3;
wire n268_1_SUM;
wire n268_3;
wire dreg_rq_inlatch;
wire areg_rq_inlatch;
wire loreg_addr_valid_129;
wire n8_5;
wire n8_7;
wire loreg_addr_valid_130;
wire n9_4;
wire loreg_addr_valid_131;
wire n9_5;
wire loreg_addr_valid_132;
wire n8_4;
wire loreg_addr_valid_133;
wire loreg_addr_valid_134;
wire n10_8;
wire loreg_addr_valid_135;
wire loreg_addr_valid_136;
wire loreg_addr_valid_137;
wire loreg_addr_valid_9;
wire n34_10;
wire n29_9;
wire counter_full;
wire [2:0] \d32reg_mode_bram.dt1_in ;
wire [3:0] \d32reg_mode_bram.mul_in ;
wire [3:3] \d32reg_mode_bram.d1l_in ;
wire [7:0] dbus_inlatch_0;
wire [1:0] \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain ;
wire [1:0] \FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain ;
wire [7:0] hireg_addr;
wire [7:0] hireg_data;
wire [6:0] kon_temp_reg;
wire [7:6] kon_sr_24_31_0;
wire [7:7] kon_sr_8_15;
wire [7:7] kon_sr_16_23;
wire [7:7] kon_sr_0_7;
wire [7:0] dbus_inlatch_temp;
wire [4:0] hireg_addrcntr;
wire [2:0] fl_out;
wire [2:0] alg_out;
wire [1:0] rl_out;
wire [1:0] dt2_out;
wire [0:0] rdcntr;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 hireg_addrreg_en_s0 (
    .F(hireg_addrreg_en),
    .I0(dbus_inlatch_0[6]),
    .I1(dbus_inlatch_0[7]),
    .I2(dbus_inlatch[5]),
    .I3(areg_rq_synced2) 
);
defparam hireg_addrreg_en_s0.INIT=16'hFE00;
  LUT2 hireg_datareg_en_s0 (
    .F(hireg_datareg_en),
    .I0(dreg_rq_synced2),
    .I1(hireg_addr_valid) 
);
defparam hireg_datareg_en_s0.INIT=4'h8;
  LUT4 n233_s0 (
    .F(n233_3),
    .I0(hireg_addr[3]),
    .I1(hireg_addr[4]),
    .I2(hireg_data_valid),
    .I3(n233_4) 
);
defparam n233_s0.INIT=16'h8000;
  LUT4 n242_s0 (
    .F(n242_3),
    .I0(hireg_addr[3]),
    .I1(hireg_addr[4]),
    .I2(hireg_data_valid),
    .I3(n233_4) 
);
defparam n242_s0.INIT=16'h4000;
  LUT4 n251_s0 (
    .F(n251_3),
    .I0(hireg_addr[4]),
    .I1(hireg_addr[3]),
    .I2(hireg_data_valid),
    .I3(n233_4) 
);
defparam n251_s0.INIT=16'h4000;
  LUT4 n259_s0 (
    .F(n259_3),
    .I0(hireg_addr[3]),
    .I1(hireg_addr[4]),
    .I2(hireg_data_valid),
    .I3(n233_4) 
);
defparam n259_s0.INIT=16'h1000;
  LUT2 n271_s0 (
    .F(n271_3),
    .I0(hireg_addr[5]),
    .I1(n271_4) 
);
defparam n271_s0.INIT=4'h8;
  LUT2 n282_s0 (
    .F(n282_3),
    .I0(hireg_addr[5]),
    .I1(n271_4) 
);
defparam n282_s0.INIT=4'h4;
  LUT2 n293_s0 (
    .F(n293_3),
    .I0(hireg_addr[5]),
    .I1(n293_4) 
);
defparam n293_s0.INIT=4'h8;
  LUT2 n303_s0 (
    .F(n303_3),
    .I0(hireg_addr[5]),
    .I1(n293_4) 
);
defparam n303_s0.INIT=4'h4;
  LUT2 n314_s0 (
    .F(n314_3),
    .I0(hireg_addr[5]),
    .I1(n314_4) 
);
defparam n314_s0.INIT=4'h8;
  LUT2 n324_s0 (
    .F(n324_3),
    .I0(hireg_addr[5]),
    .I1(n314_4) 
);
defparam n324_s0.INIT=4'h4;
  LUT2 n662_s0 (
    .F(n662_3),
    .I0(n662_4),
    .I1(n662_5) 
);
defparam n662_s0.INIT=4'h8;
  LUT2 n664_s0 (
    .F(n664_3),
    .I0(timera_ovfl_Z),
    .I1(csm_reg) 
);
defparam n664_s0.INIT=4'h8;
  LUT4 n674_s0 (
    .F(n674_3),
    .I0(n360_10),
    .I1(kon_sr_24_31_0[7]),
    .I2(kon_m1),
    .I3(ch_equal) 
);
defparam n674_s0.INIT=16'hF044;
  LUT3 n675_s0 (
    .F(n675_3),
    .I0(kon_sr_0_7[7]),
    .I1(kon_c2),
    .I2(ch_equal) 
);
defparam n675_s0.INIT=8'hCA;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(kon_sr_8_15[7]),
    .I1(kon_c1),
    .I2(ch_equal) 
);
defparam n676_s0.INIT=8'hCA;
  LUT3 n677_s0 (
    .F(n677_3),
    .I0(kon_sr_16_23[7]),
    .I1(kon_m2),
    .I2(ch_equal) 
);
defparam n677_s0.INIT=8'hCA;
  LUT2 kon_s (
    .F(kon),
    .I0(kon_sr_24_31[5]),
    .I1(force_kon) 
);
defparam kon_s.INIT=4'hE;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(hireg_data[6]),
    .I1(pms_out[2]),
    .I2(reg38_3f_en) 
);
defparam n752_s0.INIT=8'hAC;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(pms_out[1]),
    .I1(hireg_data[5]),
    .I2(reg38_3f_en) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(pms_out[0]),
    .I1(hireg_data[4]),
    .I2(reg38_3f_en) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n759_s0 (
    .F(n759_3),
    .I0(ams_out[1]),
    .I1(hireg_data[1]),
    .I2(reg38_3f_en) 
);
defparam n759_s0.INIT=8'hCA;
  LUT3 n760_s0 (
    .F(n760_3),
    .I0(ams_out[0]),
    .I1(hireg_data[0]),
    .I2(reg38_3f_en) 
);
defparam n760_s0.INIT=8'hCA;
  LUT3 n764_s0 (
    .F(n764_3),
    .I0(hireg_data[7]),
    .I1(kf_out[5]),
    .I2(reg30_37_en) 
);
defparam n764_s0.INIT=8'hAC;
  LUT3 n765_s0 (
    .F(n765_3),
    .I0(kf_out[4]),
    .I1(hireg_data[6]),
    .I2(reg30_37_en) 
);
defparam n765_s0.INIT=8'hCA;
  LUT3 n766_s0 (
    .F(n766_3),
    .I0(kf_out[3]),
    .I1(hireg_data[5]),
    .I2(reg30_37_en) 
);
defparam n766_s0.INIT=8'hCA;
  LUT3 n767_s0 (
    .F(n767_3),
    .I0(kf_out[2]),
    .I1(hireg_data[4]),
    .I2(reg30_37_en) 
);
defparam n767_s0.INIT=8'hCA;
  LUT3 n768_s0 (
    .F(n768_3),
    .I0(kf_out[1]),
    .I1(hireg_data[3]),
    .I2(reg30_37_en) 
);
defparam n768_s0.INIT=8'hCA;
  LUT3 n769_s0 (
    .F(n769_3),
    .I0(kf_out[0]),
    .I1(hireg_data[2]),
    .I2(reg30_37_en) 
);
defparam n769_s0.INIT=8'hCA;
  LUT3 n777_s0 (
    .F(n777_3),
    .I0(kc_out[6]),
    .I1(hireg_data[6]),
    .I2(reg28_2f_en) 
);
defparam n777_s0.INIT=8'hCA;
  LUT3 n778_s0 (
    .F(n778_3),
    .I0(kc_out[5]),
    .I1(hireg_data[5]),
    .I2(reg28_2f_en) 
);
defparam n778_s0.INIT=8'hCA;
  LUT3 n779_s0 (
    .F(n779_3),
    .I0(kc_out[4]),
    .I1(hireg_data[4]),
    .I2(reg28_2f_en) 
);
defparam n779_s0.INIT=8'hCA;
  LUT3 n780_s0 (
    .F(n780_3),
    .I0(kc_out[3]),
    .I1(hireg_data[3]),
    .I2(reg28_2f_en) 
);
defparam n780_s0.INIT=8'hCA;
  LUT3 n781_s0 (
    .F(n781_3),
    .I0(kc_out[2]),
    .I1(hireg_data[2]),
    .I2(reg28_2f_en) 
);
defparam n781_s0.INIT=8'hCA;
  LUT3 n782_s0 (
    .F(n782_3),
    .I0(kc_out[1]),
    .I1(hireg_data[1]),
    .I2(reg28_2f_en) 
);
defparam n782_s0.INIT=8'hCA;
  LUT3 n783_s0 (
    .F(n783_3),
    .I0(kc_out[0]),
    .I1(hireg_data[0]),
    .I2(reg28_2f_en) 
);
defparam n783_s0.INIT=8'hCA;
  LUT3 n792_s0 (
    .F(n792_3),
    .I0(fl_out[2]),
    .I1(hireg_data[5]),
    .I2(reg20_27_en) 
);
defparam n792_s0.INIT=8'hCA;
  LUT3 n793_s0 (
    .F(n793_3),
    .I0(fl_out[1]),
    .I1(hireg_data[4]),
    .I2(reg20_27_en) 
);
defparam n793_s0.INIT=8'hCA;
  LUT3 n794_s0 (
    .F(n794_3),
    .I0(fl_out[0]),
    .I1(hireg_data[3]),
    .I2(reg20_27_en) 
);
defparam n794_s0.INIT=8'hCA;
  LUT3 n799_s0 (
    .F(n799_3),
    .I0(alg_out[2]),
    .I1(hireg_data[2]),
    .I2(reg20_27_en) 
);
defparam n799_s0.INIT=8'hCA;
  LUT3 n800_s0 (
    .F(n800_3),
    .I0(alg_out[1]),
    .I1(hireg_data[1]),
    .I2(reg20_27_en) 
);
defparam n800_s0.INIT=8'hCA;
  LUT3 n801_s0 (
    .F(n801_3),
    .I0(alg_out[0]),
    .I1(hireg_data[0]),
    .I2(reg20_27_en) 
);
defparam n801_s0.INIT=8'hCA;
  LUT3 n806_s0 (
    .F(n806_3),
    .I0(rl_out[1]),
    .I1(hireg_data[7]),
    .I2(reg20_27_en) 
);
defparam n806_s0.INIT=8'hCA;
  LUT3 n807_s0 (
    .F(n807_3),
    .I0(rl_out[0]),
    .I1(hireg_data[6]),
    .I2(reg20_27_en) 
);
defparam n807_s0.INIT=8'hCA;
  LUT3 n863_s0 (
    .F(n863_3),
    .I0(dt2_out[1]),
    .I1(hireg_data[7]),
    .I2(regc0_df_en) 
);
defparam n863_s0.INIT=8'hCA;
  LUT3 n864_s0 (
    .F(n864_3),
    .I0(dt2_out[0]),
    .I1(hireg_data[6]),
    .I2(regc0_df_en) 
);
defparam n864_s0.INIT=8'hCA;
  LUT4 o_PMD_6_s3 (
    .F(o_PMD_6_5),
    .I0(dbus_inlatch_0[7]),
    .I1(dreg_rq_synced2),
    .I2(loreg_addr_valid_134),
    .I3(n28_8) 
);
defparam o_PMD_6_s3.INIT=16'h8000;
  LUT4 o_AMD_6_s3 (
    .F(o_AMD_6_5),
    .I0(dbus_inlatch_0[7]),
    .I1(dreg_rq_synced2),
    .I2(loreg_addr_valid_134),
    .I3(n28_8) 
);
defparam o_AMD_6_s3.INIT=16'h4000;
  LUT3 kon_sr_0_7_0_s12 (
    .F(kon_sr_0_7_0_22),
    .I0(cyc42r_level_fp_sign_31),
    .I1(cyc42r_level_fp_sign_33),
    .I2(cyc42r_level_fp_sign_14) 
);
defparam kon_sr_0_7_0_s12.INIT=8'h78;
  LUT4 n233_s1 (
    .F(n233_4),
    .I0(hireg_addr[6]),
    .I1(hireg_addr[7]),
    .I2(n230_3),
    .I3(hireg_addr[5]) 
);
defparam n233_s1.INIT=16'h0100;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(n268_3),
    .I1(hireg_addr[7]),
    .I2(hireg_data_valid),
    .I3(hireg_addr[6]) 
);
defparam n271_s1.INIT=16'h4000;
  LUT4 n293_s1 (
    .F(n293_4),
    .I0(hireg_addr[6]),
    .I1(n268_3),
    .I2(hireg_data_valid),
    .I3(hireg_addr[7]) 
);
defparam n293_s1.INIT=16'h1000;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(hireg_addr[7]),
    .I1(n268_3),
    .I2(hireg_data_valid),
    .I3(hireg_addr[6]) 
);
defparam n314_s1.INIT=16'h1000;
  LUT4 n662_s1 (
    .F(n662_4),
    .I0(hireg_addrcntr[0]),
    .I1(kon_temp_reg[0]),
    .I2(hireg_addrcntr[1]),
    .I3(kon_temp_reg[1]) 
);
defparam n662_s1.INIT=16'h9009;
  LUT4 n662_s2 (
    .F(n662_5),
    .I0(hireg_addrcntr[3]),
    .I1(hireg_addrcntr[4]),
    .I2(hireg_addrcntr[2]),
    .I3(kon_temp_reg[2]) 
);
defparam n662_s2.INIT=16'h1001;
  LUT4 write_busy_s5 (
    .F(write_busy_9),
    .I0(busycntr_cnt),
    .I1(counter_full),
    .I2(dreg_rq_synced2),
    .I3(n360_10) 
);
defparam write_busy_s5.INIT=16'h0007;
  LUT4 hireg_data_valid_s5 (
    .F(hireg_data_valid_10),
    .I0(dreg_rq_synced2),
    .I1(hireg_addr_valid),
    .I2(areg_rq_synced2),
    .I3(n28_8) 
);
defparam hireg_data_valid_s5.INIT=16'hF800;
  LUT4 write_busy_s6 (
    .F(write_busy_11),
    .I0(write_busy_9),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam write_busy_s6.INIT=16'h1055;
  LUT4 n26_s4 (
    .F(n26_8),
    .I0(phi1p),
    .I1(n105_11),
    .I2(ff_reset[6]),
    .I3(n360_10) 
);
defparam n26_s4.INIT=16'h4F00;
  LUT4 n1182_s2 (
    .F(n1182_6),
    .I0(hireg_addrreg_en),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n1182_s2.INIT=16'h20AA;
  LUT3 \d32reg_mode_bram.dt1_in_2_s2  (
    .F(\d32reg_mode_bram.dt1_in [2]),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(hireg_data[6]) 
);
defparam \d32reg_mode_bram.dt1_in_2_s2 .INIT=8'h80;
  LUT3 \d32reg_mode_bram.dt1_in_1_s2  (
    .F(\d32reg_mode_bram.dt1_in [1]),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(hireg_data[5]) 
);
defparam \d32reg_mode_bram.dt1_in_1_s2 .INIT=8'h80;
  LUT3 \d32reg_mode_bram.dt1_in_0_s2  (
    .F(\d32reg_mode_bram.dt1_in [0]),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(hireg_data[4]) 
);
defparam \d32reg_mode_bram.dt1_in_0_s2 .INIT=8'h80;
  LUT3 \d32reg_mode_bram.mul_in_3_s2  (
    .F(\d32reg_mode_bram.mul_in [3]),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(hireg_data[3]) 
);
defparam \d32reg_mode_bram.mul_in_3_s2 .INIT=8'h80;
  LUT3 \d32reg_mode_bram.mul_in_2_s2  (
    .F(\d32reg_mode_bram.mul_in [2]),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(hireg_data[2]) 
);
defparam \d32reg_mode_bram.mul_in_2_s2 .INIT=8'h80;
  LUT3 \d32reg_mode_bram.mul_in_1_s2  (
    .F(\d32reg_mode_bram.mul_in [1]),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(hireg_data[1]) 
);
defparam \d32reg_mode_bram.mul_in_1_s2 .INIT=8'h80;
  LUT3 \d32reg_mode_bram.mul_in_0_s2  (
    .F(\d32reg_mode_bram.mul_in [0]),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(hireg_data[0]) 
);
defparam \d32reg_mode_bram.mul_in_0_s2 .INIT=8'h80;
  LUT3 \d32reg_mode_bram.d1l_in_3_s2  (
    .F(\d32reg_mode_bram.d1l_in [3]),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(hireg_data[7]) 
);
defparam \d32reg_mode_bram.d1l_in_3_s2 .INIT=8'h80;
  LUT4 force_kon_s4 (
    .F(force_kon_9),
    .I0(cycle_02),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam force_kon_s4.INIT=16'h20AA;
  LUT2 n28_s3 (
    .F(n28_8),
    .I0(ff_reset[6]),
    .I1(n22_13) 
);
defparam n28_s3.INIT=4'hD;
  LUT2 n360_s4 (
    .F(n360_10),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n) 
);
defparam n360_s4.INIT=4'h7;
  LUT4 o_LFRQ_7_s5 (
    .F(o_LFRQ_7_9),
    .I0(ff_reset[6]),
    .I1(n22_13),
    .I2(dreg_rq_synced2),
    .I3(loreg_addr_valid_135) 
);
defparam o_LFRQ_7_s5.INIT=16'hD000;
  LUT4 kon_temp_reg_6_s4 (
    .F(kon_temp_reg_6_9),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid_137),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam kon_temp_reg_6_s4.INIT=16'h8808;
  LUT4 o_W_1_s4 (
    .F(o_W_1_7),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid_136),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam o_W_1_s4.INIT=16'h8808;
  LUT4 o_TIMERA_RUN_s4 (
    .F(o_TIMERA_RUN_7),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam o_TIMERA_RUN_s4.INIT=16'h8808;
  LUT4 o_CLKB_7_s4 (
    .F(o_CLKB_7_7),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid_131),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam o_CLKB_7_s4.INIT=16'h8808;
  LUT4 o_CLKA2_1_s4 (
    .F(o_CLKA2_1_7),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid_130),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam o_CLKA2_1_s4.INIT=16'h8808;
  LUT4 o_CLKA1_7_s4 (
    .F(o_CLKA1_7_7),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid_129),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam o_CLKA1_7_s4.INIT=16'h8808;
  LUT4 o_NE_s4 (
    .F(o_NE_7),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid_133),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam o_NE_s4.INIT=16'h8808;
  LUT4 o_TEST_7_s4 (
    .F(o_TEST_7_7),
    .I0(dreg_rq_synced2),
    .I1(loreg_addr_valid_132),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam o_TEST_7_s4.INIT=16'h8808;
  LUT4 n360_s5 (
    .F(n360_12),
    .I0(mrst_z),
    .I1(synced_mrst_n_49),
    .I2(ff_reset[6]),
    .I3(synced_mrst_n) 
);
defparam n360_s5.INIT=16'h2EEE;
  LUT4 kon_sr_0_7_0_s16 (
    .F(kon_sr_0_7_0_29),
    .I0(cyc42r_level_fp_sign_33),
    .I1(cyc42r_level_fp_sign_31),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam kon_sr_0_7_0_s16.INIT=16'h6A66;
  LUT4 n16_s5 (
    .F(n16_10),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(ff_reset[6]),
    .I3(synced_mrst_n) 
);
defparam n16_s5.INIT=16'h0BBB;
  LUT4 n1190_s3 (
    .F(n1190_8),
    .I0(dreg_rq_synced2),
    .I1(hireg_addr_valid),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n1190_s3.INIT=16'h8088;
  LUT4 dbus_inlatch_7_s4 (
    .F(dbus_inlatch_7_9),
    .I0(dreg_rq_synced1),
    .I1(areg_rq_synced1),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam dbus_inlatch_7_s4.INIT=16'hE0EE;
  DFFRE dreg_rq_synced0_s0 (
    .Q(dreg_rq_synced0),
    .D(dreg_rq_inlatch),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE dreg_rq_synced2_s0 (
    .Q(dreg_rq_synced2),
    .D(dreg_rq_synced1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE areg_rq_synced0_s0 (
    .Q(areg_rq_synced0),
    .D(areg_rq_inlatch),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE areg_rq_synced2_s0 (
    .Q(areg_rq_synced2),
    .D(areg_rq_synced1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE dreg_rq_synced1_s0 (
    .Q(dreg_rq_synced1),
    .D(dreg_rq_synced0),
    .CLK(clk),
    .CE(n28_8),
    .RESET(n26_8) 
);
  DFFRE areg_rq_synced1_s0 (
    .Q(areg_rq_synced1),
    .D(areg_rq_synced0),
    .CLK(clk),
    .CE(n28_8),
    .RESET(n26_8) 
);
  DFFRE dbus_inlatch_7_s0 (
    .Q(dbus_inlatch_0[7]),
    .D(dbus_inlatch_temp[7]),
    .CLK(clk),
    .CE(dbus_inlatch_7_9),
    .RESET(n16_10) 
);
  DFFRE dbus_inlatch_6_s0 (
    .Q(dbus_inlatch_0[6]),
    .D(dbus_inlatch_temp[6]),
    .CLK(clk),
    .CE(dbus_inlatch_7_9),
    .RESET(n16_10) 
);
  DFFRE dbus_inlatch_5_s0 (
    .Q(dbus_inlatch[5]),
    .D(dbus_inlatch_temp[5]),
    .CLK(clk),
    .CE(dbus_inlatch_7_9),
    .RESET(n16_10) 
);
  DFFRE dbus_inlatch_4_s0 (
    .Q(dbus_inlatch[4]),
    .D(dbus_inlatch_temp[4]),
    .CLK(clk),
    .CE(dbus_inlatch_7_9),
    .RESET(n16_10) 
);
  DFFRE dbus_inlatch_3_s0 (
    .Q(dbus_inlatch_0[3]),
    .D(dbus_inlatch_temp[3]),
    .CLK(clk),
    .CE(dbus_inlatch_7_9),
    .RESET(n16_10) 
);
  DFFRE dbus_inlatch_2_s0 (
    .Q(dbus_inlatch_0[2]),
    .D(dbus_inlatch_temp[2]),
    .CLK(clk),
    .CE(dbus_inlatch_7_9),
    .RESET(n16_10) 
);
  DFFRE dbus_inlatch_1_s0 (
    .Q(dbus_inlatch_0[1]),
    .D(dbus_inlatch_temp[1]),
    .CLK(clk),
    .CE(dbus_inlatch_7_9),
    .RESET(n16_10) 
);
  DFFRE dbus_inlatch_0_s0 (
    .Q(dbus_inlatch_0[0]),
    .D(dbus_inlatch_temp[0]),
    .CLK(clk),
    .CE(dbus_inlatch_7_9),
    .RESET(n16_10) 
);
  DFF \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [0]),
    .CLK(clk) 
);
  DFFS \FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [0]),
    .D(n15_3),
    .CLK(clk),
    .SET(w_cs_n_11) 
);
  DFF \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .CLK(clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain [0]),
    .CLK(clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain [0]),
    .D(ta_d[0]),
    .CLK(clk) 
);
  DFFPE hireg_addr_6_s0 (
    .Q(hireg_addr[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(n1182_6),
    .PRESET(n360_10) 
);
  DFFPE hireg_addr_5_s0 (
    .Q(hireg_addr[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(n1182_6),
    .PRESET(n360_10) 
);
  DFFPE hireg_addr_4_s0 (
    .Q(hireg_addr[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(n1182_6),
    .PRESET(n360_10) 
);
  DFFPE hireg_addr_3_s0 (
    .Q(hireg_addr[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(n1182_6),
    .PRESET(n360_10) 
);
  DFFPE hireg_addr_2_s0 (
    .Q(hireg_addr[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(n1182_6),
    .PRESET(n360_10) 
);
  DFFPE hireg_addr_1_s0 (
    .Q(hireg_addr[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(n1182_6),
    .PRESET(n360_10) 
);
  DFFPE hireg_addr_0_s0 (
    .Q(hireg_addr[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(n1182_6),
    .PRESET(n360_10) 
);
  DFFE hireg_addr_valid_s0 (
    .Q(hireg_addr_valid),
    .D(hireg_addrreg_en),
    .CLK(clk),
    .CE(loreg_addr_valid_9) 
);
  DFFPE hireg_data_7_s0 (
    .Q(hireg_data[7]),
    .D(dbus_inlatch_0[7]),
    .CLK(clk),
    .CE(n1190_8),
    .PRESET(n360_10) 
);
  DFFPE hireg_data_6_s0 (
    .Q(hireg_data[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(n1190_8),
    .PRESET(n360_10) 
);
  DFFPE hireg_data_5_s0 (
    .Q(hireg_data[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(n1190_8),
    .PRESET(n360_10) 
);
  DFFPE hireg_data_4_s0 (
    .Q(hireg_data[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(n1190_8),
    .PRESET(n360_10) 
);
  DFFPE hireg_data_3_s0 (
    .Q(hireg_data[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(n1190_8),
    .PRESET(n360_10) 
);
  DFFPE hireg_data_2_s0 (
    .Q(hireg_data[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(n1190_8),
    .PRESET(n360_10) 
);
  DFFPE hireg_data_1_s0 (
    .Q(hireg_data[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(n1190_8),
    .PRESET(n360_10) 
);
  DFFPE hireg_data_0_s0 (
    .Q(hireg_data[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(n1190_8),
    .PRESET(n360_10) 
);
  DFFE hireg_data_valid_s0 (
    .Q(hireg_data_valid),
    .D(hireg_datareg_en),
    .CLK(clk),
    .CE(hireg_data_valid_10) 
);
  DFFE reg38_3f_en_s0 (
    .Q(reg38_3f_en),
    .D(n233_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE reg30_37_en_s0 (
    .Q(reg30_37_en),
    .D(n242_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE reg28_2f_en_s0 (
    .Q(reg28_2f_en),
    .D(n251_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE reg20_27_en_s0 (
    .Q(reg20_27_en),
    .D(n259_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE rege0_ff_en_s0 (
    .Q(rege0_ff_en),
    .D(n271_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE regc0_df_en_s0 (
    .Q(regc0_df_en),
    .D(n282_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE rega0_bf_en_s0 (
    .Q(rega0_bf_en),
    .D(n293_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE reg80_9f_en_s0 (
    .Q(reg80_9f_en),
    .D(n303_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE reg60_7f_en_s0 (
    .Q(reg60_7f_en),
    .D(n314_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE reg40_5f_en_s0 (
    .Q(reg40_5f_en),
    .D(n324_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE o_TEST_7_s0 (
    .Q(test[7]),
    .D(dbus_inlatch_0[7]),
    .CLK(clk),
    .CE(o_TEST_7_7),
    .RESET(n26_8) 
);
  DFFRE o_TEST_6_s0 (
    .Q(test[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(o_TEST_7_7),
    .RESET(n26_8) 
);
  DFFRE o_TEST_5_s0 (
    .Q(test[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(o_TEST_7_7),
    .RESET(n26_8) 
);
  DFFRE o_TEST_4_s0 (
    .Q(test[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(o_TEST_7_7),
    .RESET(n26_8) 
);
  DFFRE o_TEST_3_s0 (
    .Q(test[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(o_TEST_7_7),
    .RESET(n26_8) 
);
  DFFRE o_TEST_2_s0 (
    .Q(test[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(o_TEST_7_7),
    .RESET(n26_8) 
);
  DFFRE o_TEST_1_s0 (
    .Q(test[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_TEST_7_7),
    .RESET(n26_8) 
);
  DFFRE o_TEST_0_s0 (
    .Q(test[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_TEST_7_7),
    .RESET(n26_8) 
);
  DFFRE o_NE_s0 (
    .Q(ne),
    .D(dbus_inlatch_0[7]),
    .CLK(clk),
    .CE(o_NE_7),
    .RESET(n26_8) 
);
  DFFRE o_NFRQ_4_s0 (
    .Q(nfrq[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(o_NE_7),
    .RESET(n26_8) 
);
  DFFRE o_NFRQ_3_s0 (
    .Q(nfrq[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(o_NE_7),
    .RESET(n26_8) 
);
  DFFRE o_NFRQ_2_s0 (
    .Q(nfrq[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(o_NE_7),
    .RESET(n26_8) 
);
  DFFRE o_NFRQ_1_s0 (
    .Q(nfrq[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_NE_7),
    .RESET(n26_8) 
);
  DFFRE o_NFRQ_0_s0 (
    .Q(nfrq[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_NE_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA1_7_s0 (
    .Q(clka1[7]),
    .D(dbus_inlatch_0[7]),
    .CLK(clk),
    .CE(o_CLKA1_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA1_6_s0 (
    .Q(clka1[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(o_CLKA1_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA1_5_s0 (
    .Q(clka1[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(o_CLKA1_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA1_4_s0 (
    .Q(clka1[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(o_CLKA1_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA1_3_s0 (
    .Q(clka1[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(o_CLKA1_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA1_2_s0 (
    .Q(clka1[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(o_CLKA1_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA1_1_s0 (
    .Q(clka1[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_CLKA1_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA1_0_s0 (
    .Q(clka1[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_CLKA1_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA2_1_s0 (
    .Q(clka2[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_CLKA2_1_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKA2_0_s0 (
    .Q(clka2[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_CLKA2_1_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKB_7_s0 (
    .Q(clkb[7]),
    .D(dbus_inlatch_0[7]),
    .CLK(clk),
    .CE(o_CLKB_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKB_6_s0 (
    .Q(clkb[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(o_CLKB_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKB_5_s0 (
    .Q(clkb[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(o_CLKB_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKB_4_s0 (
    .Q(clkb[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(o_CLKB_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKB_3_s0 (
    .Q(clkb[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(o_CLKB_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKB_2_s0 (
    .Q(clkb[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(o_CLKB_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKB_1_s0 (
    .Q(clkb[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_CLKB_7_7),
    .RESET(n26_8) 
);
  DFFRE o_CLKB_0_s0 (
    .Q(clkb[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_CLKB_7_7),
    .RESET(n26_8) 
);
  DFFRE o_TIMERA_RUN_s0 (
    .Q(timerctrl[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_TIMERA_RUN_7),
    .RESET(n26_8) 
);
  DFFRE o_TIMERB_RUN_s0 (
    .Q(timerctrl[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_TIMERA_RUN_7),
    .RESET(n26_8) 
);
  DFFRE o_TIMERA_IRQ_EN_s0 (
    .Q(timerctrl[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(o_TIMERA_RUN_7),
    .RESET(n26_8) 
);
  DFFRE o_TIMERB_IRQ_EN_s0 (
    .Q(timerctrl[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(o_TIMERA_RUN_7),
    .RESET(n26_8) 
);
  DFFRE o_LFRQ_7_s0 (
    .Q(lfrq[7]),
    .D(dbus_inlatch_0[7]),
    .CLK(clk),
    .CE(o_LFRQ_7_9),
    .RESET(n26_8) 
);
  DFFRE o_LFRQ_6_s0 (
    .Q(lfrq[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(o_LFRQ_7_9),
    .RESET(n26_8) 
);
  DFFRE o_LFRQ_5_s0 (
    .Q(lfrq[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(o_LFRQ_7_9),
    .RESET(n26_8) 
);
  DFFRE o_LFRQ_4_s0 (
    .Q(lfrq[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(o_LFRQ_7_9),
    .RESET(n26_8) 
);
  DFFRE o_LFRQ_3_s0 (
    .Q(lfrq[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(o_LFRQ_7_9),
    .RESET(n26_8) 
);
  DFFRE o_LFRQ_2_s0 (
    .Q(lfrq[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(o_LFRQ_7_9),
    .RESET(n26_8) 
);
  DFFRE o_LFRQ_1_s0 (
    .Q(lfrq[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_LFRQ_7_9),
    .RESET(n26_8) 
);
  DFFRE o_LFRQ_0_s0 (
    .Q(lfrq[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_LFRQ_7_9),
    .RESET(n26_8) 
);
  DFFRE o_PMD_6_s0 (
    .Q(pmd[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(o_PMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_PMD_5_s0 (
    .Q(pmd[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(o_PMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_PMD_4_s0 (
    .Q(pmd[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(o_PMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_PMD_3_s0 (
    .Q(pmd[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(o_PMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_PMD_2_s0 (
    .Q(pmd[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(o_PMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_PMD_1_s0 (
    .Q(pmd[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_PMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_PMD_0_s0 (
    .Q(pmd[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_PMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_AMD_6_s0 (
    .Q(amd[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(o_AMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_AMD_5_s0 (
    .Q(amd[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(o_AMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_AMD_4_s0 (
    .Q(amd[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(o_AMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_AMD_3_s0 (
    .Q(amd[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(o_AMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_AMD_2_s0 (
    .Q(amd[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(o_AMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_AMD_1_s0 (
    .Q(amd[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_AMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_AMD_0_s0 (
    .Q(amd[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_AMD_6_5),
    .RESET(n26_8) 
);
  DFFRE o_W_1_s0 (
    .Q(w[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(o_W_1_7),
    .RESET(n26_8) 
);
  DFFRE o_W_0_s0 (
    .Q(w[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(o_W_1_7),
    .RESET(n26_8) 
);
  DFFRE csm_reg_s0 (
    .Q(csm_reg),
    .D(dbus_inlatch_0[7]),
    .CLK(clk),
    .CE(o_TIMERA_RUN_7),
    .RESET(n26_8) 
);
  DFFRE kon_temp_reg_6_s0 (
    .Q(kon_temp_reg[6]),
    .D(dbus_inlatch_0[6]),
    .CLK(clk),
    .CE(kon_temp_reg_6_9),
    .RESET(n26_8) 
);
  DFFRE kon_temp_reg_5_s0 (
    .Q(kon_temp_reg[5]),
    .D(dbus_inlatch[5]),
    .CLK(clk),
    .CE(kon_temp_reg_6_9),
    .RESET(n26_8) 
);
  DFFRE kon_temp_reg_4_s0 (
    .Q(kon_temp_reg[4]),
    .D(dbus_inlatch[4]),
    .CLK(clk),
    .CE(kon_temp_reg_6_9),
    .RESET(n26_8) 
);
  DFFRE kon_temp_reg_3_s0 (
    .Q(kon_temp_reg[3]),
    .D(dbus_inlatch_0[3]),
    .CLK(clk),
    .CE(kon_temp_reg_6_9),
    .RESET(n26_8) 
);
  DFFRE kon_temp_reg_2_s0 (
    .Q(kon_temp_reg[2]),
    .D(dbus_inlatch_0[2]),
    .CLK(clk),
    .CE(kon_temp_reg_6_9),
    .RESET(n26_8) 
);
  DFFRE kon_temp_reg_1_s0 (
    .Q(kon_temp_reg[1]),
    .D(dbus_inlatch_0[1]),
    .CLK(clk),
    .CE(kon_temp_reg_6_9),
    .RESET(n26_8) 
);
  DFFRE kon_temp_reg_0_s0 (
    .Q(kon_temp_reg[0]),
    .D(dbus_inlatch_0[0]),
    .CLK(clk),
    .CE(kon_temp_reg_6_9),
    .RESET(n26_8) 
);
  DFFE ch_equal_s0 (
    .Q(ch_equal),
    .D(n662_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE force_kon_s0 (
    .Q(force_kon),
    .D(n664_3),
    .CLK(clk),
    .CE(force_kon_9),
    .RESET(n16_10) 
);
  DFFE kon_m1_s0 (
    .Q(kon_m1),
    .D(kon_temp_reg[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE kon_m2_s0 (
    .Q(kon_m2),
    .D(kon_temp_reg[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE kon_c1_s0 (
    .Q(kon_c1),
    .D(kon_temp_reg[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE kon_c2_s0 (
    .Q(kon_c2),
    .D(kon_temp_reg[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE kon_sr_24_31_7_s0 (
    .Q(kon_sr_24_31_0[7]),
    .D(kon_sr_24_31_0[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE kon_sr_24_31_6_s0 (
    .Q(kon_sr_24_31_0[6]),
    .D(kon_sr_24_31[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE write_busy_s0 (
    .Q(write_busy),
    .D(dreg_rq_synced2),
    .CLK(clk),
    .CE(write_busy_11) 
);
  DFFE busycntr_cnt_s0 (
    .Q(busycntr_cnt),
    .D(write_busy),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cycle_02_s0 (
    .Q(cycle_02),
    .D(cycle_01),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFPE hireg_addr_7_s0 (
    .Q(hireg_addr[7]),
    .D(dbus_inlatch_0[7]),
    .CLK(clk),
    .CE(n1182_6),
    .PRESET(n360_10) 
);
  RAM16S4 kon_sr_0_7_0_s9 (
    .DO({DO[3],kon_sr_8_15[7],kon_sr_16_23[7],kon_sr_0_7[7]}),
    .DI({GND,n675_3,n676_3,n674_3}),
    .AD({GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  ALU n228_s0 (
    .SUM(n228_1_SUM),
    .COUT(n228_3),
    .I0(hireg_addr[0]),
    .I1(hireg_addrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n228_s0.ALU_MODE=3;
  ALU n229_s0 (
    .SUM(n229_1_SUM),
    .COUT(n229_3),
    .I0(hireg_addr[1]),
    .I1(hireg_addrcntr[1]),
    .I3(GND),
    .CIN(n228_3) 
);
defparam n229_s0.ALU_MODE=3;
  ALU n230_s0 (
    .SUM(n230_1_SUM),
    .COUT(n230_3),
    .I0(hireg_addr[2]),
    .I1(hireg_addrcntr[2]),
    .I3(GND),
    .CIN(n229_3) 
);
defparam n230_s0.ALU_MODE=3;
  ALU n228_s1 (
    .SUM(n228_2_SUM),
    .COUT(n228_5),
    .I0(hireg_addr[0]),
    .I1(hireg_addrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n228_s1.ALU_MODE=3;
  ALU n229_s1 (
    .SUM(n229_2_SUM),
    .COUT(n229_5),
    .I0(hireg_addr[1]),
    .I1(hireg_addrcntr[1]),
    .I3(GND),
    .CIN(n228_5) 
);
defparam n229_s1.ALU_MODE=3;
  ALU n230_s2 (
    .SUM(n230_3_SUM),
    .COUT(n230_6),
    .I0(hireg_addr[2]),
    .I1(hireg_addrcntr[2]),
    .I3(GND),
    .CIN(n229_5) 
);
defparam n230_s2.ALU_MODE=3;
  ALU n267_s0 (
    .SUM(n267_1_SUM),
    .COUT(n267_3),
    .I0(hireg_addr[3]),
    .I1(hireg_addrcntr[3]),
    .I3(GND),
    .CIN(n230_6) 
);
defparam n267_s0.ALU_MODE=3;
  ALU n268_s0 (
    .SUM(n268_1_SUM),
    .COUT(n268_3),
    .I0(hireg_addr[4]),
    .I1(hireg_addrcntr[4]),
    .I3(GND),
    .CIN(n267_3) 
);
defparam n268_s0.ALU_MODE=3;
  primitive_syncdlatch \FULLY_SYNCHRONOUS_1_busctrl.u_dbus_inlatch_temp  (
    .clk(clk),
    .n360_10(n360_10),
    .\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7:0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [1]),
    .dbus_inlatch_temp(dbus_inlatch_temp[7:0])
);
  primitive_syncsrlatch \FULLY_SYNCHRONOUS_1_busctrl.u_dreg_req_inlatch  (
    .clk(clk),
    .n360_10(n360_10),
    .dreg_rq_synced1(dreg_rq_synced1),
    .synced_mrst_n(synced_mrst_n),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [1]),
    .\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain [1]),
    .ff_reset(ff_reset[6]),
    .dreg_rq_inlatch(dreg_rq_inlatch)
);
  primitive_syncsrlatch_0 \FULLY_SYNCHRONOUS_1_busctrl.u_areg_req_inlatch  (
    .clk(clk),
    .n360_10(n360_10),
    .areg_rq_synced1(areg_rq_synced1),
    .synced_mrst_n(synced_mrst_n),
    .\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.a0_syncchain [1]),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.cs_n_syncchain [1]),
    .ff_reset(ff_reset[6]),
    .areg_rq_inlatch(areg_rq_inlatch)
);
  reg_submdl_loreg_decoder u_reg10 (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .n9_5(n9_5),
    .dbus_inlatch({dbus_inlatch[4],dbus_inlatch_0[3:0]}),
    .loreg_addr_valid(loreg_addr_valid_129),
    .n8_5(n8_5),
    .n8_7(n8_7)
);
  reg_submdl_loreg_decoder_0 u_reg11 (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .n8_7(n8_7),
    .dbus_inlatch(dbus_inlatch_0[1:0]),
    .loreg_addr_valid(loreg_addr_valid_130),
    .n9_4(n9_4)
);
  reg_submdl_loreg_decoder_1 u_reg12 (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .n8_7(n8_7),
    .dbus_inlatch(dbus_inlatch_0[1:0]),
    .loreg_addr_valid(loreg_addr_valid_131)
);
  reg_submdl_loreg_decoder_2 u_reg14 (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .n8_5(n8_5),
    .areg_rq_synced2(areg_rq_synced2),
    .dbus_inlatch({dbus_inlatch_0[7:6],dbus_inlatch[5:4],dbus_inlatch_0[3:2]}),
    .loreg_addr_valid(loreg_addr_valid),
    .n9_5(n9_5)
);
  reg_submdl_loreg_decoder_3 u_reg01 (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .n9_4(n9_4),
    .n9_5(n9_5),
    .dbus_inlatch({dbus_inlatch[4],dbus_inlatch_0[3:2]}),
    .loreg_addr_valid(loreg_addr_valid_132),
    .n8_4(n8_4)
);
  reg_submdl_loreg_decoder_4 u_reg0f (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .n8_4(n8_4),
    .dbus_inlatch(dbus_inlatch_0[3:0]),
    .loreg_addr_valid(loreg_addr_valid_133)
);
  reg_submdl_loreg_decoder_5 u_reg19 (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .n9_5(n9_5),
    .dbus_inlatch({dbus_inlatch[4],dbus_inlatch_0[3:0]}),
    .loreg_addr_valid(loreg_addr_valid_134),
    .n10_8(n10_8)
);
  reg_submdl_loreg_decoder_6 u_reg18 (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .dreg_rq_synced2(dreg_rq_synced2),
    .n10_8(n10_8),
    .dbus_inlatch(dbus_inlatch_0[1:0]),
    .loreg_addr_valid(loreg_addr_valid_135),
    .lfrq_update(lfrq_update)
);
  reg_submdl_loreg_decoder_7 u_reg1b (
    .clk(clk),
    .loreg_addr_valid_9(loreg_addr_valid_9),
    .n10_8(n10_8),
    .dbus_inlatch(dbus_inlatch_0[1:0]),
    .loreg_addr_valid(loreg_addr_valid_136)
);
  reg_submdl_loreg_decoder_8 u_reg08 (
    .clk(clk),
    .n8_5(n8_5),
    .n8_4(n8_4),
    .areg_rq_synced2(areg_rq_synced2),
    .phi1n(phi1n),
    .n105_11(n105_11),
    .dbus_inlatch(dbus_inlatch_0[3:2]),
    .ff_reset(ff_reset[6]),
    .loreg_addr_valid(loreg_addr_valid_137),
    .loreg_addr_valid_9(loreg_addr_valid_9)
);
  primitive_counter u_hireg_addrcntr (
    .clk(clk),
    .n28_8(n28_8),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .cycle_31(cycle_31),
    .synced_mrst_n(synced_mrst_n),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n34_10(n34_10),
    .n22_13(n22_13),
    .hireg_addrcntr(hireg_addrcntr[4:0])
);
  primitive_sr u_pms_reg (
    .n753_3(n753_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n754_3(n754_3),
    .n752_3(n752_3),
    .\sr[0] (\sr[0] [2:0])
);
  primitive_sr_0 u_ams_reg (
    .n760_3(n760_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n759_3(n759_3),
    .\sr[0] (\sr[0]_126 [1:0])
);
  primitive_sr_1 u_kf_reg (
    .n765_3(n765_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n766_3(n766_3),
    .n767_3(n767_3),
    .n768_3(n768_3),
    .n769_3(n769_3),
    .n764_3(n764_3),
    .kf(kf[5:0])
);
  primitive_sr_2 u_kc_reg (
    .n778_3(n778_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n779_3(n779_3),
    .n780_3(n780_3),
    .n781_3(n781_3),
    .n782_3(n782_3),
    .n783_3(n783_3),
    .n777_3(n777_3),
    .kc(kc[6:0])
);
  primitive_sr_3 u_fl_reg (
    .n793_3(n793_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n794_3(n794_3),
    .n792_3(n792_3),
    .fl(fl[2:0]),
    .\sr[0] (\sr[0]_127 [2:0]),
    .fl_out(fl_out[2:0])
);
  primitive_sr_4 u_alg_reg (
    .n800_3(n800_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n801_3(n801_3),
    .n799_3(n799_3),
    .cyc53r_algtype(cyc53r_algtype[2:0]),
    .\sr[4] (\sr[4] [2:0]),
    .alg_out(alg_out[2:0])
);
  primitive_sr_5 u_rl_reg (
    .n807_3(n807_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n806_3(n806_3),
    .rl(rl[1:0]),
    .rl_out(rl_out[1:0])
);
  primitive_sr_6 \d32reg_mode_bram.u_dt2_reg  (
    .n864_3(n864_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n863_3(n863_3),
    .\sr[27]_0_7 (\sr[27]_0_7 ),
    .\sr[27]_0_9 (\sr[27]_0_9 ),
    .\sr[0]_0_22 (\sr[0]_0_22 ),
    .\sr[27]_1_7 (\sr[27]_1_7 ),
    .\sr[27]_1_9 (\sr[27]_1_9 ),
    .cyc4r_dt2(cyc4r_dt2[1:0]),
    .\sr[0] (\sr[0]_128 [1:0]),
    .dt2_out(dt2_out[1:0]),
    .\sr[27] (\sr[27] [1:0])
);
  primitive_sr_bram \d32reg_mode_bram.u_dt1_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .phi1n(phi1n),
    .n105_11(n105_11),
    .n29_9(n29_9),
    .n58_11(n58_11),
    .reg40_5f_en(reg40_5f_en),
    .\d32reg_mode_bram.dt1_in (\d32reg_mode_bram.dt1_in [2:0]),
    .ff_reset(ff_reset[6]),
    .dt1(dt1[2:0]),
    .rdcntr(rdcntr[0])
);
  primitive_sr_bram_0 \d32reg_mode_bram.u_mul_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .reg40_5f_en(reg40_5f_en),
    .\d32reg_mode_bram.mul_in (\d32reg_mode_bram.mul_in [3:0]),
    .rdcntr(rdcntr[0]),
    .ff_reset(ff_reset[6]),
    .mul(mul[3:0])
);
  primitive_sr_bram_1 \d32reg_mode_bram.u_ar_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .reg80_9f_en(reg80_9f_en),
    .\d32reg_mode_bram.mul_in (\d32reg_mode_bram.mul_in [3:0]),
    .rdcntr(rdcntr[0]),
    .\d32reg_mode_bram.dt1_in (\d32reg_mode_bram.dt1_in [0]),
    .ff_reset(ff_reset[6]),
    .ar(ar[4:0])
);
  primitive_sr_bram_2 \d32reg_mode_bram.u_d1r_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .rega0_bf_en(rega0_bf_en),
    .\d32reg_mode_bram.mul_in (\d32reg_mode_bram.mul_in [3:0]),
    .rdcntr(rdcntr[0]),
    .\d32reg_mode_bram.dt1_in (\d32reg_mode_bram.dt1_in [0]),
    .ff_reset(ff_reset[6]),
    .d1r(d1r[4:0])
);
  primitive_sr_bram_3 \d32reg_mode_bram.u_d2r_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .regc0_df_en(regc0_df_en),
    .\d32reg_mode_bram.mul_in (\d32reg_mode_bram.mul_in [3:0]),
    .rdcntr(rdcntr[0]),
    .\d32reg_mode_bram.dt1_in (\d32reg_mode_bram.dt1_in [0]),
    .ff_reset(ff_reset[6]),
    .d2r(d2r[4:0])
);
  primitive_sr_bram_4 \d32reg_mode_bram.u_rr_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .rege0_ff_en(rege0_ff_en),
    .\d32reg_mode_bram.mul_in (\d32reg_mode_bram.mul_in [3:0]),
    .rdcntr(rdcntr[0]),
    .ff_reset(ff_reset[6]),
    .rr(rr[3:0])
);
  primitive_sr_bram_5 \d32reg_mode_bram.u_d1l_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .rege0_ff_en(rege0_ff_en),
    .\d32reg_mode_bram.dt1_in (\d32reg_mode_bram.dt1_in [2:0]),
    .\d32reg_mode_bram.d1l_in (\d32reg_mode_bram.d1l_in [3]),
    .rdcntr(rdcntr[0]),
    .ff_reset(ff_reset[6]),
    .d1l(d1l[3:0])
);
  primitive_sr_bram_6 \d32reg_mode_bram.u_amen_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .rega0_bf_en(rega0_bf_en),
    .\d32reg_mode_bram.d1l_in (\d32reg_mode_bram.d1l_in [3]),
    .rdcntr(rdcntr[0]),
    .ff_reset(ff_reset[6]),
    .amen_out(amen_out)
);
  primitive_sr_bram_7 \d32reg_mode_bram.u_ks_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .reg80_9f_en(reg80_9f_en),
    .\d32reg_mode_bram.dt1_in (\d32reg_mode_bram.dt1_in [2]),
    .\d32reg_mode_bram.d1l_in (\d32reg_mode_bram.d1l_in [3]),
    .rdcntr(rdcntr[0]),
    .ff_reset(ff_reset[6]),
    .ks(ks[1:0])
);
  primitive_sr_bram_8 \d32reg_mode_bram.u_tl_reg  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n34_10(n34_10),
    .n58_11(n58_11),
    .reg60_7f_en(reg60_7f_en),
    .\d32reg_mode_bram.mul_in (\d32reg_mode_bram.mul_in [3:0]),
    .rdcntr(rdcntr[0]),
    .\d32reg_mode_bram.dt1_in (\d32reg_mode_bram.dt1_in [2:0]),
    .ff_reset(ff_reset[6]),
    .n29_9(n29_9),
    .tl(tl[6:0])
);
  primitive_counter_0 u_busycntr (
    .clk(clk),
    .n26_8(n26_8),
    .synced_mrst_n_49(synced_mrst_n_49),
    .busycntr_cnt(busycntr_cnt),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .ff_reset(ff_reset[6]),
    .counter_full(counter_full)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_reg */
module primitive_counter_1 (
  clk,
  noise_update,
  n26_8,
  cycle_15_31,
  phi1p,
  n105_11,
  ff_reset,
  noise_freqgen_value
)
;
input clk;
input noise_update;
input n26_8;
input cycle_15_31;
input phi1p;
input n105_11;
input [6:6] ff_reset;
output [4:0] noise_freqgen_value;
wire n34_5;
wire n21_6;
wire n18_6;
wire n20_7;
wire n19_8;
wire n20_9;
wire counter_3_8;
wire n22_8;
wire VCC;
wire GND;
  LUT3 n34_s2 (
    .F(n34_5),
    .I0(noise_update),
    .I1(counter_3_8),
    .I2(n26_8) 
);
defparam n34_s2.INIT=8'hF8;
  LUT2 n21_s2 (
    .F(n21_6),
    .I0(noise_freqgen_value[0]),
    .I1(noise_freqgen_value[1]) 
);
defparam n21_s2.INIT=4'h6;
  LUT4 n18_s2 (
    .F(n18_6),
    .I0(noise_freqgen_value[2]),
    .I1(noise_freqgen_value[3]),
    .I2(n20_7),
    .I3(noise_freqgen_value[4]) 
);
defparam n18_s2.INIT=16'h7F80;
  LUT2 n20_s3 (
    .F(n20_7),
    .I0(noise_freqgen_value[0]),
    .I1(noise_freqgen_value[1]) 
);
defparam n20_s3.INIT=4'h8;
  LUT4 n19_s3 (
    .F(n19_8),
    .I0(noise_freqgen_value[2]),
    .I1(noise_freqgen_value[0]),
    .I2(noise_freqgen_value[1]),
    .I3(noise_freqgen_value[3]) 
);
defparam n19_s3.INIT=16'h7F80;
  LUT3 n20_s4 (
    .F(n20_9),
    .I0(noise_freqgen_value[2]),
    .I1(noise_freqgen_value[0]),
    .I2(noise_freqgen_value[1]) 
);
defparam n20_s4.INIT=8'h6A;
  LUT4 counter_3_s4 (
    .F(counter_3_8),
    .I0(cycle_15_31),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam counter_3_s4.INIT=16'h20AA;
  DFFRE counter_3_s0 (
    .Q(noise_freqgen_value[3]),
    .D(n19_8),
    .CLK(clk),
    .CE(counter_3_8),
    .RESET(n34_5) 
);
  DFFRE counter_2_s0 (
    .Q(noise_freqgen_value[2]),
    .D(n20_9),
    .CLK(clk),
    .CE(counter_3_8),
    .RESET(n34_5) 
);
  DFFRE counter_1_s0 (
    .Q(noise_freqgen_value[1]),
    .D(n21_6),
    .CLK(clk),
    .CE(counter_3_8),
    .RESET(n34_5) 
);
  DFFRE counter_0_s0 (
    .Q(noise_freqgen_value[0]),
    .D(n22_8),
    .CLK(clk),
    .CE(counter_3_8),
    .RESET(n34_5) 
);
  DFFRE counter_4_s0 (
    .Q(noise_freqgen_value[4]),
    .D(n18_6),
    .CLK(clk),
    .CE(counter_3_8),
    .RESET(n34_5) 
);
  INV n22_s4 (
    .O(n22_8),
    .I(noise_freqgen_value[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_1 */
module IKAOPM_noise (
  clk,
  synced_mrst_n_49,
  n16_10,
  reg_attenlevel_ch8_c2,
  cycle_12,
  phi1p,
  n105_11,
  synced_mrst_n,
  phi1n,
  n26_8,
  cycle_15_31,
  nfrq,
  ff_reset,
  noise_mute,
  noise_redundant_bit,
  n208_6,
  noise_lfsr,
  noise_parallel
)
;
input clk;
input synced_mrst_n_49;
input n16_10;
input reg_attenlevel_ch8_c2;
input cycle_12;
input phi1p;
input n105_11;
input synced_mrst_n;
input phi1n;
input n26_8;
input cycle_15_31;
input [4:0] nfrq;
input [6:6] ff_reset;
output noise_mute;
output noise_redundant_bit;
output n208_6;
output [0:0] noise_lfsr;
output [8:0] noise_parallel;
wire n19_3;
wire n41_3;
wire n91_5;
wire n19_4;
wire n19_5;
wire n41_4;
wire n41_5;
wire n41_6;
wire n41_7;
wire n41_8;
wire n41_9;
wire n222_6;
wire is_attenlevel_max_9;
wire n85_7;
wire noise_update_z;
wire lfo_noise;
wire xor_flag;
wire is_attenlevel_max;
wire noise_sign_z;
wire noise_sign_zz;
wire noise_sign;
wire noise_update;
wire [15:2] noise_lfsr_0;
wire [8:0] noise_sipo_sr;
wire [4:0] noise_freqgen_value;
wire VCC;
wire GND;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(noise_freqgen_value[2]),
    .I1(nfrq[2]),
    .I2(n19_4),
    .I3(n19_5) 
);
defparam n19_s0.INIT=16'h6000;
  LUT3 n41_s0 (
    .F(n41_3),
    .I0(n41_4),
    .I1(noise_lfsr[0]),
    .I2(noise_update_z) 
);
defparam n41_s0.INIT=8'hAC;
  LUT2 n91_s1 (
    .F(n91_5),
    .I0(reg_attenlevel_ch8_c2),
    .I1(noise_sign_zz) 
);
defparam n91_s1.INIT=4'h9;
  LUT4 n19_s1 (
    .F(n19_4),
    .I0(noise_freqgen_value[0]),
    .I1(noise_freqgen_value[3]),
    .I2(nfrq[3]),
    .I3(nfrq[0]) 
);
defparam n19_s1.INIT=16'h1428;
  LUT4 n19_s2 (
    .F(n19_5),
    .I0(noise_freqgen_value[1]),
    .I1(noise_freqgen_value[4]),
    .I2(nfrq[4]),
    .I3(nfrq[1]) 
);
defparam n19_s2.INIT=16'h1428;
  LUT3 n41_s1 (
    .F(n41_4),
    .I0(n41_5),
    .I1(noise_lfsr_0[2]),
    .I2(xor_flag) 
);
defparam n41_s1.INIT=8'h3E;
  LUT4 n41_s2 (
    .F(n41_5),
    .I0(noise_lfsr_0[5]),
    .I1(noise_lfsr_0[6]),
    .I2(n41_6),
    .I3(n41_7) 
);
defparam n41_s2.INIT=16'h1000;
  LUT3 n41_s3 (
    .F(n41_6),
    .I0(noise_lfsr[0]),
    .I1(lfo_noise),
    .I2(n41_8) 
);
defparam n41_s3.INIT=8'h10;
  LUT4 n41_s4 (
    .F(n41_7),
    .I0(noise_lfsr_0[9]),
    .I1(noise_lfsr_0[10]),
    .I2(noise_lfsr_0[11]),
    .I3(n41_9) 
);
defparam n41_s4.INIT=16'h0100;
  LUT4 n41_s5 (
    .F(n41_8),
    .I0(noise_lfsr_0[3]),
    .I1(noise_lfsr_0[4]),
    .I2(noise_lfsr_0[7]),
    .I3(noise_lfsr_0[8]) 
);
defparam n41_s5.INIT=16'h0001;
  LUT4 n41_s6 (
    .F(n41_9),
    .I0(noise_lfsr_0[12]),
    .I1(noise_lfsr_0[13]),
    .I2(noise_lfsr_0[14]),
    .I3(noise_lfsr_0[15]) 
);
defparam n41_s6.INIT=16'h0001;
  LUT4 n208_s2 (
    .F(n208_6),
    .I0(cycle_12),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n208_s2.INIT=16'h20AA;
  LUT4 n222_s2 (
    .F(n222_6),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(noise_update_z),
    .I3(synced_mrst_n_49) 
);
defparam n222_s2.INIT=16'hF700;
  LUT4 is_attenlevel_max_s4 (
    .F(is_attenlevel_max_9),
    .I0(reg_attenlevel_ch8_c2),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam is_attenlevel_max_s4.INIT=16'h1055;
  LUT4 n85_s3 (
    .F(n85_7),
    .I0(cycle_12),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n85_s3.INIT=16'h20AA;
  DFFE noise_update_z_s0 (
    .Q(noise_update_z),
    .D(noise_update),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE noise_lfsr_15_s0 (
    .Q(noise_lfsr_0[15]),
    .D(n41_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE noise_lfsr_14_s0 (
    .Q(noise_lfsr_0[14]),
    .D(noise_lfsr_0[15]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_13_s0 (
    .Q(noise_lfsr_0[13]),
    .D(noise_lfsr_0[14]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_12_s0 (
    .Q(noise_lfsr_0[12]),
    .D(noise_lfsr_0[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_11_s0 (
    .Q(noise_lfsr_0[11]),
    .D(noise_lfsr_0[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_10_s0 (
    .Q(noise_lfsr_0[10]),
    .D(noise_lfsr_0[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_9_s0 (
    .Q(noise_lfsr_0[9]),
    .D(noise_lfsr_0[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_8_s0 (
    .Q(noise_lfsr_0[8]),
    .D(noise_lfsr_0[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_7_s0 (
    .Q(noise_lfsr_0[7]),
    .D(noise_lfsr_0[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_6_s0 (
    .Q(noise_lfsr_0[6]),
    .D(noise_lfsr_0[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_5_s0 (
    .Q(noise_lfsr_0[5]),
    .D(noise_lfsr_0[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_4_s0 (
    .Q(noise_lfsr_0[4]),
    .D(noise_lfsr_0[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_3_s0 (
    .Q(noise_lfsr_0[3]),
    .D(noise_lfsr_0[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_2_s0 (
    .Q(noise_lfsr_0[2]),
    .D(noise_lfsr_0[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_1_s0 (
    .Q(lfo_noise),
    .D(noise_lfsr_0[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_lfsr_0_s0 (
    .Q(noise_lfsr[0]),
    .D(lfo_noise),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE xor_flag_s0 (
    .Q(xor_flag),
    .D(noise_lfsr[0]),
    .CLK(clk),
    .CE(n222_6) 
);
  DFFSE is_attenlevel_max_s0 (
    .Q(is_attenlevel_max),
    .D(GND),
    .CLK(clk),
    .CE(is_attenlevel_max_9),
    .SET(n85_7) 
);
  DFFE noise_sign_z_s0 (
    .Q(noise_sign_z),
    .D(noise_sign),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sign_zz_s0 (
    .Q(noise_sign_zz),
    .D(noise_sign_z),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_8_s0 (
    .Q(noise_sipo_sr[8]),
    .D(noise_sipo_sr[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_7_s0 (
    .Q(noise_sipo_sr[7]),
    .D(noise_sipo_sr[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_6_s0 (
    .Q(noise_sipo_sr[6]),
    .D(noise_sipo_sr[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_5_s0 (
    .Q(noise_sipo_sr[5]),
    .D(noise_sipo_sr[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_4_s0 (
    .Q(noise_sipo_sr[4]),
    .D(noise_sipo_sr[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_3_s0 (
    .Q(noise_sipo_sr[3]),
    .D(noise_sipo_sr[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_2_s0 (
    .Q(noise_sipo_sr[2]),
    .D(noise_sipo_sr[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_1_s0 (
    .Q(noise_sipo_sr[1]),
    .D(noise_sipo_sr[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_sipo_sr_0_s0 (
    .Q(noise_sipo_sr[0]),
    .D(n91_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_mute_s0 (
    .Q(noise_mute),
    .D(is_attenlevel_max),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_sign_s0 (
    .Q(noise_sign),
    .D(lfo_noise),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_redundant_bit_s0 (
    .Q(noise_redundant_bit),
    .D(noise_sign_z),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_8_s0 (
    .Q(noise_parallel[8]),
    .D(noise_sipo_sr[8]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_7_s0 (
    .Q(noise_parallel[7]),
    .D(noise_sipo_sr[7]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_6_s0 (
    .Q(noise_parallel[6]),
    .D(noise_sipo_sr[6]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_5_s0 (
    .Q(noise_parallel[5]),
    .D(noise_sipo_sr[5]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_4_s0 (
    .Q(noise_parallel[4]),
    .D(noise_sipo_sr[4]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_3_s0 (
    .Q(noise_parallel[3]),
    .D(noise_sipo_sr[3]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_2_s0 (
    .Q(noise_parallel[2]),
    .D(noise_sipo_sr[2]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_1_s0 (
    .Q(noise_parallel[1]),
    .D(noise_sipo_sr[1]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_parallel_0_s0 (
    .Q(noise_parallel[0]),
    .D(noise_sipo_sr[0]),
    .CLK(clk),
    .CE(n208_6) 
);
  DFFE noise_update_s0 (
    .Q(noise_update),
    .D(n19_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  primitive_counter_1 u_noise_freqgen (
    .clk(clk),
    .noise_update(noise_update),
    .n26_8(n26_8),
    .cycle_15_31(cycle_15_31),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .ff_reset(ff_reset[6]),
    .noise_freqgen_value(noise_freqgen_value[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_noise */
module primitive_counter_2 (
  clk,
  n26_8,
  synced_mrst_n_49,
  cycle_12_28,
  phi1p,
  n105_11,
  ff_reset,
  prescaler_cout,
  counter_2_8,
  prescaler_value
)
;
input clk;
input n26_8;
input synced_mrst_n_49;
input cycle_12_28;
input phi1p;
input n105_11;
input [6:6] ff_reset;
output prescaler_cout;
output counter_2_8;
output [3:0] prescaler_value;
wire n10_5;
wire n18_6;
wire n17_6;
wire n16_6;
wire counter_full;
wire n19_8;
wire VCC;
wire GND;
  LUT4 n10_s2 (
    .F(n10_5),
    .I0(prescaler_value[0]),
    .I1(prescaler_value[1]),
    .I2(prescaler_value[2]),
    .I3(prescaler_value[3]) 
);
defparam n10_s2.INIT=16'h8000;
  LUT2 prescaler_cout_s (
    .F(prescaler_cout),
    .I0(cycle_12_28),
    .I1(counter_full) 
);
defparam prescaler_cout_s.INIT=4'h8;
  LUT2 n18_s2 (
    .F(n18_6),
    .I0(prescaler_value[0]),
    .I1(prescaler_value[1]) 
);
defparam n18_s2.INIT=4'h6;
  LUT3 n17_s2 (
    .F(n17_6),
    .I0(prescaler_value[0]),
    .I1(prescaler_value[1]),
    .I2(prescaler_value[2]) 
);
defparam n17_s2.INIT=8'h78;
  LUT4 n16_s2 (
    .F(n16_6),
    .I0(prescaler_value[0]),
    .I1(prescaler_value[1]),
    .I2(prescaler_value[2]),
    .I3(prescaler_value[3]) 
);
defparam n16_s2.INIT=16'h7F80;
  LUT4 counter_2_s4 (
    .F(counter_2_8),
    .I0(cycle_12_28),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam counter_2_s4.INIT=16'h20AA;
  DFFRE counter_2_s0 (
    .Q(prescaler_value[2]),
    .D(n17_6),
    .CLK(clk),
    .CE(counter_2_8),
    .RESET(n26_8) 
);
  DFFRE counter_1_s0 (
    .Q(prescaler_value[1]),
    .D(n18_6),
    .CLK(clk),
    .CE(counter_2_8),
    .RESET(n26_8) 
);
  DFFRE counter_0_s0 (
    .Q(prescaler_value[0]),
    .D(n19_8),
    .CLK(clk),
    .CE(counter_2_8),
    .RESET(n26_8) 
);
  DFFE counter_full_s0 (
    .Q(counter_full),
    .D(n10_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE counter_3_s0 (
    .Q(prescaler_value[3]),
    .D(n16_6),
    .CLK(clk),
    .CE(counter_2_8),
    .RESET(n26_8) 
);
  INV n19_s4 (
    .O(n19_8),
    .I(prescaler_value[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_2 */
module primitive_counter_3 (
  clk,
  n26_8,
  synced_mrst_n_49,
  locntr_ld,
  locntr_cnt,
  n22_13,
  lfolut_dout,
  ff_reset,
  counter_full,
  locntr_cout
)
;
input clk;
input n26_8;
input synced_mrst_n_49;
input locntr_ld;
input locntr_cnt;
input n22_13;
input [14:0] lfolut_dout;
input [6:6] ff_reset;
output counter_full;
output locntr_cout;
wire n21_4;
wire n53_3;
wire n54_3;
wire n55_3;
wire n56_3;
wire n57_3;
wire n58_3;
wire n59_3;
wire n60_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n66_3;
wire n67_3;
wire n21_5;
wire n53_4;
wire n55_4;
wire n56_4;
wire n59_4;
wire n60_4;
wire n61_4;
wire n62_4;
wire n63_4;
wire n65_4;
wire n64_6;
wire n58_6;
wire n57_6;
wire counter_13_9;
wire [14:0] counter;
wire VCC;
wire GND;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(counter[13]),
    .I1(counter[14]),
    .I2(n21_5) 
);
defparam n21_s1.INIT=8'h80;
  LUT4 n53_s0 (
    .F(n53_3),
    .I0(lfolut_dout[14]),
    .I1(counter[14]),
    .I2(n53_4),
    .I3(locntr_ld) 
);
defparam n53_s0.INIT=16'hAA3C;
  LUT4 n54_s0 (
    .F(n54_3),
    .I0(lfolut_dout[13]),
    .I1(counter[13]),
    .I2(n21_5),
    .I3(locntr_ld) 
);
defparam n54_s0.INIT=16'hAA3C;
  LUT3 n55_s0 (
    .F(n55_3),
    .I0(n55_4),
    .I1(lfolut_dout[12]),
    .I2(locntr_ld) 
);
defparam n55_s0.INIT=8'hCA;
  LUT4 n56_s0 (
    .F(n56_3),
    .I0(lfolut_dout[11]),
    .I1(counter[11]),
    .I2(n56_4),
    .I3(locntr_ld) 
);
defparam n56_s0.INIT=16'hAA3C;
  LUT4 n57_s0 (
    .F(n57_3),
    .I0(lfolut_dout[10]),
    .I1(counter[10]),
    .I2(n57_6),
    .I3(locntr_ld) 
);
defparam n57_s0.INIT=16'hAA3C;
  LUT3 n58_s0 (
    .F(n58_3),
    .I0(n58_6),
    .I1(lfolut_dout[9]),
    .I2(locntr_ld) 
);
defparam n58_s0.INIT=8'hCA;
  LUT4 n59_s0 (
    .F(n59_3),
    .I0(lfolut_dout[8]),
    .I1(counter[8]),
    .I2(n59_4),
    .I3(locntr_ld) 
);
defparam n59_s0.INIT=16'hAA3C;
  LUT4 n60_s0 (
    .F(n60_3),
    .I0(lfolut_dout[7]),
    .I1(counter[7]),
    .I2(n60_4),
    .I3(locntr_ld) 
);
defparam n60_s0.INIT=16'hAA3C;
  LUT3 n61_s0 (
    .F(n61_3),
    .I0(n61_4),
    .I1(lfolut_dout[6]),
    .I2(locntr_ld) 
);
defparam n61_s0.INIT=8'hCA;
  LUT3 n62_s0 (
    .F(n62_3),
    .I0(n62_4),
    .I1(lfolut_dout[5]),
    .I2(locntr_ld) 
);
defparam n62_s0.INIT=8'hCA;
  LUT4 n63_s0 (
    .F(n63_3),
    .I0(lfolut_dout[4]),
    .I1(counter[4]),
    .I2(n63_4),
    .I3(locntr_ld) 
);
defparam n63_s0.INIT=16'hAA3C;
  LUT3 n64_s0 (
    .F(n64_3),
    .I0(n64_6),
    .I1(lfolut_dout[3]),
    .I2(locntr_ld) 
);
defparam n64_s0.INIT=8'hCA;
  LUT4 n65_s0 (
    .F(n65_3),
    .I0(lfolut_dout[2]),
    .I1(counter[2]),
    .I2(n65_4),
    .I3(locntr_ld) 
);
defparam n65_s0.INIT=16'hAA3C;
  LUT4 n66_s0 (
    .F(n66_3),
    .I0(lfolut_dout[1]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(locntr_ld) 
);
defparam n66_s0.INIT=16'hAA3C;
  LUT3 n67_s0 (
    .F(n67_3),
    .I0(lfolut_dout[0]),
    .I1(counter[0]),
    .I2(locntr_ld) 
);
defparam n67_s0.INIT=8'hA3;
  LUT2 locntr_cout_s (
    .F(locntr_cout),
    .I0(counter_full),
    .I1(locntr_cnt) 
);
defparam locntr_cout_s.INIT=4'h8;
  LUT4 n21_s2 (
    .F(n21_5),
    .I0(counter[10]),
    .I1(counter[11]),
    .I2(counter[12]),
    .I3(n57_6) 
);
defparam n21_s2.INIT=16'h8000;
  LUT4 n53_s1 (
    .F(n53_4),
    .I0(counter[11]),
    .I1(counter[12]),
    .I2(counter[13]),
    .I3(n56_4) 
);
defparam n53_s1.INIT=16'h8000;
  LUT3 n55_s1 (
    .F(n55_4),
    .I0(counter[11]),
    .I1(n56_4),
    .I2(counter[12]) 
);
defparam n55_s1.INIT=8'h78;
  LUT4 n56_s1 (
    .F(n56_4),
    .I0(counter[8]),
    .I1(counter[9]),
    .I2(counter[10]),
    .I3(n59_4) 
);
defparam n56_s1.INIT=16'h8000;
  LUT2 n59_s1 (
    .F(n59_4),
    .I0(counter[7]),
    .I1(n60_4) 
);
defparam n59_s1.INIT=4'h8;
  LUT4 n60_s1 (
    .F(n60_4),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(counter[6]),
    .I3(n63_4) 
);
defparam n60_s1.INIT=16'h8000;
  LUT4 n61_s1 (
    .F(n61_4),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(n63_4),
    .I3(counter[6]) 
);
defparam n61_s1.INIT=16'h7F80;
  LUT3 n62_s1 (
    .F(n62_4),
    .I0(counter[4]),
    .I1(n63_4),
    .I2(counter[5]) 
);
defparam n62_s1.INIT=8'h78;
  LUT4 n63_s1 (
    .F(n63_4),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n63_s1.INIT=16'h8000;
  LUT2 n65_s1 (
    .F(n65_4),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam n65_s1.INIT=4'h8;
  LUT4 n64_s2 (
    .F(n64_6),
    .I0(counter[2]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(counter[3]) 
);
defparam n64_s2.INIT=16'h7F80;
  LUT4 n58_s2 (
    .F(n58_6),
    .I0(counter[8]),
    .I1(counter[7]),
    .I2(n60_4),
    .I3(counter[9]) 
);
defparam n58_s2.INIT=16'h7F80;
  LUT4 n57_s2 (
    .F(n57_6),
    .I0(counter[8]),
    .I1(counter[9]),
    .I2(counter[7]),
    .I3(n60_4) 
);
defparam n57_s2.INIT=16'h8000;
  LUT4 counter_13_s4 (
    .F(counter_13_9),
    .I0(locntr_cnt),
    .I1(locntr_ld),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam counter_13_s4.INIT=16'hEE0E;
  DFFRE counter_13_s0 (
    .Q(counter[13]),
    .D(n54_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_12_s0 (
    .Q(counter[12]),
    .D(n55_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_11_s0 (
    .Q(counter[11]),
    .D(n56_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_10_s0 (
    .Q(counter[10]),
    .D(n57_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_9_s0 (
    .Q(counter[9]),
    .D(n58_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_8_s0 (
    .Q(counter[8]),
    .D(n59_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_7_s0 (
    .Q(counter[7]),
    .D(n60_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_6_s0 (
    .Q(counter[6]),
    .D(n61_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_5_s0 (
    .Q(counter[5]),
    .D(n62_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_4_s0 (
    .Q(counter[4]),
    .D(n63_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_3_s0 (
    .Q(counter[3]),
    .D(n64_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_2_s0 (
    .Q(counter[2]),
    .D(n65_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_1_s0 (
    .Q(counter[1]),
    .D(n66_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFRE counter_0_s0 (
    .Q(counter[0]),
    .D(n67_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  DFFE counter_full_s0 (
    .Q(counter_full),
    .D(n21_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE counter_14_s0 (
    .Q(counter[14]),
    .D(n53_3),
    .CLK(clk),
    .CE(counter_13_9),
    .RESET(n26_8) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_3 */
module primitive_counter_4 (
  clk,
  n26_8,
  hicntr_cnt,
  phi1p,
  n105_11,
  ff_reset,
  hicntr_value
)
;
input clk;
input n26_8;
input hicntr_cnt;
input phi1p;
input n105_11;
input [6:6] ff_reset;
output [3:0] hicntr_value;
wire n18_6;
wire n17_6;
wire n16_6;
wire counter_2_8;
wire n19_8;
wire VCC;
wire GND;
  LUT2 n18_s2 (
    .F(n18_6),
    .I0(hicntr_value[0]),
    .I1(hicntr_value[1]) 
);
defparam n18_s2.INIT=4'h6;
  LUT3 n17_s2 (
    .F(n17_6),
    .I0(hicntr_value[0]),
    .I1(hicntr_value[1]),
    .I2(hicntr_value[2]) 
);
defparam n17_s2.INIT=8'h78;
  LUT4 n16_s2 (
    .F(n16_6),
    .I0(hicntr_value[0]),
    .I1(hicntr_value[1]),
    .I2(hicntr_value[2]),
    .I3(hicntr_value[3]) 
);
defparam n16_s2.INIT=16'h7F80;
  LUT4 counter_2_s4 (
    .F(counter_2_8),
    .I0(hicntr_cnt),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam counter_2_s4.INIT=16'h20AA;
  DFFRE counter_2_s0 (
    .Q(hicntr_value[2]),
    .D(n17_6),
    .CLK(clk),
    .CE(counter_2_8),
    .RESET(n26_8) 
);
  DFFRE counter_1_s0 (
    .Q(hicntr_value[1]),
    .D(n18_6),
    .CLK(clk),
    .CE(counter_2_8),
    .RESET(n26_8) 
);
  DFFRE counter_0_s0 (
    .Q(hicntr_value[0]),
    .D(n19_8),
    .CLK(clk),
    .CE(counter_2_8),
    .RESET(n26_8) 
);
  DFFRE counter_3_s0 (
    .Q(hicntr_value[3]),
    .D(n16_6),
    .CLK(clk),
    .CE(counter_2_8),
    .RESET(n26_8) 
);
  INV n19_s4 (
    .O(n19_8),
    .I(hicntr_value[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_4 */
module primitive_counter_5 (
  clk,
  prescaler_cycle_2,
  counter_2_8,
  cycle_14_30,
  phi1p,
  n105_11,
  ff_reset,
  multiplier_bitselcntr_value
)
;
input clk;
input prescaler_cycle_2;
input counter_2_8;
input cycle_14_30;
input phi1p;
input n105_11;
input [6:6] ff_reset;
output [3:0] multiplier_bitselcntr_value;
wire n29_5;
wire n18_6;
wire n17_6;
wire n16_6;
wire counter_2_8_138;
wire n19_8;
wire VCC;
wire GND;
  LUT2 n29_s2 (
    .F(n29_5),
    .I0(prescaler_cycle_2),
    .I1(counter_2_8) 
);
defparam n29_s2.INIT=4'h8;
  LUT2 n18_s2 (
    .F(n18_6),
    .I0(multiplier_bitselcntr_value[0]),
    .I1(multiplier_bitselcntr_value[1]) 
);
defparam n18_s2.INIT=4'h6;
  LUT3 n17_s2 (
    .F(n17_6),
    .I0(multiplier_bitselcntr_value[0]),
    .I1(multiplier_bitselcntr_value[1]),
    .I2(multiplier_bitselcntr_value[2]) 
);
defparam n17_s2.INIT=8'h78;
  LUT4 n16_s2 (
    .F(n16_6),
    .I0(multiplier_bitselcntr_value[0]),
    .I1(multiplier_bitselcntr_value[1]),
    .I2(multiplier_bitselcntr_value[2]),
    .I3(multiplier_bitselcntr_value[3]) 
);
defparam n16_s2.INIT=16'h7F80;
  LUT4 counter_2_s4 (
    .F(counter_2_8_138),
    .I0(cycle_14_30),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam counter_2_s4.INIT=16'h20AA;
  DFFRE counter_2_s0 (
    .Q(multiplier_bitselcntr_value[2]),
    .D(n17_6),
    .CLK(clk),
    .CE(counter_2_8_138),
    .RESET(n29_5) 
);
  DFFRE counter_1_s0 (
    .Q(multiplier_bitselcntr_value[1]),
    .D(n18_6),
    .CLK(clk),
    .CE(counter_2_8_138),
    .RESET(n29_5) 
);
  DFFRE counter_0_s0 (
    .Q(multiplier_bitselcntr_value[0]),
    .D(n19_8),
    .CLK(clk),
    .CE(counter_2_8_138),
    .RESET(n29_5) 
);
  DFFRE counter_3_s0 (
    .Q(multiplier_bitselcntr_value[3]),
    .D(n16_6),
    .CLK(clk),
    .CE(counter_2_8_138),
    .RESET(n29_5) 
);
  INV n19_s4 (
    .O(n19_8),
    .I(multiplier_bitselcntr_value[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_5 */
module IKAOPM_lfo (
  cycle_12_28,
  clk,
  synced_mrst_n_49,
  lfrq_update,
  n360_10,
  n16_10,
  n26_8,
  cycle_05_21,
  cycle_byte,
  phi1p,
  n105_11,
  phi1n,
  n58_11,
  n22_13,
  lfrq,
  w,
  test,
  noise_lfsr,
  amd,
  pmd,
  ff_reset,
  lfa,
  lfp
)
;
input cycle_12_28;
input clk;
input synced_mrst_n_49;
input lfrq_update;
input n360_10;
input n16_10;
input n26_8;
input cycle_05_21;
input cycle_byte;
input phi1p;
input n105_11;
input phi1n;
input n58_11;
input n22_13;
input [7:0] lfrq;
input [1:0] w;
input [3:1] test;
input [0:0] noise_lfsr;
input [6:0] amd;
input [6:0] pmd;
input [6:6] ff_reset;
output [7:0] lfa;
output [7:0] lfp;
wire n26_4;
wire n606_4;
wire n81_3;
wire n86_3;
wire hicntr_decode_en;
wire n203_3;
wire phase_acc_input;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire lfa_reg_7_6;
wire lfp_reg_7_6;
wire n143_11;
wire multiplier_fa_0_7;
wire n459_6;
wire n458_6;
wire n457_6;
wire n456_6;
wire n455_6;
wire n454_6;
wire n453_6;
wire n452_6;
wire base_value_input;
wire n45_13;
wire n43_45;
wire n44_85;
wire n42_85;
wire n37_13;
wire n39_45;
wire n40_85;
wire phase_acc_input_4;
wire phase_acc_input_5;
wire phase_acc_input_6;
wire lfa_reg_7_7;
wire n143_12;
wire phase_acc_fa_1_6;
wire multiplier_fa_0_8;
wire multiplier_fa_0_9;
wire n459_7;
wire n452_7;
wire base_value_input_6;
wire base_value_input_7;
wire base_value_input_8;
wire phase_acc_input_7;
wire n143_13;
wire multiplier_fa_0_10;
wire multiplier_fa_0_11;
wire multiplier_fa_0_12;
wire n459_8;
wire base_value_input_9;
wire base_value_input_10;
wire multiplier_fa_0_13;
wire multiplier_fa_0_14;
wire multiplier_fa_0_15;
wire multiplier_fa_0_16;
wire multiplier_fa_0_17;
wire multiplier_fa_0_18;
wire n150_5;
wire n46_87;
wire n47_10;
wire n36_86;
wire n38_87;
wire n35_14;
wire n611_6;
wire n613_6;
wire n609_6;
wire n34_15;
wire n48_10;
wire n281_11;
wire n144_9;
wire cycle_13_29;
wire cycle_14_30;
wire cycle_15_31;
wire prescaler_cycle_2;
wire prescaler_cout_z;
wire locntr_cnt;
wire locntr_cout_z;
wire freq_update;
wire locntr_ld;
wire locntr_cout_step1;
wire locntr_cout_step2;
wire hicntr_cnt;
wire hicntr_complete;
wire lfo_clk;
wire lfo_clk_latched;
wire tst_bit1_latched;
wire phase_acc_fa_prev_carry;
wire noise_stream;
wire wf_tri_sign;
wire wf_saw_sign;
wire multiplier_prev_carry;
wire cycle_06_22;
wire a_np_sel_latched;
wire prescaler_cout;
wire counter_2_8;
wire counter_full;
wire locntr_cout;
wire [1:1] phase_acc_fa;
wire [1:1] multiplier_fa;
wire [14:0] lfolut_dout;
wire [1:0] wfsel;
wire [15:0] phase_acc;
wire [2:0] multiplier_bitsel;
wire [6:0] base_value_sr;
wire [6:0] ap_muxed;
wire [15:0] multiplier_sr;
wire [3:0] prescaler_value;
wire [3:0] hicntr_value;
wire [3:0] multiplier_bitselcntr_value;
wire VCC;
wire GND;
  LUT4 n26_s1 (
    .F(n26_4),
    .I0(prescaler_value[0]),
    .I1(prescaler_value[2]),
    .I2(prescaler_value[3]),
    .I3(prescaler_value[1]) 
);
defparam n26_s1.INIT=16'h0100;
  LUT4 n606_s1 (
    .F(n606_4),
    .I0(multiplier_bitselcntr_value[0]),
    .I1(multiplier_bitselcntr_value[1]),
    .I2(multiplier_bitselcntr_value[2]),
    .I3(n613_6) 
);
defparam n606_s1.INIT=16'h0100;
  LUT2 n81_s0 (
    .F(n81_3),
    .I0(prescaler_cout_z),
    .I1(test[3]) 
);
defparam n81_s0.INIT=4'hE;
  LUT2 n86_s0 (
    .F(n86_3),
    .I0(locntr_cout_z),
    .I1(freq_update) 
);
defparam n86_s0.INIT=4'hE;
  LUT2 hicntr_decode_en_s0 (
    .F(hicntr_decode_en),
    .I0(cycle_13_29),
    .I1(locntr_cout_step2) 
);
defparam hicntr_decode_en_s0.INIT=4'h8;
  LUT2 n203_s0 (
    .F(n203_3),
    .I0(noise_lfsr[0]),
    .I1(lfo_clk_latched) 
);
defparam n203_s0.INIT=4'h8;
  LUT4 phase_acc_input_s0 (
    .F(phase_acc_input),
    .I0(noise_stream),
    .I1(phase_acc_input_4),
    .I2(phase_acc_input_5),
    .I3(phase_acc_input_6) 
);
defparam phase_acc_input_s0.INIT=16'hFCA3;
  LUT3 n317_s0 (
    .F(n317_3),
    .I0(amd[6]),
    .I1(pmd[6]),
    .I2(multiplier_bitselcntr_value[3]) 
);
defparam n317_s0.INIT=8'hCA;
  LUT3 n318_s0 (
    .F(n318_3),
    .I0(amd[5]),
    .I1(pmd[5]),
    .I2(multiplier_bitselcntr_value[3]) 
);
defparam n318_s0.INIT=8'hCA;
  LUT3 n319_s0 (
    .F(n319_3),
    .I0(amd[4]),
    .I1(pmd[4]),
    .I2(multiplier_bitselcntr_value[3]) 
);
defparam n319_s0.INIT=8'hCA;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(amd[3]),
    .I1(pmd[3]),
    .I2(multiplier_bitselcntr_value[3]) 
);
defparam n320_s0.INIT=8'hCA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(amd[2]),
    .I1(pmd[2]),
    .I2(multiplier_bitselcntr_value[3]) 
);
defparam n321_s0.INIT=8'hCA;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(amd[1]),
    .I1(pmd[1]),
    .I2(multiplier_bitselcntr_value[3]) 
);
defparam n322_s0.INIT=8'hCA;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(amd[0]),
    .I1(pmd[0]),
    .I2(multiplier_bitselcntr_value[3]) 
);
defparam n323_s0.INIT=8'hCA;
  LUT4 lfa_reg_7_s3 (
    .F(lfa_reg_7_6),
    .I0(multiplier_bitselcntr_value[3]),
    .I1(cycle_15_31),
    .I2(synced_mrst_n_49),
    .I3(lfa_reg_7_7) 
);
defparam lfa_reg_7_s3.INIT=16'h4000;
  LUT3 lfp_reg_7_s3 (
    .F(lfp_reg_7_6),
    .I0(multiplier_bitselcntr_value[3]),
    .I1(n613_6),
    .I2(lfa_reg_7_7) 
);
defparam lfp_reg_7_s3.INIT=8'h80;
  LUT3 n143_s7 (
    .F(n143_11),
    .I0(lfrq[3]),
    .I1(n143_12),
    .I2(hicntr_value[0]) 
);
defparam n143_s7.INIT=8'hCA;
  LUT4 phase_acc_fa_1_s2 (
    .F(phase_acc_fa[1]),
    .I0(phase_acc_fa_1_6),
    .I1(phase_acc_input_6),
    .I2(phase_acc_input_4),
    .I3(phase_acc_input_5) 
);
defparam phase_acc_fa_1_s2.INIT=16'h00AC;
  LUT4 multiplier_fa_0_s3 (
    .F(multiplier_fa_0_7),
    .I0(cycle_15_31),
    .I1(multiplier_prev_carry),
    .I2(multiplier_fa_0_8),
    .I3(multiplier_fa_0_9) 
);
defparam multiplier_fa_0_s3.INIT=16'h4BB4;
  LUT4 multiplier_fa_1_s2 (
    .F(multiplier_fa[1]),
    .I0(multiplier_fa_0_8),
    .I1(multiplier_fa_0_9),
    .I2(cycle_15_31),
    .I3(multiplier_prev_carry) 
);
defparam multiplier_fa_1_s2.INIT=16'h8E88;
  LUT2 n459_s2 (
    .F(n459_6),
    .I0(n459_7),
    .I1(multiplier_sr[8]) 
);
defparam n459_s2.INIT=4'h4;
  LUT2 n458_s2 (
    .F(n458_6),
    .I0(n459_7),
    .I1(multiplier_sr[9]) 
);
defparam n458_s2.INIT=4'h4;
  LUT2 n457_s2 (
    .F(n457_6),
    .I0(n459_7),
    .I1(multiplier_sr[10]) 
);
defparam n457_s2.INIT=4'h4;
  LUT2 n456_s2 (
    .F(n456_6),
    .I0(n459_7),
    .I1(multiplier_sr[11]) 
);
defparam n456_s2.INIT=4'h4;
  LUT2 n455_s2 (
    .F(n455_6),
    .I0(n459_7),
    .I1(multiplier_sr[12]) 
);
defparam n455_s2.INIT=4'h4;
  LUT2 n454_s2 (
    .F(n454_6),
    .I0(n459_7),
    .I1(multiplier_sr[13]) 
);
defparam n454_s2.INIT=4'h4;
  LUT2 n453_s2 (
    .F(n453_6),
    .I0(n459_7),
    .I1(multiplier_sr[14]) 
);
defparam n453_s2.INIT=4'h4;
  LUT3 n452_s2 (
    .F(n452_6),
    .I0(n459_7),
    .I1(multiplier_sr[15]),
    .I2(n452_7) 
);
defparam n452_s2.INIT=8'h14;
  LUT4 base_value_input_s1 (
    .F(base_value_input),
    .I0(base_value_input_6),
    .I1(base_value_input_7),
    .I2(base_value_input_8),
    .I3(cycle_byte) 
);
defparam base_value_input_s1.INIT=16'hC500;
  LUT2 n45_s6 (
    .F(n45_13),
    .I0(lfrq[6]),
    .I1(lfrq[7]) 
);
defparam n45_s6.INIT=4'h8;
  LUT3 n43_s30 (
    .F(n43_45),
    .I0(lfrq[6]),
    .I1(lfrq[5]),
    .I2(lfrq[7]) 
);
defparam n43_s30.INIT=8'hE0;
  LUT4 n44_s62 (
    .F(n44_85),
    .I0(lfrq[5]),
    .I1(lfrq[4]),
    .I2(lfrq[6]),
    .I3(lfrq[7]) 
);
defparam n44_s62.INIT=16'hF800;
  LUT3 n42_s62 (
    .F(n42_85),
    .I0(lfrq[7]),
    .I1(lfrq[4]),
    .I2(n43_45) 
);
defparam n42_s62.INIT=8'hF8;
  LUT2 n37_s6 (
    .F(n37_13),
    .I0(lfrq[6]),
    .I1(lfrq[7]) 
);
defparam n37_s6.INIT=4'hE;
  LUT3 n39_s30 (
    .F(n39_45),
    .I0(lfrq[6]),
    .I1(lfrq[5]),
    .I2(lfrq[7]) 
);
defparam n39_s30.INIT=8'hF8;
  LUT3 n40_s62 (
    .F(n40_85),
    .I0(lfrq[7]),
    .I1(lfrq[4]),
    .I2(n39_45) 
);
defparam n40_s62.INIT=8'hE0;
  LUT4 phase_acc_input_s1 (
    .F(phase_acc_input_4),
    .I0(wfsel[1]),
    .I1(lfo_clk),
    .I2(phase_acc_fa_prev_carry),
    .I3(cycle_15_31) 
);
defparam phase_acc_input_s1.INIT=16'hBB0F;
  LUT2 phase_acc_input_s2 (
    .F(phase_acc_input_5),
    .I0(wfsel[0]),
    .I1(wfsel[1]) 
);
defparam phase_acc_input_s2.INIT=4'h8;
  LUT4 phase_acc_input_s3 (
    .F(phase_acc_input_6),
    .I0(phase_acc_input_5),
    .I1(lfo_clk_latched),
    .I2(n360_10),
    .I3(phase_acc_input_7) 
);
defparam phase_acc_input_s3.INIT=16'h0700;
  LUT3 lfa_reg_7_s4 (
    .F(lfa_reg_7_7),
    .I0(multiplier_bitsel[0]),
    .I1(multiplier_bitsel[1]),
    .I2(multiplier_bitsel[2]) 
);
defparam lfa_reg_7_s4.INIT=8'h80;
  LUT3 n143_s8 (
    .F(n143_12),
    .I0(lfrq[2]),
    .I1(n143_13),
    .I2(hicntr_value[1]) 
);
defparam n143_s8.INIT=8'h3A;
  LUT2 phase_acc_fa_1_s3 (
    .F(phase_acc_fa_1_6),
    .I0(lfo_clk),
    .I1(cycle_15_31) 
);
defparam phase_acc_fa_1_s3.INIT=4'h8;
  LUT4 multiplier_fa_0_s4 (
    .F(multiplier_fa_0_8),
    .I0(multiplier_bitsel[1]),
    .I1(multiplier_bitsel[2]),
    .I2(multiplier_bitsel[0]),
    .I3(multiplier_sr[0]) 
);
defparam multiplier_fa_0_s4.INIT=16'hFE00;
  LUT4 multiplier_fa_0_s5 (
    .F(multiplier_fa_0_9),
    .I0(multiplier_fa_0_10),
    .I1(multiplier_fa_0_11),
    .I2(multiplier_fa_0_12),
    .I3(multiplier_bitsel[2]) 
);
defparam multiplier_fa_0_s5.INIT=16'hBBF0;
  LUT4 n459_s3 (
    .F(n459_7),
    .I0(pmd[6]),
    .I1(pmd[5]),
    .I2(pmd[4]),
    .I3(n459_8) 
);
defparam n459_s3.INIT=16'h0100;
  LUT4 n452_s3 (
    .F(n452_7),
    .I0(wf_tri_sign),
    .I1(wf_saw_sign),
    .I2(wfsel[0]),
    .I3(wfsel[1]) 
);
defparam n452_s3.INIT=16'hCACC;
  LUT3 base_value_input_s2 (
    .F(base_value_input_6),
    .I0(wf_saw_sign),
    .I1(a_np_sel_latched),
    .I2(phase_acc_input_6) 
);
defparam base_value_input_s2.INIT=8'hE1;
  LUT4 base_value_input_s3 (
    .F(base_value_input_7),
    .I0(base_value_input_9),
    .I1(phase_acc_input_6),
    .I2(wfsel[1]),
    .I3(base_value_input_10) 
);
defparam base_value_input_s3.INIT=16'h3ACF;
  LUT2 base_value_input_s4 (
    .F(base_value_input_8),
    .I0(wfsel[0]),
    .I1(wfsel[1]) 
);
defparam base_value_input_s4.INIT=4'h6;
  LUT2 phase_acc_input_s4 (
    .F(phase_acc_input_7),
    .I0(tst_bit1_latched),
    .I1(phase_acc[0]) 
);
defparam phase_acc_input_s4.INIT=4'h4;
  LUT4 n143_s9 (
    .F(n143_13),
    .I0(hicntr_value[3]),
    .I1(lfrq[0]),
    .I2(lfrq[1]),
    .I3(hicntr_value[2]) 
);
defparam n143_s9.INIT=16'hBB0F;
  LUT4 multiplier_fa_0_s6 (
    .F(multiplier_fa_0_10),
    .I0(multiplier_bitsel[0]),
    .I1(multiplier_bitsel[1]),
    .I2(base_value_sr[4]),
    .I3(ap_muxed[2]) 
);
defparam multiplier_fa_0_s6.INIT=16'h1000;
  LUT4 multiplier_fa_0_s7 (
    .F(multiplier_fa_0_11),
    .I0(multiplier_fa_0_13),
    .I1(multiplier_fa_0_14),
    .I2(multiplier_bitsel[0]),
    .I3(multiplier_bitsel[1]) 
);
defparam multiplier_fa_0_s7.INIT=16'hF53F;
  LUT3 multiplier_fa_0_s8 (
    .F(multiplier_fa_0_12),
    .I0(multiplier_fa_0_15),
    .I1(multiplier_fa_0_16),
    .I2(multiplier_bitsel[1]) 
);
defparam multiplier_fa_0_s8.INIT=8'h35;
  LUT4 n459_s4 (
    .F(n459_8),
    .I0(pmd[3]),
    .I1(pmd[2]),
    .I2(pmd[1]),
    .I3(pmd[0]) 
);
defparam n459_s4.INIT=16'h0001;
  LUT2 base_value_input_s5 (
    .F(base_value_input_9),
    .I0(a_np_sel_latched),
    .I1(cycle_06_22) 
);
defparam base_value_input_s5.INIT=4'h4;
  LUT4 base_value_input_s6 (
    .F(base_value_input_10),
    .I0(wf_tri_sign),
    .I1(wf_saw_sign),
    .I2(a_np_sel_latched),
    .I3(wfsel[1]) 
);
defparam base_value_input_s6.INIT=16'h5CCF;
  LUT2 multiplier_fa_0_s9 (
    .F(multiplier_fa_0_13),
    .I0(base_value_sr[6]),
    .I1(ap_muxed[0]) 
);
defparam multiplier_fa_0_s9.INIT=4'h8;
  LUT2 multiplier_fa_0_s10 (
    .F(multiplier_fa_0_14),
    .I0(base_value_sr[5]),
    .I1(ap_muxed[1]) 
);
defparam multiplier_fa_0_s10.INIT=4'h8;
  LUT4 multiplier_fa_0_s11 (
    .F(multiplier_fa_0_15),
    .I0(base_value_sr[1]),
    .I1(ap_muxed[5]),
    .I2(multiplier_fa_0_17),
    .I3(multiplier_bitsel[0]) 
);
defparam multiplier_fa_0_s11.INIT=16'h770F;
  LUT4 multiplier_fa_0_s12 (
    .F(multiplier_fa_0_16),
    .I0(base_value_sr[3]),
    .I1(ap_muxed[3]),
    .I2(multiplier_fa_0_18),
    .I3(multiplier_bitsel[0]) 
);
defparam multiplier_fa_0_s12.INIT=16'h770F;
  LUT2 multiplier_fa_0_s13 (
    .F(multiplier_fa_0_17),
    .I0(base_value_sr[0]),
    .I1(ap_muxed[6]) 
);
defparam multiplier_fa_0_s13.INIT=4'h8;
  LUT2 multiplier_fa_0_s14 (
    .F(multiplier_fa_0_18),
    .I0(base_value_sr[2]),
    .I1(ap_muxed[4]) 
);
defparam multiplier_fa_0_s14.INIT=4'h8;
  LUT4 n150_s1 (
    .F(n150_5),
    .I0(test[2]),
    .I1(hicntr_complete),
    .I2(counter_full),
    .I3(locntr_cnt) 
);
defparam n150_s1.INIT=16'hFEEE;
  LUT4 n46_s63 (
    .F(n46_87),
    .I0(lfrq[5]),
    .I1(lfrq[4]),
    .I2(lfrq[6]),
    .I3(lfrq[7]) 
);
defparam n46_s63.INIT=16'hE000;
  LUT3 n47_s4 (
    .F(n47_10),
    .I0(lfrq[5]),
    .I1(lfrq[6]),
    .I2(lfrq[7]) 
);
defparam n47_s4.INIT=8'h80;
  LUT4 n36_s63 (
    .F(n36_86),
    .I0(lfrq[6]),
    .I1(lfrq[7]),
    .I2(lfrq[4]),
    .I3(lfrq[5]) 
);
defparam n36_s63.INIT=16'hFEEF;
  LUT4 n38_s63 (
    .F(n38_87),
    .I0(lfrq[6]),
    .I1(lfrq[7]),
    .I2(lfrq[4]),
    .I3(n39_45) 
);
defparam n38_s63.INIT=16'hFFE0;
  LUT3 n35_s8 (
    .F(n35_14),
    .I0(lfrq[5]),
    .I1(lfrq[6]),
    .I2(lfrq[7]) 
);
defparam n35_s8.INIT=8'hFE;
  LUT4 n611_s2 (
    .F(n611_6),
    .I0(cycle_05_21),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n611_s2.INIT=16'h20AA;
  LUT4 n613_s2 (
    .F(n613_6),
    .I0(cycle_15_31),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n613_s2.INIT=16'h20AA;
  LUT4 n609_s2 (
    .F(n609_6),
    .I0(cycle_14_30),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n609_s2.INIT=16'h20AA;
  LUT4 n34_s9 (
    .F(n34_15),
    .I0(lfrq[4]),
    .I1(lfrq[5]),
    .I2(lfrq[6]),
    .I3(lfrq[7]) 
);
defparam n34_s9.INIT=16'hFFFE;
  LUT4 n48_s4 (
    .F(n48_10),
    .I0(lfrq[4]),
    .I1(lfrq[5]),
    .I2(lfrq[6]),
    .I3(lfrq[7]) 
);
defparam n48_s4.INIT=16'h8000;
  LUT4 n281_s5 (
    .F(n281_11),
    .I0(a_np_sel_latched),
    .I1(multiplier_bitselcntr_value[3]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n281_s5.INIT=16'h3A33;
  LUT4 n144_s4 (
    .F(n144_9),
    .I0(cycle_13_29),
    .I1(locntr_cout_step2),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n144_s4.INIT=16'h7077;
  DFFE cycle_13_29_s0 (
    .Q(cycle_13_29),
    .D(cycle_12_28),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cycle_14_30_s0 (
    .Q(cycle_14_30),
    .D(cycle_13_29),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cycle_15_31_s0 (
    .Q(cycle_15_31),
    .D(cycle_14_30),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE prescaler_cycle_2_s0 (
    .Q(prescaler_cycle_2),
    .D(n26_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE prescaler_cout_z_s0 (
    .Q(prescaler_cout_z),
    .D(prescaler_cout),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_14_s0 (
    .Q(lfolut_dout[14]),
    .D(n34_15),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_13_s0 (
    .Q(lfolut_dout[13]),
    .D(n35_14),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_12_s0 (
    .Q(lfolut_dout[12]),
    .D(n36_86),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_11_s0 (
    .Q(lfolut_dout[11]),
    .D(n37_13),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_10_s0 (
    .Q(lfolut_dout[10]),
    .D(n38_87),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_9_s0 (
    .Q(lfolut_dout[9]),
    .D(n39_45),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_8_s0 (
    .Q(lfolut_dout[8]),
    .D(n40_85),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_7_s0 (
    .Q(lfolut_dout[7]),
    .D(lfrq[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_6_s0 (
    .Q(lfolut_dout[6]),
    .D(n42_85),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_5_s0 (
    .Q(lfolut_dout[5]),
    .D(n43_45),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_4_s0 (
    .Q(lfolut_dout[4]),
    .D(n44_85),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_3_s0 (
    .Q(lfolut_dout[3]),
    .D(n45_13),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_2_s0 (
    .Q(lfolut_dout[2]),
    .D(n46_87),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_1_s0 (
    .Q(lfolut_dout[1]),
    .D(n47_10),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfolut_dout_0_s0 (
    .Q(lfolut_dout[0]),
    .D(n48_10),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE locntr_cnt_s0 (
    .Q(locntr_cnt),
    .D(n81_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE locntr_cout_z_s0 (
    .Q(locntr_cout_z),
    .D(locntr_cout),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE freq_update_s0 (
    .Q(freq_update),
    .D(lfrq_update),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE locntr_ld_s0 (
    .Q(locntr_ld),
    .D(n86_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE locntr_cout_step1_s0 (
    .Q(locntr_cout_step1),
    .D(locntr_cout_z),
    .CLK(clk),
    .CE(n613_6) 
);
  DFFE locntr_cout_step2_s0 (
    .Q(locntr_cout_step2),
    .D(locntr_cout_step1),
    .CLK(clk),
    .CE(n611_6) 
);
  DFFE hicntr_cnt_s0 (
    .Q(hicntr_cnt),
    .D(hicntr_decode_en),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE hicntr_complete_s0 (
    .Q(hicntr_complete),
    .D(n143_11),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n144_9) 
);
  DFFE lfo_clk_s0 (
    .Q(lfo_clk),
    .D(n150_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE lfo_clk_latched_s0 (
    .Q(lfo_clk_latched),
    .D(n150_5),
    .CLK(clk),
    .CE(n609_6) 
);
defparam lfo_clk_latched_s0.INIT=1'b0;
  DFFE wfsel_1_s0 (
    .Q(wfsel[1]),
    .D(w[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE wfsel_0_s0 (
    .Q(wfsel[0]),
    .D(w[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE tst_bit1_latched_s0 (
    .Q(tst_bit1_latched),
    .D(test[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFCE phase_acc_fa_prev_carry_s0 (
    .Q(phase_acc_fa_prev_carry),
    .D(phase_acc_fa[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam phase_acc_fa_prev_carry_s0.INIT=1'b0;
  DFFE noise_stream_s0 (
    .Q(noise_stream),
    .D(n203_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFCE phase_acc_15_s0 (
    .Q(phase_acc[15]),
    .D(phase_acc_input),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_14_s0 (
    .Q(phase_acc[14]),
    .D(phase_acc[15]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_13_s0 (
    .Q(phase_acc[13]),
    .D(phase_acc[14]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_12_s0 (
    .Q(phase_acc[12]),
    .D(phase_acc[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_11_s0 (
    .Q(phase_acc[11]),
    .D(phase_acc[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_10_s0 (
    .Q(phase_acc[10]),
    .D(phase_acc[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_9_s0 (
    .Q(phase_acc[9]),
    .D(phase_acc[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_8_s0 (
    .Q(phase_acc[8]),
    .D(phase_acc[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_7_s0 (
    .Q(phase_acc[7]),
    .D(phase_acc[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_6_s0 (
    .Q(phase_acc[6]),
    .D(phase_acc[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_5_s0 (
    .Q(phase_acc[5]),
    .D(phase_acc[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_4_s0 (
    .Q(phase_acc[4]),
    .D(phase_acc[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_3_s0 (
    .Q(phase_acc[3]),
    .D(phase_acc[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_2_s0 (
    .Q(phase_acc[2]),
    .D(phase_acc[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_1_s0 (
    .Q(phase_acc[1]),
    .D(phase_acc[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE phase_acc_0_s0 (
    .Q(phase_acc[0]),
    .D(phase_acc[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFE multiplier_bitsel_2_s0 (
    .Q(multiplier_bitsel[2]),
    .D(multiplier_bitselcntr_value[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE multiplier_bitsel_1_s0 (
    .Q(multiplier_bitsel[1]),
    .D(multiplier_bitselcntr_value[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE multiplier_bitsel_0_s0 (
    .Q(multiplier_bitsel[0]),
    .D(multiplier_bitselcntr_value[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE wf_tri_sign_s0 (
    .Q(wf_tri_sign),
    .D(phase_acc[8]),
    .CLK(clk),
    .CE(n606_4) 
);
  DFFE wf_saw_sign_s0 (
    .Q(wf_saw_sign),
    .D(phase_acc[7]),
    .CLK(clk),
    .CE(n606_4) 
);
  DFFCE base_value_sr_6_s0 (
    .Q(base_value_sr[6]),
    .D(base_value_input),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE base_value_sr_5_s0 (
    .Q(base_value_sr[5]),
    .D(base_value_sr[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE base_value_sr_4_s0 (
    .Q(base_value_sr[4]),
    .D(base_value_sr[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE base_value_sr_3_s0 (
    .Q(base_value_sr[3]),
    .D(base_value_sr[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE base_value_sr_2_s0 (
    .Q(base_value_sr[2]),
    .D(base_value_sr[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE base_value_sr_1_s0 (
    .Q(base_value_sr[1]),
    .D(base_value_sr[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFCE base_value_sr_0_s0 (
    .Q(base_value_sr[0]),
    .D(base_value_sr[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
  DFFE ap_muxed_6_s0 (
    .Q(ap_muxed[6]),
    .D(n317_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE ap_muxed_5_s0 (
    .Q(ap_muxed[5]),
    .D(n318_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE ap_muxed_4_s0 (
    .Q(ap_muxed[4]),
    .D(n319_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE ap_muxed_3_s0 (
    .Q(ap_muxed[3]),
    .D(n320_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE ap_muxed_2_s0 (
    .Q(ap_muxed[2]),
    .D(n321_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE ap_muxed_1_s0 (
    .Q(ap_muxed[1]),
    .D(n322_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE ap_muxed_0_s0 (
    .Q(ap_muxed[0]),
    .D(n323_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFCE multiplier_sr_15_s0 (
    .Q(multiplier_sr[15]),
    .D(multiplier_fa_0_7),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_15_s0.INIT=1'b0;
  DFFCE multiplier_sr_14_s0 (
    .Q(multiplier_sr[14]),
    .D(multiplier_sr[15]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_14_s0.INIT=1'b0;
  DFFCE multiplier_sr_13_s0 (
    .Q(multiplier_sr[13]),
    .D(multiplier_sr[14]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_13_s0.INIT=1'b0;
  DFFCE multiplier_sr_12_s0 (
    .Q(multiplier_sr[12]),
    .D(multiplier_sr[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_12_s0.INIT=1'b0;
  DFFCE multiplier_sr_11_s0 (
    .Q(multiplier_sr[11]),
    .D(multiplier_sr[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_11_s0.INIT=1'b0;
  DFFCE multiplier_sr_10_s0 (
    .Q(multiplier_sr[10]),
    .D(multiplier_sr[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_10_s0.INIT=1'b0;
  DFFCE multiplier_sr_9_s0 (
    .Q(multiplier_sr[9]),
    .D(multiplier_sr[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_9_s0.INIT=1'b0;
  DFFCE multiplier_sr_8_s0 (
    .Q(multiplier_sr[8]),
    .D(multiplier_sr[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_8_s0.INIT=1'b0;
  DFFCE multiplier_sr_7_s0 (
    .Q(multiplier_sr[7]),
    .D(multiplier_sr[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_7_s0.INIT=1'b0;
  DFFCE multiplier_sr_6_s0 (
    .Q(multiplier_sr[6]),
    .D(multiplier_sr[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_6_s0.INIT=1'b0;
  DFFCE multiplier_sr_5_s0 (
    .Q(multiplier_sr[5]),
    .D(multiplier_sr[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_5_s0.INIT=1'b0;
  DFFCE multiplier_sr_4_s0 (
    .Q(multiplier_sr[4]),
    .D(multiplier_sr[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_4_s0.INIT=1'b0;
  DFFCE multiplier_sr_3_s0 (
    .Q(multiplier_sr[3]),
    .D(multiplier_sr[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_3_s0.INIT=1'b0;
  DFFCE multiplier_sr_2_s0 (
    .Q(multiplier_sr[2]),
    .D(multiplier_sr[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_2_s0.INIT=1'b0;
  DFFCE multiplier_sr_1_s0 (
    .Q(multiplier_sr[1]),
    .D(multiplier_sr[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_1_s0.INIT=1'b0;
  DFFCE multiplier_sr_0_s0 (
    .Q(multiplier_sr[0]),
    .D(multiplier_sr[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_sr_0_s0.INIT=1'b0;
  DFFCE multiplier_prev_carry_s0 (
    .Q(multiplier_prev_carry),
    .D(multiplier_fa[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .CLEAR(n360_10) 
);
defparam multiplier_prev_carry_s0.INIT=1'b0;
  DFFRE lfa_reg_7_s0 (
    .Q(lfa[7]),
    .D(multiplier_sr[15]),
    .CLK(clk),
    .CE(lfa_reg_7_6),
    .RESET(n16_10) 
);
  DFFRE lfa_reg_6_s0 (
    .Q(lfa[6]),
    .D(multiplier_sr[14]),
    .CLK(clk),
    .CE(lfa_reg_7_6),
    .RESET(n16_10) 
);
  DFFRE lfa_reg_5_s0 (
    .Q(lfa[5]),
    .D(multiplier_sr[13]),
    .CLK(clk),
    .CE(lfa_reg_7_6),
    .RESET(n16_10) 
);
  DFFRE lfa_reg_4_s0 (
    .Q(lfa[4]),
    .D(multiplier_sr[12]),
    .CLK(clk),
    .CE(lfa_reg_7_6),
    .RESET(n16_10) 
);
  DFFRE lfa_reg_3_s0 (
    .Q(lfa[3]),
    .D(multiplier_sr[11]),
    .CLK(clk),
    .CE(lfa_reg_7_6),
    .RESET(n16_10) 
);
  DFFRE lfa_reg_2_s0 (
    .Q(lfa[2]),
    .D(multiplier_sr[10]),
    .CLK(clk),
    .CE(lfa_reg_7_6),
    .RESET(n16_10) 
);
  DFFRE lfa_reg_1_s0 (
    .Q(lfa[1]),
    .D(multiplier_sr[9]),
    .CLK(clk),
    .CE(lfa_reg_7_6),
    .RESET(n16_10) 
);
  DFFRE lfa_reg_0_s0 (
    .Q(lfa[0]),
    .D(multiplier_sr[8]),
    .CLK(clk),
    .CE(lfa_reg_7_6),
    .RESET(n16_10) 
);
  DFFRE lfp_reg_7_s0 (
    .Q(lfp[7]),
    .D(n452_6),
    .CLK(clk),
    .CE(lfp_reg_7_6),
    .RESET(n26_8) 
);
  DFFRE lfp_reg_6_s0 (
    .Q(lfp[6]),
    .D(n453_6),
    .CLK(clk),
    .CE(lfp_reg_7_6),
    .RESET(n26_8) 
);
  DFFRE lfp_reg_5_s0 (
    .Q(lfp[5]),
    .D(n454_6),
    .CLK(clk),
    .CE(lfp_reg_7_6),
    .RESET(n26_8) 
);
  DFFRE lfp_reg_4_s0 (
    .Q(lfp[4]),
    .D(n455_6),
    .CLK(clk),
    .CE(lfp_reg_7_6),
    .RESET(n26_8) 
);
  DFFRE lfp_reg_3_s0 (
    .Q(lfp[3]),
    .D(n456_6),
    .CLK(clk),
    .CE(lfp_reg_7_6),
    .RESET(n26_8) 
);
  DFFRE lfp_reg_2_s0 (
    .Q(lfp[2]),
    .D(n457_6),
    .CLK(clk),
    .CE(lfp_reg_7_6),
    .RESET(n26_8) 
);
  DFFRE lfp_reg_1_s0 (
    .Q(lfp[1]),
    .D(n458_6),
    .CLK(clk),
    .CE(lfp_reg_7_6),
    .RESET(n26_8) 
);
  DFFRE lfp_reg_0_s0 (
    .Q(lfp[0]),
    .D(n459_6),
    .CLK(clk),
    .CE(lfp_reg_7_6),
    .RESET(n26_8) 
);
  DFFE cycle_06_22_s0 (
    .Q(cycle_06_22),
    .D(cycle_05_21),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFF a_np_sel_latched_s2 (
    .Q(a_np_sel_latched),
    .D(n281_11),
    .CLK(clk) 
);
defparam a_np_sel_latched_s2.INIT=1'b0;
  primitive_counter_2 u_lfo_prescaler (
    .clk(clk),
    .n26_8(n26_8),
    .synced_mrst_n_49(synced_mrst_n_49),
    .cycle_12_28(cycle_12_28),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .ff_reset(ff_reset[6]),
    .prescaler_cout(prescaler_cout),
    .counter_2_8(counter_2_8),
    .prescaler_value(prescaler_value[3:0])
);
  primitive_counter_3 u_lfo_locntr (
    .clk(clk),
    .n26_8(n26_8),
    .synced_mrst_n_49(synced_mrst_n_49),
    .locntr_ld(locntr_ld),
    .locntr_cnt(locntr_cnt),
    .n22_13(n22_13),
    .lfolut_dout(lfolut_dout[14:0]),
    .ff_reset(ff_reset[6]),
    .counter_full(counter_full),
    .locntr_cout(locntr_cout)
);
  primitive_counter_4 u_lfo_hicntr (
    .clk(clk),
    .n26_8(n26_8),
    .hicntr_cnt(hicntr_cnt),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .ff_reset(ff_reset[6]),
    .hicntr_value(hicntr_value[3:0])
);
  primitive_counter_5 u_lfo_multiplier_bitselcntr (
    .clk(clk),
    .prescaler_cycle_2(prescaler_cycle_2),
    .counter_2_8(counter_2_8),
    .cycle_14_30(cycle_14_30),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .ff_reset(ff_reset[6]),
    .multiplier_bitselcntr_value(multiplier_bitselcntr_value[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_lfo */
module pg_submdl_fnumrom (
  clk,
  synced_mrst_n_49,
  cyc6c_final_pitchval,
  cyc6r_pdelta_calcmode,
  cyc6r_pdelta_increment_multiplicand,
  cyc6r_pdelta_base
)
;
input clk;
input synced_mrst_n_49;
input [9:4] cyc6c_final_pitchval;
output cyc6r_pdelta_calcmode;
output [3:0] cyc6r_pdelta_increment_multiplicand;
output [11:0] cyc6r_pdelta_base;
wire [35:17] DO;
wire VCC;
wire GND;
  pROMX9 cyc6r_pdelta_calcmode_s (
    .DO({DO[35:17],cyc6r_pdelta_base[11:0],cyc6r_pdelta_increment_multiplicand[0],cyc6r_pdelta_increment_multiplicand[3:1],cyc6r_pdelta_calcmode}),
    .AD({GND,GND,GND,GND,cyc6c_final_pitchval[9:4],GND,GND,VCC,VCC}),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .OCE(GND),
    .RESET(GND) 
);
defparam cyc6r_pdelta_calcmode_s.BIT_WIDTH=18;
defparam cyc6r_pdelta_calcmode_s.INIT_RAM_00=288'h0000000000000000002F99CBBA72E3D4B6552CE94B1152BA14AC052A614A7332934CA273;
defparam cyc6r_pdelta_calcmode_s.INIT_RAM_01=288'h000000000000000000389ACDF2B36FE4D8D9356A4D2A933E24CCB7326DCC6D730F9CC127;
defparam cyc6r_pdelta_calcmode_s.INIT_RAM_02=288'h000000000000000000434FD095F4163D01CF3F83CFA7D3DBB4F34D3BF34EC7B3A46CE5AB;
defparam cyc6r_pdelta_calcmode_s.INIT_RAM_03=288'h000000000000000000500B93B8E4DC39328E4B8B929CE49679217E474F9193E45479113F;
defparam cyc6r_pdelta_calcmode_s.READ_MODE=1'b0;
defparam cyc6r_pdelta_calcmode_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pg_submdl_fnumrom */
module primitive_sr_bram_9 (
  clk,
  synced_mrst_n_49,
  synced_mrst_n,
  cycle_10,
  phi1n,
  n105_11,
  n58_11,
  cyc18r_current_phase,
  ff_reset,
  op_phasedata,
  cyc40r_phase_sr_out
)
;
input clk;
input synced_mrst_n_49;
input synced_mrst_n;
input cycle_10;
input phi1n;
input n105_11;
input n58_11;
input [19:0] cyc18r_current_phase;
input [6:6] ff_reset;
output [9:0] op_phasedata;
output [9:0] cyc40r_phase_sr_out;
wire n31_5;
wire n35_5;
wire \sr_bram_DOL_0_G[0]_2 ;
wire \sr_bram_DOL_1_G[0]_2 ;
wire \sr_bram_DOL_2_G[0]_2 ;
wire \sr_bram_DOL_3_G[0]_2 ;
wire \sr_bram_DOL_4_G[0]_2 ;
wire \sr_bram_DOL_5_G[0]_2 ;
wire \sr_bram_DOL_6_G[0]_2 ;
wire \sr_bram_DOL_7_G[0]_2 ;
wire \sr_bram_DOL_8_G[0]_2 ;
wire \sr_bram_DOL_9_G[0]_2 ;
wire \sr_bram_DOL_10_G[0]_2 ;
wire \sr_bram_DOL_11_G[0]_2 ;
wire \sr_bram_DOL_12_G[0]_2 ;
wire \sr_bram_DOL_13_G[0]_2 ;
wire \sr_bram_DOL_14_G[0]_2 ;
wire \sr_bram_DOL_15_G[0]_2 ;
wire \sr_bram_DOL_16_G[0]_2 ;
wire \sr_bram_DOL_17_G[0]_2 ;
wire \sr_bram_DOL_18_G[0]_2 ;
wire \sr_bram_DOL_19_G[0]_2 ;
wire n22_7;
wire n26_5;
wire n31_6;
wire n35_6;
wire n36_7;
wire sr_bram_99;
wire sr_bram_101;
wire n12_8;
wire n29_9;
wire n20_12;
wire n28_12;
wire sr_bram_55;
wire sr_bram_54;
wire sr_bram_53;
wire sr_bram_52;
wire sr_bram_59;
wire sr_bram_58;
wire sr_bram_57;
wire sr_bram_56;
wire sr_bram_63;
wire sr_bram_62;
wire sr_bram_61;
wire sr_bram_60;
wire sr_bram_67;
wire sr_bram_66;
wire sr_bram_65;
wire sr_bram_64;
wire sr_bram_71;
wire sr_bram_70;
wire sr_bram_69;
wire sr_bram_68;
wire sr_bram_75;
wire sr_bram_74;
wire sr_bram_73;
wire sr_bram_72;
wire sr_bram_79;
wire sr_bram_78;
wire sr_bram_77;
wire sr_bram_76;
wire sr_bram_83;
wire sr_bram_82;
wire sr_bram_81;
wire sr_bram_80;
wire sr_bram_87;
wire sr_bram_86;
wire sr_bram_85;
wire sr_bram_84;
wire sr_bram_91;
wire sr_bram_90;
wire sr_bram_89;
wire sr_bram_88;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire [4:0] wrcntr;
wire [4:0] rdcntr;
wire VCC;
wire GND;
  LUT4 n31_s2 (
    .F(n31_5),
    .I0(synced_mrst_n_49),
    .I1(wrcntr[4]),
    .I2(n31_6),
    .I3(n36_7) 
);
defparam n31_s2.INIT=16'hFF80;
  LUT4 n35_s2 (
    .F(n35_5),
    .I0(synced_mrst_n_49),
    .I1(rdcntr[4]),
    .I2(n35_6),
    .I3(n36_7) 
);
defparam n35_s2.INIT=16'hFF80;
  LUT3 \sr_bram_DOL_0_G[0]_s0  (
    .F(\sr_bram_DOL_0_G[0]_2 ),
    .I0(sr_bram_72),
    .I1(sr_bram_52),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_0_G[0]_s0 .INIT=8'hAC;
  LUT3 \sr_bram_DOL_1_G[0]_s0  (
    .F(\sr_bram_DOL_1_G[0]_2 ),
    .I0(sr_bram_53),
    .I1(sr_bram_73),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_1_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_2_G[0]_s0  (
    .F(\sr_bram_DOL_2_G[0]_2 ),
    .I0(sr_bram_54),
    .I1(sr_bram_74),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_2_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_3_G[0]_s0  (
    .F(\sr_bram_DOL_3_G[0]_2 ),
    .I0(sr_bram_55),
    .I1(sr_bram_75),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_3_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_4_G[0]_s0  (
    .F(\sr_bram_DOL_4_G[0]_2 ),
    .I0(sr_bram_56),
    .I1(sr_bram_76),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_4_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_5_G[0]_s0  (
    .F(\sr_bram_DOL_5_G[0]_2 ),
    .I0(sr_bram_57),
    .I1(sr_bram_77),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_5_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_6_G[0]_s0  (
    .F(\sr_bram_DOL_6_G[0]_2 ),
    .I0(sr_bram_58),
    .I1(sr_bram_78),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_6_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_7_G[0]_s0  (
    .F(\sr_bram_DOL_7_G[0]_2 ),
    .I0(sr_bram_59),
    .I1(sr_bram_79),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_7_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_8_G[0]_s0  (
    .F(\sr_bram_DOL_8_G[0]_2 ),
    .I0(sr_bram_60),
    .I1(sr_bram_80),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_8_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_9_G[0]_s0  (
    .F(\sr_bram_DOL_9_G[0]_2 ),
    .I0(sr_bram_61),
    .I1(sr_bram_81),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_9_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_10_G[0]_s0  (
    .F(\sr_bram_DOL_10_G[0]_2 ),
    .I0(sr_bram_62),
    .I1(sr_bram_82),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_10_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_11_G[0]_s0  (
    .F(\sr_bram_DOL_11_G[0]_2 ),
    .I0(sr_bram_63),
    .I1(sr_bram_83),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_11_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_12_G[0]_s0  (
    .F(\sr_bram_DOL_12_G[0]_2 ),
    .I0(sr_bram_64),
    .I1(sr_bram_84),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_12_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_13_G[0]_s0  (
    .F(\sr_bram_DOL_13_G[0]_2 ),
    .I0(sr_bram_65),
    .I1(sr_bram_85),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_13_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_14_G[0]_s0  (
    .F(\sr_bram_DOL_14_G[0]_2 ),
    .I0(sr_bram_66),
    .I1(sr_bram_86),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_14_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_15_G[0]_s0  (
    .F(\sr_bram_DOL_15_G[0]_2 ),
    .I0(sr_bram_67),
    .I1(sr_bram_87),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_15_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_16_G[0]_s0  (
    .F(\sr_bram_DOL_16_G[0]_2 ),
    .I0(sr_bram_68),
    .I1(sr_bram_88),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_16_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_17_G[0]_s0  (
    .F(\sr_bram_DOL_17_G[0]_2 ),
    .I0(sr_bram_69),
    .I1(sr_bram_89),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_17_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_18_G[0]_s0  (
    .F(\sr_bram_DOL_18_G[0]_2 ),
    .I0(sr_bram_70),
    .I1(sr_bram_90),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_18_G[0]_s0 .INIT=8'hCA;
  LUT3 \sr_bram_DOL_19_G[0]_s0  (
    .F(\sr_bram_DOL_19_G[0]_2 ),
    .I0(sr_bram_71),
    .I1(sr_bram_91),
    .I2(rdcntr[4]) 
);
defparam \sr_bram_DOL_19_G[0]_s0 .INIT=8'hCA;
  LUT3 n22_s3 (
    .F(n22_7),
    .I0(rdcntr[1]),
    .I1(rdcntr[0]),
    .I2(rdcntr[2]) 
);
defparam n22_s3.INIT=8'h78;
  LUT4 n26_s1 (
    .F(n26_5),
    .I0(rdcntr[1]),
    .I1(rdcntr[0]),
    .I2(rdcntr[2]),
    .I3(rdcntr[3]) 
);
defparam n26_s1.INIT=16'h7F80;
  LUT4 n31_s3 (
    .F(n31_6),
    .I0(wrcntr[3]),
    .I1(wrcntr[2]),
    .I2(wrcntr[1]),
    .I3(wrcntr[0]) 
);
defparam n31_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_6),
    .I0(rdcntr[1]),
    .I1(rdcntr[0]),
    .I2(rdcntr[2]),
    .I3(rdcntr[3]) 
);
defparam n35_s3.INIT=16'h8000;
  LUT4 n36_s3 (
    .F(n36_7),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(cycle_10),
    .I3(synced_mrst_n_49) 
);
defparam n36_s3.INIT=16'hF700;
  LUT4 sr_bram_s55 (
    .F(sr_bram_99),
    .I0(wrcntr[4]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s55.INIT=16'h20AA;
  LUT4 sr_bram_s56 (
    .F(sr_bram_101),
    .I0(wrcntr[4]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam sr_bram_s56.INIT=16'h1055;
  LUT3 n12_s3 (
    .F(n12_8),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(wrcntr[0]) 
);
defparam n12_s3.INIT=8'h4B;
  LUT3 n29_s4 (
    .F(n29_9),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(rdcntr[0]) 
);
defparam n29_s4.INIT=8'h4B;
  LUT4 n20_s6 (
    .F(n20_12),
    .I0(rdcntr[4]),
    .I1(synced_mrst_n_49),
    .I2(rdcntr[4]),
    .I3(n35_6) 
);
defparam n20_s6.INIT=16'h2EE2;
  LUT4 n28_s5 (
    .F(n28_12),
    .I0(rdcntr[1]),
    .I1(synced_mrst_n_49),
    .I2(rdcntr[1]),
    .I3(rdcntr[0]) 
);
defparam n28_s5.INIT=16'h2EE2;
  DFFRE wrcntr_3_s0 (
    .Q(wrcntr[3]),
    .D(n9_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_2_s0 (
    .Q(wrcntr[2]),
    .D(n10_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFRE wrcntr_1_s0 (
    .Q(wrcntr[1]),
    .D(n11_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFSE rdcntr_3_s0 (
    .Q(rdcntr[3]),
    .D(n26_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n36_7) 
);
  DFFRE rdcntr_2_s0 (
    .Q(rdcntr[2]),
    .D(n22_7),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n35_5) 
);
  DFFE o_Q_TAP_19_s0 (
    .Q(op_phasedata[9]),
    .D(\sr_bram_DOL_19_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_18_s0 (
    .Q(op_phasedata[8]),
    .D(\sr_bram_DOL_18_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_17_s0 (
    .Q(op_phasedata[7]),
    .D(\sr_bram_DOL_17_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_16_s0 (
    .Q(op_phasedata[6]),
    .D(\sr_bram_DOL_16_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_15_s0 (
    .Q(op_phasedata[5]),
    .D(\sr_bram_DOL_15_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_14_s0 (
    .Q(op_phasedata[4]),
    .D(\sr_bram_DOL_14_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_13_s0 (
    .Q(op_phasedata[3]),
    .D(\sr_bram_DOL_13_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_12_s0 (
    .Q(op_phasedata[2]),
    .D(\sr_bram_DOL_12_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_11_s0 (
    .Q(op_phasedata[1]),
    .D(\sr_bram_DOL_11_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_10_s0 (
    .Q(op_phasedata[0]),
    .D(\sr_bram_DOL_10_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_9_s0 (
    .Q(cyc40r_phase_sr_out[9]),
    .D(\sr_bram_DOL_9_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_8_s0 (
    .Q(cyc40r_phase_sr_out[8]),
    .D(\sr_bram_DOL_8_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_7_s0 (
    .Q(cyc40r_phase_sr_out[7]),
    .D(\sr_bram_DOL_7_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_6_s0 (
    .Q(cyc40r_phase_sr_out[6]),
    .D(\sr_bram_DOL_6_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_5_s0 (
    .Q(cyc40r_phase_sr_out[5]),
    .D(\sr_bram_DOL_5_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_4_s0 (
    .Q(cyc40r_phase_sr_out[4]),
    .D(\sr_bram_DOL_4_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_3_s0 (
    .Q(cyc40r_phase_sr_out[3]),
    .D(\sr_bram_DOL_3_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_2_s0 (
    .Q(cyc40r_phase_sr_out[2]),
    .D(\sr_bram_DOL_2_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_1_s0 (
    .Q(cyc40r_phase_sr_out[1]),
    .D(\sr_bram_DOL_1_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_Q_TAP_0_s0 (
    .Q(cyc40r_phase_sr_out[0]),
    .D(\sr_bram_DOL_0_G[0]_2 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE wrcntr_4_s0 (
    .Q(wrcntr[4]),
    .D(n8_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n31_5) 
);
  DFFR wrcntr_0_s2 (
    .Q(wrcntr[0]),
    .D(n12_8),
    .CLK(clk),
    .RESET(n31_5) 
);
defparam wrcntr_0_s2.INIT=1'b0;
  DFFS rdcntr_0_s4 (
    .Q(rdcntr[0]),
    .D(n29_9),
    .CLK(clk),
    .SET(n36_7) 
);
defparam rdcntr_0_s4.INIT=1'b1;
  DFFR rdcntr_4_s2 (
    .Q(rdcntr[4]),
    .D(n20_12),
    .CLK(clk),
    .RESET(n35_5) 
);
defparam rdcntr_4_s2.INIT=1'b0;
  DFFS rdcntr_1_s2 (
    .Q(rdcntr[1]),
    .D(n28_12),
    .CLK(clk),
    .SET(n36_7) 
);
defparam rdcntr_1_s2.INIT=1'b1;
  RAM16SDP4 sr_bram_sr_bram_0_0_s (
    .DO({sr_bram_55,sr_bram_54,sr_bram_53,sr_bram_52}),
    .DI(cyc18r_current_phase[3:0]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_101),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_0_1_s (
    .DO({sr_bram_59,sr_bram_58,sr_bram_57,sr_bram_56}),
    .DI(cyc18r_current_phase[7:4]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_101),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_0_2_s (
    .DO({sr_bram_63,sr_bram_62,sr_bram_61,sr_bram_60}),
    .DI(cyc18r_current_phase[11:8]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_101),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_0_3_s (
    .DO({sr_bram_67,sr_bram_66,sr_bram_65,sr_bram_64}),
    .DI(cyc18r_current_phase[15:12]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_101),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_0_4_s (
    .DO({sr_bram_71,sr_bram_70,sr_bram_69,sr_bram_68}),
    .DI(cyc18r_current_phase[19:16]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_101),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_0_s (
    .DO({sr_bram_75,sr_bram_74,sr_bram_73,sr_bram_72}),
    .DI(cyc18r_current_phase[3:0]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_99),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_1_s (
    .DO({sr_bram_79,sr_bram_78,sr_bram_77,sr_bram_76}),
    .DI(cyc18r_current_phase[7:4]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_99),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_2_s (
    .DO({sr_bram_83,sr_bram_82,sr_bram_81,sr_bram_80}),
    .DI(cyc18r_current_phase[11:8]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_99),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_3_s (
    .DO({sr_bram_87,sr_bram_86,sr_bram_85,sr_bram_84}),
    .DI(cyc18r_current_phase[15:12]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_99),
    .CLK(clk) 
);
  RAM16SDP4 sr_bram_sr_bram_1_4_s (
    .DO({sr_bram_91,sr_bram_90,sr_bram_89,sr_bram_88}),
    .DI(cyc18r_current_phase[19:16]),
    .WAD(wrcntr[3:0]),
    .RAD(rdcntr[3:0]),
    .WRE(sr_bram_99),
    .CLK(clk) 
);
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wrcntr[1]),
    .I1(wrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(wrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(wrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_bram_9 */
module IKAOPM_pg (
  clk,
  synced_mrst_n_49,
  n16_10,
  phase_rst,
  cyc42r_level_fp_sign_31,
  cyc42r_level_fp_sign_33,
  cyc42r_level_fp_sign_14,
  n677_3,
  n360_10,
  n752_3,
  n753_3,
  cycle_05,
  n754_3,
  \sr[27]_0_7 ,
  \sr[27]_0_9 ,
  \sr[0]_0_22 ,
  \sr[27]_1_7 ,
  \sr[27]_1_9 ,
  synced_mrst_n,
  phi1n,
  n105_11,
  n58_11,
  cycle_10,
  lfp,
  \sr[27] ,
  dt1,
  mul,
  \sr[0] ,
  kf,
  kc,
  \sr[0]_139 ,
  ff_reset,
  test,
  reg_phase_ch6_c2,
  cyc10r_previous_phase_addr_tmp_26,
  cyc10r_previous_phase_addr_tmp_27,
  cyc4r_dt2,
  pdelta_shamt,
  kon_sr_24_31,
  fl,
  op_phasedata
)
;
input clk;
input synced_mrst_n_49;
input n16_10;
input phase_rst;
input cyc42r_level_fp_sign_31;
input cyc42r_level_fp_sign_33;
input cyc42r_level_fp_sign_14;
input n677_3;
input n360_10;
input n752_3;
input n753_3;
input cycle_05;
input n754_3;
input \sr[27]_0_7 ;
input \sr[27]_0_9 ;
input \sr[0]_0_22 ;
input \sr[27]_1_7 ;
input \sr[27]_1_9 ;
input synced_mrst_n;
input phi1n;
input n105_11;
input n58_11;
input cycle_10;
input [7:0] lfp;
input [1:0] \sr[27] ;
input [2:0] dt1;
input [3:0] mul;
input [2:0] \sr[0] ;
input [5:0] kf;
input [6:0] kc;
input [2:0] \sr[0]_139 ;
input [6:6] ff_reset;
input [3:3] test;
output reg_phase_ch6_c2;
output cyc10r_previous_phase_addr_tmp_26;
output cyc10r_previous_phase_addr_tmp_27;
output [1:0] cyc4r_dt2;
output [4:0] pdelta_shamt;
output [5:5] kon_sr_24_31;
output [2:0] fl;
output [9:0] op_phasedata;
wire n48_3;
wire n49_3;
wire n50_3;
wire n51_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n115_3;
wire n787_3;
wire n788_3;
wire n789_3;
wire n790_3;
wire n791_3;
wire n792_3;
wire n793_3;
wire n800_3;
wire n801_3;
wire n809_3;
wire n866_3;
wire n867_3;
wire n868_3;
wire n869_3;
wire n870_3;
wire n871_3;
wire n1628_3;
wire n1629_3;
wire n1630_3;
wire n1631_3;
wire n1632_3;
wire n1633_3;
wire n1634_3;
wire n1635_3;
wire n1636_3;
wire n1637_3;
wire n1638_3;
wire n1639_3;
wire n1640_3;
wire n1641_3;
wire n1642_3;
wire n1643_3;
wire n2262_3;
wire n2263_3;
wire n2264_3;
wire n2265_3;
wire n2266_3;
wire n2267_3;
wire n2268_3;
wire n2269_3;
wire cyc2c_int_adder_7_27;
wire n301_33;
wire n302_32;
wire n303_32;
wire n304_32;
wire n305_32;
wire n306_32;
wire n308_32;
wire n309_32;
wire n310_32;
wire n311_32;
wire n312_32;
wire n313_32;
wire n353_10;
wire n354_7;
wire n355_8;
wire n356_8;
wire n357_8;
wire n696_36;
wire n697_37;
wire n698_37;
wire n699_44;
wire n1033_21;
wire n1034_19;
wire n1035_15;
wire n1037_11;
wire n1038_11;
wire n1041_14;
wire n1042_14;
wire n1043_14;
wire n1045_12;
wire n164_4;
wire n279_4;
wire n1270_11;
wire n1271_11;
wire n1272_11;
wire n1273_11;
wire n1039_13;
wire n1034_21;
wire n1040_13;
wire n1035_17;
wire n1030_33;
wire n1036_15;
wire n307_31;
wire n1030_35;
wire n700_49;
wire n48_4;
wire n49_4;
wire n51_4;
wire n53_4;
wire n91_5;
wire n92_4;
wire n92_5;
wire n93_4;
wire n93_5;
wire n94_4;
wire n95_4;
wire n96_4;
wire n112_4;
wire n114_4;
wire n115_4;
wire n866_4;
wire n867_4;
wire n868_4;
wire n869_4;
wire n870_4;
wire n871_4;
wire n871_5;
wire n1628_4;
wire cyc2c_int_adder_7_28;
wire cyc2c_int_adder_7_29;
wire cyc2c_int_adder_5_27;
wire cyc2c_int_adder_3_26;
wire cyc2c_int_adder_2_26;
wire cyc2c_int_adder_1_26;
wire cyc2c_int_adder_0_28;
wire cyc2c_int_adder_0_29;
wire n301_34;
wire n301_35;
wire n353_13;
wire n696_37;
wire n697_38;
wire n1033_22;
wire n1033_23;
wire n1034_22;
wire n1035_18;
wire n1037_12;
wire n1038_12;
wire n1042_15;
wire n1043_15;
wire n1043_16;
wire n1045_13;
wire n1029_9;
wire n1257_12;
wire n1257_13;
wire n1269_12;
wire n1270_12;
wire n1270_13;
wire n1271_12;
wire n1271_13;
wire n1271_14;
wire n1272_12;
wire n1272_14;
wire n1272_15;
wire n1273_12;
wire n1273_13;
wire n1273_14;
wire n1273_15;
wire n1039_14;
wire n1034_23;
wire n1040_14;
wire n1030_36;
wire n307_32;
wire cyc1c_notegroup_adder_2_6;
wire n91_6;
wire n91_7;
wire n92_6;
wire n93_6;
wire n868_5;
wire n868_6;
wire n870_5;
wire cyc2c_int_adder_7_30;
wire n696_38;
wire n697_40;
wire n697_41;
wire n697_42;
wire n1033_24;
wire n1034_24;
wire n1034_25;
wire n1037_13;
wire n1037_14;
wire n1038_13;
wire n1257_14;
wire n1269_13;
wire n1269_14;
wire n1270_14;
wire n1271_15;
wire n1271_16;
wire n1272_16;
wire n1272_17;
wire n1272_18;
wire n1273_16;
wire n1273_17;
wire n94_7;
wire n695_39;
wire n698_40;
wire n697_44;
wire n91_9;
wire n114_6;
wire n113_5;
wire n112_7;
wire n355_11;
wire n353_15;
wire n1029_11;
wire cyc2c_int_adder_5_29;
wire n1272_20;
wire n1269_16;
wire n1257_16;
wire n53_6;
wire n2261_7;
wire n1812_7;
wire n1624_7;
wire n1044_15;
wire n1030_38;
wire cyc6c_final_pitchval_12_7;
wire n700_55;
wire n700_57;
wire n693_46;
wire n694_38;
wire n2001_7;
wire cyc0r_ex_lfp_sign;
wire cyc1r_modded_pitchval_ovfl;
wire cyc1r_notegroup_nopitchmod;
wire cyc1r_notegroup_ovfl;
wire cyc1r_lfp_sign;
wire cyc2r_rearranged_pitchval_ovfl;
wire cyc2r_int_sub1;
wire cyc2r_modded_pitchval_ovfl;
wire cyc2r_lfp_sign;
wire cyc10r_phase_rst;
wire cyc11r_phase_rst;
wire cyc12r_phase_rst;
wire cyc13r_phase_rst;
wire cyc14r_phase_rst;
wire cyc15r_phase_rst;
wire n1604_2;
wire n1605_2;
wire n1606_2;
wire n1607_2;
wire n1608_2;
wire n1609_2;
wire n1610_2;
wire n1611_2;
wire n1612_2;
wire n1613_2;
wire n1614_2;
wire n1615_2;
wire n1616_2;
wire n1617_2;
wire n1618_2;
wire n1619_2;
wire n1620_2;
wire n1621_2;
wire n1622_2;
wire n1623_2;
wire cyc1c_frac_adder_0_2;
wire cyc1c_frac_adder_1_2;
wire cyc1c_frac_adder_2_2;
wire cyc1c_frac_adder_3_2;
wire cyc1c_frac_adder_4_2;
wire cyc1c_int_adder_0_2;
wire cyc1c_int_adder_1_2;
wire cyc1c_int_adder_2_2;
wire cyc1c_int_adder_3_2;
wire cyc1c_int_adder_4_2;
wire cyc1c_int_adder_5_2;
wire n817_1;
wire n817_2;
wire n816_1;
wire n816_2;
wire n815_1;
wire n815_2;
wire n814_1;
wire n814_2;
wire n813_1;
wire n812_7;
wire n817_3;
wire n817_4;
wire n816_3;
wire n816_4;
wire n815_3;
wire n814_7;
wire n817_2_SUM;
wire n817_6;
wire n816_5;
wire n816_6;
wire n815_5;
wire n815_6;
wire n814_5;
wire n814_6;
wire n813_5;
wire n813_6;
wire n812_5;
wire n811_9;
wire n935_1;
wire n935_2;
wire n934_1;
wire n934_2;
wire n933_1;
wire n933_2;
wire n932_1;
wire n932_2;
wire n931_1;
wire n931_2;
wire n930_1;
wire n930_2;
wire n929_1;
wire n929_2;
wire n928_1;
wire n928_2;
wire n927_1;
wire n927_2;
wire n926_1;
wire n926_2;
wire n925_1;
wire n925_2;
wire n924_1;
wire n924_0_COUT;
wire n1429_1;
wire n1429_2;
wire n1428_1;
wire n1428_2;
wire n1427_1;
wire n1427_2;
wire n1426_1;
wire n1426_2;
wire n1425_1;
wire n1425_2;
wire n1424_1;
wire n1424_2;
wire n1423_1;
wire n1423_2;
wire n1422_1;
wire n1422_2;
wire n1421_1;
wire n1421_2;
wire n1420_1;
wire n1420_2;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_0_COUT;
wire n2123_1;
wire n2123_2;
wire n2122_1;
wire n2122_2;
wire n2121_1;
wire n2121_2;
wire n2120_1;
wire n2120_2;
wire n2119_1;
wire n2119_2;
wire n2118_1;
wire n2118_2;
wire n2117_1;
wire n2117_2;
wire n2116_1;
wire n2116_2;
wire n2115_1;
wire n2115_2;
wire n2114_1;
wire n2114_2;
wire n2113_1;
wire n2113_2;
wire n2112_1;
wire n2112_2;
wire n2111_1;
wire n2111_2;
wire n2110_1;
wire n2110_2;
wire n2109_1;
wire n2109_2;
wire n2108_1;
wire n2108_2;
wire n2107_1;
wire n2107_2;
wire n2106_1;
wire n2106_2;
wire n2105_1;
wire n2105_2;
wire n2104_1;
wire n2104_0_COUT;
wire n837_2;
wire n837_3;
wire n836_2;
wire n836_3;
wire n835_2;
wire n835_3;
wire n834_2;
wire n834_3;
wire n833_2;
wire n832_6;
wire n837_4;
wire n837_5;
wire n836_4;
wire n836_5;
wire n835_4;
wire n835_5;
wire n834_4;
wire n834_5;
wire n833_4;
wire n833_5;
wire n832_4;
wire n831_9;
wire n700_45;
wire cyc6r_pdelta_calcmode;
wire [6:0] cyc2c_int_adder;
wire [9:4] cyc6c_final_pitchval;
wire [2:2] cyc1c_notegroup_adder;
wire [7:0] cyc0r_ex_lfp;
wire [12:0] cyc1r_modded_pitchval;
wire [12:0] cyc2r_rearranged_pitchval;
wire [12:0] cyc3r_saturated_pitchval;
wire [6:0] cyc4r_frac_detuned_pitchval;
wire [6:0] cyc4r_int_pitchval;
wire [7:0] cyc5r_int_detuned_pitchval;
wire [5:0] cyc5r_frac_detuned_pitchval;
wire [4:0] cyc6r_pdelta_shift_amount;
wire [3:0] cyc6r_pdelta_increment_multiplier;
wire [11:0] cyc7r_pdelta_base;
wire [6:1] cyc7r_multiplied_increment;
wire [4:0] cyc8r_pdelta_shift_amount;
wire [11:0] cyc8r_pdelta_base;
wire [2:0] cyc8r_dt1;
wire [3:0] cyc8r_mul;
wire [16:0] cyc9r_shifted_pdelta;
wire [16:0] cyc9r_pdelta_detuning_value;
wire [3:0] cyc9r_mul;
wire [19:0] cyc9r_previous_phase;
wire [16:0] cyc10r_detuned_pdelta;
wire [3:0] cyc10r_mul;
wire [16:1] cyc11r_detuned_pdelta;
wire [3:0] cyc11r_mul;
wire [19:0] cyc12r_multiplied_pdelta;
wire [19:0] cyc13r_multiplied_pdelta;
wire [19:0] cyc14r_final_pdelta;
wire [19:0] cyc16r_previous_phase;
wire [19:0] cyc17r_current_phase;
wire [19:0] cyc18r_current_phase;
wire [8:1] phase_ch6_c2;
wire [19:0] cyc15r_previous_phase;
wire [19:0] cyc16r_final_pdelta;
wire [6:0] cyc1c_frac_adder;
wire [7:0] cyc1c_int_adder;
wire [3:0] cyc6r_pdelta_increment_multiplicand;
wire [11:0] cyc6r_pdelta_base;
wire [9:0] cyc40r_phase_sr_out;
wire [35:20] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 n48_s0 (
    .F(n48_3),
    .I0(n360_10),
    .I1(n752_3),
    .I2(n753_3),
    .I3(n48_4) 
);
defparam n48_s0.INIT=16'h4000;
  LUT4 n49_s0 (
    .F(n49_3),
    .I0(lfp[5]),
    .I1(n49_4),
    .I2(lfp[6]),
    .I3(n48_3) 
);
defparam n49_s0.INIT=16'h00F8;
  LUT4 n50_s0 (
    .F(n50_3),
    .I0(lfp[6]),
    .I1(n48_3),
    .I2(lfp[5]),
    .I3(n49_4) 
);
defparam n50_s0.INIT=16'h0230;
  LUT4 n51_s0 (
    .F(n51_3),
    .I0(n51_4),
    .I1(lfp[5]),
    .I2(lfp[6]),
    .I3(lfp[4]) 
);
defparam n51_s0.INIT=16'hD720;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(n91_9),
    .I1(n91_5),
    .I2(cyc0r_ex_lfp_sign),
    .I3(\sr[0]_139 [2]) 
);
defparam n91_s0.INIT=16'h5AC3;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(n92_4),
    .I1(n92_5),
    .I2(cyc0r_ex_lfp_sign),
    .I3(\sr[0]_139 [2]) 
);
defparam n92_s0.INIT=16'hA5C3;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(n93_4),
    .I1(\sr[0]_139 [2]),
    .I2(cyc0r_ex_lfp_sign),
    .I3(n93_5) 
);
defparam n93_s0.INIT=16'h3CD2;
  LUT4 n94_s0 (
    .F(n94_3),
    .I0(n94_4),
    .I1(n94_7),
    .I2(cyc0r_ex_lfp_sign),
    .I3(\sr[0]_139 [2]) 
);
defparam n94_s0.INIT=16'h5A3C;
  LUT2 n95_s0 (
    .F(n95_3),
    .I0(cyc0r_ex_lfp_sign),
    .I1(n95_4) 
);
defparam n95_s0.INIT=4'h6;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(\sr[0]_139 [2]),
    .I2(cyc0r_ex_lfp_sign) 
);
defparam n96_s0.INIT=8'hB4;
  LUT4 n115_s0 (
    .F(n115_3),
    .I0(\sr[0]_139 [2]),
    .I1(cyc0r_ex_lfp[7]),
    .I2(n115_4),
    .I3(cyc0r_ex_lfp_sign) 
);
defparam n115_s0.INIT=16'h7F80;
  LUT2 n787_s0 (
    .F(n787_3),
    .I0(cyc6r_pdelta_increment_multiplicand[0]),
    .I1(cyc6r_pdelta_increment_multiplier[3]) 
);
defparam n787_s0.INIT=4'h8;
  LUT2 n788_s0 (
    .F(n788_3),
    .I0(cyc6r_pdelta_increment_multiplier[3]),
    .I1(cyc6r_pdelta_increment_multiplicand[1]) 
);
defparam n788_s0.INIT=4'h8;
  LUT2 n789_s0 (
    .F(n789_3),
    .I0(cyc6r_pdelta_increment_multiplier[3]),
    .I1(cyc6r_pdelta_increment_multiplicand[2]) 
);
defparam n789_s0.INIT=4'h8;
  LUT2 n790_s0 (
    .F(n790_3),
    .I0(cyc6r_pdelta_increment_multiplier[3]),
    .I1(cyc6r_pdelta_increment_multiplicand[3]) 
);
defparam n790_s0.INIT=4'h8;
  LUT2 n791_s0 (
    .F(n791_3),
    .I0(cyc6r_pdelta_increment_multiplicand[1]),
    .I1(cyc6r_pdelta_increment_multiplier[2]) 
);
defparam n791_s0.INIT=4'h8;
  LUT2 n792_s0 (
    .F(n792_3),
    .I0(cyc6r_pdelta_increment_multiplicand[2]),
    .I1(cyc6r_pdelta_increment_multiplier[2]) 
);
defparam n792_s0.INIT=4'h8;
  LUT2 n793_s0 (
    .F(n793_3),
    .I0(cyc6r_pdelta_increment_multiplicand[3]),
    .I1(cyc6r_pdelta_increment_multiplier[2]) 
);
defparam n793_s0.INIT=4'h8;
  LUT2 n800_s0 (
    .F(n800_3),
    .I0(cyc6r_pdelta_increment_multiplicand[2]),
    .I1(cyc6r_pdelta_increment_multiplier[1]) 
);
defparam n800_s0.INIT=4'h8;
  LUT2 n801_s0 (
    .F(n801_3),
    .I0(cyc6r_pdelta_increment_multiplicand[3]),
    .I1(cyc6r_pdelta_increment_multiplier[1]) 
);
defparam n801_s0.INIT=4'h8;
  LUT2 n809_s0 (
    .F(n809_3),
    .I0(cyc6r_pdelta_increment_multiplicand[3]),
    .I1(cyc6r_pdelta_increment_multiplier[0]) 
);
defparam n809_s0.INIT=4'h8;
  LUT4 n866_s0 (
    .F(n866_3),
    .I0(n811_9),
    .I1(n831_9),
    .I2(n866_4),
    .I3(cyc6r_pdelta_calcmode) 
);
defparam n866_s0.INIT=16'hAA3C;
  LUT3 n867_s0 (
    .F(n867_3),
    .I0(n867_4),
    .I1(n812_5),
    .I2(cyc6r_pdelta_calcmode) 
);
defparam n867_s0.INIT=8'hCA;
  LUT4 n868_s0 (
    .F(n868_3),
    .I0(n813_5),
    .I1(n833_4),
    .I2(cyc6r_pdelta_calcmode),
    .I3(n868_4) 
);
defparam n868_s0.INIT=16'hA3AC;
  LUT3 n869_s0 (
    .F(n869_3),
    .I0(n869_4),
    .I1(n814_5),
    .I2(cyc6r_pdelta_calcmode) 
);
defparam n869_s0.INIT=8'hCA;
  LUT3 n870_s0 (
    .F(n870_3),
    .I0(n870_4),
    .I1(n815_5),
    .I2(cyc6r_pdelta_calcmode) 
);
defparam n870_s0.INIT=8'hC5;
  LUT4 n871_s0 (
    .F(n871_3),
    .I0(n816_5),
    .I1(n871_4),
    .I2(n871_5),
    .I3(cyc6r_pdelta_calcmode) 
);
defparam n871_s0.INIT=16'hAA3C;
  LUT3 n1628_s0 (
    .F(n1628_3),
    .I0(cyc11r_detuned_pdelta[16]),
    .I1(n1608_2),
    .I2(n1628_4) 
);
defparam n1628_s0.INIT=8'hAC;
  LUT3 n1629_s0 (
    .F(n1629_3),
    .I0(cyc11r_detuned_pdelta[15]),
    .I1(n1609_2),
    .I2(n1628_4) 
);
defparam n1629_s0.INIT=8'hAC;
  LUT3 n1630_s0 (
    .F(n1630_3),
    .I0(cyc11r_detuned_pdelta[14]),
    .I1(n1610_2),
    .I2(n1628_4) 
);
defparam n1630_s0.INIT=8'hAC;
  LUT3 n1631_s0 (
    .F(n1631_3),
    .I0(cyc11r_detuned_pdelta[13]),
    .I1(n1611_2),
    .I2(n1628_4) 
);
defparam n1631_s0.INIT=8'hAC;
  LUT3 n1632_s0 (
    .F(n1632_3),
    .I0(cyc11r_detuned_pdelta[12]),
    .I1(n1612_2),
    .I2(n1628_4) 
);
defparam n1632_s0.INIT=8'hAC;
  LUT3 n1633_s0 (
    .F(n1633_3),
    .I0(cyc11r_detuned_pdelta[11]),
    .I1(n1613_2),
    .I2(n1628_4) 
);
defparam n1633_s0.INIT=8'hAC;
  LUT3 n1634_s0 (
    .F(n1634_3),
    .I0(cyc11r_detuned_pdelta[10]),
    .I1(n1614_2),
    .I2(n1628_4) 
);
defparam n1634_s0.INIT=8'hAC;
  LUT3 n1635_s0 (
    .F(n1635_3),
    .I0(cyc11r_detuned_pdelta[9]),
    .I1(n1615_2),
    .I2(n1628_4) 
);
defparam n1635_s0.INIT=8'hAC;
  LUT3 n1636_s0 (
    .F(n1636_3),
    .I0(cyc11r_detuned_pdelta[8]),
    .I1(n1616_2),
    .I2(n1628_4) 
);
defparam n1636_s0.INIT=8'hAC;
  LUT3 n1637_s0 (
    .F(n1637_3),
    .I0(cyc11r_detuned_pdelta[7]),
    .I1(n1617_2),
    .I2(n1628_4) 
);
defparam n1637_s0.INIT=8'hAC;
  LUT3 n1638_s0 (
    .F(n1638_3),
    .I0(cyc11r_detuned_pdelta[6]),
    .I1(n1618_2),
    .I2(n1628_4) 
);
defparam n1638_s0.INIT=8'hAC;
  LUT3 n1639_s0 (
    .F(n1639_3),
    .I0(cyc11r_detuned_pdelta[5]),
    .I1(n1619_2),
    .I2(n1628_4) 
);
defparam n1639_s0.INIT=8'hAC;
  LUT3 n1640_s0 (
    .F(n1640_3),
    .I0(cyc11r_detuned_pdelta[4]),
    .I1(n1620_2),
    .I2(n1628_4) 
);
defparam n1640_s0.INIT=8'hAC;
  LUT3 n1641_s0 (
    .F(n1641_3),
    .I0(cyc11r_detuned_pdelta[3]),
    .I1(n1621_2),
    .I2(n1628_4) 
);
defparam n1641_s0.INIT=8'hAC;
  LUT3 n1642_s0 (
    .F(n1642_3),
    .I0(cyc11r_detuned_pdelta[2]),
    .I1(n1622_2),
    .I2(n1628_4) 
);
defparam n1642_s0.INIT=8'hAC;
  LUT3 n1643_s0 (
    .F(n1643_3),
    .I0(cyc11r_detuned_pdelta[1]),
    .I1(n1623_2),
    .I2(n1628_4) 
);
defparam n1643_s0.INIT=8'hAC;
  LUT3 n2262_s0 (
    .F(n2262_3),
    .I0(cyc15r_previous_phase[7]),
    .I1(phase_ch6_c2[8]),
    .I2(cycle_05) 
);
defparam n2262_s0.INIT=8'hAC;
  LUT3 n2263_s0 (
    .F(n2263_3),
    .I0(phase_ch6_c2[7]),
    .I1(cyc15r_previous_phase[6]),
    .I2(cycle_05) 
);
defparam n2263_s0.INIT=8'hCA;
  LUT3 n2264_s0 (
    .F(n2264_3),
    .I0(phase_ch6_c2[6]),
    .I1(cyc15r_previous_phase[5]),
    .I2(cycle_05) 
);
defparam n2264_s0.INIT=8'hCA;
  LUT3 n2265_s0 (
    .F(n2265_3),
    .I0(phase_ch6_c2[5]),
    .I1(cyc15r_previous_phase[4]),
    .I2(cycle_05) 
);
defparam n2265_s0.INIT=8'hCA;
  LUT3 n2266_s0 (
    .F(n2266_3),
    .I0(phase_ch6_c2[4]),
    .I1(cyc15r_previous_phase[3]),
    .I2(cycle_05) 
);
defparam n2266_s0.INIT=8'hCA;
  LUT3 n2267_s0 (
    .F(n2267_3),
    .I0(phase_ch6_c2[3]),
    .I1(cyc15r_previous_phase[2]),
    .I2(cycle_05) 
);
defparam n2267_s0.INIT=8'hCA;
  LUT3 n2268_s0 (
    .F(n2268_3),
    .I0(phase_ch6_c2[2]),
    .I1(cyc15r_previous_phase[1]),
    .I2(cycle_05) 
);
defparam n2268_s0.INIT=8'hCA;
  LUT3 n2269_s0 (
    .F(n2269_3),
    .I0(phase_ch6_c2[1]),
    .I1(cyc15r_previous_phase[0]),
    .I2(cycle_05) 
);
defparam n2269_s0.INIT=8'hCA;
  LUT4 cyc2c_int_adder_7_s20 (
    .F(cyc2c_int_adder_7_27),
    .I0(cyc2c_int_adder_7_28),
    .I1(cyc2c_int_adder_7_29),
    .I2(cyc1r_modded_pitchval[12]),
    .I3(n279_4) 
);
defparam cyc2c_int_adder_7_s20.INIT=16'hF5C0;
  LUT4 cyc2c_int_adder_6_s22 (
    .F(cyc2c_int_adder[6]),
    .I0(cyc2c_int_adder_7_28),
    .I1(n279_4),
    .I2(cyc2c_int_adder_7_29),
    .I3(cyc1r_modded_pitchval[12]) 
);
defparam cyc2c_int_adder_6_s22.INIT=16'h07F8;
  LUT4 cyc2c_int_adder_5_s20 (
    .F(cyc2c_int_adder[5]),
    .I0(cyc2c_int_adder_5_29),
    .I1(cyc1r_modded_pitchval[10]),
    .I2(cyc1r_modded_pitchval[11]),
    .I3(cyc2c_int_adder_5_27) 
);
defparam cyc2c_int_adder_5_s20.INIT=16'h3CD2;
  LUT3 cyc2c_int_adder_4_s20 (
    .F(cyc2c_int_adder[4]),
    .I0(cyc2c_int_adder_5_27),
    .I1(cyc2c_int_adder_5_29),
    .I2(cyc1r_modded_pitchval[10]) 
);
defparam cyc2c_int_adder_4_s20.INIT=8'h1E;
  LUT4 cyc2c_int_adder_3_s20 (
    .F(cyc2c_int_adder[3]),
    .I0(cyc2c_int_adder[2]),
    .I1(cyc1r_modded_pitchval[8]),
    .I2(cyc1r_modded_pitchval[9]),
    .I3(cyc2c_int_adder_3_26) 
);
defparam cyc2c_int_adder_3_s20.INIT=16'h3CD2;
  LUT4 cyc2c_int_adder_2_s20 (
    .F(cyc2c_int_adder[2]),
    .I0(cyc2c_int_adder_2_26),
    .I1(n279_4),
    .I2(cyc2c_int_adder_3_26),
    .I3(cyc1r_modded_pitchval[8]) 
);
defparam cyc2c_int_adder_2_s20.INIT=16'h07F8;
  LUT4 cyc2c_int_adder_1_s20 (
    .F(cyc2c_int_adder[1]),
    .I0(cyc2c_int_adder_1_26),
    .I1(cyc1r_modded_pitchval[6]),
    .I2(cyc1r_notegroup_ovfl),
    .I3(cyc1r_modded_pitchval[7]) 
);
defparam cyc2c_int_adder_1_s20.INIT=16'hBA41;
  LUT4 cyc2c_int_adder_0_s23 (
    .F(cyc2c_int_adder[0]),
    .I0(cyc1r_notegroup_nopitchmod),
    .I1(cyc1r_lfp_sign),
    .I2(cyc2c_int_adder_0_28),
    .I3(cyc2c_int_adder_0_29) 
);
defparam cyc2c_int_adder_0_s23.INIT=16'hB0FF;
  LUT3 n301_s24 (
    .F(n301_33),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[12]),
    .I2(n301_35) 
);
defparam n301_s24.INIT=8'hF4;
  LUT3 n302_s23 (
    .F(n302_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[11]),
    .I2(n301_35) 
);
defparam n302_s23.INIT=8'hF4;
  LUT3 n303_s23 (
    .F(n303_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[10]),
    .I2(n301_35) 
);
defparam n303_s23.INIT=8'hF4;
  LUT3 n304_s23 (
    .F(n304_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[9]),
    .I2(n301_35) 
);
defparam n304_s23.INIT=8'hF4;
  LUT3 n305_s23 (
    .F(n305_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[8]),
    .I2(n301_35) 
);
defparam n305_s23.INIT=8'hF4;
  LUT3 n306_s23 (
    .F(n306_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[7]),
    .I2(n301_35) 
);
defparam n306_s23.INIT=8'hF4;
  LUT3 n308_s23 (
    .F(n308_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[5]),
    .I2(n301_35) 
);
defparam n308_s23.INIT=8'hF4;
  LUT3 n309_s23 (
    .F(n309_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[4]),
    .I2(n301_35) 
);
defparam n309_s23.INIT=8'hF4;
  LUT3 n310_s23 (
    .F(n310_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[3]),
    .I2(n301_35) 
);
defparam n310_s23.INIT=8'hF4;
  LUT3 n311_s23 (
    .F(n311_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[2]),
    .I2(n301_35) 
);
defparam n311_s23.INIT=8'hF4;
  LUT3 n312_s23 (
    .F(n312_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[1]),
    .I2(n301_35) 
);
defparam n312_s23.INIT=8'hF4;
  LUT3 n313_s23 (
    .F(n313_32),
    .I0(n301_34),
    .I1(cyc2r_rearranged_pitchval[0]),
    .I2(n301_35) 
);
defparam n313_s23.INIT=8'hF4;
  LUT2 n353_s6 (
    .F(n353_10),
    .I0(cyc3r_saturated_pitchval[5]),
    .I1(n353_13) 
);
defparam n353_s6.INIT=4'hE;
  LUT3 n354_s3 (
    .F(n354_7),
    .I0(n353_13),
    .I1(\sr[27] [1]),
    .I2(cyc3r_saturated_pitchval[5]) 
);
defparam n354_s3.INIT=8'hB4;
  LUT4 n355_s4 (
    .F(n355_8),
    .I0(cyc3r_saturated_pitchval[3]),
    .I1(cyc3r_saturated_pitchval[2]),
    .I2(n355_11),
    .I3(cyc3r_saturated_pitchval[4]) 
);
defparam n355_s4.INIT=16'h8F70;
  LUT3 n356_s4 (
    .F(n356_8),
    .I0(cyc3r_saturated_pitchval[2]),
    .I1(n355_11),
    .I2(cyc3r_saturated_pitchval[3]) 
);
defparam n356_s4.INIT=8'h78;
  LUT2 n357_s4 (
    .F(n357_8),
    .I0(cyc3r_saturated_pitchval[2]),
    .I1(n355_11) 
);
defparam n357_s4.INIT=4'h6;
  LUT2 n696_s32 (
    .F(n696_36),
    .I0(cyc4r_int_pitchval[4]),
    .I1(n696_37) 
);
defparam n696_s32.INIT=4'h6;
  LUT4 n697_s33 (
    .F(n697_37),
    .I0(n697_38),
    .I1(n697_44),
    .I2(cyc4r_dt2[1]),
    .I3(cyc4r_int_pitchval[3]) 
);
defparam n697_s33.INIT=16'hA35C;
  LUT4 n698_s33 (
    .F(n698_37),
    .I0(cyc4r_dt2[0]),
    .I1(cyc4r_dt2[1]),
    .I2(n699_44),
    .I3(n698_40) 
);
defparam n698_s33.INIT=16'h38C7;
  LUT4 n699_s37 (
    .F(n699_44),
    .I0(cyc4r_int_pitchval[0]),
    .I1(cyc4r_int_pitchval[1]),
    .I2(cyc4r_frac_detuned_pitchval[6]),
    .I3(n700_49) 
);
defparam n699_s37.INIT=16'h922C;
  LUT4 n1033_s16 (
    .F(n1033_21),
    .I0(cyc8r_pdelta_base[11]),
    .I1(n1033_22),
    .I2(n1033_23),
    .I3(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1033_s16.INIT=16'hF088;
  LUT3 n1034_s15 (
    .F(n1034_19),
    .I0(n1030_35),
    .I1(n1034_22),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1034_s15.INIT=8'hCA;
  LUT4 n1035_s7 (
    .F(n1035_15),
    .I0(cyc8r_pdelta_base[11]),
    .I1(cyc8r_pdelta_shift_amount[2]),
    .I2(n1035_18),
    .I3(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1035_s7.INIT=16'hF088;
  LUT3 n1037_s7 (
    .F(n1037_11),
    .I0(n1033_23),
    .I1(n1037_12),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1037_s7.INIT=8'hCA;
  LUT3 n1038_s7 (
    .F(n1038_11),
    .I0(n1034_22),
    .I1(n1038_12),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1038_s7.INIT=8'hCA;
  LUT3 n1041_s9 (
    .F(n1041_14),
    .I0(n1037_12),
    .I1(n1045_12),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1041_s9.INIT=8'hCA;
  LUT4 n1042_s9 (
    .F(n1042_14),
    .I0(cyc8r_pdelta_shift_amount[3]),
    .I1(n1042_15),
    .I2(n1038_12),
    .I3(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1042_s9.INIT=16'h44F0;
  LUT4 n1043_s9 (
    .F(n1043_14),
    .I0(cyc8r_pdelta_base[0]),
    .I1(n1043_15),
    .I2(n1043_16),
    .I3(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1043_s9.INIT=16'h88F0;
  LUT4 n1045_s8 (
    .F(n1045_12),
    .I0(cyc8r_pdelta_shift_amount[2]),
    .I1(cyc8r_pdelta_base[0]),
    .I2(n1045_13),
    .I3(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1045_s8.INIT=16'h44F0;
  LUT2 n164_s1 (
    .F(n164_4),
    .I0(n112_7),
    .I1(n113_5) 
);
defparam n164_s1.INIT=4'h1;
  LUT3 n279_s1 (
    .F(n279_4),
    .I0(cyc1r_notegroup_nopitchmod),
    .I1(cyc1r_notegroup_ovfl),
    .I2(cyc1r_lfp_sign) 
);
defparam n279_s1.INIT=8'h10;
  LUT3 n1270_s7 (
    .F(n1270_11),
    .I0(n1270_12),
    .I1(n1270_13),
    .I2(n1257_13) 
);
defparam n1270_s7.INIT=8'hF4;
  LUT4 n1271_s7 (
    .F(n1271_11),
    .I0(n1271_12),
    .I1(n1271_13),
    .I2(n1257_13),
    .I3(n1271_14) 
);
defparam n1271_s7.INIT=16'hD0FF;
  LUT4 n1272_s7 (
    .F(n1272_11),
    .I0(n1272_12),
    .I1(n1272_20),
    .I2(n1272_14),
    .I3(n1272_15) 
);
defparam n1272_s7.INIT=16'hFFF4;
  LUT4 n1273_s7 (
    .F(n1273_11),
    .I0(n1273_12),
    .I1(n1273_13),
    .I2(n1273_14),
    .I3(n1273_15) 
);
defparam n1273_s7.INIT=16'hFFF2;
  LUT3 n1039_s7 (
    .F(n1039_13),
    .I0(n1039_14),
    .I1(n1043_16),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1039_s7.INIT=8'hCA;
  LUT3 n1034_s16 (
    .F(n1034_21),
    .I0(n1034_23),
    .I1(n1042_15),
    .I2(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1034_s16.INIT=8'hCA;
  LUT3 n1040_s7 (
    .F(n1040_13),
    .I0(n1040_14),
    .I1(n1034_21),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1040_s7.INIT=8'hCA;
  LUT3 n1035_s8 (
    .F(n1035_17),
    .I0(n1035_15),
    .I1(n1039_14),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1035_s8.INIT=8'hCA;
  LUT4 n1030_s27 (
    .F(n1030_33),
    .I0(cyc8r_pdelta_base[9]),
    .I1(cyc8r_pdelta_base[8]),
    .I2(cyc8r_pdelta_shift_amount[3]),
    .I3(n1030_36) 
);
defparam n1030_s27.INIT=16'hCFA0;
  LUT3 n1036_s7 (
    .F(n1036_15),
    .I0(n1030_33),
    .I1(n1040_14),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1036_s7.INIT=8'hCA;
  LUT2 n307_s23 (
    .F(n307_31),
    .I0(cyc2r_rearranged_pitchval[6]),
    .I1(n307_32) 
);
defparam n307_s23.INIT=4'h2;
  LUT4 n1030_s28 (
    .F(n1030_35),
    .I0(cyc8r_pdelta_base[11]),
    .I1(cyc8r_pdelta_base[10]),
    .I2(cyc8r_pdelta_shift_amount[2]),
    .I3(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1030_s28.INIT=16'hCA00;
  LUT2 cyc6c_final_pitchval_6_s2 (
    .F(cyc6c_final_pitchval[6]),
    .I0(cyc5r_int_detuned_pitchval[7]),
    .I1(cyc5r_int_detuned_pitchval[0]) 
);
defparam cyc6c_final_pitchval_6_s2.INIT=4'h4;
  LUT2 cyc6c_final_pitchval_4_s2 (
    .F(cyc6c_final_pitchval[4]),
    .I0(cyc5r_int_detuned_pitchval[7]),
    .I1(cyc5r_frac_detuned_pitchval[4]) 
);
defparam cyc6c_final_pitchval_4_s2.INIT=4'hE;
  LUT2 cyc6c_final_pitchval_5_s2 (
    .F(cyc6c_final_pitchval[5]),
    .I0(cyc5r_int_detuned_pitchval[7]),
    .I1(cyc5r_frac_detuned_pitchval[5]) 
);
defparam cyc6c_final_pitchval_5_s2.INIT=4'hE;
  LUT2 cyc6c_final_pitchval_7_s2 (
    .F(cyc6c_final_pitchval[7]),
    .I0(cyc5r_int_detuned_pitchval[7]),
    .I1(cyc5r_int_detuned_pitchval[1]) 
);
defparam cyc6c_final_pitchval_7_s2.INIT=4'hE;
  LUT2 cyc6c_final_pitchval_8_s3 (
    .F(cyc6c_final_pitchval[8]),
    .I0(cyc5r_int_detuned_pitchval[7]),
    .I1(cyc5r_int_detuned_pitchval[2]) 
);
defparam cyc6c_final_pitchval_8_s3.INIT=4'hE;
  LUT2 cyc6c_final_pitchval_9_s3 (
    .F(cyc6c_final_pitchval[9]),
    .I0(cyc5r_int_detuned_pitchval[7]),
    .I1(cyc5r_int_detuned_pitchval[3]) 
);
defparam cyc6c_final_pitchval_9_s3.INIT=4'hE;
  LUT2 n700_s43 (
    .F(n700_49),
    .I0(cyc4r_dt2[0]),
    .I1(cyc4r_dt2[1]) 
);
defparam n700_s43.INIT=4'h4;
  LUT2 cyc10r_previous_phase_addr_tmp_s14 (
    .F(cyc10r_previous_phase_addr_tmp_26),
    .I0(cyc42r_level_fp_sign_33),
    .I1(cyc42r_level_fp_sign_14) 
);
defparam cyc10r_previous_phase_addr_tmp_s14.INIT=4'h9;
  LUT3 cyc1c_notegroup_adder_2_s0 (
    .F(cyc1c_notegroup_adder[2]),
    .I0(kc[1]),
    .I1(n113_5),
    .I2(cyc1c_notegroup_adder_2_6) 
);
defparam cyc1c_notegroup_adder_2_s0.INIT=8'h8E;
  LUT2 n48_s1 (
    .F(n48_4),
    .I0(lfp[6]),
    .I1(lfp[5]) 
);
defparam n48_s1.INIT=4'h8;
  LUT2 n49_s1 (
    .F(n49_4),
    .I0(lfp[4]),
    .I1(n51_4) 
);
defparam n49_s1.INIT=4'h8;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(n360_10),
    .I1(n752_3),
    .I2(n753_3),
    .I3(n754_3) 
);
defparam n51_s1.INIT=16'h4000;
  LUT3 n53_s1 (
    .F(n53_4),
    .I0(n752_3),
    .I1(n753_3),
    .I2(n754_3) 
);
defparam n53_s1.INIT=8'h01;
  LUT4 n91_s2 (
    .F(n91_5),
    .I0(cyc0r_ex_lfp[5]),
    .I1(\sr[0]_139 [0]),
    .I2(n91_7),
    .I3(\sr[0]_139 [1]) 
);
defparam n91_s2.INIT=16'h0F77;
  LUT4 n92_s1 (
    .F(n92_4),
    .I0(\sr[0]_139 [0]),
    .I1(cyc0r_ex_lfp[0]),
    .I2(n92_6),
    .I3(\sr[0]_139 [1]) 
);
defparam n92_s1.INIT=16'hBB0F;
  LUT4 n92_s2 (
    .F(n92_5),
    .I0(cyc0r_ex_lfp[6]),
    .I1(\sr[0]_139 [0]),
    .I2(n112_4),
    .I3(\sr[0]_139 [1]) 
);
defparam n92_s2.INIT=16'h0F77;
  LUT3 n93_s1 (
    .F(n93_4),
    .I0(cyc0r_ex_lfp[6]),
    .I1(cyc0r_ex_lfp[5]),
    .I2(\sr[0]_139 [0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT4 n93_s2 (
    .F(n93_5),
    .I0(n91_7),
    .I1(n93_6),
    .I2(\sr[0]_139 [2]),
    .I3(\sr[0]_139 [1]) 
);
defparam n93_s2.INIT=16'hC0AF;
  LUT3 n94_s1 (
    .F(n94_4),
    .I0(n112_4),
    .I1(n91_6),
    .I2(\sr[0]_139 [1]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT4 n95_s1 (
    .F(n95_4),
    .I0(n93_4),
    .I1(n92_6),
    .I2(\sr[0]_139 [1]),
    .I3(\sr[0]_139 [2]) 
);
defparam n95_s1.INIT=16'hCA00;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(cyc0r_ex_lfp[6]),
    .I1(\sr[0]_139 [0]),
    .I2(n91_7),
    .I3(\sr[0]_139 [1]) 
);
defparam n96_s1.INIT=16'h0F77;
  LUT3 n112_s1 (
    .F(n112_4),
    .I0(cyc0r_ex_lfp[5]),
    .I1(cyc0r_ex_lfp[4]),
    .I2(\sr[0]_139 [0]) 
);
defparam n112_s1.INIT=8'hCA;
  LUT3 n114_s1 (
    .F(n114_4),
    .I0(cyc0r_ex_lfp[7]),
    .I1(cyc0r_ex_lfp[6]),
    .I2(\sr[0]_139 [0]) 
);
defparam n114_s1.INIT=8'hCA;
  LUT2 n115_s1 (
    .F(n115_4),
    .I0(\sr[0]_139 [0]),
    .I1(\sr[0]_139 [1]) 
);
defparam n115_s1.INIT=4'h8;
  LUT3 n866_s1 (
    .F(n866_4),
    .I0(n832_4),
    .I1(n833_4),
    .I2(n868_4) 
);
defparam n866_s1.INIT=8'h80;
  LUT3 n867_s1 (
    .F(n867_4),
    .I0(n868_4),
    .I1(n833_4),
    .I2(n832_4) 
);
defparam n867_s1.INIT=8'h78;
  LUT4 n868_s1 (
    .F(n868_4),
    .I0(n834_4),
    .I1(cyc6r_pdelta_increment_multiplier[1]),
    .I2(n868_5),
    .I3(n868_6) 
);
defparam n868_s1.INIT=16'hE8CE;
  LUT4 n869_s1 (
    .F(n869_4),
    .I0(cyc6r_pdelta_increment_multiplier[1]),
    .I1(n834_4),
    .I2(n868_6),
    .I3(n868_5) 
);
defparam n869_s1.INIT=16'h9669;
  LUT4 n870_s1 (
    .F(n870_4),
    .I0(cyc6r_pdelta_increment_multiplier[0]),
    .I1(n836_4),
    .I2(n871_4),
    .I3(n870_5) 
);
defparam n870_s1.INIT=16'hE817;
  LUT2 n871_s1 (
    .F(n871_4),
    .I0(cyc6r_pdelta_increment_multiplier[3]),
    .I1(n837_4) 
);
defparam n871_s1.INIT=4'h8;
  LUT2 n871_s2 (
    .F(n871_5),
    .I0(cyc6r_pdelta_increment_multiplier[0]),
    .I1(n836_4) 
);
defparam n871_s2.INIT=4'h6;
  LUT4 n1628_s1 (
    .F(n1628_4),
    .I0(cyc11r_mul[0]),
    .I1(cyc11r_mul[1]),
    .I2(cyc11r_mul[2]),
    .I3(cyc11r_mul[3]) 
);
defparam n1628_s1.INIT=16'h0001;
  LUT3 cyc2c_int_adder_7_s21 (
    .F(cyc2c_int_adder_7_28),
    .I0(cyc1r_modded_pitchval[11]),
    .I1(cyc1r_modded_pitchval[10]),
    .I2(cyc2c_int_adder_7_30) 
);
defparam cyc2c_int_adder_7_s21.INIT=8'h10;
  LUT3 cyc2c_int_adder_7_s22 (
    .F(cyc2c_int_adder_7_29),
    .I0(cyc1r_modded_pitchval[11]),
    .I1(cyc1r_modded_pitchval[10]),
    .I2(cyc2c_int_adder_5_27) 
);
defparam cyc2c_int_adder_7_s22.INIT=8'h80;
  LUT3 cyc2c_int_adder_5_s22 (
    .F(cyc2c_int_adder_5_27),
    .I0(cyc1r_modded_pitchval[9]),
    .I1(cyc1r_modded_pitchval[8]),
    .I2(cyc2c_int_adder_3_26) 
);
defparam cyc2c_int_adder_5_s22.INIT=8'h80;
  LUT3 cyc2c_int_adder_3_s21 (
    .F(cyc2c_int_adder_3_26),
    .I0(cyc1r_lfp_sign),
    .I1(cyc1r_modded_pitchval[7]),
    .I2(cyc1r_modded_pitchval[6]) 
);
defparam cyc2c_int_adder_3_s21.INIT=8'h40;
  LUT2 cyc2c_int_adder_2_s21 (
    .F(cyc2c_int_adder_2_26),
    .I0(cyc1r_modded_pitchval[7]),
    .I1(cyc1r_modded_pitchval[6]) 
);
defparam cyc2c_int_adder_2_s21.INIT=4'h1;
  LUT3 cyc2c_int_adder_1_s21 (
    .F(cyc2c_int_adder_1_26),
    .I0(cyc1r_notegroup_nopitchmod),
    .I1(cyc1r_modded_pitchval[6]),
    .I2(cyc1r_lfp_sign) 
);
defparam cyc2c_int_adder_1_s21.INIT=8'hE3;
  LUT4 cyc2c_int_adder_0_s24 (
    .F(cyc2c_int_adder_0_28),
    .I0(cyc1r_modded_pitchval[7]),
    .I1(cyc1r_lfp_sign),
    .I2(cyc1r_notegroup_ovfl),
    .I3(cyc1r_modded_pitchval[6]) 
);
defparam cyc2c_int_adder_0_s24.INIT=16'h0D00;
  LUT4 cyc2c_int_adder_0_s25 (
    .F(cyc2c_int_adder_0_29),
    .I0(cyc1r_notegroup_nopitchmod),
    .I1(cyc1r_modded_pitchval[6]),
    .I2(cyc1r_notegroup_ovfl),
    .I3(cyc1r_lfp_sign) 
);
defparam cyc2c_int_adder_0_s25.INIT=16'h3ECF;
  LUT4 n301_s25 (
    .F(n301_34),
    .I0(cyc2r_rearranged_pitchval_ovfl),
    .I1(cyc2r_lfp_sign),
    .I2(cyc2r_int_sub1),
    .I3(cyc2r_modded_pitchval_ovfl) 
);
defparam n301_s25.INIT=16'h50FC;
  LUT3 n301_s26 (
    .F(n301_35),
    .I0(cyc2r_rearranged_pitchval_ovfl),
    .I1(cyc2r_modded_pitchval_ovfl),
    .I2(cyc2r_lfp_sign) 
);
defparam n301_s26.INIT=8'h0E;
  LUT4 n353_s8 (
    .F(n353_13),
    .I0(cyc3r_saturated_pitchval[3]),
    .I1(cyc3r_saturated_pitchval[2]),
    .I2(cyc3r_saturated_pitchval[4]),
    .I3(\sr[27] [0]) 
);
defparam n353_s8.INIT=16'h00F8;
  LUT4 n696_s33 (
    .F(n696_37),
    .I0(cyc4r_int_pitchval[3]),
    .I1(n697_38),
    .I2(n696_38),
    .I3(cyc4r_dt2[1]) 
);
defparam n696_s33.INIT=16'hEEF0;
  LUT4 n697_s34 (
    .F(n697_38),
    .I0(n697_40),
    .I1(cyc4r_int_pitchval[2]),
    .I2(cyc4r_dt2[0]),
    .I3(n697_41) 
);
defparam n697_s34.INIT=16'hFCC8;
  LUT2 n1033_s17 (
    .F(n1033_22),
    .I0(cyc8r_pdelta_shift_amount[2]),
    .I1(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1033_s17.INIT=4'h8;
  LUT3 n1033_s18 (
    .F(n1033_23),
    .I0(n1035_18),
    .I1(n1033_24),
    .I2(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1033_s18.INIT=8'hCA;
  LUT3 n1034_s17 (
    .F(n1034_22),
    .I0(n1034_24),
    .I1(n1034_25),
    .I2(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1034_s17.INIT=8'hCA;
  LUT3 n1035_s9 (
    .F(n1035_18),
    .I0(cyc8r_pdelta_base[10]),
    .I1(cyc8r_pdelta_base[9]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1035_s9.INIT=8'hCA;
  LUT3 n1037_s8 (
    .F(n1037_12),
    .I0(n1037_13),
    .I1(n1037_14),
    .I2(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1037_s8.INIT=8'hCA;
  LUT3 n1038_s8 (
    .F(n1038_12),
    .I0(n1038_13),
    .I1(n1034_23),
    .I2(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1038_s8.INIT=8'hCA;
  LUT3 n1042_s10 (
    .F(n1042_15),
    .I0(cyc8r_pdelta_base[1]),
    .I1(cyc8r_pdelta_base[0]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1042_s10.INIT=8'hCA;
  LUT2 n1043_s10 (
    .F(n1043_15),
    .I0(cyc8r_pdelta_shift_amount[2]),
    .I1(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1043_s10.INIT=4'h1;
  LUT3 n1043_s11 (
    .F(n1043_16),
    .I0(n1037_14),
    .I1(n1045_13),
    .I2(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1043_s11.INIT=8'hCA;
  LUT3 n1045_s9 (
    .F(n1045_13),
    .I0(cyc8r_pdelta_base[2]),
    .I1(cyc8r_pdelta_base[1]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1045_s9.INIT=8'hCA;
  LUT3 n1029_s5 (
    .F(n1029_9),
    .I0(cyc8r_pdelta_shift_amount[2]),
    .I1(cyc8r_pdelta_shift_amount[3]),
    .I2(cyc8r_pdelta_shift_amount[4]) 
);
defparam n1029_s5.INIT=8'h80;
  LUT2 n1257_s8 (
    .F(n1257_12),
    .I0(cyc8r_pdelta_shift_amount[4]),
    .I1(n1257_14) 
);
defparam n1257_s8.INIT=4'h2;
  LUT4 n1257_s9 (
    .F(n1257_13),
    .I0(n1271_13),
    .I1(n1271_12),
    .I2(cyc8r_dt1[2]),
    .I3(n1272_20) 
);
defparam n1257_s9.INIT=16'hD000;
  LUT4 n1269_s8 (
    .F(n1269_12),
    .I0(n1269_13),
    .I1(n1269_14),
    .I2(cyc8r_dt1[2]),
    .I3(n1271_13) 
);
defparam n1269_s8.INIT=16'h0FEE;
  LUT4 n1270_s8 (
    .F(n1270_12),
    .I0(n1270_14),
    .I1(n1269_14),
    .I2(n1269_13),
    .I3(n1271_13) 
);
defparam n1270_s8.INIT=16'hF400;
  LUT4 n1270_s9 (
    .F(n1270_13),
    .I0(n1269_13),
    .I1(n1269_14),
    .I2(n1271_13),
    .I3(n1257_12) 
);
defparam n1270_s9.INIT=16'hFE00;
  LUT2 n1271_s8 (
    .F(n1271_12),
    .I0(cyc8r_pdelta_shift_amount[4]),
    .I1(n1257_14) 
);
defparam n1271_s8.INIT=4'h9;
  LUT4 n1271_s9 (
    .F(n1271_13),
    .I0(cyc8r_dt1[0]),
    .I1(cyc8r_dt1[1]),
    .I2(cyc8r_pdelta_shift_amount[2]),
    .I3(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1271_s9.INIT=16'h34CB;
  LUT4 n1271_s10 (
    .F(n1271_14),
    .I0(n1271_15),
    .I1(n1273_12),
    .I2(n1271_16),
    .I3(n1257_12) 
);
defparam n1271_s10.INIT=16'h0BBB;
  LUT4 n1272_s8 (
    .F(n1272_12),
    .I0(n1272_16),
    .I1(cyc8r_dt1[2]),
    .I2(n1271_13),
    .I3(n1271_12) 
);
defparam n1272_s8.INIT=16'h8FF3;
  LUT3 n1272_s10 (
    .F(n1272_14),
    .I0(n1272_17),
    .I1(n1271_13),
    .I2(n1272_18) 
);
defparam n1272_s10.INIT=8'h70;
  LUT4 n1272_s11 (
    .F(n1272_15),
    .I0(n1273_13),
    .I1(cyc8r_dt1[2]),
    .I2(n1272_16),
    .I3(n1273_12) 
);
defparam n1272_s11.INIT=16'hB400;
  LUT4 n1273_s8 (
    .F(n1273_12),
    .I0(cyc8r_dt1[1]),
    .I1(cyc8r_dt1[0]),
    .I2(n1271_12),
    .I3(n1271_13) 
);
defparam n1273_s8.INIT=16'h00E0;
  LUT4 n1273_s9 (
    .F(n1273_13),
    .I0(n1029_9),
    .I1(cyc8r_pdelta_shift_amount[1]),
    .I2(cyc8r_pdelta_shift_amount[0]),
    .I3(n1270_14) 
);
defparam n1273_s9.INIT=16'hBF14;
  LUT4 n1273_s10 (
    .F(n1273_14),
    .I0(n1273_16),
    .I1(n1273_17),
    .I2(n1271_13),
    .I3(n1257_12) 
);
defparam n1273_s10.INIT=16'hAC00;
  LUT4 n1273_s11 (
    .F(n1273_15),
    .I0(n1272_16),
    .I1(n1271_13),
    .I2(n1271_12),
    .I3(n1272_20) 
);
defparam n1273_s11.INIT=16'h8300;
  LUT3 n1039_s8 (
    .F(n1039_14),
    .I0(n1033_24),
    .I1(n1037_13),
    .I2(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1039_s8.INIT=8'hCA;
  LUT3 n1034_s18 (
    .F(n1034_23),
    .I0(cyc8r_pdelta_base[3]),
    .I1(cyc8r_pdelta_base[2]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1034_s18.INIT=8'hCA;
  LUT3 n1040_s8 (
    .F(n1040_14),
    .I0(n1034_25),
    .I1(n1038_13),
    .I2(cyc8r_pdelta_shift_amount[3]) 
);
defparam n1040_s8.INIT=8'hCA;
  LUT4 n1030_s29 (
    .F(n1030_36),
    .I0(cyc8r_pdelta_base[10]),
    .I1(cyc8r_pdelta_base[11]),
    .I2(cyc8r_pdelta_shift_amount[3]),
    .I3(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1030_s29.INIT=16'hFA0C;
  LUT4 n307_s24 (
    .F(n307_32),
    .I0(cyc2r_rearranged_pitchval_ovfl),
    .I1(cyc2r_int_sub1),
    .I2(cyc2r_lfp_sign),
    .I3(cyc2r_modded_pitchval_ovfl) 
);
defparam n307_s24.INIT=16'h4FFE;
  LUT3 cyc1c_notegroup_adder_2_s1 (
    .F(cyc1c_notegroup_adder_2_6),
    .I0(kc[0]),
    .I1(cyc1c_frac_adder[6]),
    .I2(n112_7) 
);
defparam cyc1c_notegroup_adder_2_s1.INIT=8'h17;
  LUT3 n91_s3 (
    .F(n91_6),
    .I0(cyc0r_ex_lfp[2]),
    .I1(cyc0r_ex_lfp[1]),
    .I2(\sr[0]_139 [0]) 
);
defparam n91_s3.INIT=8'hCA;
  LUT3 n91_s4 (
    .F(n91_7),
    .I0(cyc0r_ex_lfp[4]),
    .I1(cyc0r_ex_lfp[3]),
    .I2(\sr[0]_139 [0]) 
);
defparam n91_s4.INIT=8'hCA;
  LUT3 n92_s3 (
    .F(n92_6),
    .I0(cyc0r_ex_lfp[3]),
    .I1(cyc0r_ex_lfp[2]),
    .I2(\sr[0]_139 [0]) 
);
defparam n92_s3.INIT=8'hCA;
  LUT3 n93_s3 (
    .F(n93_6),
    .I0(cyc0r_ex_lfp[1]),
    .I1(cyc0r_ex_lfp[0]),
    .I2(\sr[0]_139 [0]) 
);
defparam n93_s3.INIT=8'hCA;
  LUT4 n868_s2 (
    .F(n868_5),
    .I0(n870_5),
    .I1(n836_4),
    .I2(n871_4),
    .I3(cyc6r_pdelta_increment_multiplier[0]) 
);
defparam n868_s2.INIT=16'h2800;
  LUT4 n868_s3 (
    .F(n868_6),
    .I0(n836_4),
    .I1(n871_4),
    .I2(n835_4),
    .I3(n870_5) 
);
defparam n868_s3.INIT=16'h770F;
  LUT4 n870_s2 (
    .F(n870_5),
    .I0(cyc6r_pdelta_increment_multiplicand[0]),
    .I1(cyc6r_pdelta_increment_multiplier[3]),
    .I2(cyc6r_pdelta_increment_multiplier[2]),
    .I3(n835_4) 
);
defparam n870_s2.INIT=16'hBF40;
  LUT4 cyc2c_int_adder_7_s23 (
    .F(cyc2c_int_adder_7_30),
    .I0(cyc1r_modded_pitchval[9]),
    .I1(cyc1r_modded_pitchval[8]),
    .I2(cyc1r_modded_pitchval[7]),
    .I3(cyc1r_modded_pitchval[6]) 
);
defparam cyc2c_int_adder_7_s23.INIT=16'h0001;
  LUT3 n696_s34 (
    .F(n696_38),
    .I0(cyc4r_dt2[0]),
    .I1(cyc4r_int_pitchval[3]),
    .I2(n697_42) 
);
defparam n696_s34.INIT=8'hE8;
  LUT2 n697_s36 (
    .F(n697_40),
    .I0(cyc4r_frac_detuned_pitchval[6]),
    .I1(cyc4r_int_pitchval[0]) 
);
defparam n697_s36.INIT=4'h8;
  LUT3 n697_s37 (
    .F(n697_41),
    .I0(cyc4r_dt2[0]),
    .I1(cyc4r_frac_detuned_pitchval[6]),
    .I2(cyc4r_int_pitchval[1]) 
);
defparam n697_s37.INIT=8'hD0;
  LUT3 n697_s38 (
    .F(n697_42),
    .I0(cyc4r_int_pitchval[1]),
    .I1(cyc4r_frac_detuned_pitchval[6]),
    .I2(cyc4r_int_pitchval[2]) 
);
defparam n697_s38.INIT=8'h80;
  LUT3 n1033_s19 (
    .F(n1033_24),
    .I0(cyc8r_pdelta_base[8]),
    .I1(cyc8r_pdelta_base[7]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1033_s19.INIT=8'hCA;
  LUT3 n1034_s19 (
    .F(n1034_24),
    .I0(cyc8r_pdelta_base[9]),
    .I1(cyc8r_pdelta_base[8]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1034_s19.INIT=8'hCA;
  LUT3 n1034_s20 (
    .F(n1034_25),
    .I0(cyc8r_pdelta_base[7]),
    .I1(cyc8r_pdelta_base[6]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1034_s20.INIT=8'hCA;
  LUT3 n1037_s9 (
    .F(n1037_13),
    .I0(cyc8r_pdelta_base[6]),
    .I1(cyc8r_pdelta_base[5]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1037_s9.INIT=8'hCA;
  LUT3 n1037_s10 (
    .F(n1037_14),
    .I0(cyc8r_pdelta_base[4]),
    .I1(cyc8r_pdelta_base[3]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1037_s10.INIT=8'hCA;
  LUT3 n1038_s9 (
    .F(n1038_13),
    .I0(cyc8r_pdelta_base[5]),
    .I1(cyc8r_pdelta_base[4]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1038_s9.INIT=8'hCA;
  LUT4 n1257_s10 (
    .F(n1257_14),
    .I0(cyc8r_dt1[0]),
    .I1(cyc8r_pdelta_shift_amount[2]),
    .I2(cyc8r_pdelta_shift_amount[3]),
    .I3(cyc8r_dt1[1]) 
);
defparam n1257_s10.INIT=16'h017F;
  LUT3 n1269_s9 (
    .F(n1269_13),
    .I0(n1273_16),
    .I1(n1273_13),
    .I2(cyc8r_dt1[2]) 
);
defparam n1269_s9.INIT=8'hB0;
  LUT4 n1269_s10 (
    .F(n1269_14),
    .I0(n1029_9),
    .I1(cyc8r_pdelta_shift_amount[0]),
    .I2(cyc8r_pdelta_shift_amount[1]),
    .I3(cyc8r_dt1[2]) 
);
defparam n1269_s10.INIT=16'h1400;
  LUT3 n1270_s10 (
    .F(n1270_14),
    .I0(cyc8r_dt1[0]),
    .I1(cyc8r_dt1[1]),
    .I2(cyc8r_pdelta_shift_amount[2]) 
);
defparam n1270_s10.INIT=8'h78;
  LUT4 n1271_s11 (
    .F(n1271_15),
    .I0(cyc8r_pdelta_shift_amount[0]),
    .I1(cyc8r_pdelta_shift_amount[1]),
    .I2(n1270_14),
    .I3(cyc8r_dt1[2]) 
);
defparam n1271_s11.INIT=16'h8F00;
  LUT4 n1271_s12 (
    .F(n1271_16),
    .I0(n1272_17),
    .I1(n1269_13),
    .I2(n1272_16),
    .I3(n1271_13) 
);
defparam n1271_s12.INIT=16'h3C55;
  LUT3 n1272_s12 (
    .F(n1272_16),
    .I0(cyc8r_pdelta_shift_amount[1]),
    .I1(cyc8r_pdelta_shift_amount[0]),
    .I2(n1270_14) 
);
defparam n1272_s12.INIT=8'h0E;
  LUT4 n1272_s13 (
    .F(n1272_17),
    .I0(cyc8r_dt1[2]),
    .I1(n1273_16),
    .I2(n1269_14),
    .I3(n1273_13) 
);
defparam n1272_s13.INIT=16'h0708;
  LUT4 n1272_s14 (
    .F(n1272_18),
    .I0(n1273_16),
    .I1(n1271_13),
    .I2(n1269_14),
    .I3(n1257_12) 
);
defparam n1272_s14.INIT=16'h9E00;
  LUT4 n1273_s12 (
    .F(n1273_16),
    .I0(cyc8r_pdelta_shift_amount[1]),
    .I1(n1270_14),
    .I2(cyc8r_pdelta_shift_amount[0]),
    .I3(n1029_9) 
);
defparam n1273_s12.INIT=16'h330B;
  LUT3 n1273_s13 (
    .F(n1273_17),
    .I0(n1029_9),
    .I1(cyc8r_pdelta_shift_amount[0]),
    .I2(cyc8r_pdelta_shift_amount[1]) 
);
defparam n1273_s13.INIT=8'h14;
  LUT3 n94_s3 (
    .F(n94_7),
    .I0(cyc0r_ex_lfp[6]),
    .I1(\sr[0]_139 [0]),
    .I2(\sr[0]_139 [1]) 
);
defparam n94_s3.INIT=8'h80;
  LUT3 n695_s34 (
    .F(n695_39),
    .I0(cyc4r_int_pitchval[5]),
    .I1(cyc4r_int_pitchval[4]),
    .I2(n696_37) 
);
defparam n695_s34.INIT=8'h6A;
  LUT4 n698_s35 (
    .F(n698_40),
    .I0(cyc4r_int_pitchval[1]),
    .I1(cyc4r_frac_detuned_pitchval[6]),
    .I2(cyc4r_int_pitchval[0]),
    .I3(cyc4r_int_pitchval[2]) 
);
defparam n698_s35.INIT=16'hEA15;
  LUT4 n697_s39 (
    .F(n697_44),
    .I0(cyc4r_dt2[0]),
    .I1(cyc4r_int_pitchval[1]),
    .I2(cyc4r_frac_detuned_pitchval[6]),
    .I3(cyc4r_int_pitchval[2]) 
);
defparam n697_s39.INIT=16'h6AAA;
  LUT4 n91_s5 (
    .F(n91_9),
    .I0(\sr[0]_139 [1]),
    .I1(cyc0r_ex_lfp[2]),
    .I2(cyc0r_ex_lfp[1]),
    .I3(\sr[0]_139 [0]) 
);
defparam n91_s5.INIT=16'h5044;
  LUT4 n114_s2 (
    .F(n114_6),
    .I0(n114_4),
    .I1(\sr[0]_139 [1]),
    .I2(\sr[0]_139 [2]),
    .I3(cyc0r_ex_lfp_sign) 
);
defparam n114_s2.INIT=16'h7F80;
  LUT4 n113_s1 (
    .F(n113_5),
    .I0(n93_4),
    .I1(\sr[0]_139 [1]),
    .I2(\sr[0]_139 [2]),
    .I3(cyc0r_ex_lfp_sign) 
);
defparam n113_s1.INIT=16'h7F80;
  LUT4 n112_s3 (
    .F(n112_7),
    .I0(n112_4),
    .I1(\sr[0]_139 [1]),
    .I2(\sr[0]_139 [2]),
    .I3(cyc0r_ex_lfp_sign) 
);
defparam n112_s3.INIT=16'h7F80;
  LUT4 n355_s6 (
    .F(n355_11),
    .I0(\sr[27]_0_7 ),
    .I1(\sr[27]_0_9 ),
    .I2(\sr[0]_0_22 ),
    .I3(\sr[27] [1]) 
);
defparam n355_s6.INIT=16'h3500;
  LUT4 n353_s9 (
    .F(n353_15),
    .I0(\sr[27]_1_7 ),
    .I1(\sr[27]_1_9 ),
    .I2(\sr[0]_0_22 ),
    .I3(synced_mrst_n_49) 
);
defparam n353_s9.INIT=16'h3500;
  LUT4 n1029_s6 (
    .F(n1029_11),
    .I0(cyc8r_pdelta_shift_amount[2]),
    .I1(cyc8r_pdelta_shift_amount[3]),
    .I2(cyc8r_pdelta_shift_amount[4]),
    .I3(synced_mrst_n_49) 
);
defparam n1029_s6.INIT=16'h7F00;
  LUT4 cyc2c_int_adder_5_s23 (
    .F(cyc2c_int_adder_5_29),
    .I0(cyc2c_int_adder_7_30),
    .I1(cyc1r_notegroup_nopitchmod),
    .I2(cyc1r_notegroup_ovfl),
    .I3(cyc1r_lfp_sign) 
);
defparam cyc2c_int_adder_5_s23.INIT=16'h0200;
  LUT4 n1272_s15 (
    .F(n1272_20),
    .I0(cyc8r_dt1[1]),
    .I1(cyc8r_dt1[0]),
    .I2(cyc8r_pdelta_shift_amount[4]),
    .I3(n1257_14) 
);
defparam n1272_s15.INIT=16'hEE0E;
  LUT4 n1269_s11 (
    .F(n1269_16),
    .I0(n1269_12),
    .I1(cyc8r_pdelta_shift_amount[4]),
    .I2(n1257_14),
    .I3(n1257_13) 
);
defparam n1269_s11.INIT=16'hFF04;
  LUT4 n1257_s11 (
    .F(n1257_16),
    .I0(cyc8r_pdelta_shift_amount[4]),
    .I1(n1257_14),
    .I2(cyc8r_dt1[2]),
    .I3(n1257_13) 
);
defparam n1257_s11.INIT=16'hFF20;
  LUT4 n53_s2 (
    .F(n53_6),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n53_4),
    .I3(lfp[7]) 
);
defparam n53_s2.INIT=16'h0800;
  LUT4 n2261_s3 (
    .F(n2261_7),
    .I0(cycle_05),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n2261_s3.INIT=16'h1055;
  LUT4 n1812_s3 (
    .F(n1812_7),
    .I0(cyc13r_phase_rst),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n1812_s3.INIT=16'h20AA;
  LUT4 n1624_s3 (
    .F(n1624_7),
    .I0(phi1n),
    .I1(n105_11),
    .I2(ff_reset[6]),
    .I3(n1628_4) 
);
defparam n1624_s3.INIT=16'h4F00;
  LUT4 n1044_s10 (
    .F(n1044_15),
    .I0(cyc8r_pdelta_shift_amount[4]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n1044_s10.INIT=16'h20AA;
  LUT4 n1030_s30 (
    .F(n1030_38),
    .I0(cyc8r_pdelta_shift_amount[4]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n1030_s30.INIT=16'h1055;
  LUT4 cyc6c_final_pitchval_12_s3 (
    .F(cyc6c_final_pitchval_12_7),
    .I0(cyc5r_int_detuned_pitchval[7]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam cyc6c_final_pitchval_12_s3.INIT=16'h20AA;
  LUT3 n700_s48 (
    .F(n700_55),
    .I0(cyc4r_int_pitchval[0]),
    .I1(cyc4r_int_pitchval[1]),
    .I2(cyc4r_frac_detuned_pitchval[6]) 
);
defparam n700_s48.INIT=8'h9A;
  LUT4 n700_s49 (
    .F(n700_57),
    .I0(cyc4r_int_pitchval[0]),
    .I1(cyc4r_int_pitchval[0]),
    .I2(cyc4r_int_pitchval[1]),
    .I3(cyc4r_frac_detuned_pitchval[6]) 
);
defparam n700_s49.INIT=16'h56A5;
  LUT4 n693_s38 (
    .F(n693_46),
    .I0(cyc4r_int_pitchval[6]),
    .I1(cyc4r_int_pitchval[5]),
    .I2(cyc4r_int_pitchval[4]),
    .I3(n696_37) 
);
defparam n693_s38.INIT=16'h8000;
  LUT4 n694_s33 (
    .F(n694_38),
    .I0(cyc4r_int_pitchval[6]),
    .I1(cyc4r_int_pitchval[5]),
    .I2(cyc4r_int_pitchval[4]),
    .I3(n696_37) 
);
defparam n694_s33.INIT=16'h6AAA;
  LUT4 n2001_s3 (
    .F(n2001_7),
    .I0(cyc15r_phase_rst),
    .I1(test[3]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n2001_s3.INIT=16'hE0EE;
  DFFE cyc0r_ex_lfp_7_s0 (
    .Q(cyc0r_ex_lfp[7]),
    .D(n48_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc0r_ex_lfp_6_s0 (
    .Q(cyc0r_ex_lfp[6]),
    .D(n49_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc0r_ex_lfp_5_s0 (
    .Q(cyc0r_ex_lfp[5]),
    .D(n50_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc0r_ex_lfp_4_s0 (
    .Q(cyc0r_ex_lfp[4]),
    .D(n51_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc0r_ex_lfp_3_s0 (
    .Q(cyc0r_ex_lfp[3]),
    .D(lfp[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc0r_ex_lfp_2_s0 (
    .Q(cyc0r_ex_lfp[2]),
    .D(lfp[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc0r_ex_lfp_1_s0 (
    .Q(cyc0r_ex_lfp[1]),
    .D(lfp[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc0r_ex_lfp_0_s0 (
    .Q(cyc0r_ex_lfp[0]),
    .D(lfp[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc0r_ex_lfp_sign_s0 (
    .Q(cyc0r_ex_lfp_sign),
    .D(n53_6),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_12_s0 (
    .Q(cyc1r_modded_pitchval[12]),
    .D(cyc1c_int_adder[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_11_s0 (
    .Q(cyc1r_modded_pitchval[11]),
    .D(cyc1c_int_adder[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_10_s0 (
    .Q(cyc1r_modded_pitchval[10]),
    .D(cyc1c_int_adder[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_9_s0 (
    .Q(cyc1r_modded_pitchval[9]),
    .D(cyc1c_int_adder[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_8_s0 (
    .Q(cyc1r_modded_pitchval[8]),
    .D(cyc1c_int_adder[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_7_s0 (
    .Q(cyc1r_modded_pitchval[7]),
    .D(cyc1c_int_adder[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_6_s0 (
    .Q(cyc1r_modded_pitchval[6]),
    .D(cyc1c_int_adder[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_5_s0 (
    .Q(cyc1r_modded_pitchval[5]),
    .D(cyc1c_frac_adder[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_4_s0 (
    .Q(cyc1r_modded_pitchval[4]),
    .D(cyc1c_frac_adder[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_3_s0 (
    .Q(cyc1r_modded_pitchval[3]),
    .D(cyc1c_frac_adder[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_2_s0 (
    .Q(cyc1r_modded_pitchval[2]),
    .D(cyc1c_frac_adder[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_1_s0 (
    .Q(cyc1r_modded_pitchval[1]),
    .D(cyc1c_frac_adder[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_0_s0 (
    .Q(cyc1r_modded_pitchval[0]),
    .D(cyc1c_frac_adder[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_modded_pitchval_ovfl_s0 (
    .Q(cyc1r_modded_pitchval_ovfl),
    .D(cyc1c_int_adder[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_notegroup_nopitchmod_s0 (
    .Q(cyc1r_notegroup_nopitchmod),
    .D(n164_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_notegroup_ovfl_s0 (
    .Q(cyc1r_notegroup_ovfl),
    .D(cyc1c_notegroup_adder[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc1r_lfp_sign_s0 (
    .Q(cyc1r_lfp_sign),
    .D(cyc0r_ex_lfp_sign),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_12_s0 (
    .Q(cyc2r_rearranged_pitchval[12]),
    .D(cyc2c_int_adder[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_11_s0 (
    .Q(cyc2r_rearranged_pitchval[11]),
    .D(cyc2c_int_adder[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_10_s0 (
    .Q(cyc2r_rearranged_pitchval[10]),
    .D(cyc2c_int_adder[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_9_s0 (
    .Q(cyc2r_rearranged_pitchval[9]),
    .D(cyc2c_int_adder[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_8_s0 (
    .Q(cyc2r_rearranged_pitchval[8]),
    .D(cyc2c_int_adder[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_7_s0 (
    .Q(cyc2r_rearranged_pitchval[7]),
    .D(cyc2c_int_adder[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_6_s0 (
    .Q(cyc2r_rearranged_pitchval[6]),
    .D(cyc2c_int_adder[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_5_s0 (
    .Q(cyc2r_rearranged_pitchval[5]),
    .D(cyc1r_modded_pitchval[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_4_s0 (
    .Q(cyc2r_rearranged_pitchval[4]),
    .D(cyc1r_modded_pitchval[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_3_s0 (
    .Q(cyc2r_rearranged_pitchval[3]),
    .D(cyc1r_modded_pitchval[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_2_s0 (
    .Q(cyc2r_rearranged_pitchval[2]),
    .D(cyc1r_modded_pitchval[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_1_s0 (
    .Q(cyc2r_rearranged_pitchval[1]),
    .D(cyc1r_modded_pitchval[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_0_s0 (
    .Q(cyc2r_rearranged_pitchval[0]),
    .D(cyc1r_modded_pitchval[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_rearranged_pitchval_ovfl_s0 (
    .Q(cyc2r_rearranged_pitchval_ovfl),
    .D(cyc2c_int_adder_7_27),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_int_sub1_s0 (
    .Q(cyc2r_int_sub1),
    .D(n279_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_modded_pitchval_ovfl_s0 (
    .Q(cyc2r_modded_pitchval_ovfl),
    .D(cyc1r_modded_pitchval_ovfl),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc2r_lfp_sign_s0 (
    .Q(cyc2r_lfp_sign),
    .D(cyc1r_lfp_sign),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_12_s0 (
    .Q(cyc3r_saturated_pitchval[12]),
    .D(n301_33),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_11_s0 (
    .Q(cyc3r_saturated_pitchval[11]),
    .D(n302_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_10_s0 (
    .Q(cyc3r_saturated_pitchval[10]),
    .D(n303_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_9_s0 (
    .Q(cyc3r_saturated_pitchval[9]),
    .D(n304_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_8_s0 (
    .Q(cyc3r_saturated_pitchval[8]),
    .D(n305_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_7_s0 (
    .Q(cyc3r_saturated_pitchval[7]),
    .D(n306_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_6_s0 (
    .Q(cyc3r_saturated_pitchval[6]),
    .D(n307_31),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_5_s0 (
    .Q(cyc3r_saturated_pitchval[5]),
    .D(n308_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_4_s0 (
    .Q(cyc3r_saturated_pitchval[4]),
    .D(n309_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_3_s0 (
    .Q(cyc3r_saturated_pitchval[3]),
    .D(n310_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_2_s0 (
    .Q(cyc3r_saturated_pitchval[2]),
    .D(n311_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_1_s0 (
    .Q(cyc3r_saturated_pitchval[1]),
    .D(n312_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc3r_saturated_pitchval_0_s0 (
    .Q(cyc3r_saturated_pitchval[0]),
    .D(n313_32),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc4r_frac_detuned_pitchval_6_s0 (
    .Q(cyc4r_frac_detuned_pitchval[6]),
    .D(n353_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n353_15) 
);
  DFFE cyc4r_frac_detuned_pitchval_5_s0 (
    .Q(cyc4r_frac_detuned_pitchval[5]),
    .D(n354_7),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_frac_detuned_pitchval_4_s0 (
    .Q(cyc4r_frac_detuned_pitchval[4]),
    .D(n355_8),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_frac_detuned_pitchval_3_s0 (
    .Q(cyc4r_frac_detuned_pitchval[3]),
    .D(n356_8),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_frac_detuned_pitchval_2_s0 (
    .Q(cyc4r_frac_detuned_pitchval[2]),
    .D(n357_8),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_frac_detuned_pitchval_1_s0 (
    .Q(cyc4r_frac_detuned_pitchval[1]),
    .D(cyc3r_saturated_pitchval[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_frac_detuned_pitchval_0_s0 (
    .Q(cyc4r_frac_detuned_pitchval[0]),
    .D(cyc3r_saturated_pitchval[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_int_pitchval_6_s0 (
    .Q(cyc4r_int_pitchval[6]),
    .D(cyc3r_saturated_pitchval[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_int_pitchval_5_s0 (
    .Q(cyc4r_int_pitchval[5]),
    .D(cyc3r_saturated_pitchval[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_int_pitchval_4_s0 (
    .Q(cyc4r_int_pitchval[4]),
    .D(cyc3r_saturated_pitchval[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_int_pitchval_3_s0 (
    .Q(cyc4r_int_pitchval[3]),
    .D(cyc3r_saturated_pitchval[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_int_pitchval_2_s0 (
    .Q(cyc4r_int_pitchval[2]),
    .D(cyc3r_saturated_pitchval[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_int_pitchval_1_s0 (
    .Q(cyc4r_int_pitchval[1]),
    .D(cyc3r_saturated_pitchval[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_int_pitchval_0_s0 (
    .Q(cyc4r_int_pitchval[0]),
    .D(cyc3r_saturated_pitchval[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_dt2_1_s0 (
    .Q(cyc4r_dt2[1]),
    .D(\sr[27] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc4r_dt2_0_s0 (
    .Q(cyc4r_dt2[0]),
    .D(\sr[27] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_int_detuned_pitchval_7_s0 (
    .Q(cyc5r_int_detuned_pitchval[7]),
    .D(n693_46),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_int_detuned_pitchval_6_s0 (
    .Q(cyc5r_int_detuned_pitchval[6]),
    .D(n694_38),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_int_detuned_pitchval_5_s0 (
    .Q(cyc5r_int_detuned_pitchval[5]),
    .D(n695_39),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_int_detuned_pitchval_4_s0 (
    .Q(cyc5r_int_detuned_pitchval[4]),
    .D(n696_36),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_int_detuned_pitchval_3_s0 (
    .Q(cyc5r_int_detuned_pitchval[3]),
    .D(n697_37),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_int_detuned_pitchval_2_s0 (
    .Q(cyc5r_int_detuned_pitchval[2]),
    .D(n698_37),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_int_detuned_pitchval_1_s0 (
    .Q(cyc5r_int_detuned_pitchval[1]),
    .D(n699_44),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_int_detuned_pitchval_0_s0 (
    .Q(cyc5r_int_detuned_pitchval[0]),
    .D(n700_45),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_frac_detuned_pitchval_5_s0 (
    .Q(cyc5r_frac_detuned_pitchval[5]),
    .D(cyc4r_frac_detuned_pitchval[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_frac_detuned_pitchval_4_s0 (
    .Q(cyc5r_frac_detuned_pitchval[4]),
    .D(cyc4r_frac_detuned_pitchval[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_frac_detuned_pitchval_3_s0 (
    .Q(cyc5r_frac_detuned_pitchval[3]),
    .D(cyc4r_frac_detuned_pitchval[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_frac_detuned_pitchval_2_s0 (
    .Q(cyc5r_frac_detuned_pitchval[2]),
    .D(cyc4r_frac_detuned_pitchval[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_frac_detuned_pitchval_1_s0 (
    .Q(cyc5r_frac_detuned_pitchval[1]),
    .D(cyc4r_frac_detuned_pitchval[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc5r_frac_detuned_pitchval_0_s0 (
    .Q(cyc5r_frac_detuned_pitchval[0]),
    .D(cyc4r_frac_detuned_pitchval[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFSE cyc6r_pdelta_shift_amount_4_s0 (
    .Q(cyc6r_pdelta_shift_amount[4]),
    .D(cyc5r_int_detuned_pitchval[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFSE cyc6r_pdelta_shift_amount_3_s0 (
    .Q(cyc6r_pdelta_shift_amount[3]),
    .D(cyc5r_int_detuned_pitchval[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFSE cyc6r_pdelta_shift_amount_2_s0 (
    .Q(cyc6r_pdelta_shift_amount[2]),
    .D(cyc5r_int_detuned_pitchval[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFSE cyc6r_pdelta_shift_amount_1_s0 (
    .Q(cyc6r_pdelta_shift_amount[1]),
    .D(cyc5r_int_detuned_pitchval[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFSE cyc6r_pdelta_shift_amount_0_s0 (
    .Q(cyc6r_pdelta_shift_amount[0]),
    .D(cyc5r_int_detuned_pitchval[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFSE cyc6r_pdelta_increment_multiplier_3_s0 (
    .Q(cyc6r_pdelta_increment_multiplier[3]),
    .D(cyc5r_frac_detuned_pitchval[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFSE cyc6r_pdelta_increment_multiplier_2_s0 (
    .Q(cyc6r_pdelta_increment_multiplier[2]),
    .D(cyc5r_frac_detuned_pitchval[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFSE cyc6r_pdelta_increment_multiplier_1_s0 (
    .Q(cyc6r_pdelta_increment_multiplier[1]),
    .D(cyc5r_frac_detuned_pitchval[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFSE cyc6r_pdelta_increment_multiplier_0_s0 (
    .Q(cyc6r_pdelta_increment_multiplier[0]),
    .D(cyc5r_frac_detuned_pitchval[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(cyc6c_final_pitchval_12_7) 
);
  DFFE cyc7r_pdelta_shift_amount_4_s0 (
    .Q(pdelta_shamt[4]),
    .D(cyc6r_pdelta_shift_amount[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_shift_amount_3_s0 (
    .Q(pdelta_shamt[3]),
    .D(cyc6r_pdelta_shift_amount[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_shift_amount_2_s0 (
    .Q(pdelta_shamt[2]),
    .D(cyc6r_pdelta_shift_amount[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_shift_amount_1_s0 (
    .Q(pdelta_shamt[1]),
    .D(cyc6r_pdelta_shift_amount[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_shift_amount_0_s0 (
    .Q(pdelta_shamt[0]),
    .D(cyc6r_pdelta_shift_amount[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_11_s0 (
    .Q(cyc7r_pdelta_base[11]),
    .D(cyc6r_pdelta_base[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_10_s0 (
    .Q(cyc7r_pdelta_base[10]),
    .D(cyc6r_pdelta_base[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_9_s0 (
    .Q(cyc7r_pdelta_base[9]),
    .D(cyc6r_pdelta_base[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_8_s0 (
    .Q(cyc7r_pdelta_base[8]),
    .D(cyc6r_pdelta_base[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_7_s0 (
    .Q(cyc7r_pdelta_base[7]),
    .D(cyc6r_pdelta_base[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_6_s0 (
    .Q(cyc7r_pdelta_base[6]),
    .D(cyc6r_pdelta_base[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_5_s0 (
    .Q(cyc7r_pdelta_base[5]),
    .D(cyc6r_pdelta_base[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_4_s0 (
    .Q(cyc7r_pdelta_base[4]),
    .D(cyc6r_pdelta_base[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_3_s0 (
    .Q(cyc7r_pdelta_base[3]),
    .D(cyc6r_pdelta_base[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_2_s0 (
    .Q(cyc7r_pdelta_base[2]),
    .D(cyc6r_pdelta_base[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_1_s0 (
    .Q(cyc7r_pdelta_base[1]),
    .D(cyc6r_pdelta_base[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_pdelta_base_0_s0 (
    .Q(cyc7r_pdelta_base[0]),
    .D(cyc6r_pdelta_base[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_multiplied_increment_6_s0 (
    .Q(cyc7r_multiplied_increment[6]),
    .D(n866_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_multiplied_increment_5_s0 (
    .Q(cyc7r_multiplied_increment[5]),
    .D(n867_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_multiplied_increment_4_s0 (
    .Q(cyc7r_multiplied_increment[4]),
    .D(n868_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_multiplied_increment_3_s0 (
    .Q(cyc7r_multiplied_increment[3]),
    .D(n869_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_multiplied_increment_2_s0 (
    .Q(cyc7r_multiplied_increment[2]),
    .D(n870_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc7r_multiplied_increment_1_s0 (
    .Q(cyc7r_multiplied_increment[1]),
    .D(n871_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_shift_amount_4_s0 (
    .Q(cyc8r_pdelta_shift_amount[4]),
    .D(pdelta_shamt[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_shift_amount_3_s0 (
    .Q(cyc8r_pdelta_shift_amount[3]),
    .D(pdelta_shamt[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_shift_amount_2_s0 (
    .Q(cyc8r_pdelta_shift_amount[2]),
    .D(pdelta_shamt[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_shift_amount_1_s0 (
    .Q(cyc8r_pdelta_shift_amount[1]),
    .D(pdelta_shamt[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_shift_amount_0_s0 (
    .Q(cyc8r_pdelta_shift_amount[0]),
    .D(pdelta_shamt[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_11_s0 (
    .Q(cyc8r_pdelta_base[11]),
    .D(n924_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_10_s0 (
    .Q(cyc8r_pdelta_base[10]),
    .D(n925_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_9_s0 (
    .Q(cyc8r_pdelta_base[9]),
    .D(n926_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_8_s0 (
    .Q(cyc8r_pdelta_base[8]),
    .D(n927_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_7_s0 (
    .Q(cyc8r_pdelta_base[7]),
    .D(n928_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_6_s0 (
    .Q(cyc8r_pdelta_base[6]),
    .D(n929_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_5_s0 (
    .Q(cyc8r_pdelta_base[5]),
    .D(n930_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_4_s0 (
    .Q(cyc8r_pdelta_base[4]),
    .D(n931_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_3_s0 (
    .Q(cyc8r_pdelta_base[3]),
    .D(n932_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_2_s0 (
    .Q(cyc8r_pdelta_base[2]),
    .D(n933_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_1_s0 (
    .Q(cyc8r_pdelta_base[1]),
    .D(n934_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_pdelta_base_0_s0 (
    .Q(cyc8r_pdelta_base[0]),
    .D(n935_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_dt1_2_s0 (
    .Q(cyc8r_dt1[2]),
    .D(dt1[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_dt1_1_s0 (
    .Q(cyc8r_dt1[1]),
    .D(dt1[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_dt1_0_s0 (
    .Q(cyc8r_dt1[0]),
    .D(dt1[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_mul_3_s0 (
    .Q(cyc8r_mul[3]),
    .D(mul[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_mul_2_s0 (
    .Q(cyc8r_mul[2]),
    .D(mul[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_mul_1_s0 (
    .Q(cyc8r_mul[1]),
    .D(mul[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_mul_0_s0 (
    .Q(cyc8r_mul[0]),
    .D(mul[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc9r_shifted_pdelta_16_s0 (
    .Q(cyc9r_shifted_pdelta[16]),
    .D(cyc8r_pdelta_base[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1029_11) 
);
  DFFRE cyc9r_shifted_pdelta_15_s0 (
    .Q(cyc9r_shifted_pdelta[15]),
    .D(n1030_35),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1030_38) 
);
  DFFRE cyc9r_shifted_pdelta_14_s0 (
    .Q(cyc9r_shifted_pdelta[14]),
    .D(n1035_15),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1030_38) 
);
  DFFRE cyc9r_shifted_pdelta_13_s0 (
    .Q(cyc9r_shifted_pdelta[13]),
    .D(n1030_33),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1030_38) 
);
  DFFE cyc9r_shifted_pdelta_12_s0 (
    .Q(cyc9r_shifted_pdelta[12]),
    .D(n1033_21),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_11_s0 (
    .Q(cyc9r_shifted_pdelta[11]),
    .D(n1034_19),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_10_s0 (
    .Q(cyc9r_shifted_pdelta[10]),
    .D(n1035_17),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_9_s0 (
    .Q(cyc9r_shifted_pdelta[9]),
    .D(n1036_15),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_8_s0 (
    .Q(cyc9r_shifted_pdelta[8]),
    .D(n1037_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_7_s0 (
    .Q(cyc9r_shifted_pdelta[7]),
    .D(n1038_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_6_s0 (
    .Q(cyc9r_shifted_pdelta[6]),
    .D(n1039_13),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_5_s0 (
    .Q(cyc9r_shifted_pdelta[5]),
    .D(n1040_13),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_4_s0 (
    .Q(cyc9r_shifted_pdelta[4]),
    .D(n1041_14),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_3_s0 (
    .Q(cyc9r_shifted_pdelta[3]),
    .D(n1042_14),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_shifted_pdelta_2_s0 (
    .Q(cyc9r_shifted_pdelta[2]),
    .D(n1043_14),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc9r_shifted_pdelta_1_s0 (
    .Q(cyc9r_shifted_pdelta[1]),
    .D(n1034_21),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1044_15) 
);
  DFFRE cyc9r_shifted_pdelta_0_s0 (
    .Q(cyc9r_shifted_pdelta[0]),
    .D(n1045_12),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1044_15) 
);
  DFFE cyc9r_pdelta_detuning_value_16_s0 (
    .Q(cyc9r_pdelta_detuning_value[16]),
    .D(n1257_16),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_pdelta_detuning_value_4_s0 (
    .Q(cyc9r_pdelta_detuning_value[4]),
    .D(n1269_16),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_pdelta_detuning_value_3_s0 (
    .Q(cyc9r_pdelta_detuning_value[3]),
    .D(n1270_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_pdelta_detuning_value_2_s0 (
    .Q(cyc9r_pdelta_detuning_value[2]),
    .D(n1271_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_pdelta_detuning_value_1_s0 (
    .Q(cyc9r_pdelta_detuning_value[1]),
    .D(n1272_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_pdelta_detuning_value_0_s0 (
    .Q(cyc9r_pdelta_detuning_value[0]),
    .D(n1273_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_mul_3_s0 (
    .Q(cyc9r_mul[3]),
    .D(cyc8r_mul[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_mul_2_s0 (
    .Q(cyc9r_mul[2]),
    .D(cyc8r_mul[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_mul_1_s0 (
    .Q(cyc9r_mul[1]),
    .D(cyc8r_mul[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_mul_0_s0 (
    .Q(cyc9r_mul[0]),
    .D(cyc8r_mul[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc9r_previous_phase_19_s0 (
    .Q(cyc9r_previous_phase[19]),
    .D(op_phasedata[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_18_s0 (
    .Q(cyc9r_previous_phase[18]),
    .D(op_phasedata[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_17_s0 (
    .Q(cyc9r_previous_phase[17]),
    .D(op_phasedata[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_16_s0 (
    .Q(cyc9r_previous_phase[16]),
    .D(op_phasedata[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_15_s0 (
    .Q(cyc9r_previous_phase[15]),
    .D(op_phasedata[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_14_s0 (
    .Q(cyc9r_previous_phase[14]),
    .D(op_phasedata[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_13_s0 (
    .Q(cyc9r_previous_phase[13]),
    .D(op_phasedata[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_12_s0 (
    .Q(cyc9r_previous_phase[12]),
    .D(op_phasedata[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_11_s0 (
    .Q(cyc9r_previous_phase[11]),
    .D(op_phasedata[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_10_s0 (
    .Q(cyc9r_previous_phase[10]),
    .D(op_phasedata[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_9_s0 (
    .Q(cyc9r_previous_phase[9]),
    .D(cyc40r_phase_sr_out[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_8_s0 (
    .Q(cyc9r_previous_phase[8]),
    .D(cyc40r_phase_sr_out[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_7_s0 (
    .Q(cyc9r_previous_phase[7]),
    .D(cyc40r_phase_sr_out[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_6_s0 (
    .Q(cyc9r_previous_phase[6]),
    .D(cyc40r_phase_sr_out[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_5_s0 (
    .Q(cyc9r_previous_phase[5]),
    .D(cyc40r_phase_sr_out[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_4_s0 (
    .Q(cyc9r_previous_phase[4]),
    .D(cyc40r_phase_sr_out[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_3_s0 (
    .Q(cyc9r_previous_phase[3]),
    .D(cyc40r_phase_sr_out[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_2_s0 (
    .Q(cyc9r_previous_phase[2]),
    .D(cyc40r_phase_sr_out[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_1_s0 (
    .Q(cyc9r_previous_phase[1]),
    .D(cyc40r_phase_sr_out[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc9r_previous_phase_0_s0 (
    .Q(cyc9r_previous_phase[0]),
    .D(cyc40r_phase_sr_out[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE cyc10r_detuned_pdelta_16_s0 (
    .Q(cyc10r_detuned_pdelta[16]),
    .D(n1413_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_15_s0 (
    .Q(cyc10r_detuned_pdelta[15]),
    .D(n1414_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_14_s0 (
    .Q(cyc10r_detuned_pdelta[14]),
    .D(n1415_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_13_s0 (
    .Q(cyc10r_detuned_pdelta[13]),
    .D(n1416_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_12_s0 (
    .Q(cyc10r_detuned_pdelta[12]),
    .D(n1417_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_11_s0 (
    .Q(cyc10r_detuned_pdelta[11]),
    .D(n1418_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_10_s0 (
    .Q(cyc10r_detuned_pdelta[10]),
    .D(n1419_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_9_s0 (
    .Q(cyc10r_detuned_pdelta[9]),
    .D(n1420_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_8_s0 (
    .Q(cyc10r_detuned_pdelta[8]),
    .D(n1421_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_7_s0 (
    .Q(cyc10r_detuned_pdelta[7]),
    .D(n1422_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_6_s0 (
    .Q(cyc10r_detuned_pdelta[6]),
    .D(n1423_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_5_s0 (
    .Q(cyc10r_detuned_pdelta[5]),
    .D(n1424_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_4_s0 (
    .Q(cyc10r_detuned_pdelta[4]),
    .D(n1425_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_3_s0 (
    .Q(cyc10r_detuned_pdelta[3]),
    .D(n1426_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_2_s0 (
    .Q(cyc10r_detuned_pdelta[2]),
    .D(n1427_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_1_s0 (
    .Q(cyc10r_detuned_pdelta[1]),
    .D(n1428_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_detuned_pdelta_0_s0 (
    .Q(cyc10r_detuned_pdelta[0]),
    .D(n1429_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_mul_3_s0 (
    .Q(cyc10r_mul[3]),
    .D(cyc9r_mul[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_mul_2_s0 (
    .Q(cyc10r_mul[2]),
    .D(cyc9r_mul[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_mul_1_s0 (
    .Q(cyc10r_mul[1]),
    .D(cyc9r_mul[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_mul_0_s0 (
    .Q(cyc10r_mul[0]),
    .D(cyc9r_mul[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_phase_rst_s0 (
    .Q(cyc10r_phase_rst),
    .D(phase_rst),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_16_s0 (
    .Q(cyc11r_detuned_pdelta[16]),
    .D(cyc10r_detuned_pdelta[16]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_15_s0 (
    .Q(cyc11r_detuned_pdelta[15]),
    .D(cyc10r_detuned_pdelta[15]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_14_s0 (
    .Q(cyc11r_detuned_pdelta[14]),
    .D(cyc10r_detuned_pdelta[14]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_13_s0 (
    .Q(cyc11r_detuned_pdelta[13]),
    .D(cyc10r_detuned_pdelta[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_12_s0 (
    .Q(cyc11r_detuned_pdelta[12]),
    .D(cyc10r_detuned_pdelta[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_11_s0 (
    .Q(cyc11r_detuned_pdelta[11]),
    .D(cyc10r_detuned_pdelta[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_10_s0 (
    .Q(cyc11r_detuned_pdelta[10]),
    .D(cyc10r_detuned_pdelta[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_9_s0 (
    .Q(cyc11r_detuned_pdelta[9]),
    .D(cyc10r_detuned_pdelta[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_8_s0 (
    .Q(cyc11r_detuned_pdelta[8]),
    .D(cyc10r_detuned_pdelta[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_7_s0 (
    .Q(cyc11r_detuned_pdelta[7]),
    .D(cyc10r_detuned_pdelta[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_6_s0 (
    .Q(cyc11r_detuned_pdelta[6]),
    .D(cyc10r_detuned_pdelta[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_5_s0 (
    .Q(cyc11r_detuned_pdelta[5]),
    .D(cyc10r_detuned_pdelta[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_4_s0 (
    .Q(cyc11r_detuned_pdelta[4]),
    .D(cyc10r_detuned_pdelta[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_3_s0 (
    .Q(cyc11r_detuned_pdelta[3]),
    .D(cyc10r_detuned_pdelta[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_2_s0 (
    .Q(cyc11r_detuned_pdelta[2]),
    .D(cyc10r_detuned_pdelta[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_detuned_pdelta_1_s0 (
    .Q(cyc11r_detuned_pdelta[1]),
    .D(cyc10r_detuned_pdelta[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_mul_3_s0 (
    .Q(cyc11r_mul[3]),
    .D(cyc10r_mul[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_mul_2_s0 (
    .Q(cyc11r_mul[2]),
    .D(cyc10r_mul[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_mul_1_s0 (
    .Q(cyc11r_mul[1]),
    .D(cyc10r_mul[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_mul_0_s0 (
    .Q(cyc11r_mul[0]),
    .D(cyc10r_mul[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_phase_rst_s0 (
    .Q(cyc11r_phase_rst),
    .D(cyc10r_phase_rst),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc12r_multiplied_pdelta_19_s0 (
    .Q(cyc12r_multiplied_pdelta[19]),
    .D(n1604_2),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1624_7) 
);
  DFFRE cyc12r_multiplied_pdelta_18_s0 (
    .Q(cyc12r_multiplied_pdelta[18]),
    .D(n1605_2),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1624_7) 
);
  DFFRE cyc12r_multiplied_pdelta_17_s0 (
    .Q(cyc12r_multiplied_pdelta[17]),
    .D(n1606_2),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1624_7) 
);
  DFFRE cyc12r_multiplied_pdelta_16_s0 (
    .Q(cyc12r_multiplied_pdelta[16]),
    .D(n1607_2),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1624_7) 
);
  DFFE cyc12r_multiplied_pdelta_15_s0 (
    .Q(cyc12r_multiplied_pdelta[15]),
    .D(n1628_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_14_s0 (
    .Q(cyc12r_multiplied_pdelta[14]),
    .D(n1629_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_13_s0 (
    .Q(cyc12r_multiplied_pdelta[13]),
    .D(n1630_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_12_s0 (
    .Q(cyc12r_multiplied_pdelta[12]),
    .D(n1631_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_11_s0 (
    .Q(cyc12r_multiplied_pdelta[11]),
    .D(n1632_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_10_s0 (
    .Q(cyc12r_multiplied_pdelta[10]),
    .D(n1633_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_9_s0 (
    .Q(cyc12r_multiplied_pdelta[9]),
    .D(n1634_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_8_s0 (
    .Q(cyc12r_multiplied_pdelta[8]),
    .D(n1635_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_7_s0 (
    .Q(cyc12r_multiplied_pdelta[7]),
    .D(n1636_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_6_s0 (
    .Q(cyc12r_multiplied_pdelta[6]),
    .D(n1637_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_5_s0 (
    .Q(cyc12r_multiplied_pdelta[5]),
    .D(n1638_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_4_s0 (
    .Q(cyc12r_multiplied_pdelta[4]),
    .D(n1639_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_3_s0 (
    .Q(cyc12r_multiplied_pdelta[3]),
    .D(n1640_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_2_s0 (
    .Q(cyc12r_multiplied_pdelta[2]),
    .D(n1641_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_1_s0 (
    .Q(cyc12r_multiplied_pdelta[1]),
    .D(n1642_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_multiplied_pdelta_0_s0 (
    .Q(cyc12r_multiplied_pdelta[0]),
    .D(n1643_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_phase_rst_s0 (
    .Q(cyc12r_phase_rst),
    .D(cyc11r_phase_rst),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_19_s0 (
    .Q(cyc13r_multiplied_pdelta[19]),
    .D(cyc12r_multiplied_pdelta[19]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_18_s0 (
    .Q(cyc13r_multiplied_pdelta[18]),
    .D(cyc12r_multiplied_pdelta[18]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_17_s0 (
    .Q(cyc13r_multiplied_pdelta[17]),
    .D(cyc12r_multiplied_pdelta[17]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_16_s0 (
    .Q(cyc13r_multiplied_pdelta[16]),
    .D(cyc12r_multiplied_pdelta[16]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_15_s0 (
    .Q(cyc13r_multiplied_pdelta[15]),
    .D(cyc12r_multiplied_pdelta[15]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_14_s0 (
    .Q(cyc13r_multiplied_pdelta[14]),
    .D(cyc12r_multiplied_pdelta[14]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_13_s0 (
    .Q(cyc13r_multiplied_pdelta[13]),
    .D(cyc12r_multiplied_pdelta[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_12_s0 (
    .Q(cyc13r_multiplied_pdelta[12]),
    .D(cyc12r_multiplied_pdelta[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_11_s0 (
    .Q(cyc13r_multiplied_pdelta[11]),
    .D(cyc12r_multiplied_pdelta[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_10_s0 (
    .Q(cyc13r_multiplied_pdelta[10]),
    .D(cyc12r_multiplied_pdelta[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_9_s0 (
    .Q(cyc13r_multiplied_pdelta[9]),
    .D(cyc12r_multiplied_pdelta[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_8_s0 (
    .Q(cyc13r_multiplied_pdelta[8]),
    .D(cyc12r_multiplied_pdelta[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_7_s0 (
    .Q(cyc13r_multiplied_pdelta[7]),
    .D(cyc12r_multiplied_pdelta[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_6_s0 (
    .Q(cyc13r_multiplied_pdelta[6]),
    .D(cyc12r_multiplied_pdelta[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_5_s0 (
    .Q(cyc13r_multiplied_pdelta[5]),
    .D(cyc12r_multiplied_pdelta[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_4_s0 (
    .Q(cyc13r_multiplied_pdelta[4]),
    .D(cyc12r_multiplied_pdelta[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_3_s0 (
    .Q(cyc13r_multiplied_pdelta[3]),
    .D(cyc12r_multiplied_pdelta[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_2_s0 (
    .Q(cyc13r_multiplied_pdelta[2]),
    .D(cyc12r_multiplied_pdelta[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_1_s0 (
    .Q(cyc13r_multiplied_pdelta[1]),
    .D(cyc12r_multiplied_pdelta[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_multiplied_pdelta_0_s0 (
    .Q(cyc13r_multiplied_pdelta[0]),
    .D(cyc12r_multiplied_pdelta[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc13r_phase_rst_s0 (
    .Q(cyc13r_phase_rst),
    .D(cyc12r_phase_rst),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc14r_final_pdelta_19_s0 (
    .Q(cyc14r_final_pdelta[19]),
    .D(cyc13r_multiplied_pdelta[19]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_18_s0 (
    .Q(cyc14r_final_pdelta[18]),
    .D(cyc13r_multiplied_pdelta[18]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_17_s0 (
    .Q(cyc14r_final_pdelta[17]),
    .D(cyc13r_multiplied_pdelta[17]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_16_s0 (
    .Q(cyc14r_final_pdelta[16]),
    .D(cyc13r_multiplied_pdelta[16]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_15_s0 (
    .Q(cyc14r_final_pdelta[15]),
    .D(cyc13r_multiplied_pdelta[15]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_14_s0 (
    .Q(cyc14r_final_pdelta[14]),
    .D(cyc13r_multiplied_pdelta[14]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_13_s0 (
    .Q(cyc14r_final_pdelta[13]),
    .D(cyc13r_multiplied_pdelta[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_12_s0 (
    .Q(cyc14r_final_pdelta[12]),
    .D(cyc13r_multiplied_pdelta[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_11_s0 (
    .Q(cyc14r_final_pdelta[11]),
    .D(cyc13r_multiplied_pdelta[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_10_s0 (
    .Q(cyc14r_final_pdelta[10]),
    .D(cyc13r_multiplied_pdelta[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_9_s0 (
    .Q(cyc14r_final_pdelta[9]),
    .D(cyc13r_multiplied_pdelta[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_8_s0 (
    .Q(cyc14r_final_pdelta[8]),
    .D(cyc13r_multiplied_pdelta[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_7_s0 (
    .Q(cyc14r_final_pdelta[7]),
    .D(cyc13r_multiplied_pdelta[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_6_s0 (
    .Q(cyc14r_final_pdelta[6]),
    .D(cyc13r_multiplied_pdelta[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_5_s0 (
    .Q(cyc14r_final_pdelta[5]),
    .D(cyc13r_multiplied_pdelta[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_4_s0 (
    .Q(cyc14r_final_pdelta[4]),
    .D(cyc13r_multiplied_pdelta[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_3_s0 (
    .Q(cyc14r_final_pdelta[3]),
    .D(cyc13r_multiplied_pdelta[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_2_s0 (
    .Q(cyc14r_final_pdelta[2]),
    .D(cyc13r_multiplied_pdelta[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_1_s0 (
    .Q(cyc14r_final_pdelta[1]),
    .D(cyc13r_multiplied_pdelta[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFRE cyc14r_final_pdelta_0_s0 (
    .Q(cyc14r_final_pdelta[0]),
    .D(cyc13r_multiplied_pdelta[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1812_7) 
);
  DFFE cyc14r_phase_rst_s0 (
    .Q(cyc14r_phase_rst),
    .D(cyc13r_phase_rst),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc15r_phase_rst_s0 (
    .Q(cyc15r_phase_rst),
    .D(cyc14r_phase_rst),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc16r_previous_phase_19_s0 (
    .Q(cyc16r_previous_phase[19]),
    .D(cyc15r_previous_phase[19]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_18_s0 (
    .Q(cyc16r_previous_phase[18]),
    .D(cyc15r_previous_phase[18]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_17_s0 (
    .Q(cyc16r_previous_phase[17]),
    .D(cyc15r_previous_phase[17]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_16_s0 (
    .Q(cyc16r_previous_phase[16]),
    .D(cyc15r_previous_phase[16]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_15_s0 (
    .Q(cyc16r_previous_phase[15]),
    .D(cyc15r_previous_phase[15]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_14_s0 (
    .Q(cyc16r_previous_phase[14]),
    .D(cyc15r_previous_phase[14]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_13_s0 (
    .Q(cyc16r_previous_phase[13]),
    .D(cyc15r_previous_phase[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_12_s0 (
    .Q(cyc16r_previous_phase[12]),
    .D(cyc15r_previous_phase[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_11_s0 (
    .Q(cyc16r_previous_phase[11]),
    .D(cyc15r_previous_phase[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_10_s0 (
    .Q(cyc16r_previous_phase[10]),
    .D(cyc15r_previous_phase[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_9_s0 (
    .Q(cyc16r_previous_phase[9]),
    .D(cyc15r_previous_phase[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_8_s0 (
    .Q(cyc16r_previous_phase[8]),
    .D(cyc15r_previous_phase[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_7_s0 (
    .Q(cyc16r_previous_phase[7]),
    .D(cyc15r_previous_phase[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_6_s0 (
    .Q(cyc16r_previous_phase[6]),
    .D(cyc15r_previous_phase[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_5_s0 (
    .Q(cyc16r_previous_phase[5]),
    .D(cyc15r_previous_phase[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_4_s0 (
    .Q(cyc16r_previous_phase[4]),
    .D(cyc15r_previous_phase[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_3_s0 (
    .Q(cyc16r_previous_phase[3]),
    .D(cyc15r_previous_phase[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_2_s0 (
    .Q(cyc16r_previous_phase[2]),
    .D(cyc15r_previous_phase[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_1_s0 (
    .Q(cyc16r_previous_phase[1]),
    .D(cyc15r_previous_phase[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFRE cyc16r_previous_phase_0_s0 (
    .Q(cyc16r_previous_phase[0]),
    .D(cyc15r_previous_phase[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2001_7) 
);
  DFFE cyc17r_current_phase_19_s0 (
    .Q(cyc17r_current_phase[19]),
    .D(n2104_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_18_s0 (
    .Q(cyc17r_current_phase[18]),
    .D(n2105_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_17_s0 (
    .Q(cyc17r_current_phase[17]),
    .D(n2106_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_16_s0 (
    .Q(cyc17r_current_phase[16]),
    .D(n2107_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_15_s0 (
    .Q(cyc17r_current_phase[15]),
    .D(n2108_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_14_s0 (
    .Q(cyc17r_current_phase[14]),
    .D(n2109_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_13_s0 (
    .Q(cyc17r_current_phase[13]),
    .D(n2110_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_12_s0 (
    .Q(cyc17r_current_phase[12]),
    .D(n2111_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_11_s0 (
    .Q(cyc17r_current_phase[11]),
    .D(n2112_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_10_s0 (
    .Q(cyc17r_current_phase[10]),
    .D(n2113_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_9_s0 (
    .Q(cyc17r_current_phase[9]),
    .D(n2114_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_8_s0 (
    .Q(cyc17r_current_phase[8]),
    .D(n2115_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_7_s0 (
    .Q(cyc17r_current_phase[7]),
    .D(n2116_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_6_s0 (
    .Q(cyc17r_current_phase[6]),
    .D(n2117_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_5_s0 (
    .Q(cyc17r_current_phase[5]),
    .D(n2118_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_4_s0 (
    .Q(cyc17r_current_phase[4]),
    .D(n2119_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_3_s0 (
    .Q(cyc17r_current_phase[3]),
    .D(n2120_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_2_s0 (
    .Q(cyc17r_current_phase[2]),
    .D(n2121_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_1_s0 (
    .Q(cyc17r_current_phase[1]),
    .D(n2122_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc17r_current_phase_0_s0 (
    .Q(cyc17r_current_phase[0]),
    .D(n2123_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc18r_current_phase_19_s0 (
    .Q(cyc18r_current_phase[19]),
    .D(cyc17r_current_phase[19]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_18_s0 (
    .Q(cyc18r_current_phase[18]),
    .D(cyc17r_current_phase[18]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_17_s0 (
    .Q(cyc18r_current_phase[17]),
    .D(cyc17r_current_phase[17]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_16_s0 (
    .Q(cyc18r_current_phase[16]),
    .D(cyc17r_current_phase[16]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_15_s0 (
    .Q(cyc18r_current_phase[15]),
    .D(cyc17r_current_phase[15]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_14_s0 (
    .Q(cyc18r_current_phase[14]),
    .D(cyc17r_current_phase[14]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_13_s0 (
    .Q(cyc18r_current_phase[13]),
    .D(cyc17r_current_phase[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_12_s0 (
    .Q(cyc18r_current_phase[12]),
    .D(cyc17r_current_phase[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_11_s0 (
    .Q(cyc18r_current_phase[11]),
    .D(cyc17r_current_phase[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_10_s0 (
    .Q(cyc18r_current_phase[10]),
    .D(cyc17r_current_phase[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_9_s0 (
    .Q(cyc18r_current_phase[9]),
    .D(cyc17r_current_phase[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_8_s0 (
    .Q(cyc18r_current_phase[8]),
    .D(cyc17r_current_phase[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_7_s0 (
    .Q(cyc18r_current_phase[7]),
    .D(cyc17r_current_phase[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_6_s0 (
    .Q(cyc18r_current_phase[6]),
    .D(cyc17r_current_phase[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_5_s0 (
    .Q(cyc18r_current_phase[5]),
    .D(cyc17r_current_phase[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_4_s0 (
    .Q(cyc18r_current_phase[4]),
    .D(cyc17r_current_phase[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_3_s0 (
    .Q(cyc18r_current_phase[3]),
    .D(cyc17r_current_phase[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_2_s0 (
    .Q(cyc18r_current_phase[2]),
    .D(cyc17r_current_phase[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_1_s0 (
    .Q(cyc18r_current_phase[1]),
    .D(cyc17r_current_phase[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc18r_current_phase_0_s0 (
    .Q(cyc18r_current_phase[0]),
    .D(cyc17r_current_phase[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE phase_ch6_c2_8_s0 (
    .Q(phase_ch6_c2[8]),
    .D(cyc15r_previous_phase[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n2261_7) 
);
  DFFE phase_ch6_c2_7_s0 (
    .Q(phase_ch6_c2[7]),
    .D(n2262_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE phase_ch6_c2_6_s0 (
    .Q(phase_ch6_c2[6]),
    .D(n2263_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE phase_ch6_c2_5_s0 (
    .Q(phase_ch6_c2[5]),
    .D(n2264_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE phase_ch6_c2_4_s0 (
    .Q(phase_ch6_c2[4]),
    .D(n2265_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE phase_ch6_c2_3_s0 (
    .Q(phase_ch6_c2[3]),
    .D(n2266_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE phase_ch6_c2_2_s0 (
    .Q(phase_ch6_c2[2]),
    .D(n2267_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE phase_ch6_c2_1_s0 (
    .Q(phase_ch6_c2[1]),
    .D(n2268_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE phase_ch6_c2_0_s0 (
    .Q(reg_phase_ch6_c2),
    .D(n2269_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  RAM16SDP4 cyc10r_previous_phase_0_s8 (
    .DO(cyc15r_previous_phase[3:0]),
    .DI(cyc9r_previous_phase[3:0]),
    .WAD({GND,cyc10r_previous_phase_addr_tmp_26,cyc10r_previous_phase_addr_tmp_27,cyc42r_level_fp_sign_31}),
    .RAD({GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16SDP4 cyc10r_previous_phase_0_s9 (
    .DO(cyc15r_previous_phase[7:4]),
    .DI(cyc9r_previous_phase[7:4]),
    .WAD({GND,cyc10r_previous_phase_addr_tmp_26,cyc10r_previous_phase_addr_tmp_27,cyc42r_level_fp_sign_31}),
    .RAD({GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16SDP4 cyc10r_previous_phase_0_s10 (
    .DO(cyc15r_previous_phase[11:8]),
    .DI(cyc9r_previous_phase[11:8]),
    .WAD({GND,cyc10r_previous_phase_addr_tmp_26,cyc10r_previous_phase_addr_tmp_27,cyc42r_level_fp_sign_31}),
    .RAD({GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16SDP4 cyc10r_previous_phase_0_s11 (
    .DO(cyc15r_previous_phase[15:12]),
    .DI(cyc9r_previous_phase[15:12]),
    .WAD({GND,cyc10r_previous_phase_addr_tmp_26,cyc10r_previous_phase_addr_tmp_27,cyc42r_level_fp_sign_31}),
    .RAD({GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16SDP4 cyc10r_previous_phase_0_s12 (
    .DO(cyc15r_previous_phase[19:16]),
    .DI(cyc9r_previous_phase[19:16]),
    .WAD({GND,cyc10r_previous_phase_addr_tmp_26,cyc10r_previous_phase_addr_tmp_27,cyc42r_level_fp_sign_31}),
    .RAD({GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16SDP4 cyc10r_previous_phase_0_s13 (
    .DO({fl[2:0],kon_sr_24_31[5]}),
    .DI({\sr[0] [2:0],n677_3}),
    .WAD({GND,cyc10r_previous_phase_addr_tmp_26,cyc10r_previous_phase_addr_tmp_27,cyc42r_level_fp_sign_31}),
    .RAD({GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16S4 cyc15r_final_pdelta_0_s5 (
    .DO(cyc16r_final_pdelta[3:0]),
    .DI(cyc14r_final_pdelta[3:0]),
    .AD({GND,GND,GND,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16S4 cyc15r_final_pdelta_0_s7 (
    .DO(cyc16r_final_pdelta[7:4]),
    .DI(cyc14r_final_pdelta[7:4]),
    .AD({GND,GND,GND,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16S4 cyc15r_final_pdelta_0_s9 (
    .DO(cyc16r_final_pdelta[11:8]),
    .DI(cyc14r_final_pdelta[11:8]),
    .AD({GND,GND,GND,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16S4 cyc15r_final_pdelta_0_s11 (
    .DO(cyc16r_final_pdelta[15:12]),
    .DI(cyc14r_final_pdelta[15:12]),
    .AD({GND,GND,GND,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  RAM16S4 cyc15r_final_pdelta_0_s13 (
    .DO(cyc16r_final_pdelta[19:16]),
    .DI(cyc14r_final_pdelta[19:16]),
    .AD({GND,GND,GND,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  MULT18X18 mult_1109_s1 (
    .DOUT({DOUT[35:20],n1604_2,n1605_2,n1606_2,n1607_2,n1608_2,n1609_2,n1610_2,n1611_2,n1612_2,n1613_2,n1614_2,n1615_2,n1616_2,n1617_2,n1618_2,n1619_2,n1620_2,n1621_2,n1622_2,n1623_2}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,cyc10r_mul[3:0]}),
    .B({GND,cyc10r_detuned_pdelta[16:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(GND) 
);
defparam mult_1109_s1.AREG=1'b1;
defparam mult_1109_s1.ASIGN_REG=1'b0;
defparam mult_1109_s1.BREG=1'b1;
defparam mult_1109_s1.BSIGN_REG=1'b0;
defparam mult_1109_s1.MULT_RESET_MODE="SYNC";
defparam mult_1109_s1.OUT_REG=1'b0;
defparam mult_1109_s1.PIPE_REG=1'b0;
defparam mult_1109_s1.SOA_REG=1'b0;
  ALU cyc1c_frac_adder_0_s (
    .SUM(cyc1c_frac_adder[0]),
    .COUT(cyc1c_frac_adder_0_2),
    .I0(kf[0]),
    .I1(n91_3),
    .I3(GND),
    .CIN(cyc0r_ex_lfp_sign) 
);
defparam cyc1c_frac_adder_0_s.ALU_MODE=0;
  ALU cyc1c_frac_adder_1_s (
    .SUM(cyc1c_frac_adder[1]),
    .COUT(cyc1c_frac_adder_1_2),
    .I0(kf[1]),
    .I1(n92_3),
    .I3(GND),
    .CIN(cyc1c_frac_adder_0_2) 
);
defparam cyc1c_frac_adder_1_s.ALU_MODE=0;
  ALU cyc1c_frac_adder_2_s (
    .SUM(cyc1c_frac_adder[2]),
    .COUT(cyc1c_frac_adder_2_2),
    .I0(kf[2]),
    .I1(n93_3),
    .I3(GND),
    .CIN(cyc1c_frac_adder_1_2) 
);
defparam cyc1c_frac_adder_2_s.ALU_MODE=0;
  ALU cyc1c_frac_adder_3_s (
    .SUM(cyc1c_frac_adder[3]),
    .COUT(cyc1c_frac_adder_3_2),
    .I0(kf[3]),
    .I1(n94_3),
    .I3(GND),
    .CIN(cyc1c_frac_adder_2_2) 
);
defparam cyc1c_frac_adder_3_s.ALU_MODE=0;
  ALU cyc1c_frac_adder_4_s (
    .SUM(cyc1c_frac_adder[4]),
    .COUT(cyc1c_frac_adder_4_2),
    .I0(kf[4]),
    .I1(n95_3),
    .I3(GND),
    .CIN(cyc1c_frac_adder_3_2) 
);
defparam cyc1c_frac_adder_4_s.ALU_MODE=0;
  ALU cyc1c_frac_adder_5_s (
    .SUM(cyc1c_frac_adder[5]),
    .COUT(cyc1c_frac_adder[6]),
    .I0(kf[5]),
    .I1(n96_3),
    .I3(GND),
    .CIN(cyc1c_frac_adder_4_2) 
);
defparam cyc1c_frac_adder_5_s.ALU_MODE=0;
  ALU cyc1c_int_adder_0_s (
    .SUM(cyc1c_int_adder[0]),
    .COUT(cyc1c_int_adder_0_2),
    .I0(kc[0]),
    .I1(n112_7),
    .I3(GND),
    .CIN(cyc1c_frac_adder[6]) 
);
defparam cyc1c_int_adder_0_s.ALU_MODE=0;
  ALU cyc1c_int_adder_1_s (
    .SUM(cyc1c_int_adder[1]),
    .COUT(cyc1c_int_adder_1_2),
    .I0(kc[1]),
    .I1(n113_5),
    .I3(GND),
    .CIN(cyc1c_int_adder_0_2) 
);
defparam cyc1c_int_adder_1_s.ALU_MODE=0;
  ALU cyc1c_int_adder_2_s (
    .SUM(cyc1c_int_adder[2]),
    .COUT(cyc1c_int_adder_2_2),
    .I0(kc[2]),
    .I1(n114_6),
    .I3(GND),
    .CIN(cyc1c_int_adder_1_2) 
);
defparam cyc1c_int_adder_2_s.ALU_MODE=0;
  ALU cyc1c_int_adder_3_s (
    .SUM(cyc1c_int_adder[3]),
    .COUT(cyc1c_int_adder_3_2),
    .I0(kc[3]),
    .I1(n115_3),
    .I3(GND),
    .CIN(cyc1c_int_adder_2_2) 
);
defparam cyc1c_int_adder_3_s.ALU_MODE=0;
  ALU cyc1c_int_adder_4_s (
    .SUM(cyc1c_int_adder[4]),
    .COUT(cyc1c_int_adder_4_2),
    .I0(kc[4]),
    .I1(cyc0r_ex_lfp_sign),
    .I3(GND),
    .CIN(cyc1c_int_adder_3_2) 
);
defparam cyc1c_int_adder_4_s.ALU_MODE=0;
  ALU cyc1c_int_adder_5_s (
    .SUM(cyc1c_int_adder[5]),
    .COUT(cyc1c_int_adder_5_2),
    .I0(kc[5]),
    .I1(cyc0r_ex_lfp_sign),
    .I3(GND),
    .CIN(cyc1c_int_adder_4_2) 
);
defparam cyc1c_int_adder_5_s.ALU_MODE=0;
  ALU cyc1c_int_adder_6_s (
    .SUM(cyc1c_int_adder[6]),
    .COUT(cyc1c_int_adder[7]),
    .I0(kc[6]),
    .I1(cyc0r_ex_lfp_sign),
    .I3(GND),
    .CIN(cyc1c_int_adder_5_2) 
);
defparam cyc1c_int_adder_6_s.ALU_MODE=0;
  ALU n817_s (
    .SUM(n817_1),
    .COUT(n817_2),
    .I0(n787_3),
    .I1(n791_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n817_s.ALU_MODE=0;
  ALU n816_s (
    .SUM(n816_1),
    .COUT(n816_2),
    .I0(n788_3),
    .I1(n792_3),
    .I3(GND),
    .CIN(n817_2) 
);
defparam n816_s.ALU_MODE=0;
  ALU n815_s (
    .SUM(n815_1),
    .COUT(n815_2),
    .I0(n789_3),
    .I1(n793_3),
    .I3(GND),
    .CIN(n816_2) 
);
defparam n815_s.ALU_MODE=0;
  ALU n814_s (
    .SUM(n814_1),
    .COUT(n814_2),
    .I0(n790_3),
    .I1(cyc6r_pdelta_increment_multiplier[2]),
    .I3(GND),
    .CIN(n815_2) 
);
defparam n814_s.ALU_MODE=0;
  ALU n813_s (
    .SUM(n813_1),
    .COUT(n812_7),
    .I0(cyc6r_pdelta_increment_multiplier[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n814_2) 
);
defparam n813_s.ALU_MODE=0;
  ALU n817_s0 (
    .SUM(n817_3),
    .COUT(n817_4),
    .I0(n800_3),
    .I1(n809_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n817_s0.ALU_MODE=0;
  ALU n816_s0 (
    .SUM(n816_3),
    .COUT(n816_4),
    .I0(n801_3),
    .I1(cyc6r_pdelta_increment_multiplier[0]),
    .I3(GND),
    .CIN(n817_4) 
);
defparam n816_s0.ALU_MODE=0;
  ALU n815_s0 (
    .SUM(n815_3),
    .COUT(n814_7),
    .I0(cyc6r_pdelta_increment_multiplier[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n816_4) 
);
defparam n815_s0.ALU_MODE=0;
  ALU n817_s1 (
    .SUM(n817_2_SUM),
    .COUT(n817_6),
    .I0(n817_1),
    .I1(n817_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n817_s1.ALU_MODE=0;
  ALU n816_s1 (
    .SUM(n816_5),
    .COUT(n816_6),
    .I0(n816_1),
    .I1(n816_3),
    .I3(GND),
    .CIN(n817_6) 
);
defparam n816_s1.ALU_MODE=0;
  ALU n815_s1 (
    .SUM(n815_5),
    .COUT(n815_6),
    .I0(n815_1),
    .I1(n815_3),
    .I3(GND),
    .CIN(n816_6) 
);
defparam n815_s1.ALU_MODE=0;
  ALU n814_s1 (
    .SUM(n814_5),
    .COUT(n814_6),
    .I0(n814_1),
    .I1(n814_7),
    .I3(GND),
    .CIN(n815_6) 
);
defparam n814_s1.ALU_MODE=0;
  ALU n813_s1 (
    .SUM(n813_5),
    .COUT(n813_6),
    .I0(n813_1),
    .I1(GND),
    .I3(GND),
    .CIN(n814_6) 
);
defparam n813_s1.ALU_MODE=0;
  ALU n812_s1 (
    .SUM(n812_5),
    .COUT(n811_9),
    .I0(n812_7),
    .I1(GND),
    .I3(GND),
    .CIN(n813_6) 
);
defparam n812_s1.ALU_MODE=0;
  ALU n935_s (
    .SUM(n935_1),
    .COUT(n935_2),
    .I0(cyc7r_pdelta_base[0]),
    .I1(cyc7r_multiplied_increment[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n935_s.ALU_MODE=0;
  ALU n934_s (
    .SUM(n934_1),
    .COUT(n934_2),
    .I0(cyc7r_pdelta_base[1]),
    .I1(cyc7r_multiplied_increment[2]),
    .I3(GND),
    .CIN(n935_2) 
);
defparam n934_s.ALU_MODE=0;
  ALU n933_s (
    .SUM(n933_1),
    .COUT(n933_2),
    .I0(cyc7r_pdelta_base[2]),
    .I1(cyc7r_multiplied_increment[3]),
    .I3(GND),
    .CIN(n934_2) 
);
defparam n933_s.ALU_MODE=0;
  ALU n932_s (
    .SUM(n932_1),
    .COUT(n932_2),
    .I0(cyc7r_pdelta_base[3]),
    .I1(cyc7r_multiplied_increment[4]),
    .I3(GND),
    .CIN(n933_2) 
);
defparam n932_s.ALU_MODE=0;
  ALU n931_s (
    .SUM(n931_1),
    .COUT(n931_2),
    .I0(cyc7r_pdelta_base[4]),
    .I1(cyc7r_multiplied_increment[5]),
    .I3(GND),
    .CIN(n932_2) 
);
defparam n931_s.ALU_MODE=0;
  ALU n930_s (
    .SUM(n930_1),
    .COUT(n930_2),
    .I0(cyc7r_pdelta_base[5]),
    .I1(cyc7r_multiplied_increment[6]),
    .I3(GND),
    .CIN(n931_2) 
);
defparam n930_s.ALU_MODE=0;
  ALU n929_s (
    .SUM(n929_1),
    .COUT(n929_2),
    .I0(cyc7r_pdelta_base[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n930_2) 
);
defparam n929_s.ALU_MODE=0;
  ALU n928_s (
    .SUM(n928_1),
    .COUT(n928_2),
    .I0(cyc7r_pdelta_base[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n929_2) 
);
defparam n928_s.ALU_MODE=0;
  ALU n927_s (
    .SUM(n927_1),
    .COUT(n927_2),
    .I0(cyc7r_pdelta_base[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n928_2) 
);
defparam n927_s.ALU_MODE=0;
  ALU n926_s (
    .SUM(n926_1),
    .COUT(n926_2),
    .I0(cyc7r_pdelta_base[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n927_2) 
);
defparam n926_s.ALU_MODE=0;
  ALU n925_s (
    .SUM(n925_1),
    .COUT(n925_2),
    .I0(cyc7r_pdelta_base[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n926_2) 
);
defparam n925_s.ALU_MODE=0;
  ALU n924_s (
    .SUM(n924_1),
    .COUT(n924_0_COUT),
    .I0(cyc7r_pdelta_base[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n925_2) 
);
defparam n924_s.ALU_MODE=0;
  ALU n1429_s (
    .SUM(n1429_1),
    .COUT(n1429_2),
    .I0(cyc9r_shifted_pdelta[0]),
    .I1(cyc9r_pdelta_detuning_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1429_s.ALU_MODE=0;
  ALU n1428_s (
    .SUM(n1428_1),
    .COUT(n1428_2),
    .I0(cyc9r_shifted_pdelta[1]),
    .I1(cyc9r_pdelta_detuning_value[1]),
    .I3(GND),
    .CIN(n1429_2) 
);
defparam n1428_s.ALU_MODE=0;
  ALU n1427_s (
    .SUM(n1427_1),
    .COUT(n1427_2),
    .I0(cyc9r_shifted_pdelta[2]),
    .I1(cyc9r_pdelta_detuning_value[2]),
    .I3(GND),
    .CIN(n1428_2) 
);
defparam n1427_s.ALU_MODE=0;
  ALU n1426_s (
    .SUM(n1426_1),
    .COUT(n1426_2),
    .I0(cyc9r_shifted_pdelta[3]),
    .I1(cyc9r_pdelta_detuning_value[3]),
    .I3(GND),
    .CIN(n1427_2) 
);
defparam n1426_s.ALU_MODE=0;
  ALU n1425_s (
    .SUM(n1425_1),
    .COUT(n1425_2),
    .I0(cyc9r_shifted_pdelta[4]),
    .I1(cyc9r_pdelta_detuning_value[4]),
    .I3(GND),
    .CIN(n1426_2) 
);
defparam n1425_s.ALU_MODE=0;
  ALU n1424_s (
    .SUM(n1424_1),
    .COUT(n1424_2),
    .I0(cyc9r_shifted_pdelta[5]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1425_2) 
);
defparam n1424_s.ALU_MODE=0;
  ALU n1423_s (
    .SUM(n1423_1),
    .COUT(n1423_2),
    .I0(cyc9r_shifted_pdelta[6]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1424_2) 
);
defparam n1423_s.ALU_MODE=0;
  ALU n1422_s (
    .SUM(n1422_1),
    .COUT(n1422_2),
    .I0(cyc9r_shifted_pdelta[7]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1423_2) 
);
defparam n1422_s.ALU_MODE=0;
  ALU n1421_s (
    .SUM(n1421_1),
    .COUT(n1421_2),
    .I0(cyc9r_shifted_pdelta[8]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1422_2) 
);
defparam n1421_s.ALU_MODE=0;
  ALU n1420_s (
    .SUM(n1420_1),
    .COUT(n1420_2),
    .I0(cyc9r_shifted_pdelta[9]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1421_2) 
);
defparam n1420_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(cyc9r_shifted_pdelta[10]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1420_2) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(cyc9r_shifted_pdelta[11]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(cyc9r_shifted_pdelta[12]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(cyc9r_shifted_pdelta[13]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(cyc9r_shifted_pdelta[14]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(cyc9r_shifted_pdelta[15]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_0_COUT),
    .I0(cyc9r_shifted_pdelta[16]),
    .I1(cyc9r_pdelta_detuning_value[16]),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n2123_s (
    .SUM(n2123_1),
    .COUT(n2123_2),
    .I0(cyc16r_previous_phase[0]),
    .I1(cyc16r_final_pdelta[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2123_s.ALU_MODE=0;
  ALU n2122_s (
    .SUM(n2122_1),
    .COUT(n2122_2),
    .I0(cyc16r_previous_phase[1]),
    .I1(cyc16r_final_pdelta[1]),
    .I3(GND),
    .CIN(n2123_2) 
);
defparam n2122_s.ALU_MODE=0;
  ALU n2121_s (
    .SUM(n2121_1),
    .COUT(n2121_2),
    .I0(cyc16r_previous_phase[2]),
    .I1(cyc16r_final_pdelta[2]),
    .I3(GND),
    .CIN(n2122_2) 
);
defparam n2121_s.ALU_MODE=0;
  ALU n2120_s (
    .SUM(n2120_1),
    .COUT(n2120_2),
    .I0(cyc16r_previous_phase[3]),
    .I1(cyc16r_final_pdelta[3]),
    .I3(GND),
    .CIN(n2121_2) 
);
defparam n2120_s.ALU_MODE=0;
  ALU n2119_s (
    .SUM(n2119_1),
    .COUT(n2119_2),
    .I0(cyc16r_previous_phase[4]),
    .I1(cyc16r_final_pdelta[4]),
    .I3(GND),
    .CIN(n2120_2) 
);
defparam n2119_s.ALU_MODE=0;
  ALU n2118_s (
    .SUM(n2118_1),
    .COUT(n2118_2),
    .I0(cyc16r_previous_phase[5]),
    .I1(cyc16r_final_pdelta[5]),
    .I3(GND),
    .CIN(n2119_2) 
);
defparam n2118_s.ALU_MODE=0;
  ALU n2117_s (
    .SUM(n2117_1),
    .COUT(n2117_2),
    .I0(cyc16r_previous_phase[6]),
    .I1(cyc16r_final_pdelta[6]),
    .I3(GND),
    .CIN(n2118_2) 
);
defparam n2117_s.ALU_MODE=0;
  ALU n2116_s (
    .SUM(n2116_1),
    .COUT(n2116_2),
    .I0(cyc16r_previous_phase[7]),
    .I1(cyc16r_final_pdelta[7]),
    .I3(GND),
    .CIN(n2117_2) 
);
defparam n2116_s.ALU_MODE=0;
  ALU n2115_s (
    .SUM(n2115_1),
    .COUT(n2115_2),
    .I0(cyc16r_previous_phase[8]),
    .I1(cyc16r_final_pdelta[8]),
    .I3(GND),
    .CIN(n2116_2) 
);
defparam n2115_s.ALU_MODE=0;
  ALU n2114_s (
    .SUM(n2114_1),
    .COUT(n2114_2),
    .I0(cyc16r_previous_phase[9]),
    .I1(cyc16r_final_pdelta[9]),
    .I3(GND),
    .CIN(n2115_2) 
);
defparam n2114_s.ALU_MODE=0;
  ALU n2113_s (
    .SUM(n2113_1),
    .COUT(n2113_2),
    .I0(cyc16r_previous_phase[10]),
    .I1(cyc16r_final_pdelta[10]),
    .I3(GND),
    .CIN(n2114_2) 
);
defparam n2113_s.ALU_MODE=0;
  ALU n2112_s (
    .SUM(n2112_1),
    .COUT(n2112_2),
    .I0(cyc16r_previous_phase[11]),
    .I1(cyc16r_final_pdelta[11]),
    .I3(GND),
    .CIN(n2113_2) 
);
defparam n2112_s.ALU_MODE=0;
  ALU n2111_s (
    .SUM(n2111_1),
    .COUT(n2111_2),
    .I0(cyc16r_previous_phase[12]),
    .I1(cyc16r_final_pdelta[12]),
    .I3(GND),
    .CIN(n2112_2) 
);
defparam n2111_s.ALU_MODE=0;
  ALU n2110_s (
    .SUM(n2110_1),
    .COUT(n2110_2),
    .I0(cyc16r_previous_phase[13]),
    .I1(cyc16r_final_pdelta[13]),
    .I3(GND),
    .CIN(n2111_2) 
);
defparam n2110_s.ALU_MODE=0;
  ALU n2109_s (
    .SUM(n2109_1),
    .COUT(n2109_2),
    .I0(cyc16r_previous_phase[14]),
    .I1(cyc16r_final_pdelta[14]),
    .I3(GND),
    .CIN(n2110_2) 
);
defparam n2109_s.ALU_MODE=0;
  ALU n2108_s (
    .SUM(n2108_1),
    .COUT(n2108_2),
    .I0(cyc16r_previous_phase[15]),
    .I1(cyc16r_final_pdelta[15]),
    .I3(GND),
    .CIN(n2109_2) 
);
defparam n2108_s.ALU_MODE=0;
  ALU n2107_s (
    .SUM(n2107_1),
    .COUT(n2107_2),
    .I0(cyc16r_previous_phase[16]),
    .I1(cyc16r_final_pdelta[16]),
    .I3(GND),
    .CIN(n2108_2) 
);
defparam n2107_s.ALU_MODE=0;
  ALU n2106_s (
    .SUM(n2106_1),
    .COUT(n2106_2),
    .I0(cyc16r_previous_phase[17]),
    .I1(cyc16r_final_pdelta[17]),
    .I3(GND),
    .CIN(n2107_2) 
);
defparam n2106_s.ALU_MODE=0;
  ALU n2105_s (
    .SUM(n2105_1),
    .COUT(n2105_2),
    .I0(cyc16r_previous_phase[18]),
    .I1(cyc16r_final_pdelta[18]),
    .I3(GND),
    .CIN(n2106_2) 
);
defparam n2105_s.ALU_MODE=0;
  ALU n2104_s (
    .SUM(n2104_1),
    .COUT(n2104_0_COUT),
    .I0(cyc16r_previous_phase[19]),
    .I1(cyc16r_final_pdelta[19]),
    .I3(GND),
    .CIN(n2105_2) 
);
defparam n2104_s.ALU_MODE=0;
  ALU n837_s (
    .SUM(n837_2),
    .COUT(n837_3),
    .I0(cyc6r_pdelta_increment_multiplier[3]),
    .I1(n791_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n837_s.ALU_MODE=0;
  ALU n836_s (
    .SUM(n836_2),
    .COUT(n836_3),
    .I0(n788_3),
    .I1(n792_3),
    .I3(GND),
    .CIN(n837_3) 
);
defparam n836_s.ALU_MODE=0;
  ALU n835_s (
    .SUM(n835_2),
    .COUT(n835_3),
    .I0(n789_3),
    .I1(n793_3),
    .I3(GND),
    .CIN(n836_3) 
);
defparam n835_s.ALU_MODE=0;
  ALU n834_s (
    .SUM(n834_2),
    .COUT(n834_3),
    .I0(n790_3),
    .I1(cyc6r_pdelta_increment_multiplier[2]),
    .I3(GND),
    .CIN(n835_3) 
);
defparam n834_s.ALU_MODE=0;
  ALU n833_s (
    .SUM(n833_2),
    .COUT(n832_6),
    .I0(cyc6r_pdelta_increment_multiplier[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n834_3) 
);
defparam n833_s.ALU_MODE=0;
  ALU n837_s0 (
    .SUM(n837_4),
    .COUT(n837_5),
    .I0(n837_2),
    .I1(n809_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n837_s0.ALU_MODE=0;
  ALU n836_s0 (
    .SUM(n836_4),
    .COUT(n836_5),
    .I0(n836_2),
    .I1(cyc6r_pdelta_increment_multiplier[0]),
    .I3(GND),
    .CIN(n837_5) 
);
defparam n836_s0.ALU_MODE=0;
  ALU n835_s0 (
    .SUM(n835_4),
    .COUT(n835_5),
    .I0(n835_2),
    .I1(GND),
    .I3(GND),
    .CIN(n836_5) 
);
defparam n835_s0.ALU_MODE=0;
  ALU n834_s0 (
    .SUM(n834_4),
    .COUT(n834_5),
    .I0(n834_2),
    .I1(GND),
    .I3(GND),
    .CIN(n835_5) 
);
defparam n834_s0.ALU_MODE=0;
  ALU n833_s0 (
    .SUM(n833_4),
    .COUT(n833_5),
    .I0(n833_2),
    .I1(GND),
    .I3(GND),
    .CIN(n834_5) 
);
defparam n833_s0.ALU_MODE=0;
  ALU n832_s0 (
    .SUM(n832_4),
    .COUT(n831_9),
    .I0(n832_6),
    .I1(GND),
    .I3(GND),
    .CIN(n833_5) 
);
defparam n832_s0.ALU_MODE=0;
  MUX2_LUT5 n700_s41 (
    .O(n700_45),
    .I0(n700_55),
    .I1(n700_57),
    .S0(n700_49) 
);
  INV cyc10r_previous_phase_addr_tmp_s15 (
    .O(cyc10r_previous_phase_addr_tmp_27),
    .I(cyc42r_level_fp_sign_33) 
);
  pg_submdl_fnumrom u_cyc6r_fnumrom (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .cyc6c_final_pitchval(cyc6c_final_pitchval[9:4]),
    .cyc6r_pdelta_calcmode(cyc6r_pdelta_calcmode),
    .cyc6r_pdelta_increment_multiplicand(cyc6r_pdelta_increment_multiplicand[3:0]),
    .cyc6r_pdelta_base(cyc6r_pdelta_base[11:0])
);
  primitive_sr_bram_9 \phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr  (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .synced_mrst_n(synced_mrst_n),
    .cycle_10(cycle_10),
    .phi1n(phi1n),
    .n105_11(n105_11),
    .n58_11(n58_11),
    .cyc18r_current_phase(cyc18r_current_phase[19:0]),
    .ff_reset(ff_reset[6]),
    .op_phasedata(op_phasedata[9:0]),
    .cyc40r_phase_sr_out(cyc40r_phase_sr_out[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_pg */
module primitive_counter_6 (
  clk,
  samplecntr_rst,
  n26_8,
  cycle_31,
  phi1p,
  n105_11,
  ff_reset,
  samplecntr_q
)
;
input clk;
input samplecntr_rst;
input n26_8;
input cycle_31;
input phi1p;
input n105_11;
input [6:6] ff_reset;
output [1:1] samplecntr_q;
wire n19_5;
wire n12_5;
wire counter_0_9;
wire n13_7;
wire [0:0] counter;
wire VCC;
wire GND;
  LUT3 n19_s2 (
    .F(n19_5),
    .I0(samplecntr_rst),
    .I1(counter_0_9),
    .I2(n26_8) 
);
defparam n19_s2.INIT=8'hF8;
  LUT2 n12_s1 (
    .F(n12_5),
    .I0(samplecntr_q[1]),
    .I1(counter[0]) 
);
defparam n12_s1.INIT=4'h6;
  LUT4 counter_0_s4 (
    .F(counter_0_9),
    .I0(cycle_31),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam counter_0_s4.INIT=16'h20AA;
  DFFRE counter_0_s0 (
    .Q(counter[0]),
    .D(n13_7),
    .CLK(clk),
    .CE(counter_0_9),
    .RESET(n19_5) 
);
  DFFRE counter_1_s0 (
    .Q(samplecntr_q[1]),
    .D(n12_5),
    .CLK(clk),
    .CE(counter_0_9),
    .RESET(n19_5) 
);
  INV n13_s3 (
    .O(n13_7),
    .I(counter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_6 */
module primitive_sr_7 (
  cyc42r_level_fp_sign_31,
  clk,
  synced_mrst_n_49,
  n58_11,
  cyc10r_envstate_current,
  \sr[0] ,
  ff_reset,
  \sr[0]_0_22 ,
  \sr[27]_0_7 ,
  \sr[27]_1_7 ,
  \sr[27]_0_9 ,
  \sr[27]_1_9 ,
  \sr[0]_addr_tmp_64 ,
  \sr[0]_addr_tmp_67 ,
  cyc37r_envstate_previous
)
;
input cyc42r_level_fp_sign_31;
input clk;
input synced_mrst_n_49;
input n58_11;
input [1:0] cyc10r_envstate_current;
input [1:0] \sr[0] ;
input [6:6] ff_reset;
output \sr[0]_0_22 ;
output \sr[27]_0_7 ;
output \sr[27]_1_7 ;
output \sr[27]_0_9 ;
output \sr[27]_1_9 ;
output \sr[0]_addr_tmp_64 ;
output \sr[0]_addr_tmp_67 ;
output [1:0] cyc37r_envstate_previous;
wire \sr[0]_addr_tmp_47 ;
wire \sr[0]_addr_tmp_51 ;
wire \sr[0]_addr_tmp_55 ;
wire \sr[0]_addr_tmp_57 ;
wire \sr[0]_addr_tmp_59 ;
wire \sr[0]_addr_tmp_61 ;
wire \sr[0]_0_10 ;
wire \sr[0]_0_14 ;
wire \sr[0]_0_18 ;
wire cyc37r_envstate_previous_1_4;
wire cyc37r_envstate_previous_0_4;
wire cyc37r_envstate_previous_1_6;
wire cyc37r_envstate_previous_0_6;
wire \sr[0]_0_12 ;
wire \sr[0]_0_11 ;
wire \sr[0]_0_16 ;
wire \sr[0]_0_15 ;
wire \sr[0]_0_20 ;
wire \sr[0]_0_19 ;
wire \sr[0]_0_24 ;
wire \sr[0]_0_11_COUT ;
wire VCC;
wire GND;
  LUT3 cyc37r_envstate_previous_0_s1 (
    .F(cyc37r_envstate_previous[0]),
    .I0(cyc37r_envstate_previous_0_6),
    .I1(cyc37r_envstate_previous_0_4),
    .I2(\sr[0]_0_22 ) 
);
defparam cyc37r_envstate_previous_0_s1.INIT=8'hAC;
  LUT3 cyc37r_envstate_previous_1_s1 (
    .F(cyc37r_envstate_previous[1]),
    .I0(cyc37r_envstate_previous_1_4),
    .I1(cyc37r_envstate_previous_1_6),
    .I2(\sr[0]_0_22 ) 
);
defparam cyc37r_envstate_previous_1_s1.INIT=8'hCA;
  LUT3 \sr[0]_addr_tmp_s31  (
    .F(\sr[0]_addr_tmp_47 ),
    .I0(\sr[0]_0_10 ),
    .I1(cyc42r_level_fp_sign_31),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_addr_tmp_s31 .INIT=8'h1E;
  LUT2 \sr[0]_addr_tmp_s33  (
    .F(\sr[0]_addr_tmp_51 ),
    .I0(\sr[0]_0_10 ),
    .I1(cyc42r_level_fp_sign_31) 
);
defparam \sr[0]_addr_tmp_s33 .INIT=4'h9;
  LUT3 \sr[0]_addr_tmp_s36  (
    .F(\sr[0]_addr_tmp_55 ),
    .I0(cyc42r_level_fp_sign_31),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_addr_tmp_s36 .INIT=8'hE0;
  LUT4 \sr[0]_addr_tmp_s37  (
    .F(\sr[0]_addr_tmp_57 ),
    .I0(\sr[0]_0_18 ),
    .I1(\sr[0]_addr_tmp_55 ),
    .I2(\sr[0]_0_22 ),
    .I3(synced_mrst_n_49) 
);
defparam \sr[0]_addr_tmp_s37 .INIT=16'hE100;
  LUT4 \sr[0]_addr_tmp_s38  (
    .F(\sr[0]_addr_tmp_59 ),
    .I0(synced_mrst_n_49),
    .I1(\sr[0]_0_18 ),
    .I2(\sr[0]_addr_tmp_55 ),
    .I3(\sr[0]_0_22 ) 
);
defparam \sr[0]_addr_tmp_s38 .INIT=16'h02A8;
  LUT4 \sr[0]_addr_tmp_s39  (
    .F(\sr[0]_addr_tmp_61 ),
    .I0(\sr[0]_0_18 ),
    .I1(cyc42r_level_fp_sign_31),
    .I2(\sr[0]_0_10 ),
    .I3(\sr[0]_0_14 ) 
);
defparam \sr[0]_addr_tmp_s39 .INIT=16'hA955;
  LUT3 \sr[0]_addr_tmp_s41  (
    .F(\sr[0]_addr_tmp_64 ),
    .I0(n58_11),
    .I1(ff_reset[6]),
    .I2(cyc42r_level_fp_sign_31) 
);
defparam \sr[0]_addr_tmp_s41 .INIT=8'h4B;
  DFFE \sr[0]_0_s5  (
    .Q(\sr[0]_0_10 ),
    .D(\sr[0]_0_12 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[0]_0_s7  (
    .Q(\sr[0]_0_14 ),
    .D(\sr[0]_0_16 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[0]_0_s9  (
    .Q(\sr[0]_0_18 ),
    .D(\sr[0]_0_20 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \sr[0]_0_s11  (
    .Q(\sr[0]_0_22 ),
    .D(\sr[0]_0_24 ),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  RAM16SDP4 \sr[0]_0_s17  (
    .DO({\sr[27]_1_7 ,\sr[27]_0_7 ,cyc37r_envstate_previous_1_4,cyc37r_envstate_previous_0_4}),
    .DI({\sr[0] [1:0],cyc10r_envstate_current[1:0]}),
    .WAD({\sr[0]_addr_tmp_61 ,\sr[0]_addr_tmp_47 ,\sr[0]_addr_tmp_51 ,\sr[0]_addr_tmp_67 }),
    .RAD({\sr[0]_0_18 ,\sr[0]_0_14 ,\sr[0]_0_10 ,cyc42r_level_fp_sign_31}),
    .WRE(\sr[0]_addr_tmp_59 ),
    .CLK(clk) 
);
  RAM16SDP4 \sr[0]_0_s18  (
    .DO({\sr[27]_1_9 ,\sr[27]_0_9 ,cyc37r_envstate_previous_1_6,cyc37r_envstate_previous_0_6}),
    .DI({\sr[0] [1:0],cyc10r_envstate_current[1:0]}),
    .WAD({\sr[0]_addr_tmp_61 ,\sr[0]_addr_tmp_47 ,\sr[0]_addr_tmp_51 ,\sr[0]_addr_tmp_67 }),
    .RAD({\sr[0]_0_18 ,\sr[0]_0_14 ,\sr[0]_0_10 ,cyc42r_level_fp_sign_31}),
    .WRE(\sr[0]_addr_tmp_57 ),
    .CLK(clk) 
);
  ALU \sr[0]_0_s4  (
    .SUM(\sr[0]_0_12 ),
    .COUT(\sr[0]_0_11 ),
    .I0(\sr[0]_0_10 ),
    .I1(cyc42r_level_fp_sign_31),
    .I3(GND),
    .CIN(GND) 
);
  ALU \sr[0]_0_s6  (
    .SUM(\sr[0]_0_16 ),
    .COUT(\sr[0]_0_15 ),
    .I0(\sr[0]_0_14 ),
    .I1(GND),
    .I3(GND),
    .CIN(\sr[0]_0_11 ) 
);
  ALU \sr[0]_0_s8  (
    .SUM(\sr[0]_0_20 ),
    .COUT(\sr[0]_0_19 ),
    .I0(\sr[0]_0_18 ),
    .I1(GND),
    .I3(GND),
    .CIN(\sr[0]_0_15 ) 
);
  ALU \sr[0]_0_s10  (
    .SUM(\sr[0]_0_24 ),
    .COUT(\sr[0]_0_11_COUT ),
    .I0(\sr[0]_0_22 ),
    .I1(GND),
    .I3(GND),
    .CIN(\sr[0]_0_19 ) 
);
  INV \sr[0]_addr_tmp_s43  (
    .O(\sr[0]_addr_tmp_67 ),
    .I(cyc42r_level_fp_sign_31) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_7 */
module IKAOPM_eg (
  clk,
  synced_mrst_n_49,
  n16_10,
  kon,
  cycle_00_16,
  cyc42r_level_fp_sign_31,
  cycle_01_to_16,
  n28_8,
  cycle_03,
  amen_out,
  force_kon,
  synced_mrst_n,
  phi1n,
  n105_11,
  n360_12,
  n58_11,
  n26_8,
  cycle_31,
  phi1p,
  d1l,
  test_0,
  test_5,
  tl,
  ar,
  d1r,
  d2r,
  rr,
  pdelta_shamt,
  ks,
  lfa,
  ams_out,
  kon_sr_24_31,
  ff_reset,
  \sr[0] ,
  reg_attenlevel_ch8_c2,
  phase_rst,
  mrst_z,
  \sr[0]_0_22 ,
  \sr[27]_0_7 ,
  \sr[27]_1_7 ,
  \sr[27]_0_9 ,
  \sr[27]_1_9 ,
  \sr[0]_addr_tmp_64 ,
  op_attenlevel
)
;
input clk;
input synced_mrst_n_49;
input n16_10;
input kon;
input cycle_00_16;
input cyc42r_level_fp_sign_31;
input cycle_01_to_16;
input n28_8;
input cycle_03;
input amen_out;
input force_kon;
input synced_mrst_n;
input phi1n;
input n105_11;
input n360_12;
input n58_11;
input n26_8;
input cycle_31;
input phi1p;
input [3:0] d1l;
input test_0;
input test_5;
input [6:0] tl;
input [4:0] ar;
input [4:0] d1r;
input [4:0] d2r;
input [3:0] rr;
input [4:0] pdelta_shamt;
input [1:0] ks;
input [7:0] lfa;
input [1:0] ams_out;
input [5:5] kon_sr_24_31;
input [6:6] ff_reset;
input [1:0] \sr[0] ;
output reg_attenlevel_ch8_c2;
output phase_rst;
output mrst_z;
output \sr[0]_0_22 ;
output \sr[27]_0_7 ;
output \sr[27]_1_7 ;
output \sr[27]_0_9 ;
output \sr[27]_1_9 ;
output \sr[0]_addr_tmp_64 ;
output [9:0] op_attenlevel;
wire n261_6;
wire n261_7;
wire n262_6;
wire n262_7;
wire n263_6;
wire n263_7;
wire n264_6;
wire n264_7;
wire n13_3;
wire n1219_4;
wire n273_3;
wire n332_3;
wire n480_4;
wire n482_4;
wire n485_4;
wire n525_3;
wire n531_4;
wire n537_3;
wire n944_3;
wire n945_3;
wire n946_3;
wire n947_3;
wire n948_3;
wire n949_3;
wire n950_3;
wire n951_3;
wire n952_3;
wire n29_8;
wire n29_10;
wire n265_10;
wire n278_8;
wire n280_8;
wire n281_8;
wire n649_11;
wire n650_11;
wire n651_11;
wire n652_11;
wire n749_8;
wire n750_8;
wire n751_10;
wire n752_10;
wire n753_10;
wire n754_10;
wire n755_10;
wire n493_5;
wire n495_5;
wire n756_9;
wire n757_13;
wire n748_13;
wire n277_13;
wire n585_5;
wire n584_5;
wire n583_5;
wire n582_5;
wire n581_5;
wire n580_5;
wire n579_5;
wire n578_5;
wire n577_5;
wire n576_5;
wire n253_6;
wire n252_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n648_10;
wire n647_10;
wire n646_10;
wire n645_10;
wire n644_10;
wire n643_13;
wire n488_5;
wire cyc10r_cyc37r_kon_previous_addr_tmp_47;
wire timecntr_sr_14_26;
wire timecntr_sr_14_28;
wire cyc12r_attenlevel_current_addr_tmp_20;
wire cyc12r_attenlevel_current_addr_tmp_22;
wire timecntr_sr_addr_tmp_18;
wire n332_4;
wire n480_5;
wire n480_6;
wire n480_7;
wire n480_8;
wire n525_5;
wire n531_5;
wire n531_6;
wire n29_11;
wire n265_11;
wire n279_9;
wire n280_9;
wire n280_10;
wire n281_9;
wire n281_10;
wire n649_12;
wire n650_12;
wire n651_12;
wire n652_12;
wire n750_9;
wire n751_11;
wire n752_11;
wire n753_11;
wire n754_11;
wire n755_11;
wire n756_10;
wire n253_7;
wire n252_7;
wire n648_11;
wire n648_12;
wire n647_11;
wire n647_12;
wire n646_11;
wire n646_12;
wire n646_13;
wire n645_11;
wire n645_12;
wire n643_14;
wire n480_9;
wire n525_6;
wire n525_7;
wire n531_7;
wire n531_8;
wire n649_13;
wire n649_14;
wire n650_13;
wire n651_14;
wire n652_13;
wire n648_13;
wire n480_10;
wire n480_11;
wire n525_8;
wire n525_9;
wire n525_10;
wire n525_11;
wire cyc10r_cyc37r_kon_previous_addr_tmp_50;
wire cyc10r_cyc37r_kon_previous_addr_tmp_52;
wire n279_11;
wire n525_13;
wire timecntr_sr_addr_tmp_20;
wire n217_7;
wire n651_16;
wire n541_6;
wire n494_8;
wire n273_6;
wire n586_7;
wire n953_7;
wire n900_7;
wire n866_7;
wire n807_7;
wire n643_16;
wire n492_8;
wire n321_7;
wire n277_15;
wire timecntr_sr_addr_tmp_25;
wire timecntr_sr_addr_tmp_27;
wire n1218_10;
wire conseczerobitcntr_3_11;
wire n757_15;
wire n748_15;
wire n494_10;
wire n59_7;
wire samplecntr_rst;
wire third_sample;
wire cyc8r_egparam_zero;
wire cyc9r_egparam_zero;
wire cyc9r_egparam_scaled_fullrate;
wire cyc9r_third_sample;
wire cyc10r_atten_inc;
wire cyc10r_atten_dec;
wire cyc10r_fix_prevatten_max;
wire cyc10r_enable_prevatten;
wire cyc40r_force_no_atten;
wire cyc41r_force_no_atten;
wire cyc42r_force_no_atten;
wire cycle_01_17;
wire cyc12r_attenlevel_current_0_10;
wire cyc12r_attenlevel_current_0_14;
wire cyc12r_attenlevel_current_0_18;
wire cyc12r_attenlevel_current_0_22;
wire cyc10r_cyc37r_kon_previous_0_10;
wire cyc10r_cyc37r_kon_previous_0_14;
wire cyc10r_cyc37r_kon_previous_0_18;
wire cyc10r_cyc37r_kon_previous_0_22;
wire timecntr_sr_14_14;
wire timecntr_sr_14_18;
wire onebit_det;
wire timecntr_sr_14_30;
wire cyc10r_cyc37r_kon_previous_27_7;
wire cyc10r_cyc37r_kon_previous_27_9;
wire cyc12r_attenlevel_current_0_12;
wire cyc12r_attenlevel_current_0_11;
wire cyc12r_attenlevel_current_0_16;
wire cyc12r_attenlevel_current_0_15;
wire cyc12r_attenlevel_current_0_20;
wire cyc12r_attenlevel_current_0_19;
wire cyc12r_attenlevel_current_0_24;
wire cyc12r_attenlevel_current_0_11_COUT;
wire cyc10r_cyc37r_kon_previous_0_12;
wire cyc10r_cyc37r_kon_previous_0_11;
wire cyc10r_cyc37r_kon_previous_0_16;
wire cyc10r_cyc37r_kon_previous_0_15;
wire cyc10r_cyc37r_kon_previous_0_20;
wire cyc10r_cyc37r_kon_previous_0_19;
wire cyc10r_cyc37r_kon_previous_0_24;
wire cyc10r_cyc37r_kon_previous_0_11_COUT;
wire cyc10c_egparam_rateapplied_2_2;
wire cyc10c_egparam_rateapplied_3_2;
wire cyc10c_egparam_rateapplied_4_2;
wire cyc10c_egparam_rateapplied_5_0_COUT;
wire n705_1;
wire n705_2;
wire n704_1;
wire n704_2;
wire n703_1;
wire n703_2;
wire n702_1;
wire n702_2;
wire n701_1;
wire n701_2;
wire n700_1;
wire n700_2;
wire n699_1;
wire n699_2;
wire n698_1;
wire n698_2;
wire n697_1;
wire n697_2;
wire n696_1;
wire n696_0_COUT;
wire cyc9c_egparam_scaled_adder_1_3;
wire cyc9c_egparam_scaled_adder_2_3;
wire cyc9c_egparam_scaled_adder_3_3;
wire cyc9c_egparam_scaled_adder_4_3;
wire cyc41c_attenlevel_mod_adder_0_3;
wire cyc41c_attenlevel_mod_adder_1_3;
wire cyc41c_attenlevel_mod_adder_2_3;
wire cyc41c_attenlevel_mod_adder_3_3;
wire cyc41c_attenlevel_mod_adder_4_3;
wire cyc41c_attenlevel_mod_adder_5_3;
wire cyc41c_attenlevel_mod_adder_6_3;
wire cyc41c_attenlevel_mod_adder_7_3;
wire cyc41c_attenlevel_mod_adder_8_3;
wire cyc42c_attenlevel_tl_adder_3_3;
wire cyc42c_attenlevel_tl_adder_4_3;
wire cyc42c_attenlevel_tl_adder_5_3;
wire cyc42c_attenlevel_tl_adder_6_3;
wire cyc42c_attenlevel_tl_adder_7_3;
wire cyc42c_attenlevel_tl_adder_8_3;
wire n261_9;
wire n262_9;
wire n263_9;
wire n264_9;
wire cyc10r_cyc37r_kon_previous_addr_tmp_53;
wire cyc12r_attenlevel_current_addr_tmp_23;
wire \sr[0]_addr_tmp_67 ;
wire [27:27] cyc10r_cyc37r_kon_previous;
wire [1:0] timecntr_adder;
wire [2:0] timecntr_sr;
wire [3:0] conseczerobitcntr;
wire [1:0] envcntr;
wire [3:0] attenrate;
wire [3:0] cyc6r_cyc9r_kon_current_dlyline;
wire [3:0] cyc6r_cyc9r_kon_previous;
wire [1:0] \cyc6r_cyc9r_envstate_previous[0] ;
wire [1:0] \cyc6r_cyc9r_envstate_previous[1] ;
wire [1:0] \cyc6r_cyc9r_envstate_previous[2] ;
wire [1:0] \cyc6r_cyc9r_envstate_previous[3] ;
wire [1:0] cyc10r_envstate_current;
wire [4:0] cyc8r_egparam;
wire [3:0] cyc8r_d1l;
wire [4:0] cyc8r_keyscale;
wire [5:0] cyc9r_egparam_scaled;
wire [3:0] cyc9r_d1l;
wire [1:0] cyc9r_envcntr;
wire [3:0] cyc9r_attenrate;
wire [9:0] cyc9r_attenlevel_previous;
wire [3:0] cyc10r_envdeltaweight;
wire [9:0] cyc10r_attenlevel_previous;
wire [9:0] cyc11r_attenlevel_previous_gated;
wire [9:0] cyc11r_attenlevel_weighted_delta;
wire [9:0] cyc40r_lfa_shifted;
wire [6:0] cyc40r_tl;
wire [9:0] cyc41r_attenlevel_mod;
wire [6:0] cyc41r_tl;
wire [9:0] cyc42r_attenlevel_tl;
wire [8:0] noise_attenlevel;
wire [9:0] cyc40r_attenlevel_previous;
wire [5:2] cyc10c_egparam_rateapplied;
wire [6:1] cyc9c_egparam_scaled_adder;
wire [10:0] cyc41c_attenlevel_mod_adder;
wire [10:3] cyc42c_attenlevel_tl_adder;
wire [1:1] samplecntr_q;
wire [1:0] cyc37r_envstate_previous;
wire [31:10] DO;
wire VCC;
wire GND;
  LUT3 n261_s6 (
    .F(n261_6),
    .I0(ar[4]),
    .I1(d1r[4]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n261_s6.INIT=8'hCA;
  LUT3 n261_s7 (
    .F(n261_7),
    .I0(d2r[4]),
    .I1(rr[3]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n261_s7.INIT=8'hCA;
  LUT3 n262_s6 (
    .F(n262_6),
    .I0(ar[3]),
    .I1(d1r[3]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n262_s6.INIT=8'hCA;
  LUT3 n262_s7 (
    .F(n262_7),
    .I0(d2r[3]),
    .I1(rr[2]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n262_s7.INIT=8'hCA;
  LUT3 n263_s6 (
    .F(n263_6),
    .I0(ar[2]),
    .I1(d1r[2]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n263_s6.INIT=8'hCA;
  LUT3 n263_s7 (
    .F(n263_7),
    .I0(d2r[2]),
    .I1(rr[1]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n263_s7.INIT=8'hCA;
  LUT3 n264_s6 (
    .F(n264_6),
    .I0(ar[1]),
    .I1(d1r[1]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n264_s6.INIT=8'hCA;
  LUT3 n264_s7 (
    .F(n264_7),
    .I0(d2r[1]),
    .I1(rr[0]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n264_s7.INIT=8'hCA;
  LUT2 n13_s0 (
    .F(n13_3),
    .I0(samplecntr_q[1]),
    .I1(test_0) 
);
defparam n13_s0.INIT=4'hE;
  LUT4 n1219_s1 (
    .F(n1219_4),
    .I0(cycle_01_to_16),
    .I1(third_sample),
    .I2(cycle_01_17),
    .I3(n28_8) 
);
defparam n1219_s1.INIT=16'h4000;
  LUT2 phase_rst_s (
    .F(phase_rst),
    .I0(cyc6r_cyc9r_kon_previous[3]),
    .I1(cyc6r_cyc9r_kon_current_dlyline[3]) 
);
defparam phase_rst_s.INIT=4'h4;
  LUT4 n273_s0 (
    .F(n273_3),
    .I0(n264_9),
    .I1(n263_9),
    .I2(n265_10),
    .I3(n273_6) 
);
defparam n273_s0.INIT=16'h0100;
  LUT2 n332_s0 (
    .F(n332_3),
    .I0(cyc9c_egparam_scaled_adder[1]),
    .I1(n332_4) 
);
defparam n332_s0.INIT=4'h8;
  LUT4 n480_s1 (
    .F(n480_4),
    .I0(n480_5),
    .I1(n480_6),
    .I2(n480_7),
    .I3(n480_8) 
);
defparam n480_s1.INIT=16'hACCC;
  LUT4 n482_s1 (
    .F(n482_4),
    .I0(cyc9r_egparam_scaled[3]),
    .I1(cyc9r_egparam_scaled[2]),
    .I2(n480_5),
    .I3(n480_8) 
);
defparam n482_s1.INIT=16'h4100;
  LUT4 n485_s1 (
    .F(n485_4),
    .I0(cyc9r_egparam_scaled[2]),
    .I1(n480_5),
    .I2(cyc9r_egparam_scaled[3]),
    .I3(n480_8) 
);
defparam n485_s1.INIT=16'h4200;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(n525_13),
    .I1(\cyc6r_cyc9r_envstate_previous[3] [1]),
    .I2(n525_5),
    .I3(phase_rst) 
);
defparam n525_s0.INIT=16'h000E;
  LUT4 n531_s1 (
    .F(n531_4),
    .I0(\cyc6r_cyc9r_envstate_previous[3] [0]),
    .I1(\cyc6r_cyc9r_envstate_previous[3] [1]),
    .I2(n531_5),
    .I3(n531_6) 
);
defparam n531_s1.INIT=16'h0100;
  LUT4 n537_s0 (
    .F(n537_3),
    .I0(\cyc6r_cyc9r_envstate_previous[3] [1]),
    .I1(\cyc6r_cyc9r_envstate_previous[3] [0]),
    .I2(phase_rst),
    .I3(n525_5) 
);
defparam n537_s0.INIT=16'h0E00;
  LUT3 n944_s0 (
    .F(n944_3),
    .I0(op_attenlevel[9]),
    .I1(noise_attenlevel[8]),
    .I2(cycle_03) 
);
defparam n944_s0.INIT=8'hAC;
  LUT3 n945_s0 (
    .F(n945_3),
    .I0(noise_attenlevel[7]),
    .I1(op_attenlevel[8]),
    .I2(cycle_03) 
);
defparam n945_s0.INIT=8'hCA;
  LUT3 n946_s0 (
    .F(n946_3),
    .I0(noise_attenlevel[6]),
    .I1(op_attenlevel[7]),
    .I2(cycle_03) 
);
defparam n946_s0.INIT=8'hCA;
  LUT3 n947_s0 (
    .F(n947_3),
    .I0(noise_attenlevel[5]),
    .I1(op_attenlevel[6]),
    .I2(cycle_03) 
);
defparam n947_s0.INIT=8'hCA;
  LUT3 n948_s0 (
    .F(n948_3),
    .I0(noise_attenlevel[4]),
    .I1(op_attenlevel[5]),
    .I2(cycle_03) 
);
defparam n948_s0.INIT=8'hCA;
  LUT3 n949_s0 (
    .F(n949_3),
    .I0(noise_attenlevel[3]),
    .I1(op_attenlevel[4]),
    .I2(cycle_03) 
);
defparam n949_s0.INIT=8'hCA;
  LUT3 n950_s0 (
    .F(n950_3),
    .I0(noise_attenlevel[2]),
    .I1(op_attenlevel[3]),
    .I2(cycle_03) 
);
defparam n950_s0.INIT=8'hCA;
  LUT3 n951_s0 (
    .F(n951_3),
    .I0(noise_attenlevel[1]),
    .I1(op_attenlevel[2]),
    .I2(cycle_03) 
);
defparam n951_s0.INIT=8'hCA;
  LUT3 n952_s0 (
    .F(n952_3),
    .I0(noise_attenlevel[0]),
    .I1(op_attenlevel[1]),
    .I2(cycle_03) 
);
defparam n952_s0.INIT=8'hCA;
  LUT2 n29_s5 (
    .F(n29_8),
    .I0(timecntr_sr[0]),
    .I1(n29_11) 
);
defparam n29_s5.INIT=4'h6;
  LUT2 n29_s6 (
    .F(n29_10),
    .I0(timecntr_sr[0]),
    .I1(n29_11) 
);
defparam n29_s6.INIT=4'h8;
  LUT4 n265_s5 (
    .F(n265_10),
    .I0(\cyc6r_cyc9r_envstate_previous[1] [1]),
    .I1(d1r[0]),
    .I2(n265_11),
    .I3(\cyc6r_cyc9r_envstate_previous[1] [0]) 
);
defparam n265_s5.INIT=16'hEEF0;
  LUT3 n278_s4 (
    .F(n278_8),
    .I0(pdelta_shamt[3]),
    .I1(pdelta_shamt[4]),
    .I2(ks[0]) 
);
defparam n278_s4.INIT=8'hAC;
  LUT4 n280_s4 (
    .F(n280_8),
    .I0(pdelta_shamt[3]),
    .I1(n280_9),
    .I2(ks[1]),
    .I3(n280_10) 
);
defparam n280_s4.INIT=16'hFC0A;
  LUT4 n281_s4 (
    .F(n281_8),
    .I0(pdelta_shamt[1]),
    .I1(ks[0]),
    .I2(n281_9),
    .I3(n281_10) 
);
defparam n281_s4.INIT=16'hF0EE;
  LUT4 n649_s5 (
    .F(n649_11),
    .I0(n649_12),
    .I1(cyc10r_envdeltaweight[3]),
    .I2(cyc10r_atten_inc),
    .I3(cyc10r_atten_dec) 
);
defparam n649_s5.INIT=16'hF5C0;
  LUT4 n650_s5 (
    .F(n650_11),
    .I0(n650_12),
    .I1(cyc10r_envdeltaweight[2]),
    .I2(cyc10r_atten_inc),
    .I3(cyc10r_atten_dec) 
);
defparam n650_s5.INIT=16'hF5C0;
  LUT4 n651_s5 (
    .F(n651_11),
    .I0(n651_12),
    .I1(cyc10r_envdeltaweight[1]),
    .I2(cyc10r_atten_inc),
    .I3(cyc10r_atten_dec) 
);
defparam n651_s5.INIT=16'hF5C0;
  LUT4 n652_s5 (
    .F(n652_11),
    .I0(n652_12),
    .I1(cyc10r_envdeltaweight[0]),
    .I2(cyc10r_atten_inc),
    .I3(cyc10r_atten_dec) 
);
defparam n652_s5.INIT=16'hF5C0;
  LUT4 n749_s4 (
    .F(n749_8),
    .I0(lfa[6]),
    .I1(lfa[7]),
    .I2(ams_out[0]),
    .I3(amen_out) 
);
defparam n749_s4.INIT=16'hACCC;
  LUT4 n750_s4 (
    .F(n750_8),
    .I0(lfa[6]),
    .I1(ams_out[0]),
    .I2(amen_out),
    .I3(n750_9) 
);
defparam n750_s4.INIT=16'h00E0;
  LUT4 n751_s5 (
    .F(n751_10),
    .I0(lfa[5]),
    .I1(ams_out[0]),
    .I2(amen_out),
    .I3(n751_11) 
);
defparam n751_s5.INIT=16'h00E0;
  LUT4 n752_s5 (
    .F(n752_10),
    .I0(lfa[4]),
    .I1(ams_out[0]),
    .I2(amen_out),
    .I3(n752_11) 
);
defparam n752_s5.INIT=16'h00E0;
  LUT4 n753_s5 (
    .F(n753_10),
    .I0(lfa[3]),
    .I1(ams_out[0]),
    .I2(amen_out),
    .I3(n753_11) 
);
defparam n753_s5.INIT=16'h00E0;
  LUT4 n754_s5 (
    .F(n754_10),
    .I0(lfa[2]),
    .I1(ams_out[0]),
    .I2(amen_out),
    .I3(n754_11) 
);
defparam n754_s5.INIT=16'h00E0;
  LUT4 n755_s5 (
    .F(n755_10),
    .I0(lfa[1]),
    .I1(ams_out[0]),
    .I2(amen_out),
    .I3(n755_11) 
);
defparam n755_s5.INIT=16'h00E0;
  LUT3 n493_s2 (
    .F(n493_5),
    .I0(cyc9r_third_sample),
    .I1(cyc9r_egparam_scaled[2]),
    .I2(n494_10) 
);
defparam n493_s2.INIT=8'hD0;
  LUT4 n495_s2 (
    .F(n495_5),
    .I0(n480_7),
    .I1(n480_8),
    .I2(cyc9r_third_sample),
    .I3(synced_mrst_n_49) 
);
defparam n495_s2.INIT=16'h4F00;
  LUT3 cyc10r_cyc37r_kon_previous_27_s4 (
    .F(cyc10r_cyc37r_kon_previous[27]),
    .I0(cyc10r_cyc37r_kon_previous_27_9),
    .I1(cyc10r_cyc37r_kon_previous_27_7),
    .I2(cyc10r_cyc37r_kon_previous_0_22) 
);
defparam cyc10r_cyc37r_kon_previous_27_s4.INIT=8'hAC;
  LUT2 n756_s4 (
    .F(n756_9),
    .I0(n756_10),
    .I1(amen_out) 
);
defparam n756_s4.INIT=4'h4;
  LUT3 n757_s7 (
    .F(n757_13),
    .I0(ams_out[0]),
    .I1(amen_out),
    .I2(lfa[0]) 
);
defparam n757_s7.INIT=8'h80;
  LUT3 n748_s7 (
    .F(n748_13),
    .I0(ams_out[0]),
    .I1(amen_out),
    .I2(lfa[7]) 
);
defparam n748_s7.INIT=8'h80;
  LUT2 n277_s7 (
    .F(n277_13),
    .I0(pdelta_shamt[4]),
    .I1(ks[0]) 
);
defparam n277_s7.INIT=4'h8;
  LUT2 n585_s1 (
    .F(n585_5),
    .I0(cyc10r_enable_prevatten),
    .I1(cyc10r_attenlevel_previous[0]) 
);
defparam n585_s1.INIT=4'h8;
  LUT2 n584_s1 (
    .F(n584_5),
    .I0(cyc10r_attenlevel_previous[1]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n584_s1.INIT=4'h8;
  LUT2 n583_s1 (
    .F(n583_5),
    .I0(cyc10r_attenlevel_previous[2]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n583_s1.INIT=4'h8;
  LUT2 n582_s1 (
    .F(n582_5),
    .I0(cyc10r_attenlevel_previous[3]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n582_s1.INIT=4'h8;
  LUT2 n581_s1 (
    .F(n581_5),
    .I0(cyc10r_attenlevel_previous[4]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n581_s1.INIT=4'h8;
  LUT2 n580_s1 (
    .F(n580_5),
    .I0(cyc10r_attenlevel_previous[5]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n580_s1.INIT=4'h8;
  LUT2 n579_s1 (
    .F(n579_5),
    .I0(cyc10r_attenlevel_previous[6]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n579_s1.INIT=4'h8;
  LUT2 n578_s1 (
    .F(n578_5),
    .I0(cyc10r_attenlevel_previous[7]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n578_s1.INIT=4'h8;
  LUT2 n577_s1 (
    .F(n577_5),
    .I0(cyc10r_attenlevel_previous[8]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n577_s1.INIT=4'h8;
  LUT2 n576_s1 (
    .F(n576_5),
    .I0(cyc10r_attenlevel_previous[9]),
    .I1(cyc10r_enable_prevatten) 
);
defparam n576_s1.INIT=4'h8;
  LUT4 n253_s2 (
    .F(n253_6),
    .I0(n525_13),
    .I1(n253_7),
    .I2(cyc6r_cyc9r_kon_previous[3]),
    .I3(cyc6r_cyc9r_kon_current_dlyline[3]) 
);
defparam n253_s2.INIT=16'hB0FF;
  LUT3 n252_s2 (
    .F(n252_6),
    .I0(n252_7),
    .I1(cyc6r_cyc9r_kon_previous[3]),
    .I2(cyc6r_cyc9r_kon_current_dlyline[3]) 
);
defparam n252_s2.INIT=8'h4F;
  LUT4 n48_s2 (
    .F(n48_6),
    .I0(conseczerobitcntr[1]),
    .I1(conseczerobitcntr[2]),
    .I2(conseczerobitcntr[3]),
    .I3(conseczerobitcntr[0]) 
);
defparam n48_s2.INIT=16'h007F;
  LUT4 n47_s2 (
    .F(n47_6),
    .I0(conseczerobitcntr[3]),
    .I1(conseczerobitcntr[2]),
    .I2(conseczerobitcntr[0]),
    .I3(conseczerobitcntr[1]) 
);
defparam n47_s2.INIT=16'h07F0;
  LUT4 n46_s2 (
    .F(n46_6),
    .I0(conseczerobitcntr[3]),
    .I1(conseczerobitcntr[1]),
    .I2(conseczerobitcntr[0]),
    .I3(conseczerobitcntr[2]) 
);
defparam n46_s2.INIT=16'h37C0;
  LUT4 n45_s2 (
    .F(n45_6),
    .I0(conseczerobitcntr[0]),
    .I1(conseczerobitcntr[1]),
    .I2(conseczerobitcntr[2]),
    .I3(conseczerobitcntr[3]) 
);
defparam n45_s2.INIT=16'h3F80;
  LUT3 n648_s5 (
    .F(n648_10),
    .I0(cyc10r_atten_inc),
    .I1(n648_11),
    .I2(n648_12) 
);
defparam n648_s5.INIT=8'hBF;
  LUT3 n647_s5 (
    .F(n647_10),
    .I0(cyc10r_atten_inc),
    .I1(n647_11),
    .I2(n647_12) 
);
defparam n647_s5.INIT=8'hBF;
  LUT4 n646_s5 (
    .F(n646_10),
    .I0(n646_11),
    .I1(cyc10r_attenlevel_previous[9]),
    .I2(n646_12),
    .I3(n646_13) 
);
defparam n646_s5.INIT=16'h2FFF;
  LUT4 n645_s5 (
    .F(n645_10),
    .I0(n645_11),
    .I1(cyc10r_attenlevel_previous[8]),
    .I2(n646_13),
    .I3(n645_12) 
);
defparam n645_s5.INIT=16'h2FFF;
  LUT4 n644_s5 (
    .F(n644_10),
    .I0(n645_11),
    .I1(cyc10r_attenlevel_previous[9]),
    .I2(n646_13),
    .I3(n643_13) 
);
defparam n644_s5.INIT=16'h7F2F;
  LUT4 n643_s7 (
    .F(n643_13),
    .I0(n646_11),
    .I1(n645_11),
    .I2(n643_14),
    .I3(n646_13) 
);
defparam n643_s7.INIT=16'hFEFF;
  LUT3 n488_s1 (
    .F(n488_5),
    .I0(n480_5),
    .I1(cyc9r_egparam_scaled[2]),
    .I2(n494_8) 
);
defparam n488_s1.INIT=8'hD0;
  LUT2 cyc10r_cyc37r_kon_previous_addr_tmp_s31 (
    .F(cyc10r_cyc37r_kon_previous_addr_tmp_47),
    .I0(cyc10r_cyc37r_kon_previous_0_18),
    .I1(cyc10r_cyc37r_kon_previous_0_14) 
);
defparam cyc10r_cyc37r_kon_previous_addr_tmp_s31.INIT=4'h9;
  LUT3 timecntr_sr_14_s13 (
    .F(timecntr_sr_14_26),
    .I0(cyc42r_level_fp_sign_31),
    .I1(timecntr_sr_14_30),
    .I2(timecntr_sr_14_14) 
);
defparam timecntr_sr_14_s13.INIT=8'h78;
  LUT4 timecntr_sr_14_s14 (
    .F(timecntr_sr_14_28),
    .I0(cyc42r_level_fp_sign_31),
    .I1(timecntr_sr_14_30),
    .I2(timecntr_sr_14_14),
    .I3(timecntr_sr_14_18) 
);
defparam timecntr_sr_14_s14.INIT=16'h7F80;
  LUT2 cyc12r_attenlevel_current_addr_tmp_s7 (
    .F(cyc12r_attenlevel_current_addr_tmp_20),
    .I0(cyc12r_attenlevel_current_0_14),
    .I1(cyc12r_attenlevel_current_0_18) 
);
defparam cyc12r_attenlevel_current_addr_tmp_s7.INIT=4'h9;
  LUT3 cyc12r_attenlevel_current_addr_tmp_s8 (
    .F(cyc12r_attenlevel_current_addr_tmp_22),
    .I0(cyc12r_attenlevel_current_0_14),
    .I1(cyc12r_attenlevel_current_0_18),
    .I2(cyc12r_attenlevel_current_0_22) 
);
defparam cyc12r_attenlevel_current_addr_tmp_s8.INIT=8'hE1;
  LUT4 timecntr_sr_addr_tmp_s6 (
    .F(timecntr_sr_addr_tmp_18),
    .I0(cyc42r_level_fp_sign_31),
    .I1(timecntr_sr_14_30),
    .I2(timecntr_sr_14_14),
    .I3(timecntr_sr_14_18) 
);
defparam timecntr_sr_addr_tmp_s6.INIT=16'hF807;
  LUT4 n332_s1 (
    .F(n332_4),
    .I0(cyc9c_egparam_scaled_adder[2]),
    .I1(cyc9c_egparam_scaled_adder[3]),
    .I2(cyc9c_egparam_scaled_adder[4]),
    .I3(cyc9c_egparam_scaled_adder[5]) 
);
defparam n332_s1.INIT=16'h8000;
  LUT4 n480_s2 (
    .F(n480_5),
    .I0(cyc9r_egparam_scaled[1]),
    .I1(cyc9r_envcntr[0]),
    .I2(cyc9r_envcntr[1]),
    .I3(cyc9r_egparam_scaled[0]) 
);
defparam n480_s2.INIT=16'hD4DD;
  LUT4 n480_s3 (
    .F(n480_6),
    .I0(cyc9r_egparam_zero),
    .I1(cyc10c_egparam_rateapplied[5]),
    .I2(cyc10c_egparam_rateapplied[4]),
    .I3(n480_9) 
);
defparam n480_s3.INIT=16'h0040;
  LUT2 n480_s4 (
    .F(n480_7),
    .I0(cyc9r_egparam_scaled[2]),
    .I1(cyc9r_egparam_scaled[3]) 
);
defparam n480_s4.INIT=4'h1;
  LUT2 n480_s5 (
    .F(n480_8),
    .I0(cyc9r_egparam_scaled[4]),
    .I1(cyc9r_egparam_scaled[5]) 
);
defparam n480_s5.INIT=4'h8;
  LUT3 n525_s2 (
    .F(n525_5),
    .I0(cyc9r_attenlevel_previous[5]),
    .I1(cyc9r_attenlevel_previous[6]),
    .I2(n525_7) 
);
defparam n525_s2.INIT=8'h80;
  LUT4 n531_s2 (
    .F(n531_5),
    .I0(cyc9r_attenlevel_previous[5]),
    .I1(cyc9r_attenlevel_previous[6]),
    .I2(n531_7),
    .I3(n531_8) 
);
defparam n531_s2.INIT=16'h1000;
  LUT2 n531_s3 (
    .F(n531_6),
    .I0(cyc9r_egparam_scaled_fullrate),
    .I1(cyc6r_cyc9r_kon_current_dlyline[3]) 
);
defparam n531_s3.INIT=4'h4;
  LUT4 n29_s7 (
    .F(n29_11),
    .I0(timecntr_adder[1]),
    .I1(cycle_01_17),
    .I2(third_sample),
    .I3(cycle_01_to_16) 
);
defparam n29_s7.INIT=16'hE000;
  LUT3 n265_s6 (
    .F(n265_11),
    .I0(d2r[0]),
    .I1(ar[0]),
    .I2(\cyc6r_cyc9r_envstate_previous[1] [1]) 
);
defparam n265_s6.INIT=8'hAC;
  LUT3 n279_s5 (
    .F(n279_9),
    .I0(pdelta_shamt[2]),
    .I1(pdelta_shamt[3]),
    .I2(ks[0]) 
);
defparam n279_s5.INIT=8'hAC;
  LUT2 n280_s5 (
    .F(n280_9),
    .I0(n273_3),
    .I1(pdelta_shamt[4]) 
);
defparam n280_s5.INIT=4'h4;
  LUT4 n280_s6 (
    .F(n280_10),
    .I0(pdelta_shamt[2]),
    .I1(pdelta_shamt[1]),
    .I2(ks[1]),
    .I3(ks[0]) 
);
defparam n280_s6.INIT=16'hC0AF;
  LUT3 n281_s5 (
    .F(n281_9),
    .I0(ks[0]),
    .I1(n273_3),
    .I2(pdelta_shamt[3]) 
);
defparam n281_s5.INIT=8'h10;
  LUT4 n281_s6 (
    .F(n281_10),
    .I0(pdelta_shamt[2]),
    .I1(pdelta_shamt[0]),
    .I2(ks[0]),
    .I3(ks[1]) 
);
defparam n281_s6.INIT=16'h305F;
  LUT4 n649_s6 (
    .F(n649_12),
    .I0(n646_11),
    .I1(cyc10r_attenlevel_previous[6]),
    .I2(n649_13),
    .I3(n649_14) 
);
defparam n649_s6.INIT=16'h0D00;
  LUT4 n650_s6 (
    .F(n650_12),
    .I0(n646_11),
    .I1(cyc10r_attenlevel_previous[5]),
    .I2(n649_13),
    .I3(n650_13) 
);
defparam n650_s6.INIT=16'h0D00;
  LUT2 n651_s6 (
    .F(n651_12),
    .I0(n651_16),
    .I1(n651_14) 
);
defparam n651_s6.INIT=4'h8;
  LUT2 n652_s6 (
    .F(n652_12),
    .I0(n651_16),
    .I1(n652_13) 
);
defparam n652_s6.INIT=4'h8;
  LUT4 n750_s5 (
    .F(n750_9),
    .I0(lfa[7]),
    .I1(lfa[5]),
    .I2(ams_out[0]),
    .I3(ams_out[1]) 
);
defparam n750_s5.INIT=16'h305F;
  LUT4 n751_s6 (
    .F(n751_11),
    .I0(lfa[6]),
    .I1(lfa[4]),
    .I2(ams_out[0]),
    .I3(ams_out[1]) 
);
defparam n751_s6.INIT=16'h305F;
  LUT4 n752_s6 (
    .F(n752_11),
    .I0(lfa[5]),
    .I1(lfa[3]),
    .I2(ams_out[0]),
    .I3(ams_out[1]) 
);
defparam n752_s6.INIT=16'h305F;
  LUT4 n753_s6 (
    .F(n753_11),
    .I0(lfa[4]),
    .I1(lfa[2]),
    .I2(ams_out[0]),
    .I3(ams_out[1]) 
);
defparam n753_s6.INIT=16'h305F;
  LUT4 n754_s6 (
    .F(n754_11),
    .I0(lfa[3]),
    .I1(lfa[1]),
    .I2(ams_out[0]),
    .I3(ams_out[1]) 
);
defparam n754_s6.INIT=16'h305F;
  LUT4 n755_s6 (
    .F(n755_11),
    .I0(lfa[2]),
    .I1(lfa[0]),
    .I2(ams_out[0]),
    .I3(ams_out[1]) 
);
defparam n755_s6.INIT=16'h305F;
  LUT4 n756_s5 (
    .F(n756_10),
    .I0(lfa[1]),
    .I1(lfa[0]),
    .I2(ams_out[1]),
    .I3(ams_out[0]) 
);
defparam n756_s5.INIT=16'hF53F;
  LUT4 n253_s3 (
    .F(n253_7),
    .I0(n531_5),
    .I1(n525_5),
    .I2(\cyc6r_cyc9r_envstate_previous[3] [0]),
    .I3(\cyc6r_cyc9r_envstate_previous[3] [1]) 
);
defparam n253_s3.INIT=16'h03F5;
  LUT4 n252_s3 (
    .F(n252_7),
    .I0(n525_6),
    .I1(n525_5),
    .I2(\cyc6r_cyc9r_envstate_previous[3] [0]),
    .I3(\cyc6r_cyc9r_envstate_previous[3] [1]) 
);
defparam n252_s3.INIT=16'h001F;
  LUT4 n648_s6 (
    .F(n648_11),
    .I0(cyc10r_attenlevel_previous[5]),
    .I1(n645_11),
    .I2(cyc10r_attenlevel_previous[7]),
    .I3(n646_11) 
);
defparam n648_s6.INIT=16'hB0BB;
  LUT4 n648_s7 (
    .F(n648_12),
    .I0(cyc10r_attenlevel_previous[6]),
    .I1(n643_14),
    .I2(cyc10r_attenlevel_previous[8]),
    .I3(n648_13) 
);
defparam n648_s7.INIT=16'hB0BB;
  LUT4 n647_s6 (
    .F(n647_11),
    .I0(cyc10r_attenlevel_previous[6]),
    .I1(n645_11),
    .I2(cyc10r_attenlevel_previous[8]),
    .I3(n646_11) 
);
defparam n647_s6.INIT=16'hB0BB;
  LUT4 n647_s7 (
    .F(n647_12),
    .I0(cyc10r_attenlevel_previous[7]),
    .I1(n643_14),
    .I2(cyc10r_attenlevel_previous[9]),
    .I3(n648_13) 
);
defparam n647_s7.INIT=16'hB0BB;
  LUT4 n646_s6 (
    .F(n646_11),
    .I0(cyc10r_envdeltaweight[0]),
    .I1(cyc10r_envdeltaweight[2]),
    .I2(cyc10r_envdeltaweight[3]),
    .I3(cyc10r_envdeltaweight[1]) 
);
defparam n646_s6.INIT=16'h0100;
  LUT4 n646_s7 (
    .F(n646_12),
    .I0(cyc10r_attenlevel_previous[7]),
    .I1(n645_11),
    .I2(cyc10r_attenlevel_previous[8]),
    .I3(n643_14) 
);
defparam n646_s7.INIT=16'hB0BB;
  LUT2 n646_s8 (
    .F(n646_13),
    .I0(cyc10r_atten_inc),
    .I1(n648_13) 
);
defparam n646_s8.INIT=4'h1;
  LUT4 n645_s6 (
    .F(n645_11),
    .I0(cyc10r_envdeltaweight[0]),
    .I1(cyc10r_envdeltaweight[1]),
    .I2(cyc10r_envdeltaweight[2]),
    .I3(cyc10r_envdeltaweight[3]) 
);
defparam n645_s6.INIT=16'h0100;
  LUT3 n645_s7 (
    .F(n645_12),
    .I0(n643_14),
    .I1(cyc10r_attenlevel_previous[9]),
    .I2(n646_11) 
);
defparam n645_s7.INIT=8'h0D;
  LUT4 n643_s8 (
    .F(n643_14),
    .I0(cyc10r_envdeltaweight[0]),
    .I1(cyc10r_envdeltaweight[1]),
    .I2(cyc10r_envdeltaweight[3]),
    .I3(cyc10r_envdeltaweight[2]) 
);
defparam n643_s8.INIT=16'h0100;
  LUT4 n480_s6 (
    .F(n480_9),
    .I0(n480_10),
    .I1(cyc9r_egparam_scaled[1]),
    .I2(cyc9r_egparam_scaled[0]),
    .I3(n480_11) 
);
defparam n480_s6.INIT=16'hCA3F;
  LUT2 n525_s3 (
    .F(n525_6),
    .I0(n525_8),
    .I1(n525_9) 
);
defparam n525_s3.INIT=4'h8;
  LUT4 n525_s4 (
    .F(n525_7),
    .I0(cyc9r_attenlevel_previous[7]),
    .I1(cyc9r_attenlevel_previous[8]),
    .I2(cyc9r_attenlevel_previous[9]),
    .I3(cyc9r_attenlevel_previous[4]) 
);
defparam n525_s4.INIT=16'h8000;
  LUT4 n531_s4 (
    .F(n531_7),
    .I0(cyc9r_attenlevel_previous[7]),
    .I1(cyc9r_attenlevel_previous[8]),
    .I2(cyc9r_attenlevel_previous[9]),
    .I3(cyc9r_attenlevel_previous[4]) 
);
defparam n531_s4.INIT=16'h0001;
  LUT4 n531_s5 (
    .F(n531_8),
    .I0(cyc9r_attenlevel_previous[0]),
    .I1(cyc9r_attenlevel_previous[1]),
    .I2(cyc9r_attenlevel_previous[2]),
    .I3(cyc9r_attenlevel_previous[3]) 
);
defparam n531_s5.INIT=16'h0001;
  LUT2 n649_s7 (
    .F(n649_13),
    .I0(cyc10r_attenlevel_previous[4]),
    .I1(n645_11) 
);
defparam n649_s7.INIT=4'h4;
  LUT4 n649_s8 (
    .F(n649_14),
    .I0(cyc10r_attenlevel_previous[5]),
    .I1(n643_14),
    .I2(cyc10r_attenlevel_previous[7]),
    .I3(n648_13) 
);
defparam n649_s8.INIT=16'hB0BB;
  LUT4 n650_s7 (
    .F(n650_13),
    .I0(cyc10r_attenlevel_previous[3]),
    .I1(n643_14),
    .I2(cyc10r_attenlevel_previous[6]),
    .I3(n648_13) 
);
defparam n650_s7.INIT=16'hB0BB;
  LUT4 n651_s8 (
    .F(n651_14),
    .I0(cyc10r_attenlevel_previous[3]),
    .I1(n646_11),
    .I2(cyc10r_attenlevel_previous[5]),
    .I3(n648_13) 
);
defparam n651_s8.INIT=16'hB0BB;
  LUT4 n652_s7 (
    .F(n652_13),
    .I0(cyc10r_attenlevel_previous[1]),
    .I1(n646_11),
    .I2(cyc10r_attenlevel_previous[3]),
    .I3(n648_13) 
);
defparam n652_s7.INIT=16'hB0BB;
  LUT4 n648_s8 (
    .F(n648_13),
    .I0(cyc10r_envdeltaweight[1]),
    .I1(cyc10r_envdeltaweight[2]),
    .I2(cyc10r_envdeltaweight[3]),
    .I3(cyc10r_envdeltaweight[0]) 
);
defparam n648_s8.INIT=16'h0100;
  LUT4 n480_s7 (
    .F(n480_10),
    .I0(cyc9r_egparam_scaled[4]),
    .I1(cyc9r_egparam_scaled[5]),
    .I2(cyc9r_egparam_scaled[1]),
    .I3(n480_7) 
);
defparam n480_s7.INIT=16'h0100;
  LUT4 n480_s8 (
    .F(n480_11),
    .I0(cyc9r_egparam_scaled[0]),
    .I1(cyc10c_egparam_rateapplied[2]),
    .I2(cyc10c_egparam_rateapplied[3]),
    .I3(cyc9r_egparam_scaled[1]) 
);
defparam n480_s8.INIT=16'h8523;
  LUT4 n525_s5 (
    .F(n525_8),
    .I0(cyc9r_attenlevel_previous[4]),
    .I1(cyc9r_attenlevel_previous[9]),
    .I2(n525_10),
    .I3(n525_11) 
);
defparam n525_s5.INIT=16'h4100;
  LUT4 n525_s6 (
    .F(n525_9),
    .I0(cyc9r_d1l[2]),
    .I1(cyc9r_attenlevel_previous[7]),
    .I2(cyc9r_d1l[3]),
    .I3(cyc9r_attenlevel_previous[8]) 
);
defparam n525_s6.INIT=16'h9009;
  LUT4 n525_s7 (
    .F(n525_10),
    .I0(cyc9r_d1l[0]),
    .I1(cyc9r_d1l[1]),
    .I2(cyc9r_d1l[2]),
    .I3(cyc9r_d1l[3]) 
);
defparam n525_s7.INIT=16'h8000;
  LUT4 n525_s8 (
    .F(n525_11),
    .I0(cyc9r_d1l[0]),
    .I1(cyc9r_attenlevel_previous[5]),
    .I2(cyc9r_d1l[1]),
    .I3(cyc9r_attenlevel_previous[6]) 
);
defparam n525_s8.INIT=16'h9009;
  LUT4 cyc10r_cyc37r_kon_previous_addr_tmp_s33 (
    .F(cyc10r_cyc37r_kon_previous_addr_tmp_50),
    .I0(cyc10r_cyc37r_kon_previous_0_18),
    .I1(cyc10r_cyc37r_kon_previous_0_14),
    .I2(cyc10r_cyc37r_kon_previous_0_22),
    .I3(synced_mrst_n_49) 
);
defparam cyc10r_cyc37r_kon_previous_addr_tmp_s33.INIT=16'hE100;
  LUT4 cyc10r_cyc37r_kon_previous_addr_tmp_s34 (
    .F(cyc10r_cyc37r_kon_previous_addr_tmp_52),
    .I0(synced_mrst_n_49),
    .I1(cyc10r_cyc37r_kon_previous_0_18),
    .I2(cyc10r_cyc37r_kon_previous_0_14),
    .I3(cyc10r_cyc37r_kon_previous_0_22) 
);
defparam cyc10r_cyc37r_kon_previous_addr_tmp_s34.INIT=16'h02A8;
  LUT4 n279_s6 (
    .F(n279_11),
    .I0(pdelta_shamt[4]),
    .I1(ks[0]),
    .I2(n279_9),
    .I3(ks[1]) 
);
defparam n279_s6.INIT=16'hF088;
  LUT3 n525_s9 (
    .F(n525_13),
    .I0(n525_8),
    .I1(n525_9),
    .I2(\cyc6r_cyc9r_envstate_previous[3] [0]) 
);
defparam n525_s9.INIT=8'h70;
  LUT3 timecntr_sr_addr_tmp_s7 (
    .F(timecntr_sr_addr_tmp_20),
    .I0(cyc42r_level_fp_sign_31),
    .I1(timecntr_sr_14_30),
    .I2(timecntr_sr_14_14) 
);
defparam timecntr_sr_addr_tmp_s7.INIT=8'h87;
  LUT4 n217_s3 (
    .F(n217_7),
    .I0(cyc10r_cyc37r_kon_previous[27]),
    .I1(kon_sr_24_31[5]),
    .I2(force_kon),
    .I3(synced_mrst_n_49) 
);
defparam n217_s3.INIT=16'h5400;
  LUT4 n651_s9 (
    .F(n651_16),
    .I0(n643_14),
    .I1(cyc10r_attenlevel_previous[2]),
    .I2(cyc10r_attenlevel_previous[4]),
    .I3(n645_11) 
);
defparam n651_s9.INIT=16'hD0DD;
  LUT3 n541_s2 (
    .F(n541_6),
    .I0(cyc9r_egparam_scaled_fullrate),
    .I1(cyc6r_cyc9r_kon_previous[3]),
    .I2(cyc6r_cyc9r_kon_current_dlyline[3]) 
);
defparam n541_s2.INIT=8'hDF;
  LUT3 n494_s4 (
    .F(n494_8),
    .I0(cyc9r_egparam_scaled[3]),
    .I1(cyc9r_egparam_scaled[4]),
    .I2(cyc9r_egparam_scaled[5]) 
);
defparam n494_s4.INIT=8'h80;
  LUT4 n273_s2 (
    .F(n273_6),
    .I0(n262_9),
    .I1(n261_9),
    .I2(ff_reset[6]),
    .I3(synced_mrst_n) 
);
defparam n273_s2.INIT=16'h1000;
  LUT4 n586_s3 (
    .F(n586_7),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(cyc10r_fix_prevatten_max),
    .I3(synced_mrst_n_49) 
);
defparam n586_s3.INIT=16'hF700;
  LUT4 n953_s3 (
    .F(n953_7),
    .I0(cycle_03),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n953_s3.INIT=16'h1055;
  LUT4 n900_s3 (
    .F(n900_7),
    .I0(cyc42r_force_no_atten),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n900_s3.INIT=16'h20AA;
  LUT4 n866_s3 (
    .F(n866_7),
    .I0(cyc42c_attenlevel_tl_adder[10]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n866_s3.INIT=16'h20AA;
  LUT4 n807_s3 (
    .F(n807_7),
    .I0(cyc41c_attenlevel_mod_adder[10]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n807_s3.INIT=16'h20AA;
  LUT4 n643_s9 (
    .F(n643_16),
    .I0(cyc10r_atten_dec),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n643_s9.INIT=16'h1055;
  LUT4 n492_s4 (
    .F(n492_8),
    .I0(cyc9r_third_sample),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n492_s4.INIT=16'h1055;
  LUT4 n321_s3 (
    .F(n321_7),
    .I0(cyc9c_egparam_scaled_adder[6]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n321_s3.INIT=16'h20AA;
  LUT4 n277_s8 (
    .F(n277_15),
    .I0(ks[1]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n277_s8.INIT=16'h1055;
  LUT2 timecntr_sr_addr_tmp_s10 (
    .F(timecntr_sr_addr_tmp_25),
    .I0(cyc42r_level_fp_sign_31),
    .I1(timecntr_sr_14_30) 
);
defparam timecntr_sr_addr_tmp_s10.INIT=4'h6;
  LUT4 timecntr_sr_addr_tmp_s11 (
    .F(timecntr_sr_addr_tmp_27),
    .I0(cyc42r_level_fp_sign_31),
    .I1(timecntr_sr_14_30),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam timecntr_sr_addr_tmp_s11.INIT=16'h6C66;
  LUT4 n1218_s4 (
    .F(n1218_10),
    .I0(onebit_det),
    .I1(timecntr_adder[0]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n1218_s4.INIT=16'hEAEE;
  LUT4 conseczerobitcntr_3_s5 (
    .F(conseczerobitcntr_3_11),
    .I0(onebit_det),
    .I1(timecntr_adder[0]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam conseczerobitcntr_3_s5.INIT=16'h1011;
  LUT4 n757_s8 (
    .F(n757_15),
    .I0(ams_out[1]),
    .I1(amen_out),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n757_s8.INIT=16'h8088;
  LUT4 n748_s8 (
    .F(n748_15),
    .I0(amen_out),
    .I1(ams_out[1]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n748_s8.INIT=16'h7077;
  LUT4 n494_s5 (
    .F(n494_10),
    .I0(n494_8),
    .I1(cyc9r_third_sample),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n494_s5.INIT=16'hB0BB;
  LUT4 n59_s3 (
    .F(n59_7),
    .I0(mrst_z),
    .I1(cycle_01_17),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n59_s3.INIT=16'hE0EE;
  DFFE samplecntr_rst_s0 (
    .Q(samplecntr_rst),
    .D(samplecntr_q[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE third_sample_s0 (
    .Q(third_sample),
    .D(n13_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE timecntr_adder_1_s0 (
    .Q(timecntr_adder[1]),
    .D(n29_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE timecntr_adder_0_s0 (
    .Q(timecntr_adder[0]),
    .D(n29_8),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE timecntr_sr_1_s0 (
    .Q(timecntr_sr[1]),
    .D(timecntr_sr[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timecntr_sr_0_s0 (
    .Q(timecntr_sr[0]),
    .D(timecntr_sr[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE conseczerobitcntr_3_s0 (
    .Q(conseczerobitcntr[3]),
    .D(n45_6),
    .CLK(clk),
    .CE(conseczerobitcntr_3_11),
    .RESET(n59_7) 
);
  DFFRE conseczerobitcntr_2_s0 (
    .Q(conseczerobitcntr[2]),
    .D(n46_6),
    .CLK(clk),
    .CE(conseczerobitcntr_3_11),
    .RESET(n59_7) 
);
  DFFRE conseczerobitcntr_1_s0 (
    .Q(conseczerobitcntr[1]),
    .D(n47_6),
    .CLK(clk),
    .CE(conseczerobitcntr_3_11),
    .RESET(n59_7) 
);
  DFFSE conseczerobitcntr_0_s0 (
    .Q(conseczerobitcntr[0]),
    .D(n48_6),
    .CLK(clk),
    .CE(conseczerobitcntr_3_11),
    .SET(n59_7) 
);
  DFFE envcntr_1_s0 (
    .Q(envcntr[1]),
    .D(timecntr_sr[2]),
    .CLK(clk),
    .CE(n1219_4) 
);
  DFFE envcntr_0_s0 (
    .Q(envcntr[0]),
    .D(timecntr_sr[1]),
    .CLK(clk),
    .CE(n1219_4) 
);
  DFFE attenrate_3_s0 (
    .Q(attenrate[3]),
    .D(conseczerobitcntr[3]),
    .CLK(clk),
    .CE(n1219_4) 
);
  DFFE attenrate_2_s0 (
    .Q(attenrate[2]),
    .D(conseczerobitcntr[2]),
    .CLK(clk),
    .CE(n1219_4) 
);
  DFFE attenrate_1_s0 (
    .Q(attenrate[1]),
    .D(conseczerobitcntr[1]),
    .CLK(clk),
    .CE(n1219_4) 
);
  DFFE attenrate_0_s0 (
    .Q(attenrate[0]),
    .D(conseczerobitcntr[0]),
    .CLK(clk),
    .CE(n1219_4) 
);
  DFFE cyc6r_cyc9r_kon_current_dlyline_3_s0 (
    .Q(cyc6r_cyc9r_kon_current_dlyline[3]),
    .D(cyc6r_cyc9r_kon_current_dlyline[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc6r_cyc9r_kon_current_dlyline_2_s0 (
    .Q(cyc6r_cyc9r_kon_current_dlyline[2]),
    .D(cyc6r_cyc9r_kon_current_dlyline[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc6r_cyc9r_kon_current_dlyline_1_s0 (
    .Q(cyc6r_cyc9r_kon_current_dlyline[1]),
    .D(cyc6r_cyc9r_kon_current_dlyline[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc6r_cyc9r_kon_current_dlyline_0_s0 (
    .Q(cyc6r_cyc9r_kon_current_dlyline[0]),
    .D(kon),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc6r_cyc9r_kon_previous_3_s0 (
    .Q(cyc6r_cyc9r_kon_previous[3]),
    .D(cyc6r_cyc9r_kon_previous[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc6r_cyc9r_kon_previous_2_s0 (
    .Q(cyc6r_cyc9r_kon_previous[2]),
    .D(cyc6r_cyc9r_kon_previous[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc6r_cyc9r_kon_previous_1_s0 (
    .Q(cyc6r_cyc9r_kon_previous[1]),
    .D(cyc6r_cyc9r_kon_previous[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc6r_cyc9r_kon_previous_0_s0 (
    .Q(cyc6r_cyc9r_kon_previous[0]),
    .D(cyc10r_cyc37r_kon_previous[27]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE \cyc6r_cyc9r_envstate_previous[0]_1_s0  (
    .Q(\cyc6r_cyc9r_envstate_previous[0] [1]),
    .D(cyc37r_envstate_previous[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n217_7) 
);
  DFFRE \cyc6r_cyc9r_envstate_previous[0]_0_s0  (
    .Q(\cyc6r_cyc9r_envstate_previous[0] [0]),
    .D(cyc37r_envstate_previous[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n217_7) 
);
  DFFE \cyc6r_cyc9r_envstate_previous[1]_1_s0  (
    .Q(\cyc6r_cyc9r_envstate_previous[1] [1]),
    .D(\cyc6r_cyc9r_envstate_previous[0] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \cyc6r_cyc9r_envstate_previous[1]_0_s0  (
    .Q(\cyc6r_cyc9r_envstate_previous[1] [0]),
    .D(\cyc6r_cyc9r_envstate_previous[0] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \cyc6r_cyc9r_envstate_previous[2]_1_s0  (
    .Q(\cyc6r_cyc9r_envstate_previous[2] [1]),
    .D(\cyc6r_cyc9r_envstate_previous[1] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \cyc6r_cyc9r_envstate_previous[2]_0_s0  (
    .Q(\cyc6r_cyc9r_envstate_previous[2] [0]),
    .D(\cyc6r_cyc9r_envstate_previous[1] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \cyc6r_cyc9r_envstate_previous[3]_1_s0  (
    .Q(\cyc6r_cyc9r_envstate_previous[3] [1]),
    .D(\cyc6r_cyc9r_envstate_previous[2] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE \cyc6r_cyc9r_envstate_previous[3]_0_s0  (
    .Q(\cyc6r_cyc9r_envstate_previous[3] [0]),
    .D(\cyc6r_cyc9r_envstate_previous[2] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFSE cyc10r_envstate_current_1_s0 (
    .Q(cyc10r_envstate_current[1]),
    .D(n252_6),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n16_10) 
);
  DFFSE cyc10r_envstate_current_0_s0 (
    .Q(cyc10r_envstate_current[0]),
    .D(n253_6),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n16_10) 
);
  DFFSE cyc8r_egparam_4_s0 (
    .Q(cyc8r_egparam[4]),
    .D(n261_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n16_10) 
);
  DFFSE cyc8r_egparam_3_s0 (
    .Q(cyc8r_egparam[3]),
    .D(n262_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n16_10) 
);
  DFFSE cyc8r_egparam_2_s0 (
    .Q(cyc8r_egparam[2]),
    .D(n263_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n16_10) 
);
  DFFSE cyc8r_egparam_1_s0 (
    .Q(cyc8r_egparam[1]),
    .D(n264_9),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n16_10) 
);
  DFFSE cyc8r_egparam_0_s0 (
    .Q(cyc8r_egparam[0]),
    .D(n265_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n16_10) 
);
  DFFE cyc8r_egparam_zero_s0 (
    .Q(cyc8r_egparam_zero),
    .D(n273_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_d1l_3_s0 (
    .Q(cyc8r_d1l[3]),
    .D(d1l[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_d1l_2_s0 (
    .Q(cyc8r_d1l[2]),
    .D(d1l[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_d1l_1_s0 (
    .Q(cyc8r_d1l[1]),
    .D(d1l[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_d1l_0_s0 (
    .Q(cyc8r_d1l[0]),
    .D(d1l[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc8r_keyscale_4_s0 (
    .Q(cyc8r_keyscale[4]),
    .D(n277_13),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n277_15) 
);
  DFFRE cyc8r_keyscale_3_s0 (
    .Q(cyc8r_keyscale[3]),
    .D(n278_8),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n277_15) 
);
  DFFE cyc8r_keyscale_2_s0 (
    .Q(cyc8r_keyscale[2]),
    .D(n279_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_keyscale_1_s0 (
    .Q(cyc8r_keyscale[1]),
    .D(n280_8),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc8r_keyscale_0_s0 (
    .Q(cyc8r_keyscale[0]),
    .D(n281_8),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_egparam_zero_s0 (
    .Q(cyc9r_egparam_zero),
    .D(cyc8r_egparam_zero),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFSE cyc9r_egparam_scaled_5_s0 (
    .Q(cyc9r_egparam_scaled[5]),
    .D(cyc9c_egparam_scaled_adder[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n321_7) 
);
  DFFSE cyc9r_egparam_scaled_4_s0 (
    .Q(cyc9r_egparam_scaled[4]),
    .D(cyc9c_egparam_scaled_adder[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n321_7) 
);
  DFFSE cyc9r_egparam_scaled_3_s0 (
    .Q(cyc9r_egparam_scaled[3]),
    .D(cyc9c_egparam_scaled_adder[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n321_7) 
);
  DFFSE cyc9r_egparam_scaled_2_s0 (
    .Q(cyc9r_egparam_scaled[2]),
    .D(cyc9c_egparam_scaled_adder[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n321_7) 
);
  DFFSE cyc9r_egparam_scaled_1_s0 (
    .Q(cyc9r_egparam_scaled[1]),
    .D(cyc9c_egparam_scaled_adder[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n321_7) 
);
  DFFSE cyc9r_egparam_scaled_0_s0 (
    .Q(cyc9r_egparam_scaled[0]),
    .D(cyc8r_keyscale[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n321_7) 
);
  DFFE cyc9r_egparam_scaled_fullrate_s0 (
    .Q(cyc9r_egparam_scaled_fullrate),
    .D(n332_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_d1l_3_s0 (
    .Q(cyc9r_d1l[3]),
    .D(cyc8r_d1l[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_d1l_2_s0 (
    .Q(cyc9r_d1l[2]),
    .D(cyc8r_d1l[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_d1l_1_s0 (
    .Q(cyc9r_d1l[1]),
    .D(cyc8r_d1l[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_d1l_0_s0 (
    .Q(cyc9r_d1l[0]),
    .D(cyc8r_d1l[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_third_sample_s0 (
    .Q(cyc9r_third_sample),
    .D(third_sample),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_envcntr_1_s0 (
    .Q(cyc9r_envcntr[1]),
    .D(envcntr[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_envcntr_0_s0 (
    .Q(cyc9r_envcntr[0]),
    .D(envcntr[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenrate_3_s0 (
    .Q(cyc9r_attenrate[3]),
    .D(attenrate[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenrate_2_s0 (
    .Q(cyc9r_attenrate[2]),
    .D(attenrate[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenrate_1_s0 (
    .Q(cyc9r_attenrate[1]),
    .D(attenrate[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenrate_0_s0 (
    .Q(cyc9r_attenrate[0]),
    .D(attenrate[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_9_s0 (
    .Q(cyc9r_attenlevel_previous[9]),
    .D(cyc40r_attenlevel_previous[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_8_s0 (
    .Q(cyc9r_attenlevel_previous[8]),
    .D(cyc40r_attenlevel_previous[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_7_s0 (
    .Q(cyc9r_attenlevel_previous[7]),
    .D(cyc40r_attenlevel_previous[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_6_s0 (
    .Q(cyc9r_attenlevel_previous[6]),
    .D(cyc40r_attenlevel_previous[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_5_s0 (
    .Q(cyc9r_attenlevel_previous[5]),
    .D(cyc40r_attenlevel_previous[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_4_s0 (
    .Q(cyc9r_attenlevel_previous[4]),
    .D(cyc40r_attenlevel_previous[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_3_s0 (
    .Q(cyc9r_attenlevel_previous[3]),
    .D(cyc40r_attenlevel_previous[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_2_s0 (
    .Q(cyc9r_attenlevel_previous[2]),
    .D(cyc40r_attenlevel_previous[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_1_s0 (
    .Q(cyc9r_attenlevel_previous[1]),
    .D(cyc40r_attenlevel_previous[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc9r_attenlevel_previous_0_s0 (
    .Q(cyc9r_attenlevel_previous[0]),
    .D(cyc40r_attenlevel_previous[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc10r_envdeltaweight_3_s0 (
    .Q(cyc10r_envdeltaweight[3]),
    .D(n488_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n492_8) 
);
  DFFRE cyc10r_envdeltaweight_2_s0 (
    .Q(cyc10r_envdeltaweight[2]),
    .D(n485_4),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n493_5) 
);
  DFFRE cyc10r_envdeltaweight_1_s0 (
    .Q(cyc10r_envdeltaweight[1]),
    .D(n482_4),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n494_10) 
);
  DFFRE cyc10r_envdeltaweight_0_s0 (
    .Q(cyc10r_envdeltaweight[0]),
    .D(n480_4),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n495_5) 
);
  DFFRE cyc10r_atten_inc_s0 (
    .Q(cyc10r_atten_inc),
    .D(n525_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE cyc10r_atten_dec_s0 (
    .Q(cyc10r_atten_dec),
    .D(n531_4),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE cyc10r_fix_prevatten_max_s0 (
    .Q(cyc10r_fix_prevatten_max),
    .D(n537_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_enable_prevatten_s0 (
    .Q(cyc10r_enable_prevatten),
    .D(n541_6),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_9_s0 (
    .Q(cyc10r_attenlevel_previous[9]),
    .D(cyc9r_attenlevel_previous[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_8_s0 (
    .Q(cyc10r_attenlevel_previous[8]),
    .D(cyc9r_attenlevel_previous[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_7_s0 (
    .Q(cyc10r_attenlevel_previous[7]),
    .D(cyc9r_attenlevel_previous[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_6_s0 (
    .Q(cyc10r_attenlevel_previous[6]),
    .D(cyc9r_attenlevel_previous[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_5_s0 (
    .Q(cyc10r_attenlevel_previous[5]),
    .D(cyc9r_attenlevel_previous[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_4_s0 (
    .Q(cyc10r_attenlevel_previous[4]),
    .D(cyc9r_attenlevel_previous[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_3_s0 (
    .Q(cyc10r_attenlevel_previous[3]),
    .D(cyc9r_attenlevel_previous[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_2_s0 (
    .Q(cyc10r_attenlevel_previous[2]),
    .D(cyc9r_attenlevel_previous[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_1_s0 (
    .Q(cyc10r_attenlevel_previous[1]),
    .D(cyc9r_attenlevel_previous[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_attenlevel_previous_0_s0 (
    .Q(cyc10r_attenlevel_previous[0]),
    .D(cyc9r_attenlevel_previous[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFSE cyc11r_attenlevel_previous_gated_9_s0 (
    .Q(cyc11r_attenlevel_previous_gated[9]),
    .D(n576_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_8_s0 (
    .Q(cyc11r_attenlevel_previous_gated[8]),
    .D(n577_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_7_s0 (
    .Q(cyc11r_attenlevel_previous_gated[7]),
    .D(n578_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_6_s0 (
    .Q(cyc11r_attenlevel_previous_gated[6]),
    .D(n579_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_5_s0 (
    .Q(cyc11r_attenlevel_previous_gated[5]),
    .D(n580_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_4_s0 (
    .Q(cyc11r_attenlevel_previous_gated[4]),
    .D(n581_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_3_s0 (
    .Q(cyc11r_attenlevel_previous_gated[3]),
    .D(n582_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_2_s0 (
    .Q(cyc11r_attenlevel_previous_gated[2]),
    .D(n583_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_1_s0 (
    .Q(cyc11r_attenlevel_previous_gated[1]),
    .D(n584_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFSE cyc11r_attenlevel_previous_gated_0_s0 (
    .Q(cyc11r_attenlevel_previous_gated[0]),
    .D(n585_5),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n586_7) 
);
  DFFRE cyc11r_attenlevel_weighted_delta_9_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[9]),
    .D(n643_13),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n643_16) 
);
  DFFRE cyc11r_attenlevel_weighted_delta_8_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[8]),
    .D(n644_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n643_16) 
);
  DFFRE cyc11r_attenlevel_weighted_delta_7_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[7]),
    .D(n645_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n643_16) 
);
  DFFRE cyc11r_attenlevel_weighted_delta_6_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[6]),
    .D(n646_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n643_16) 
);
  DFFRE cyc11r_attenlevel_weighted_delta_5_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[5]),
    .D(n647_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n643_16) 
);
  DFFRE cyc11r_attenlevel_weighted_delta_4_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[4]),
    .D(n648_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n643_16) 
);
  DFFE cyc11r_attenlevel_weighted_delta_3_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[3]),
    .D(n649_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_attenlevel_weighted_delta_2_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[2]),
    .D(n650_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_attenlevel_weighted_delta_1_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[1]),
    .D(n651_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc11r_attenlevel_weighted_delta_0_s0 (
    .Q(cyc11r_attenlevel_weighted_delta[0]),
    .D(n652_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc40r_lfa_shifted_9_s0 (
    .Q(cyc40r_lfa_shifted[9]),
    .D(n748_13),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n748_15) 
);
  DFFRE cyc40r_lfa_shifted_8_s0 (
    .Q(cyc40r_lfa_shifted[8]),
    .D(n749_8),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n748_15) 
);
  DFFE cyc40r_lfa_shifted_7_s0 (
    .Q(cyc40r_lfa_shifted[7]),
    .D(n750_8),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_lfa_shifted_6_s0 (
    .Q(cyc40r_lfa_shifted[6]),
    .D(n751_10),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_lfa_shifted_5_s0 (
    .Q(cyc40r_lfa_shifted[5]),
    .D(n752_10),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_lfa_shifted_4_s0 (
    .Q(cyc40r_lfa_shifted[4]),
    .D(n753_10),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_lfa_shifted_3_s0 (
    .Q(cyc40r_lfa_shifted[3]),
    .D(n754_10),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_lfa_shifted_2_s0 (
    .Q(cyc40r_lfa_shifted[2]),
    .D(n755_10),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_lfa_shifted_1_s0 (
    .Q(cyc40r_lfa_shifted[1]),
    .D(n756_9),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc40r_lfa_shifted_0_s0 (
    .Q(cyc40r_lfa_shifted[0]),
    .D(n757_13),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n757_15) 
);
  DFFE cyc40r_force_no_atten_s0 (
    .Q(cyc40r_force_no_atten),
    .D(test_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_tl_6_s0 (
    .Q(cyc40r_tl[6]),
    .D(tl[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_tl_5_s0 (
    .Q(cyc40r_tl[5]),
    .D(tl[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_tl_4_s0 (
    .Q(cyc40r_tl[4]),
    .D(tl[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_tl_3_s0 (
    .Q(cyc40r_tl[3]),
    .D(tl[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_tl_2_s0 (
    .Q(cyc40r_tl[2]),
    .D(tl[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_tl_1_s0 (
    .Q(cyc40r_tl[1]),
    .D(tl[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc40r_tl_0_s0 (
    .Q(cyc40r_tl[0]),
    .D(tl[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFSE cyc41r_attenlevel_mod_9_s0 (
    .Q(cyc41r_attenlevel_mod[9]),
    .D(cyc41c_attenlevel_mod_adder[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_8_s0 (
    .Q(cyc41r_attenlevel_mod[8]),
    .D(cyc41c_attenlevel_mod_adder[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_7_s0 (
    .Q(cyc41r_attenlevel_mod[7]),
    .D(cyc41c_attenlevel_mod_adder[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_6_s0 (
    .Q(cyc41r_attenlevel_mod[6]),
    .D(cyc41c_attenlevel_mod_adder[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_5_s0 (
    .Q(cyc41r_attenlevel_mod[5]),
    .D(cyc41c_attenlevel_mod_adder[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_4_s0 (
    .Q(cyc41r_attenlevel_mod[4]),
    .D(cyc41c_attenlevel_mod_adder[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_3_s0 (
    .Q(cyc41r_attenlevel_mod[3]),
    .D(cyc41c_attenlevel_mod_adder[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_2_s0 (
    .Q(cyc41r_attenlevel_mod[2]),
    .D(cyc41c_attenlevel_mod_adder[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_1_s0 (
    .Q(cyc41r_attenlevel_mod[1]),
    .D(cyc41c_attenlevel_mod_adder[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFSE cyc41r_attenlevel_mod_0_s0 (
    .Q(cyc41r_attenlevel_mod[0]),
    .D(cyc41c_attenlevel_mod_adder[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n807_7) 
);
  DFFE cyc41r_force_no_atten_s0 (
    .Q(cyc41r_force_no_atten),
    .D(cyc40r_force_no_atten),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_tl_6_s0 (
    .Q(cyc41r_tl[6]),
    .D(cyc40r_tl[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_tl_5_s0 (
    .Q(cyc41r_tl[5]),
    .D(cyc40r_tl[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_tl_4_s0 (
    .Q(cyc41r_tl[4]),
    .D(cyc40r_tl[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_tl_3_s0 (
    .Q(cyc41r_tl[3]),
    .D(cyc40r_tl[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_tl_2_s0 (
    .Q(cyc41r_tl[2]),
    .D(cyc40r_tl[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_tl_1_s0 (
    .Q(cyc41r_tl[1]),
    .D(cyc40r_tl[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_tl_0_s0 (
    .Q(cyc41r_tl[0]),
    .D(cyc40r_tl[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFSE cyc42r_attenlevel_tl_9_s0 (
    .Q(cyc42r_attenlevel_tl[9]),
    .D(cyc42c_attenlevel_tl_adder[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_8_s0 (
    .Q(cyc42r_attenlevel_tl[8]),
    .D(cyc42c_attenlevel_tl_adder[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_7_s0 (
    .Q(cyc42r_attenlevel_tl[7]),
    .D(cyc42c_attenlevel_tl_adder[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_6_s0 (
    .Q(cyc42r_attenlevel_tl[6]),
    .D(cyc42c_attenlevel_tl_adder[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_5_s0 (
    .Q(cyc42r_attenlevel_tl[5]),
    .D(cyc42c_attenlevel_tl_adder[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_4_s0 (
    .Q(cyc42r_attenlevel_tl[4]),
    .D(cyc42c_attenlevel_tl_adder[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_3_s0 (
    .Q(cyc42r_attenlevel_tl[3]),
    .D(cyc42c_attenlevel_tl_adder[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_2_s0 (
    .Q(cyc42r_attenlevel_tl[2]),
    .D(cyc41r_attenlevel_mod[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_1_s0 (
    .Q(cyc42r_attenlevel_tl[1]),
    .D(cyc41r_attenlevel_mod[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFSE cyc42r_attenlevel_tl_0_s0 (
    .Q(cyc42r_attenlevel_tl[0]),
    .D(cyc41r_attenlevel_mod[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n866_7) 
);
  DFFE cyc42r_force_no_atten_s0 (
    .Q(cyc42r_force_no_atten),
    .D(cyc41r_force_no_atten),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc43r_attenlevel_final_9_s0 (
    .Q(op_attenlevel[9]),
    .D(cyc42r_attenlevel_tl[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_8_s0 (
    .Q(op_attenlevel[8]),
    .D(cyc42r_attenlevel_tl[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_7_s0 (
    .Q(op_attenlevel[7]),
    .D(cyc42r_attenlevel_tl[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_6_s0 (
    .Q(op_attenlevel[6]),
    .D(cyc42r_attenlevel_tl[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_5_s0 (
    .Q(op_attenlevel[5]),
    .D(cyc42r_attenlevel_tl[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_4_s0 (
    .Q(op_attenlevel[4]),
    .D(cyc42r_attenlevel_tl[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_3_s0 (
    .Q(op_attenlevel[3]),
    .D(cyc42r_attenlevel_tl[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_2_s0 (
    .Q(op_attenlevel[2]),
    .D(cyc42r_attenlevel_tl[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_1_s0 (
    .Q(op_attenlevel[1]),
    .D(cyc42r_attenlevel_tl[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFRE cyc43r_attenlevel_final_0_s0 (
    .Q(op_attenlevel[0]),
    .D(cyc42r_attenlevel_tl[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n900_7) 
);
  DFFE noise_attenlevel_9_s0 (
    .Q(reg_attenlevel_ch8_c2),
    .D(n944_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_attenlevel_8_s0 (
    .Q(noise_attenlevel[8]),
    .D(n945_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_attenlevel_7_s0 (
    .Q(noise_attenlevel[7]),
    .D(n946_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_attenlevel_6_s0 (
    .Q(noise_attenlevel[6]),
    .D(n947_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_attenlevel_5_s0 (
    .Q(noise_attenlevel[5]),
    .D(n948_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_attenlevel_4_s0 (
    .Q(noise_attenlevel[4]),
    .D(n949_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_attenlevel_3_s0 (
    .Q(noise_attenlevel[3]),
    .D(n950_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_attenlevel_2_s0 (
    .Q(noise_attenlevel[2]),
    .D(n951_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE noise_attenlevel_1_s0 (
    .Q(noise_attenlevel[1]),
    .D(n952_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFSE noise_attenlevel_0_s0 (
    .Q(noise_attenlevel[0]),
    .D(op_attenlevel[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n953_7) 
);
  DFFE cycle_01_17_s0 (
    .Q(cycle_01_17),
    .D(cycle_00_16),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_attenlevel_current_0_s5 (
    .Q(cyc12r_attenlevel_current_0_10),
    .D(cyc12r_attenlevel_current_0_12),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_attenlevel_current_0_s7 (
    .Q(cyc12r_attenlevel_current_0_14),
    .D(cyc12r_attenlevel_current_0_16),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_attenlevel_current_0_s9 (
    .Q(cyc12r_attenlevel_current_0_18),
    .D(cyc12r_attenlevel_current_0_20),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc12r_attenlevel_current_0_s11 (
    .Q(cyc12r_attenlevel_current_0_22),
    .D(cyc12r_attenlevel_current_0_24),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_cyc37r_kon_previous_0_s5 (
    .Q(cyc10r_cyc37r_kon_previous_0_10),
    .D(cyc10r_cyc37r_kon_previous_0_12),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_cyc37r_kon_previous_0_s7 (
    .Q(cyc10r_cyc37r_kon_previous_0_14),
    .D(cyc10r_cyc37r_kon_previous_0_16),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_cyc37r_kon_previous_0_s9 (
    .Q(cyc10r_cyc37r_kon_previous_0_18),
    .D(cyc10r_cyc37r_kon_previous_0_20),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc10r_cyc37r_kon_previous_0_s11 (
    .Q(cyc10r_cyc37r_kon_previous_0_22),
    .D(cyc10r_cyc37r_kon_previous_0_24),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timecntr_sr_14_s7 (
    .Q(timecntr_sr_14_14),
    .D(timecntr_sr_14_26),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timecntr_sr_14_s9 (
    .Q(timecntr_sr_14_18),
    .D(timecntr_sr_14_28),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFF mrst_z_s2 (
    .Q(mrst_z),
    .D(n360_12),
    .CLK(clk) 
);
defparam mrst_z_s2.INIT=1'b0;
  DFFR onebit_det_s1 (
    .Q(onebit_det),
    .D(n1218_10),
    .CLK(clk),
    .RESET(n59_7) 
);
defparam onebit_det_s1.INIT=1'b0;
  DFF timecntr_sr_14_s15 (
    .Q(timecntr_sr_14_30),
    .D(timecntr_sr_addr_tmp_27),
    .CLK(clk) 
);
defparam timecntr_sr_14_s15.INIT=1'b0;
  SDPB cyc12r_attenlevel_current_cyc12r_attenlevel_current_0_0_s (
    .DO({DO[31:10],cyc40r_attenlevel_previous[9:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,n696_1,n697_1,n698_1,n699_1,n700_1,n701_1,n702_1,n703_1,n704_1,n705_1}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,cyc12r_attenlevel_current_addr_tmp_22,cyc12r_attenlevel_current_addr_tmp_20,cyc12r_attenlevel_current_addr_tmp_23,cyc12r_attenlevel_current_0_10,cyc42r_level_fp_sign_31,GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,cyc12r_attenlevel_current_0_22,cyc12r_attenlevel_current_0_18,cyc12r_attenlevel_current_0_14,cyc12r_attenlevel_current_0_10,cyc42r_level_fp_sign_31,GND,GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(synced_mrst_n_49),
    .CEB(synced_mrst_n_49),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam cyc12r_attenlevel_current_cyc12r_attenlevel_current_0_0_s.BIT_WIDTH_0=16;
defparam cyc12r_attenlevel_current_cyc12r_attenlevel_current_0_0_s.BIT_WIDTH_1=16;
defparam cyc12r_attenlevel_current_cyc12r_attenlevel_current_0_0_s.READ_MODE=1'b0;
defparam cyc12r_attenlevel_current_cyc12r_attenlevel_current_0_0_s.RESET_MODE="SYNC";
defparam cyc12r_attenlevel_current_cyc12r_attenlevel_current_0_0_s.BLK_SEL_0=3'b000;
defparam cyc12r_attenlevel_current_cyc12r_attenlevel_current_0_0_s.BLK_SEL_1=3'b000;
  RAM16SDP1 cyc10r_cyc37r_kon_previous_0_s14 (
    .DO(cyc10r_cyc37r_kon_previous_27_7),
    .DI(cyc6r_cyc9r_kon_current_dlyline[3]),
    .WAD({cyc10r_cyc37r_kon_previous_addr_tmp_47,cyc10r_cyc37r_kon_previous_addr_tmp_53,cyc10r_cyc37r_kon_previous_0_10,cyc42r_level_fp_sign_31}),
    .RAD({cyc10r_cyc37r_kon_previous_0_18,cyc10r_cyc37r_kon_previous_0_14,cyc10r_cyc37r_kon_previous_0_10,cyc42r_level_fp_sign_31}),
    .WRE(cyc10r_cyc37r_kon_previous_addr_tmp_52),
    .CLK(clk) 
);
  RAM16SDP1 cyc10r_cyc37r_kon_previous_0_s15 (
    .DO(cyc10r_cyc37r_kon_previous_27_9),
    .DI(cyc6r_cyc9r_kon_current_dlyline[3]),
    .WAD({cyc10r_cyc37r_kon_previous_addr_tmp_47,cyc10r_cyc37r_kon_previous_addr_tmp_53,cyc10r_cyc37r_kon_previous_0_10,cyc42r_level_fp_sign_31}),
    .RAD({cyc10r_cyc37r_kon_previous_0_18,cyc10r_cyc37r_kon_previous_0_14,cyc10r_cyc37r_kon_previous_0_10,cyc42r_level_fp_sign_31}),
    .WRE(cyc10r_cyc37r_kon_previous_addr_tmp_50),
    .CLK(clk) 
);
  RAM16SDP1 timecntr_sr_14_s10 (
    .DO(timecntr_sr[2]),
    .DI(timecntr_adder[0]),
    .WAD({timecntr_sr_addr_tmp_18,timecntr_sr_addr_tmp_20,timecntr_sr_addr_tmp_25,\sr[0]_addr_tmp_67 }),
    .RAD({timecntr_sr_14_18,timecntr_sr_14_14,timecntr_sr_14_30,cyc42r_level_fp_sign_31}),
    .WRE(synced_mrst_n_49),
    .CLK(clk) 
);
  ALU cyc12r_attenlevel_current_0_s4 (
    .SUM(cyc12r_attenlevel_current_0_12),
    .COUT(cyc12r_attenlevel_current_0_11),
    .I0(cyc12r_attenlevel_current_0_10),
    .I1(cyc42r_level_fp_sign_31),
    .I3(GND),
    .CIN(GND) 
);
  ALU cyc12r_attenlevel_current_0_s6 (
    .SUM(cyc12r_attenlevel_current_0_16),
    .COUT(cyc12r_attenlevel_current_0_15),
    .I0(cyc12r_attenlevel_current_0_14),
    .I1(GND),
    .I3(GND),
    .CIN(cyc12r_attenlevel_current_0_11) 
);
  ALU cyc12r_attenlevel_current_0_s8 (
    .SUM(cyc12r_attenlevel_current_0_20),
    .COUT(cyc12r_attenlevel_current_0_19),
    .I0(cyc12r_attenlevel_current_0_18),
    .I1(GND),
    .I3(GND),
    .CIN(cyc12r_attenlevel_current_0_15) 
);
  ALU cyc12r_attenlevel_current_0_s10 (
    .SUM(cyc12r_attenlevel_current_0_24),
    .COUT(cyc12r_attenlevel_current_0_11_COUT),
    .I0(cyc12r_attenlevel_current_0_22),
    .I1(GND),
    .I3(GND),
    .CIN(cyc12r_attenlevel_current_0_19) 
);
  ALU cyc10r_cyc37r_kon_previous_0_s4 (
    .SUM(cyc10r_cyc37r_kon_previous_0_12),
    .COUT(cyc10r_cyc37r_kon_previous_0_11),
    .I0(cyc10r_cyc37r_kon_previous_0_10),
    .I1(cyc42r_level_fp_sign_31),
    .I3(GND),
    .CIN(GND) 
);
  ALU cyc10r_cyc37r_kon_previous_0_s6 (
    .SUM(cyc10r_cyc37r_kon_previous_0_16),
    .COUT(cyc10r_cyc37r_kon_previous_0_15),
    .I0(cyc10r_cyc37r_kon_previous_0_14),
    .I1(GND),
    .I3(GND),
    .CIN(cyc10r_cyc37r_kon_previous_0_11) 
);
  ALU cyc10r_cyc37r_kon_previous_0_s8 (
    .SUM(cyc10r_cyc37r_kon_previous_0_20),
    .COUT(cyc10r_cyc37r_kon_previous_0_19),
    .I0(cyc10r_cyc37r_kon_previous_0_18),
    .I1(GND),
    .I3(GND),
    .CIN(cyc10r_cyc37r_kon_previous_0_15) 
);
  ALU cyc10r_cyc37r_kon_previous_0_s10 (
    .SUM(cyc10r_cyc37r_kon_previous_0_24),
    .COUT(cyc10r_cyc37r_kon_previous_0_11_COUT),
    .I0(cyc10r_cyc37r_kon_previous_0_22),
    .I1(GND),
    .I3(GND),
    .CIN(cyc10r_cyc37r_kon_previous_0_19) 
);
  ALU cyc10c_egparam_rateapplied_2_s (
    .SUM(cyc10c_egparam_rateapplied[2]),
    .COUT(cyc10c_egparam_rateapplied_2_2),
    .I0(cyc9r_egparam_scaled[2]),
    .I1(cyc9r_attenrate[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc10c_egparam_rateapplied_2_s.ALU_MODE=0;
  ALU cyc10c_egparam_rateapplied_3_s (
    .SUM(cyc10c_egparam_rateapplied[3]),
    .COUT(cyc10c_egparam_rateapplied_3_2),
    .I0(cyc9r_egparam_scaled[3]),
    .I1(cyc9r_attenrate[1]),
    .I3(GND),
    .CIN(cyc10c_egparam_rateapplied_2_2) 
);
defparam cyc10c_egparam_rateapplied_3_s.ALU_MODE=0;
  ALU cyc10c_egparam_rateapplied_4_s (
    .SUM(cyc10c_egparam_rateapplied[4]),
    .COUT(cyc10c_egparam_rateapplied_4_2),
    .I0(cyc9r_egparam_scaled[4]),
    .I1(cyc9r_attenrate[2]),
    .I3(GND),
    .CIN(cyc10c_egparam_rateapplied_3_2) 
);
defparam cyc10c_egparam_rateapplied_4_s.ALU_MODE=0;
  ALU cyc10c_egparam_rateapplied_5_s (
    .SUM(cyc10c_egparam_rateapplied[5]),
    .COUT(cyc10c_egparam_rateapplied_5_0_COUT),
    .I0(cyc9r_egparam_scaled[5]),
    .I1(cyc9r_attenrate[3]),
    .I3(GND),
    .CIN(cyc10c_egparam_rateapplied_4_2) 
);
defparam cyc10c_egparam_rateapplied_5_s.ALU_MODE=0;
  ALU n705_s (
    .SUM(n705_1),
    .COUT(n705_2),
    .I0(cyc11r_attenlevel_previous_gated[0]),
    .I1(cyc11r_attenlevel_weighted_delta[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n705_s.ALU_MODE=0;
  ALU n704_s (
    .SUM(n704_1),
    .COUT(n704_2),
    .I0(cyc11r_attenlevel_previous_gated[1]),
    .I1(cyc11r_attenlevel_weighted_delta[1]),
    .I3(GND),
    .CIN(n705_2) 
);
defparam n704_s.ALU_MODE=0;
  ALU n703_s (
    .SUM(n703_1),
    .COUT(n703_2),
    .I0(cyc11r_attenlevel_previous_gated[2]),
    .I1(cyc11r_attenlevel_weighted_delta[2]),
    .I3(GND),
    .CIN(n704_2) 
);
defparam n703_s.ALU_MODE=0;
  ALU n702_s (
    .SUM(n702_1),
    .COUT(n702_2),
    .I0(cyc11r_attenlevel_previous_gated[3]),
    .I1(cyc11r_attenlevel_weighted_delta[3]),
    .I3(GND),
    .CIN(n703_2) 
);
defparam n702_s.ALU_MODE=0;
  ALU n701_s (
    .SUM(n701_1),
    .COUT(n701_2),
    .I0(cyc11r_attenlevel_previous_gated[4]),
    .I1(cyc11r_attenlevel_weighted_delta[4]),
    .I3(GND),
    .CIN(n702_2) 
);
defparam n701_s.ALU_MODE=0;
  ALU n700_s (
    .SUM(n700_1),
    .COUT(n700_2),
    .I0(cyc11r_attenlevel_previous_gated[5]),
    .I1(cyc11r_attenlevel_weighted_delta[5]),
    .I3(GND),
    .CIN(n701_2) 
);
defparam n700_s.ALU_MODE=0;
  ALU n699_s (
    .SUM(n699_1),
    .COUT(n699_2),
    .I0(cyc11r_attenlevel_previous_gated[6]),
    .I1(cyc11r_attenlevel_weighted_delta[6]),
    .I3(GND),
    .CIN(n700_2) 
);
defparam n699_s.ALU_MODE=0;
  ALU n698_s (
    .SUM(n698_1),
    .COUT(n698_2),
    .I0(cyc11r_attenlevel_previous_gated[7]),
    .I1(cyc11r_attenlevel_weighted_delta[7]),
    .I3(GND),
    .CIN(n699_2) 
);
defparam n698_s.ALU_MODE=0;
  ALU n697_s (
    .SUM(n697_1),
    .COUT(n697_2),
    .I0(cyc11r_attenlevel_previous_gated[8]),
    .I1(cyc11r_attenlevel_weighted_delta[8]),
    .I3(GND),
    .CIN(n698_2) 
);
defparam n697_s.ALU_MODE=0;
  ALU n696_s (
    .SUM(n696_1),
    .COUT(n696_0_COUT),
    .I0(cyc11r_attenlevel_previous_gated[9]),
    .I1(cyc11r_attenlevel_weighted_delta[9]),
    .I3(GND),
    .CIN(n697_2) 
);
defparam n696_s.ALU_MODE=0;
  ALU cyc9c_egparam_scaled_adder_1_s (
    .SUM(cyc9c_egparam_scaled_adder[1]),
    .COUT(cyc9c_egparam_scaled_adder_1_3),
    .I0(cyc8r_egparam[0]),
    .I1(cyc8r_keyscale[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc9c_egparam_scaled_adder_1_s.ALU_MODE=0;
  ALU cyc9c_egparam_scaled_adder_2_s (
    .SUM(cyc9c_egparam_scaled_adder[2]),
    .COUT(cyc9c_egparam_scaled_adder_2_3),
    .I0(cyc8r_egparam[1]),
    .I1(cyc8r_keyscale[2]),
    .I3(GND),
    .CIN(cyc9c_egparam_scaled_adder_1_3) 
);
defparam cyc9c_egparam_scaled_adder_2_s.ALU_MODE=0;
  ALU cyc9c_egparam_scaled_adder_3_s (
    .SUM(cyc9c_egparam_scaled_adder[3]),
    .COUT(cyc9c_egparam_scaled_adder_3_3),
    .I0(cyc8r_egparam[2]),
    .I1(cyc8r_keyscale[3]),
    .I3(GND),
    .CIN(cyc9c_egparam_scaled_adder_2_3) 
);
defparam cyc9c_egparam_scaled_adder_3_s.ALU_MODE=0;
  ALU cyc9c_egparam_scaled_adder_4_s (
    .SUM(cyc9c_egparam_scaled_adder[4]),
    .COUT(cyc9c_egparam_scaled_adder_4_3),
    .I0(cyc8r_egparam[3]),
    .I1(cyc8r_keyscale[4]),
    .I3(GND),
    .CIN(cyc9c_egparam_scaled_adder_3_3) 
);
defparam cyc9c_egparam_scaled_adder_4_s.ALU_MODE=0;
  ALU cyc9c_egparam_scaled_adder_5_s (
    .SUM(cyc9c_egparam_scaled_adder[5]),
    .COUT(cyc9c_egparam_scaled_adder[6]),
    .I0(cyc8r_egparam[4]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc9c_egparam_scaled_adder_4_3) 
);
defparam cyc9c_egparam_scaled_adder_5_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_0_s (
    .SUM(cyc41c_attenlevel_mod_adder[0]),
    .COUT(cyc41c_attenlevel_mod_adder_0_3),
    .I0(cyc40r_attenlevel_previous[0]),
    .I1(cyc40r_lfa_shifted[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc41c_attenlevel_mod_adder_0_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_1_s (
    .SUM(cyc41c_attenlevel_mod_adder[1]),
    .COUT(cyc41c_attenlevel_mod_adder_1_3),
    .I0(cyc40r_attenlevel_previous[1]),
    .I1(cyc40r_lfa_shifted[1]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_0_3) 
);
defparam cyc41c_attenlevel_mod_adder_1_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_2_s (
    .SUM(cyc41c_attenlevel_mod_adder[2]),
    .COUT(cyc41c_attenlevel_mod_adder_2_3),
    .I0(cyc40r_attenlevel_previous[2]),
    .I1(cyc40r_lfa_shifted[2]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_1_3) 
);
defparam cyc41c_attenlevel_mod_adder_2_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_3_s (
    .SUM(cyc41c_attenlevel_mod_adder[3]),
    .COUT(cyc41c_attenlevel_mod_adder_3_3),
    .I0(cyc40r_attenlevel_previous[3]),
    .I1(cyc40r_lfa_shifted[3]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_2_3) 
);
defparam cyc41c_attenlevel_mod_adder_3_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_4_s (
    .SUM(cyc41c_attenlevel_mod_adder[4]),
    .COUT(cyc41c_attenlevel_mod_adder_4_3),
    .I0(cyc40r_attenlevel_previous[4]),
    .I1(cyc40r_lfa_shifted[4]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_3_3) 
);
defparam cyc41c_attenlevel_mod_adder_4_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_5_s (
    .SUM(cyc41c_attenlevel_mod_adder[5]),
    .COUT(cyc41c_attenlevel_mod_adder_5_3),
    .I0(cyc40r_attenlevel_previous[5]),
    .I1(cyc40r_lfa_shifted[5]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_4_3) 
);
defparam cyc41c_attenlevel_mod_adder_5_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_6_s (
    .SUM(cyc41c_attenlevel_mod_adder[6]),
    .COUT(cyc41c_attenlevel_mod_adder_6_3),
    .I0(cyc40r_attenlevel_previous[6]),
    .I1(cyc40r_lfa_shifted[6]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_5_3) 
);
defparam cyc41c_attenlevel_mod_adder_6_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_7_s (
    .SUM(cyc41c_attenlevel_mod_adder[7]),
    .COUT(cyc41c_attenlevel_mod_adder_7_3),
    .I0(cyc40r_attenlevel_previous[7]),
    .I1(cyc40r_lfa_shifted[7]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_6_3) 
);
defparam cyc41c_attenlevel_mod_adder_7_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_8_s (
    .SUM(cyc41c_attenlevel_mod_adder[8]),
    .COUT(cyc41c_attenlevel_mod_adder_8_3),
    .I0(cyc40r_attenlevel_previous[8]),
    .I1(cyc40r_lfa_shifted[8]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_7_3) 
);
defparam cyc41c_attenlevel_mod_adder_8_s.ALU_MODE=0;
  ALU cyc41c_attenlevel_mod_adder_9_s (
    .SUM(cyc41c_attenlevel_mod_adder[9]),
    .COUT(cyc41c_attenlevel_mod_adder[10]),
    .I0(cyc40r_attenlevel_previous[9]),
    .I1(cyc40r_lfa_shifted[9]),
    .I3(GND),
    .CIN(cyc41c_attenlevel_mod_adder_8_3) 
);
defparam cyc41c_attenlevel_mod_adder_9_s.ALU_MODE=0;
  ALU cyc42c_attenlevel_tl_adder_3_s (
    .SUM(cyc42c_attenlevel_tl_adder[3]),
    .COUT(cyc42c_attenlevel_tl_adder_3_3),
    .I0(cyc41r_attenlevel_mod[3]),
    .I1(cyc41r_tl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc42c_attenlevel_tl_adder_3_s.ALU_MODE=0;
  ALU cyc42c_attenlevel_tl_adder_4_s (
    .SUM(cyc42c_attenlevel_tl_adder[4]),
    .COUT(cyc42c_attenlevel_tl_adder_4_3),
    .I0(cyc41r_attenlevel_mod[4]),
    .I1(cyc41r_tl[1]),
    .I3(GND),
    .CIN(cyc42c_attenlevel_tl_adder_3_3) 
);
defparam cyc42c_attenlevel_tl_adder_4_s.ALU_MODE=0;
  ALU cyc42c_attenlevel_tl_adder_5_s (
    .SUM(cyc42c_attenlevel_tl_adder[5]),
    .COUT(cyc42c_attenlevel_tl_adder_5_3),
    .I0(cyc41r_attenlevel_mod[5]),
    .I1(cyc41r_tl[2]),
    .I3(GND),
    .CIN(cyc42c_attenlevel_tl_adder_4_3) 
);
defparam cyc42c_attenlevel_tl_adder_5_s.ALU_MODE=0;
  ALU cyc42c_attenlevel_tl_adder_6_s (
    .SUM(cyc42c_attenlevel_tl_adder[6]),
    .COUT(cyc42c_attenlevel_tl_adder_6_3),
    .I0(cyc41r_attenlevel_mod[6]),
    .I1(cyc41r_tl[3]),
    .I3(GND),
    .CIN(cyc42c_attenlevel_tl_adder_5_3) 
);
defparam cyc42c_attenlevel_tl_adder_6_s.ALU_MODE=0;
  ALU cyc42c_attenlevel_tl_adder_7_s (
    .SUM(cyc42c_attenlevel_tl_adder[7]),
    .COUT(cyc42c_attenlevel_tl_adder_7_3),
    .I0(cyc41r_attenlevel_mod[7]),
    .I1(cyc41r_tl[4]),
    .I3(GND),
    .CIN(cyc42c_attenlevel_tl_adder_6_3) 
);
defparam cyc42c_attenlevel_tl_adder_7_s.ALU_MODE=0;
  ALU cyc42c_attenlevel_tl_adder_8_s (
    .SUM(cyc42c_attenlevel_tl_adder[8]),
    .COUT(cyc42c_attenlevel_tl_adder_8_3),
    .I0(cyc41r_attenlevel_mod[8]),
    .I1(cyc41r_tl[5]),
    .I3(GND),
    .CIN(cyc42c_attenlevel_tl_adder_7_3) 
);
defparam cyc42c_attenlevel_tl_adder_8_s.ALU_MODE=0;
  ALU cyc42c_attenlevel_tl_adder_9_s (
    .SUM(cyc42c_attenlevel_tl_adder[9]),
    .COUT(cyc42c_attenlevel_tl_adder[10]),
    .I0(cyc41r_attenlevel_mod[9]),
    .I1(cyc41r_tl[6]),
    .I3(GND),
    .CIN(cyc42c_attenlevel_tl_adder_8_3) 
);
defparam cyc42c_attenlevel_tl_adder_9_s.ALU_MODE=0;
  MUX2_LUT5 n261_s5 (
    .O(n261_9),
    .I0(n261_6),
    .I1(n261_7),
    .S0(\cyc6r_cyc9r_envstate_previous[1] [1]) 
);
  MUX2_LUT5 n262_s5 (
    .O(n262_9),
    .I0(n262_6),
    .I1(n262_7),
    .S0(\cyc6r_cyc9r_envstate_previous[1] [1]) 
);
  MUX2_LUT5 n263_s5 (
    .O(n263_9),
    .I0(n263_6),
    .I1(n263_7),
    .S0(\cyc6r_cyc9r_envstate_previous[1] [1]) 
);
  MUX2_LUT5 n264_s5 (
    .O(n264_9),
    .I0(n264_6),
    .I1(n264_7),
    .S0(\cyc6r_cyc9r_envstate_previous[1] [1]) 
);
  INV cyc10r_cyc37r_kon_previous_addr_tmp_s35 (
    .O(cyc10r_cyc37r_kon_previous_addr_tmp_53),
    .I(cyc10r_cyc37r_kon_previous_0_14) 
);
  INV cyc12r_attenlevel_current_addr_tmp_s9 (
    .O(cyc12r_attenlevel_current_addr_tmp_23),
    .I(cyc12r_attenlevel_current_0_14) 
);
  primitive_counter_6 u_samplecntr (
    .clk(clk),
    .samplecntr_rst(samplecntr_rst),
    .n26_8(n26_8),
    .cycle_31(cycle_31),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .ff_reset(ff_reset[6]),
    .samplecntr_q(samplecntr_q[1])
);
  primitive_sr_7 u_cyc11r_cyc37r_envstate_sr (
    .cyc42r_level_fp_sign_31(cyc42r_level_fp_sign_31),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n58_11(n58_11),
    .cyc10r_envstate_current(cyc10r_envstate_current[1:0]),
    .\sr[0] (\sr[0] [1:0]),
    .ff_reset(ff_reset[6]),
    .\sr[0]_0_22 (\sr[0]_0_22 ),
    .\sr[27]_0_7 (\sr[27]_0_7 ),
    .\sr[27]_1_7 (\sr[27]_1_7 ),
    .\sr[27]_0_9 (\sr[27]_0_9 ),
    .\sr[27]_1_9 (\sr[27]_1_9 ),
    .\sr[0]_addr_tmp_64 (\sr[0]_addr_tmp_64 ),
    .\sr[0]_addr_tmp_67 (\sr[0]_addr_tmp_67 ),
    .cyc37r_envstate_previous(cyc37r_envstate_previous[1:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_eg */
module primitive_counter_7 (
  clk,
  n208_6,
  n26_8,
  cycle_04_12_20_28,
  phi1p,
  n105_11,
  ff_reset,
  algst_cntr
)
;
input clk;
input n208_6;
input n26_8;
input cycle_04_12_20_28;
input phi1p;
input n105_11;
input [6:6] ff_reset;
output [1:0] algst_cntr;
wire n19_5;
wire n12_5;
wire counter_0_8;
wire n13_7;
wire VCC;
wire GND;
  LUT2 n19_s2 (
    .F(n19_5),
    .I0(n208_6),
    .I1(n26_8) 
);
defparam n19_s2.INIT=4'hE;
  LUT2 n12_s1 (
    .F(n12_5),
    .I0(algst_cntr[0]),
    .I1(algst_cntr[1]) 
);
defparam n12_s1.INIT=4'h6;
  LUT4 counter_0_s4 (
    .F(counter_0_8),
    .I0(cycle_04_12_20_28),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam counter_0_s4.INIT=16'h20AA;
  DFFRE counter_0_s0 (
    .Q(algst_cntr[0]),
    .D(n13_7),
    .CLK(clk),
    .CE(counter_0_8),
    .RESET(n19_5) 
);
  DFFRE counter_1_s0 (
    .Q(algst_cntr[1]),
    .D(n12_5),
    .CLK(clk),
    .CE(counter_0_8),
    .RESET(n19_5) 
);
  INV n13_s3 (
    .O(n13_7),
    .I(algst_cntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_7 */
module op_submdl_logsinrom (
  clk,
  synced_mrst_n_49,
  cyc41r_logsinrom_phase,
  cyc42r_logsinrom_out
)
;
input clk;
input synced_mrst_n_49;
input [5:1] cyc41r_logsinrom_phase;
output [45:0] cyc42r_logsinrom_out;
wire n7_162;
wire n9_161;
wire n11_157;
wire n15_161;
wire n16_157;
wire n17_161;
wire n18_160;
wire n19_148;
wire n23_157;
wire n24_154;
wire n25_145;
wire n27_155;
wire n28_147;
wire n29_150;
wire n30_158;
wire n32_160;
wire n33_157;
wire n34_138;
wire n35_152;
wire n36_151;
wire n37_152;
wire n38_151;
wire n39_148;
wire n40_154;
wire n41_160;
wire n42_163;
wire n43_151;
wire n44_154;
wire n46_154;
wire n47_145;
wire n48_148;
wire n49_153;
wire n50_151;
wire n51_155;
wire n22_13;
wire n8_85;
wire n26_163;
wire n21_162;
wire n20_162;
wire n13_163;
wire n7_163;
wire n9_162;
wire n11_159;
wire n15_162;
wire n15_163;
wire n16_159;
wire n18_161;
wire n19_149;
wire n19_150;
wire n23_158;
wire n24_155;
wire n24_156;
wire n25_146;
wire n25_147;
wire n28_148;
wire n28_149;
wire n29_151;
wire n29_152;
wire n30_159;
wire n32_161;
wire n33_159;
wire n34_139;
wire n34_140;
wire n35_153;
wire n36_152;
wire n36_153;
wire n37_153;
wire n38_152;
wire n39_149;
wire n39_150;
wire n40_155;
wire n41_161;
wire n42_164;
wire n43_153;
wire n44_155;
wire n44_156;
wire n46_155;
wire n47_146;
wire n47_147;
wire n48_149;
wire n48_150;
wire n49_154;
wire n50_152;
wire n50_153;
wire n51_156;
wire n21_163;
wire n34_141;
wire n14_167;
wire n45_163;
wire n31_163;
wire n10_90;
wire n43_155;
wire n17_164;
wire n6_167;
wire n12_11;
wire n33_161;
wire n16_161;
wire n11_161;
wire n12_13;
wire VCC;
wire GND;
  LUT4 n7_s125 (
    .F(n7_162),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(n7_163),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n7_s125.INIT=16'hD7A0;
  LUT4 n9_s125 (
    .F(n9_161),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(n9_162),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n9_s125.INIT=16'hC35F;
  LUT3 n11_s124 (
    .F(n11_157),
    .I0(n11_161),
    .I1(n11_159),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n11_s124.INIT=8'hCA;
  LUT4 n15_s124 (
    .F(n15_161),
    .I0(n15_162),
    .I1(n8_85),
    .I2(cyc41r_logsinrom_phase[5]),
    .I3(n15_163) 
);
defparam n15_s124.INIT=16'h7F30;
  LUT3 n16_s124 (
    .F(n16_157),
    .I0(n16_161),
    .I1(n16_159),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n16_s124.INIT=8'hCA;
  LUT4 n17_s124 (
    .F(n17_161),
    .I0(n17_164),
    .I1(n12_13),
    .I2(cyc41r_logsinrom_phase[5]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n17_s124.INIT=16'hF305;
  LUT4 n18_s125 (
    .F(n18_160),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(n18_161),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n18_s125.INIT=16'h630B;
  LUT3 n19_s118 (
    .F(n19_148),
    .I0(n19_149),
    .I1(n19_150),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n19_s118.INIT=8'hCA;
  LUT4 n23_s122 (
    .F(n23_157),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(n23_158),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n23_s122.INIT=16'hEA14;
  LUT3 n24_s122 (
    .F(n24_154),
    .I0(n24_155),
    .I1(n24_156),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n24_s122.INIT=8'hCA;
  LUT3 n25_s116 (
    .F(n25_145),
    .I0(n25_146),
    .I1(n25_147),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n25_s116.INIT=8'h35;
  LUT4 n27_s122 (
    .F(n27_155),
    .I0(n9_162),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(n23_158),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n27_s122.INIT=16'hCEF0;
  LUT3 n28_s118 (
    .F(n28_147),
    .I0(n28_148),
    .I1(n28_149),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n28_s118.INIT=8'hCA;
  LUT3 n29_s119 (
    .F(n29_150),
    .I0(n29_151),
    .I1(n29_152),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n29_s119.INIT=8'h3A;
  LUT4 n30_s123 (
    .F(n30_158),
    .I0(n17_164),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(n30_159),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n30_s123.INIT=16'hF044;
  LUT4 n32_s125 (
    .F(n32_160),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(n32_161),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n32_s125.INIT=16'h2CCE;
  LUT4 n33_s122 (
    .F(n33_157),
    .I0(n33_161),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(n33_159),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n33_s122.INIT=16'h0F44;
  LUT4 n34_s113 (
    .F(n34_138),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(n34_139),
    .I3(n34_140) 
);
defparam n34_s113.INIT=16'h4F00;
  LUT4 n35_s120 (
    .F(n35_152),
    .I0(n24_156),
    .I1(cyc41r_logsinrom_phase[5]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(n35_153) 
);
defparam n35_s120.INIT=16'h73C0;
  LUT3 n36_s121 (
    .F(n36_151),
    .I0(n36_152),
    .I1(n36_153),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n36_s121.INIT=8'h3A;
  LUT4 n37_s120 (
    .F(n37_152),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(n28_149),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(n37_153) 
);
defparam n37_s120.INIT=16'h40BA;
  LUT4 n38_s120 (
    .F(n38_151),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(n38_152) 
);
defparam n38_s120.INIT=16'h114B;
  LUT3 n39_s118 (
    .F(n39_148),
    .I0(n39_149),
    .I1(n39_150),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n39_s118.INIT=8'h35;
  LUT4 n40_s121 (
    .F(n40_154),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(n40_155),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n40_s121.INIT=16'h2AC1;
  LUT3 n41_s124 (
    .F(n41_160),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(n41_161) 
);
defparam n41_s124.INIT=8'hCA;
  LUT4 n42_s126 (
    .F(n42_163),
    .I0(n42_164),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[5]),
    .I3(cyc41r_logsinrom_phase[1]) 
);
defparam n42_s126.INIT=16'h1F17;
  LUT3 n43_s119 (
    .F(n43_151),
    .I0(n43_155),
    .I1(n43_153),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n43_s119.INIT=8'hCA;
  LUT3 n44_s121 (
    .F(n44_154),
    .I0(n44_155),
    .I1(n44_156),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n44_s121.INIT=8'h35;
  LUT4 n46_s121 (
    .F(n46_154),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(n46_155),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n46_s121.INIT=16'hBDD3;
  LUT3 n47_s116 (
    .F(n47_145),
    .I0(n47_146),
    .I1(n47_147),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n47_s116.INIT=8'hCA;
  LUT3 n48_s119 (
    .F(n48_148),
    .I0(n48_149),
    .I1(n48_150),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n48_s119.INIT=8'h35;
  LUT4 n49_s122 (
    .F(n49_153),
    .I0(n49_154),
    .I1(n12_13),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n49_s122.INIT=16'hCAAC;
  LUT3 n50_s121 (
    .F(n50_151),
    .I0(n50_152),
    .I1(n50_153),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n50_s121.INIT=8'hCA;
  LUT4 n51_s124 (
    .F(n51_155),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(n51_156),
    .I3(cyc41r_logsinrom_phase[1]) 
);
defparam n51_s124.INIT=16'h1EAB;
  LUT2 n22_s6 (
    .F(n22_13),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[5]) 
);
defparam n22_s6.INIT=4'h8;
  LUT4 n8_s62 (
    .F(n8_85),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n8_s62.INIT=16'hF800;
  LUT4 n26_s125 (
    .F(n26_163),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(n15_162),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n26_s125.INIT=16'h2B00;
  LUT2 n21_s125 (
    .F(n21_162),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(n21_163) 
);
defparam n21_s125.INIT=4'h2;
  LUT4 n20_s125 (
    .F(n20_162),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(n22_13) 
);
defparam n20_s125.INIT=16'h3A00;
  LUT4 n13_s125 (
    .F(n13_163),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(n22_13) 
);
defparam n13_s125.INIT=16'h6000;
  LUT2 n7_s126 (
    .F(n7_163),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]) 
);
defparam n7_s126.INIT=4'h8;
  LUT4 n9_s126 (
    .F(n9_162),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n9_s126.INIT=16'h28AF;
  LUT4 n11_s126 (
    .F(n11_159),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n11_s126.INIT=16'hD3AC;
  LUT2 n15_s125 (
    .F(n15_162),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]) 
);
defparam n15_s125.INIT=4'h1;
  LUT2 n15_s126 (
    .F(n15_163),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[4]) 
);
defparam n15_s126.INIT=4'h8;
  LUT4 n16_s126 (
    .F(n16_159),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n16_s126.INIT=16'h8F27;
  LUT4 n18_s126 (
    .F(n18_161),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n18_s126.INIT=16'h8523;
  LUT4 n19_s119 (
    .F(n19_149),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n19_s119.INIT=16'h7BC5;
  LUT4 n19_s120 (
    .F(n19_150),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n19_s120.INIT=16'h0DAB;
  LUT4 n23_s123 (
    .F(n23_158),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n23_s123.INIT=16'h7E03;
  LUT4 n24_s123 (
    .F(n24_155),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n24_s123.INIT=16'h8A70;
  LUT4 n24_s124 (
    .F(n24_156),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n24_s124.INIT=16'hCA75;
  LUT4 n25_s117 (
    .F(n25_146),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n25_s117.INIT=16'hB24B;
  LUT4 n25_s118 (
    .F(n25_147),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n25_s118.INIT=16'hC29D;
  LUT4 n28_s119 (
    .F(n28_148),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n28_s119.INIT=16'h6738;
  LUT4 n28_s120 (
    .F(n28_149),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[1]) 
);
defparam n28_s120.INIT=16'hC43F;
  LUT4 n29_s120 (
    .F(n29_151),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n29_s120.INIT=16'hCF2A;
  LUT4 n29_s121 (
    .F(n29_152),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n29_s121.INIT=16'hD233;
  LUT4 n30_s124 (
    .F(n30_159),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n30_s124.INIT=16'h61BF;
  LUT4 n32_s126 (
    .F(n32_161),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n32_s126.INIT=16'h6137;
  LUT4 n33_s124 (
    .F(n33_159),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n33_s124.INIT=16'h4B32;
  LUT2 n34_s114 (
    .F(n34_139),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]) 
);
defparam n34_s114.INIT=4'h4;
  LUT4 n34_s115 (
    .F(n34_140),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(n34_141) 
);
defparam n34_s115.INIT=16'hE33E;
  LUT4 n35_s121 (
    .F(n35_153),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[1]) 
);
defparam n35_s121.INIT=16'hDBAC;
  LUT4 n36_s122 (
    .F(n36_152),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[1]) 
);
defparam n36_s122.INIT=16'h38F7;
  LUT4 n36_s123 (
    .F(n36_153),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n36_s123.INIT=16'hFD4B;
  LUT4 n37_s121 (
    .F(n37_153),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n37_s121.INIT=16'hE356;
  LUT4 n38_s121 (
    .F(n38_152),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n38_s121.INIT=16'h70CF;
  LUT4 n39_s119 (
    .F(n39_149),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[1]) 
);
defparam n39_s119.INIT=16'hA2CF;
  LUT4 n39_s120 (
    .F(n39_150),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n39_s120.INIT=16'h475C;
  LUT3 n40_s122 (
    .F(n40_155),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n40_s122.INIT=8'h3E;
  LUT4 n41_s125 (
    .F(n41_161),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n41_s125.INIT=16'h0E03;
  LUT3 n42_s127 (
    .F(n42_164),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[3]) 
);
defparam n42_s127.INIT=8'hE8;
  LUT4 n43_s121 (
    .F(n43_153),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n43_s121.INIT=16'hC278;
  LUT4 n44_s122 (
    .F(n44_155),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n44_s122.INIT=16'hEB7F;
  LUT4 n44_s123 (
    .F(n44_156),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n44_s123.INIT=16'h1530;
  LUT4 n46_s122 (
    .F(n46_155),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[5]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n46_s122.INIT=16'h3E8F;
  LUT4 n47_s117 (
    .F(n47_146),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n47_s117.INIT=16'hF64B;
  LUT4 n47_s118 (
    .F(n47_147),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n47_s118.INIT=16'h635E;
  LUT4 n48_s120 (
    .F(n48_149),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n48_s120.INIT=16'h30DF;
  LUT4 n48_s121 (
    .F(n48_150),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n48_s121.INIT=16'hDA3C;
  LUT4 n49_s123 (
    .F(n49_154),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n49_s123.INIT=16'h4B3D;
  LUT4 n50_s122 (
    .F(n50_152),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[2]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n50_s122.INIT=16'h3EEB;
  LUT4 n50_s123 (
    .F(n50_153),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[3]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n50_s123.INIT=16'h8EE3;
  LUT4 n51_s125 (
    .F(n51_156),
    .I0(cyc41r_logsinrom_phase[2]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n51_s125.INIT=16'h700B;
  LUT4 n21_s126 (
    .F(n21_163),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n21_s126.INIT=16'h21CF;
  LUT4 n34_s116 (
    .F(n34_141),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[5]),
    .I3(cyc41r_logsinrom_phase[4]) 
);
defparam n34_s116.INIT=16'hE3FD;
  LUT4 n14_s127 (
    .F(n14_167),
    .I0(n7_163),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n14_s127.INIT=16'hFF80;
  LUT3 n45_s126 (
    .F(n45_163),
    .I0(cyc41r_logsinrom_phase[5]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(n41_161) 
);
defparam n45_s126.INIT=8'h35;
  LUT4 n31_s125 (
    .F(n31_163),
    .I0(n42_164),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[5]),
    .I3(cyc41r_logsinrom_phase[1]) 
);
defparam n31_s125.INIT=16'hE0E8;
  LUT4 n10_s66 (
    .F(n10_90),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[5]) 
);
defparam n10_s66.INIT=16'h07FF;
  LUT4 n43_s122 (
    .F(n43_155),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n43_s122.INIT=16'hBBB6;
  LUT3 n17_s126 (
    .F(n17_164),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[2]) 
);
defparam n17_s126.INIT=8'h01;
  LUT3 n6_s127 (
    .F(n6_167),
    .I0(n33_161),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n6_s127.INIT=8'h40;
  LUT3 n12_s5 (
    .F(n12_11),
    .I0(n12_13),
    .I1(cyc41r_logsinrom_phase[4]),
    .I2(cyc41r_logsinrom_phase[5]) 
);
defparam n12_s5.INIT=8'h80;
  LUT3 n33_s125 (
    .F(n33_161),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[2]) 
);
defparam n33_s125.INIT=8'h15;
  LUT4 n16_s127 (
    .F(n16_161),
    .I0(cyc41r_logsinrom_phase[4]),
    .I1(cyc41r_logsinrom_phase[3]),
    .I2(cyc41r_logsinrom_phase[1]),
    .I3(cyc41r_logsinrom_phase[2]) 
);
defparam n16_s127.INIT=16'hA333;
  LUT4 n11_s127 (
    .F(n11_161),
    .I0(cyc41r_logsinrom_phase[1]),
    .I1(cyc41r_logsinrom_phase[2]),
    .I2(cyc41r_logsinrom_phase[4]),
    .I3(cyc41r_logsinrom_phase[3]) 
);
defparam n11_s127.INIT=16'h0FF8;
  LUT3 n12_s6 (
    .F(n12_13),
    .I0(cyc41r_logsinrom_phase[3]),
    .I1(cyc41r_logsinrom_phase[1]),
    .I2(cyc41r_logsinrom_phase[2]) 
);
defparam n12_s6.INIT=8'h80;
  DFFE o_DATA_44_s0 (
    .Q(cyc42r_logsinrom_out[44]),
    .D(n7_162),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc42r_logsinrom_out[43]),
    .D(n8_85),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc42r_logsinrom_out[42]),
    .D(n9_161),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc42r_logsinrom_out[41]),
    .D(n10_90),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc42r_logsinrom_out[40]),
    .D(n11_157),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc42r_logsinrom_out[39]),
    .D(n12_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc42r_logsinrom_out[38]),
    .D(n13_163),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc42r_logsinrom_out[37]),
    .D(n14_167),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc42r_logsinrom_out[36]),
    .D(n15_161),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc42r_logsinrom_out[35]),
    .D(n16_157),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc42r_logsinrom_out[34]),
    .D(n17_161),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc42r_logsinrom_out[33]),
    .D(n18_160),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc42r_logsinrom_out[32]),
    .D(n19_148),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc42r_logsinrom_out[31]),
    .D(n20_162),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc42r_logsinrom_out[30]),
    .D(n21_162),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc42r_logsinrom_out[29]),
    .D(n22_13),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc42r_logsinrom_out[28]),
    .D(n23_157),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc42r_logsinrom_out[27]),
    .D(n24_154),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc42r_logsinrom_out[26]),
    .D(n25_145),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc42r_logsinrom_out[25]),
    .D(n26_163),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc42r_logsinrom_out[24]),
    .D(n27_155),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc42r_logsinrom_out[23]),
    .D(n28_147),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_22_s0 (
    .Q(cyc42r_logsinrom_out[22]),
    .D(n29_150),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_21_s0 (
    .Q(cyc42r_logsinrom_out[21]),
    .D(n30_158),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc42r_logsinrom_out[20]),
    .D(n31_163),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc42r_logsinrom_out[19]),
    .D(n32_160),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc42r_logsinrom_out[18]),
    .D(n33_157),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc42r_logsinrom_out[17]),
    .D(n34_138),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc42r_logsinrom_out[16]),
    .D(n35_152),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc42r_logsinrom_out[15]),
    .D(n36_151),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc42r_logsinrom_out[14]),
    .D(n37_152),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc42r_logsinrom_out[13]),
    .D(n38_151),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc42r_logsinrom_out[12]),
    .D(n39_148),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc42r_logsinrom_out[11]),
    .D(n40_154),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc42r_logsinrom_out[10]),
    .D(n41_160),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc42r_logsinrom_out[9]),
    .D(n42_163),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc42r_logsinrom_out[8]),
    .D(n43_151),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc42r_logsinrom_out[7]),
    .D(n44_154),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc42r_logsinrom_out[6]),
    .D(n45_163),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_5_s0 (
    .Q(cyc42r_logsinrom_out[5]),
    .D(n46_154),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc42r_logsinrom_out[4]),
    .D(n47_145),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc42r_logsinrom_out[3]),
    .D(n48_148),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc42r_logsinrom_out[2]),
    .D(n49_153),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc42r_logsinrom_out[1]),
    .D(n50_151),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc42r_logsinrom_out[0]),
    .D(n51_155),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc42r_logsinrom_out[45]),
    .D(n6_167),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* op_submdl_logsinrom */
module op_submdl_exprom (
  clk,
  synced_mrst_n_49,
  n58_11,
  cyc45r_logsin_saturated,
  ff_reset,
  cyc46r_exprom_out_0,
  cyc46r_exprom_out_1,
  cyc46r_exprom_out_2,
  cyc46r_exprom_out_3,
  cyc46r_exprom_out_4,
  cyc46r_exprom_out_6,
  cyc46r_exprom_out_7,
  cyc46r_exprom_out_8,
  cyc46r_exprom_out_9,
  cyc46r_exprom_out_10,
  cyc46r_exprom_out_11,
  cyc46r_exprom_out_12,
  cyc46r_exprom_out_13,
  cyc46r_exprom_out_14,
  cyc46r_exprom_out_15,
  cyc46r_exprom_out_16,
  cyc46r_exprom_out_17,
  cyc46r_exprom_out_18,
  cyc46r_exprom_out_19,
  cyc46r_exprom_out_20,
  cyc46r_exprom_out_21,
  cyc46r_exprom_out_22,
  cyc46r_exprom_out_23,
  cyc46r_exprom_out_24,
  cyc46r_exprom_out_25,
  cyc46r_exprom_out_26,
  cyc46r_exprom_out_27,
  cyc46r_exprom_out_28,
  cyc46r_exprom_out_29,
  cyc46r_exprom_out_30,
  cyc46r_exprom_out_31,
  cyc46r_exprom_out_32,
  cyc46r_exprom_out_33,
  cyc46r_exprom_out_34,
  cyc46r_exprom_out_35,
  cyc46r_exprom_out_36,
  cyc46r_exprom_out_37,
  cyc46r_exprom_out_38,
  cyc46r_exprom_out_39,
  cyc46r_exprom_out_40,
  cyc46r_exprom_out_41,
  cyc46r_exprom_out_42,
  cyc46r_exprom_out_43,
  cyc46r_exprom_out_44
)
;
input clk;
input synced_mrst_n_49;
input n58_11;
input [5:1] cyc45r_logsin_saturated;
input [6:6] ff_reset;
output cyc46r_exprom_out_0;
output cyc46r_exprom_out_1;
output cyc46r_exprom_out_2;
output cyc46r_exprom_out_3;
output cyc46r_exprom_out_4;
output cyc46r_exprom_out_6;
output cyc46r_exprom_out_7;
output cyc46r_exprom_out_8;
output cyc46r_exprom_out_9;
output cyc46r_exprom_out_10;
output cyc46r_exprom_out_11;
output cyc46r_exprom_out_12;
output cyc46r_exprom_out_13;
output cyc46r_exprom_out_14;
output cyc46r_exprom_out_15;
output cyc46r_exprom_out_16;
output cyc46r_exprom_out_17;
output cyc46r_exprom_out_18;
output cyc46r_exprom_out_19;
output cyc46r_exprom_out_20;
output cyc46r_exprom_out_21;
output cyc46r_exprom_out_22;
output cyc46r_exprom_out_23;
output cyc46r_exprom_out_24;
output cyc46r_exprom_out_25;
output cyc46r_exprom_out_26;
output cyc46r_exprom_out_27;
output cyc46r_exprom_out_28;
output cyc46r_exprom_out_29;
output cyc46r_exprom_out_30;
output cyc46r_exprom_out_31;
output cyc46r_exprom_out_32;
output cyc46r_exprom_out_33;
output cyc46r_exprom_out_34;
output cyc46r_exprom_out_35;
output cyc46r_exprom_out_36;
output cyc46r_exprom_out_37;
output cyc46r_exprom_out_38;
output cyc46r_exprom_out_39;
output cyc46r_exprom_out_40;
output cyc46r_exprom_out_41;
output cyc46r_exprom_out_42;
output cyc46r_exprom_out_43;
output cyc46r_exprom_out_44;
wire n30_11;
wire n10_164;
wire n14_160;
wire n16_161;
wire n17_85;
wire n18_157;
wire n19_153;
wire n20_153;
wire n21_158;
wire n22_146;
wire n23_140;
wire n24_144;
wire n25_151;
wire n26_146;
wire n27_137;
wire n28_141;
wire n29_147;
wire n32_143;
wire n34_157;
wire n35_143;
wire n36_141;
wire n37_157;
wire n38_148;
wire n39_138;
wire n41_160;
wire n43_162;
wire n44_158;
wire n46_163;
wire n47_156;
wire n48_147;
wire n49_149;
wire n50_82;
wire n40_162;
wire n33_160;
wire n7_15;
wire n15_162;
wire n30_12;
wire n11_164;
wire n16_162;
wire n18_158;
wire n20_154;
wire n21_159;
wire n22_147;
wire n22_148;
wire n26_147;
wire n27_138;
wire n32_144;
wire n34_158;
wire n35_144;
wire n36_142;
wire n36_143;
wire n37_158;
wire n38_149;
wire n38_150;
wire n39_139;
wire n41_161;
wire n44_159;
wire n46_164;
wire n47_157;
wire n47_158;
wire n48_148;
wire n49_150;
wire n49_151;
wire n40_163;
wire n33_161;
wire n10_168;
wire n13_91;
wire n42_11;
wire n31_159;
wire n8_167;
wire n12_166;
wire n11_167;
wire n11_169;
wire n9_91;
wire n6_173;
wire VCC;
wire GND;
  LUT4 n30_s6 (
    .F(n30_11),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[3]),
    .I3(n30_12) 
);
defparam n30_s6.INIT=16'h4000;
  LUT3 n10_s126 (
    .F(n10_164),
    .I0(n10_168),
    .I1(cyc45r_logsin_saturated[5]),
    .I2(cyc45r_logsin_saturated[4]) 
);
defparam n10_s126.INIT=8'hE3;
  LUT4 n14_s124 (
    .F(n14_160),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[5]),
    .I2(n18_157),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n14_s124.INIT=16'h7E17;
  LUT4 n16_s124 (
    .F(n16_161),
    .I0(n16_162),
    .I1(cyc45r_logsin_saturated[5]),
    .I2(n11_164),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n16_s124.INIT=16'hCDBA;
  LUT4 n17_s63 (
    .F(n17_85),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n17_s63.INIT=16'h03E0;
  LUT4 n18_s124 (
    .F(n18_157),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[5]),
    .I3(n18_158) 
);
defparam n18_s124.INIT=16'h3EE1;
  LUT4 n19_s121 (
    .F(n19_153),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(n30_12),
    .I2(cyc45r_logsin_saturated[2]),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n19_s121.INIT=16'hF20D;
  LUT4 n20_s120 (
    .F(n20_153),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(n20_154),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n20_s120.INIT=16'h0E71;
  LUT4 n21_s123 (
    .F(n21_158),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(n21_159),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n21_s123.INIT=16'h1EC9;
  LUT3 n22_s118 (
    .F(n22_146),
    .I0(n22_147),
    .I1(cyc45r_logsin_saturated[5]),
    .I2(n22_148) 
);
defparam n22_s118.INIT=8'h70;
  LUT4 n23_s114 (
    .F(n23_140),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[1]),
    .I3(n30_12) 
);
defparam n23_s114.INIT=16'hCD3C;
  LUT4 n24_s116 (
    .F(n24_144),
    .I0(n22_147),
    .I1(cyc45r_logsin_saturated[1]),
    .I2(cyc45r_logsin_saturated[2]),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n24_s116.INIT=16'h917C;
  LUT4 n25_s120 (
    .F(n25_151),
    .I0(n29_147),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[2]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n25_s120.INIT=16'hB44B;
  LUT4 n26_s117 (
    .F(n26_146),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[1]),
    .I2(cyc45r_logsin_saturated[3]),
    .I3(n26_147) 
);
defparam n26_s117.INIT=16'hC35E;
  LUT4 n27_s112 (
    .F(n27_137),
    .I0(cyc45r_logsin_saturated[5]),
    .I1(cyc45r_logsin_saturated[4]),
    .I2(n27_138),
    .I3(cyc45r_logsin_saturated[1]) 
);
defparam n27_s112.INIT=16'hFE41;
  LUT4 n28_s115 (
    .F(n28_141),
    .I0(cyc45r_logsin_saturated[5]),
    .I1(n16_162),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[1]) 
);
defparam n28_s115.INIT=16'h3D8A;
  LUT4 n29_s118 (
    .F(n29_147),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(n35_143),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n29_s118.INIT=16'hB24D;
  LUT3 n32_s115 (
    .F(n32_143),
    .I0(n22_148),
    .I1(n32_144),
    .I2(cyc45r_logsin_saturated[5]) 
);
defparam n32_s115.INIT=8'h3A;
  LUT4 n34_s122 (
    .F(n34_157),
    .I0(n23_140),
    .I1(n34_158),
    .I2(cyc45r_logsin_saturated[5]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n34_s122.INIT=16'h3BC0;
  LUT3 n35_s115 (
    .F(n35_143),
    .I0(n35_144),
    .I1(n22_147),
    .I2(cyc45r_logsin_saturated[5]) 
);
defparam n35_s115.INIT=8'hC5;
  LUT3 n36_s114 (
    .F(n36_141),
    .I0(n36_142),
    .I1(n36_143),
    .I2(cyc45r_logsin_saturated[5]) 
);
defparam n36_s114.INIT=8'h3A;
  LUT4 n37_s123 (
    .F(n37_157),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(n10_168),
    .I2(n37_158),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n37_s123.INIT=16'h44F0;
  LUT3 n38_s118 (
    .F(n38_148),
    .I0(n38_149),
    .I1(n38_150),
    .I2(cyc45r_logsin_saturated[5]) 
);
defparam n38_s118.INIT=8'h3A;
  LUT2 n39_s114 (
    .F(n39_138),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(n39_139) 
);
defparam n39_s114.INIT=4'h6;
  LUT4 n41_s125 (
    .F(n41_160),
    .I0(cyc45r_logsin_saturated[5]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(n41_161) 
);
defparam n41_s125.INIT=16'h2BB8;
  LUT4 n43_s126 (
    .F(n43_162),
    .I0(n7_15),
    .I1(cyc45r_logsin_saturated[1]),
    .I2(n16_162),
    .I3(n40_162) 
);
defparam n43_s126.INIT=16'h00EF;
  LUT4 n44_s124 (
    .F(n44_158),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[5]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(n44_159) 
);
defparam n44_s124.INIT=16'h320B;
  LUT2 n46_s126 (
    .F(n46_163),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(n46_164) 
);
defparam n46_s126.INIT=4'hE;
  LUT3 n47_s124 (
    .F(n47_156),
    .I0(n47_157),
    .I1(n47_158),
    .I2(cyc45r_logsin_saturated[5]) 
);
defparam n47_s124.INIT=8'hC5;
  LUT4 n48_s118 (
    .F(n48_147),
    .I0(n35_144),
    .I1(n48_148),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n48_s118.INIT=16'h0AC3;
  LUT3 n49_s120 (
    .F(n49_149),
    .I0(n49_150),
    .I1(n49_151),
    .I2(cyc45r_logsin_saturated[5]) 
);
defparam n49_s120.INIT=8'h3A;
  LUT4 n50_s62 (
    .F(n50_82),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[5]),
    .I2(cyc45r_logsin_saturated[2]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n50_s62.INIT=16'h3ACF;
  LUT2 n40_s125 (
    .F(n40_162),
    .I0(cyc45r_logsin_saturated[5]),
    .I1(n40_163) 
);
defparam n40_s125.INIT=4'h1;
  LUT2 n33_s124 (
    .F(n33_160),
    .I0(cyc45r_logsin_saturated[5]),
    .I1(n33_161) 
);
defparam n33_s124.INIT=4'h1;
  LUT2 n7_s8 (
    .F(n7_15),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(cyc45r_logsin_saturated[5]) 
);
defparam n7_s8.INIT=4'h7;
  LUT4 n15_s125 (
    .F(n15_162),
    .I0(cyc45r_logsin_saturated[5]),
    .I1(n16_162),
    .I2(n11_164),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n15_s125.INIT=16'h03EC;
  LUT2 n30_s7 (
    .F(n30_12),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(cyc45r_logsin_saturated[5]) 
);
defparam n30_s7.INIT=4'h1;
  LUT2 n11_s126 (
    .F(n11_164),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[3]) 
);
defparam n11_s126.INIT=4'h8;
  LUT2 n16_s125 (
    .F(n16_162),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]) 
);
defparam n16_s125.INIT=4'h8;
  LUT4 n18_s125 (
    .F(n18_158),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[4]),
    .I2(cyc45r_logsin_saturated[1]),
    .I3(cyc45r_logsin_saturated[2]) 
);
defparam n18_s125.INIT=16'h6AEC;
  LUT3 n20_s121 (
    .F(n20_154),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[5]) 
);
defparam n20_s121.INIT=8'hB0;
  LUT4 n21_s124 (
    .F(n21_159),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n21_s124.INIT=16'h71C0;
  LUT4 n22_s119 (
    .F(n22_147),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[1]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[2]) 
);
defparam n22_s119.INIT=16'h7C03;
  LUT4 n22_s120 (
    .F(n22_148),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[1]) 
);
defparam n22_s120.INIT=16'hD63D;
  LUT3 n26_s118 (
    .F(n26_147),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(cyc45r_logsin_saturated[5]),
    .I2(cyc45r_logsin_saturated[2]) 
);
defparam n26_s118.INIT=8'h9E;
  LUT2 n27_s113 (
    .F(n27_138),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]) 
);
defparam n27_s113.INIT=4'h1;
  LUT4 n32_s116 (
    .F(n32_144),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[1]),
    .I2(cyc45r_logsin_saturated[2]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n32_s116.INIT=16'hD43C;
  LUT4 n34_s123 (
    .F(n34_158),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[3]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n34_s123.INIT=16'hC778;
  LUT4 n35_s116 (
    .F(n35_144),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[1]),
    .I2(cyc45r_logsin_saturated[2]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n35_s116.INIT=16'h3D4B;
  LUT4 n36_s115 (
    .F(n36_142),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[1]) 
);
defparam n36_s115.INIT=16'hE354;
  LUT4 n36_s116 (
    .F(n36_143),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[3]),
    .I3(cyc45r_logsin_saturated[1]) 
);
defparam n36_s116.INIT=16'h28DF;
  LUT4 n37_s124 (
    .F(n37_158),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[1]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n37_s124.INIT=16'hD42C;
  LUT4 n38_s119 (
    .F(n38_149),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[4]),
    .I2(cyc45r_logsin_saturated[1]),
    .I3(cyc45r_logsin_saturated[2]) 
);
defparam n38_s119.INIT=16'h2AAC;
  LUT4 n38_s120 (
    .F(n38_150),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[4]),
    .I2(cyc45r_logsin_saturated[1]),
    .I3(cyc45r_logsin_saturated[2]) 
);
defparam n38_s120.INIT=16'h7807;
  LUT4 n39_s115 (
    .F(n39_139),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[5]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n39_s115.INIT=16'h8EF3;
  LUT4 n41_s126 (
    .F(n41_161),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[4]),
    .I2(cyc45r_logsin_saturated[5]),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n41_s126.INIT=16'h68FE;
  LUT4 n44_s125 (
    .F(n44_159),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[4]),
    .I2(cyc45r_logsin_saturated[2]),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n44_s125.INIT=16'hA81F;
  LUT4 n46_s127 (
    .F(n46_164),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n46_s127.INIT=16'h6FF7;
  LUT4 n47_s125 (
    .F(n47_157),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[1]) 
);
defparam n47_s125.INIT=16'hD3A8;
  LUT4 n47_s126 (
    .F(n47_158),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[1]),
    .I3(cyc45r_logsin_saturated[4]) 
);
defparam n47_s126.INIT=16'h3500;
  LUT4 n48_s119 (
    .F(n48_148),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[1]),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n48_s119.INIT=16'h873C;
  LUT4 n49_s121 (
    .F(n49_150),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[2]) 
);
defparam n49_s121.INIT=16'h6B16;
  LUT4 n49_s122 (
    .F(n49_151),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[1]) 
);
defparam n49_s122.INIT=16'hBFC4;
  LUT4 n40_s126 (
    .F(n40_163),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[4]),
    .I2(cyc45r_logsin_saturated[1]),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n40_s126.INIT=16'hBEDF;
  LUT4 n33_s125 (
    .F(n33_161),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[4]),
    .I2(cyc45r_logsin_saturated[2]),
    .I3(cyc45r_logsin_saturated[3]) 
);
defparam n33_s125.INIT=16'hB207;
  LUT3 n10_s129 (
    .F(n10_168),
    .I0(cyc45r_logsin_saturated[3]),
    .I1(cyc45r_logsin_saturated[1]),
    .I2(cyc45r_logsin_saturated[2]) 
);
defparam n10_s129.INIT=8'h15;
  LUT4 n13_s67 (
    .F(n13_91),
    .I0(cyc45r_logsin_saturated[2]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n13_s67.INIT=16'h001F;
  LUT4 n42_s5 (
    .F(n42_11),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[3]),
    .I3(n30_12) 
);
defparam n42_s5.INIT=16'hBFFF;
  LUT4 n31_s123 (
    .F(n31_159),
    .I0(cyc45r_logsin_saturated[5]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[4]),
    .I3(n41_161) 
);
defparam n31_s123.INIT=16'hD447;
  LUT4 n8_s127 (
    .F(n8_167),
    .I0(n11_169),
    .I1(cyc45r_logsin_saturated[1]),
    .I2(cyc45r_logsin_saturated[3]),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n8_s127.INIT=16'hD500;
  LUT4 n12_s127 (
    .F(n12_166),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[5]),
    .I3(n11_169) 
);
defparam n12_s127.INIT=16'h07F0;
  LUT4 n11_s128 (
    .F(n11_167),
    .I0(cyc45r_logsin_saturated[1]),
    .I1(cyc45r_logsin_saturated[3]),
    .I2(cyc45r_logsin_saturated[5]),
    .I3(n11_169) 
);
defparam n11_s128.INIT=16'h8FF0;
  LUT3 n11_s129 (
    .F(n11_169),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[3]) 
);
defparam n11_s129.INIT=8'h15;
  LUT4 n9_s67 (
    .F(n9_91),
    .I0(cyc45r_logsin_saturated[4]),
    .I1(cyc45r_logsin_saturated[2]),
    .I2(cyc45r_logsin_saturated[3]),
    .I3(cyc45r_logsin_saturated[5]) 
);
defparam n9_s67.INIT=16'h15FF;
  LUT4 n6_s131 (
    .F(n6_173),
    .I0(cyc46r_exprom_out_44),
    .I1(n8_167),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n6_s131.INIT=16'h3A33;
  DFFE o_DATA_43_s0 (
    .Q(cyc46r_exprom_out_43),
    .D(n7_15),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc46r_exprom_out_42),
    .D(n8_167),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc46r_exprom_out_41),
    .D(n9_91),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc46r_exprom_out_40),
    .D(n10_164),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc46r_exprom_out_39),
    .D(n11_167),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc46r_exprom_out_38),
    .D(n12_166),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc46r_exprom_out_37),
    .D(n13_91),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc46r_exprom_out_36),
    .D(n14_160),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc46r_exprom_out_35),
    .D(n15_162),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc46r_exprom_out_34),
    .D(n16_161),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc46r_exprom_out_33),
    .D(n17_85),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc46r_exprom_out_32),
    .D(n18_157),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc46r_exprom_out_31),
    .D(n19_153),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc46r_exprom_out_30),
    .D(n20_153),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc46r_exprom_out_29),
    .D(n21_158),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc46r_exprom_out_28),
    .D(n22_146),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc46r_exprom_out_27),
    .D(n23_140),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc46r_exprom_out_26),
    .D(n24_144),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc46r_exprom_out_25),
    .D(n25_151),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc46r_exprom_out_24),
    .D(n26_146),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc46r_exprom_out_23),
    .D(n27_137),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_22_s0 (
    .Q(cyc46r_exprom_out_22),
    .D(n28_141),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_21_s0 (
    .Q(cyc46r_exprom_out_21),
    .D(n29_147),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc46r_exprom_out_20),
    .D(n30_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc46r_exprom_out_19),
    .D(n31_159),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc46r_exprom_out_18),
    .D(n32_143),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc46r_exprom_out_17),
    .D(n33_160),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc46r_exprom_out_16),
    .D(n34_157),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc46r_exprom_out_15),
    .D(n35_143),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc46r_exprom_out_14),
    .D(n36_141),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc46r_exprom_out_13),
    .D(n37_157),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc46r_exprom_out_12),
    .D(n38_148),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc46r_exprom_out_11),
    .D(n39_138),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc46r_exprom_out_10),
    .D(n40_162),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc46r_exprom_out_9),
    .D(n41_160),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc46r_exprom_out_8),
    .D(n42_11),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc46r_exprom_out_7),
    .D(n43_162),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc46r_exprom_out_6),
    .D(n44_158),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc46r_exprom_out_4),
    .D(n46_163),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc46r_exprom_out_3),
    .D(n47_156),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc46r_exprom_out_2),
    .D(n48_147),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc46r_exprom_out_1),
    .D(n49_149),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc46r_exprom_out_0),
    .D(n50_82),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFF o_DATA_44_s2 (
    .Q(cyc46r_exprom_out_44),
    .D(n6_173),
    .CLK(clk) 
);
defparam o_DATA_44_s2.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* op_submdl_exprom */
module primitive_sr_8 (
  n852_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n853_3,
  n854_3,
  n855_3,
  n856_3,
  n857_3,
  n858_3,
  n859_3,
  n860_3,
  n861_3,
  n862_3,
  n863_3,
  n864_3,
  n851_3,
  \sr[0] 
)
;
input n852_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n853_3;
input n854_3;
input n855_3;
input n856_3;
input n857_3;
input n858_3;
input n859_3;
input n860_3;
input n861_3;
input n862_3;
input n863_3;
input n864_3;
input n851_3;
output [13:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(n852_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n853_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n854_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n855_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n856_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n857_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n858_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n859_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n860_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n861_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n862_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n863_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n864_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(n851_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_8 */
module primitive_sr_9 (
  n881_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n882_3,
  n883_3,
  n884_3,
  n885_3,
  n886_3,
  n887_3,
  n888_3,
  n889_3,
  n890_3,
  n891_3,
  n892_3,
  n893_3,
  n880_3,
  \sr[0] 
)
;
input n881_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n882_3;
input n883_3;
input n884_3;
input n885_3;
input n886_3;
input n887_3;
input n888_3;
input n889_3;
input n890_3;
input n891_3;
input n892_3;
input n893_3;
input n880_3;
output [13:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(n881_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n882_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n883_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n884_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n885_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n886_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n887_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n888_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n889_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n890_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n891_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n892_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n893_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(n880_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_9 */
module primitive_sr_10 (
  n910_3,
  clk,
  synced_mrst_n_49,
  n16_10,
  n911_3,
  n912_3,
  n913_3,
  n914_3,
  n915_3,
  n916_3,
  n917_3,
  n918_3,
  n919_3,
  n920_3,
  n921_3,
  n922_3,
  n909_3,
  \sr[0] 
)
;
input n910_3;
input clk;
input synced_mrst_n_49;
input n16_10;
input n911_3;
input n912_3;
input n913_3;
input n914_3;
input n915_3;
input n916_3;
input n917_3;
input n918_3;
input n919_3;
input n920_3;
input n921_3;
input n922_3;
input n909_3;
output [13:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(n910_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n911_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n912_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n913_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n914_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n915_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n916_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n917_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n918_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n919_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n920_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n921_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n922_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(n909_3),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_sr_10 */
module IKAOPM_op (
  clk,
  synced_mrst_n_49,
  n16_10,
  kon_sr_0_7_0_22,
  cyc10r_previous_phase_addr_tmp_27,
  cyc10r_previous_phase_addr_tmp_26,
  synced_mrst_n,
  phi1n,
  n105_11,
  \sr[0]_addr_tmp_64 ,
  kon_sr_0_7_0_29,
  n58_11,
  n208_6,
  n26_8,
  cycle_04_12_20_28,
  phi1p,
  test,
  \sr[4] ,
  fl,
  \sr[0] ,
  kc,
  kf,
  \sr[0]_140 ,
  op_phasedata,
  op_attenlevel,
  ff_reset,
  cyc42r_level_fp_sign_14,
  cyc42r_level_fp_sign_31,
  cyc42r_level_fp_sign_33,
  cyc52r_algst,
  acc_opdata,
  cyc53r_algtype,
  ams_out,
  kc_out,
  kf_out,
  pms_out
)
;
input clk;
input synced_mrst_n_49;
input n16_10;
input kon_sr_0_7_0_22;
input cyc10r_previous_phase_addr_tmp_27;
input cyc10r_previous_phase_addr_tmp_26;
input synced_mrst_n;
input phi1n;
input n105_11;
input \sr[0]_addr_tmp_64 ;
input kon_sr_0_7_0_29;
input n58_11;
input n208_6;
input n26_8;
input cycle_04_12_20_28;
input phi1p;
input [4:4] test;
input [2:0] \sr[4] ;
input [2:0] fl;
input [1:0] \sr[0] ;
input [6:0] kc;
input [5:0] kf;
input [2:0] \sr[0]_140 ;
input [9:0] op_phasedata;
input [9:0] op_attenlevel;
input [6:6] ff_reset;
output cyc42r_level_fp_sign_14;
output cyc42r_level_fp_sign_31;
output cyc42r_level_fp_sign_33;
output [1:0] cyc52r_algst;
output [13:0] acc_opdata;
output [2:0] cyc53r_algtype;
output [1:0] ams_out;
output [6:0] kc_out;
output [5:0] kf_out;
output [2:0] pms_out;
wire cyc43c_logsinrom_addend0_4_6;
wire cyc43c_logsinrom_addend0_4_7;
wire cyc43c_logsinrom_addend0_3_6;
wire cyc43c_logsinrom_addend0_3_7;
wire cyc43c_logsinrom_addend0_2_6;
wire cyc43c_logsinrom_addend0_2_7;
wire cyc43c_logsinrom_addend0_1_6;
wire cyc43c_logsinrom_addend0_1_7;
wire cyc43c_logsinrom_addend0_0_6;
wire cyc43c_logsinrom_addend0_0_7;
wire cyc47c_exprom_addend0_7_6;
wire cyc47c_exprom_addend0_7_7;
wire cyc47c_exprom_addend0_6_6;
wire cyc47c_exprom_addend0_6_7;
wire cyc47c_exprom_addend0_5_6;
wire cyc47c_exprom_addend0_5_7;
wire cyc47c_exprom_addend0_4_6;
wire cyc47c_exprom_addend0_4_7;
wire cyc47c_exprom_addend0_3_6;
wire cyc47c_exprom_addend0_3_7;
wire cyc47c_exprom_addend0_2_6;
wire cyc47c_exprom_addend0_2_7;
wire cyc47c_exprom_addend0_1_6;
wire cyc47c_exprom_addend0_1_7;
wire cyc47c_exprom_addend0_0_6;
wire cyc47c_exprom_addend0_0_7;
wire n609_3;
wire n610_3;
wire n611_3;
wire n612_3;
wire n613_3;
wire n614_3;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n851_3;
wire n852_3;
wire n853_3;
wire n854_3;
wire n855_3;
wire n856_3;
wire n857_3;
wire n858_3;
wire n859_3;
wire n860_3;
wire n861_3;
wire n862_3;
wire n863_3;
wire n864_3;
wire n880_3;
wire n881_3;
wire n882_3;
wire n883_3;
wire n884_3;
wire n885_3;
wire n886_3;
wire n887_3;
wire n888_3;
wire n889_3;
wire n890_3;
wire n891_3;
wire n892_3;
wire n893_3;
wire n909_3;
wire n910_3;
wire n911_3;
wire n912_3;
wire n913_3;
wire n914_3;
wire n915_3;
wire n916_3;
wire n917_3;
wire n918_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1256_3;
wire n1257_3;
wire n1258_3;
wire n1259_3;
wire n1260_3;
wire n1261_3;
wire n1262_3;
wire n1263_3;
wire n1264_3;
wire n1265_3;
wire cyc48c_shifter1_7_8;
wire n1099_51;
wire n1100_50;
wire n1101_50;
wire n1102_50;
wire n1103_50;
wire n1104_50;
wire n1105_50;
wire n1106_50;
wire n1107_50;
wire n1108_50;
wire n1109_50;
wire n1110_50;
wire n1111_50;
wire n1112_50;
wire n844_4;
wire n846_4;
wire cyc48c_shifter1_8_10;
wire cyc48c_shifter1_6_12;
wire cyc48c_shifter1_5_12;
wire cyc48c_shifter1_9_10;
wire cyc48c_shifter1_10_10;
wire cyc48c_shifter1_12_13;
wire n609_5;
wire n610_4;
wire n613_5;
wire n616_4;
wire n616_5;
wire n619_4;
wire n1256_5;
wire n1257_4;
wire n1258_4;
wire n1259_4;
wire n1260_4;
wire n1261_4;
wire n1262_4;
wire n1263_4;
wire n1264_4;
wire n1265_4;
wire cyc43c_logsinrom_addend0_6_11;
wire cyc43c_logsinrom_addend0_5_11;
wire cyc43c_logsinrom_addend1_1_10;
wire cyc43c_logsinrom_addend1_0_8;
wire cyc47c_exprom_addend0_8_12;
wire cyc47c_exprom_addend1_2_8;
wire cyc47c_exprom_addend1_1_11;
wire cyc47c_exprom_addend1_1_12;
wire cyc47c_exprom_addend1_0_8;
wire cyc48c_shifter1_7_9;
wire cyc48c_shifter1_7_10;
wire cyc48c_shifter1_4_8;
wire cyc48c_shifter1_3_8;
wire cyc48c_shifter1_3_9;
wire cyc48c_shifter1_2_8;
wire cyc48c_shifter1_2_9;
wire cyc48c_shifter1_2_10;
wire cyc48c_shifter1_1_8;
wire n1099_52;
wire n1099_53;
wire n1100_51;
wire n1101_51;
wire n1102_51;
wire n1103_51;
wire n1104_51;
wire n1105_51;
wire n1106_51;
wire n1107_51;
wire n1108_51;
wire n1109_51;
wire n1110_51;
wire n1111_51;
wire n1112_51;
wire n1113_46;
wire n1114_45;
wire n1115_45;
wire n1116_45;
wire n1117_45;
wire n1118_45;
wire n1119_45;
wire n1120_45;
wire n1121_45;
wire n1122_45;
wire n1123_45;
wire n1124_45;
wire n1125_45;
wire n1126_45;
wire cyc48c_shifter1_8_11;
wire cyc48c_shifter1_6_13;
wire cyc48c_shifter1_5_13;
wire cyc48c_shifter1_5_14;
wire cyc48c_shifter1_0_12;
wire cyc43c_logsinrom_addend1_2_10;
wire n1256_6;
wire n1256_7;
wire n1257_5;
wire n1258_5;
wire n1259_5;
wire n1259_6;
wire n1260_5;
wire n1260_6;
wire n1261_5;
wire n1262_5;
wire n1262_6;
wire n1263_5;
wire n1263_6;
wire n1264_5;
wire n1264_6;
wire n1265_5;
wire n1265_6;
wire cyc43c_logsinrom_addend1_0_9;
wire cyc47c_exprom_addend1_0_9;
wire cyc48c_shifter1_7_11;
wire cyc48c_shifter1_7_12;
wire cyc48c_shifter1_4_9;
wire cyc48c_shifter1_3_10;
wire cyc48c_shifter1_3_11;
wire cyc48c_shifter1_2_11;
wire cyc48c_shifter1_2_12;
wire cyc48c_shifter1_2_13;
wire cyc48c_shifter1_1_9;
wire n1099_54;
wire n1099_55;
wire n1113_47;
wire n1113_48;
wire n1113_49;
wire n1114_46;
wire n1115_46;
wire n1116_46;
wire n1117_46;
wire n1118_46;
wire n1119_46;
wire n1120_46;
wire n1121_46;
wire n1122_46;
wire n1123_46;
wire n1124_46;
wire n1125_46;
wire n1126_46;
wire cyc48c_shifter1_8_12;
wire n1257_6;
wire n1259_7;
wire n1260_7;
wire n1261_6;
wire n1262_7;
wire n1263_7;
wire n1264_7;
wire n1265_7;
wire cyc48c_shifter1_4_10;
wire n1113_50;
wire n1256_9;
wire n609_7;
wire n613_7;
wire cyc48c_shifter1_11_12;
wire n1126_48;
wire n1125_48;
wire n1124_48;
wire n1123_48;
wire n1122_48;
wire n1121_48;
wire n1120_48;
wire n1119_48;
wire n1118_48;
wire n1117_48;
wire n1116_48;
wire n1115_48;
wire n1114_48;
wire n1113_52;
wire n52_5;
wire n51_5;
wire n50_5;
wire n49_5;
wire n48_5;
wire n47_5;
wire n46_5;
wire n45_5;
wire n1187_7;
wire cyc48c_shifter1_12_15;
wire n294_7;
wire n390_11;
wire n389_11;
wire n388_11;
wire n387_11;
wire n384_11;
wire cyc41r_level_fp_sign;
wire cyc42r_logsinrom_phase_odd;
wire cyc47r_level_negate;
wire cyc48r_level_negate;
wire cyc53r_M1_z_ld;
wire cyc53r_C1_z_ld;
wire cyc54r_self_fdbk_en;
wire cyc55r_self_fdbk_en;
wire cyc46r_logsin_even;
wire cyc48r_level_sign;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_0_COUT;
wire n487_1;
wire n487_2;
wire n486_1;
wire n486_2;
wire n485_1;
wire n485_2;
wire n484_1;
wire n484_2;
wire n483_1;
wire n483_2;
wire n482_1;
wire n482_2;
wire n481_1;
wire n481_2;
wire n480_1;
wire n480_2;
wire n479_1;
wire n479_2;
wire n478_1;
wire n478_0_COUT;
wire n1205_0_SUM;
wire n1205_2;
wire n1204_1;
wire n1204_2;
wire n1203_1;
wire n1203_2;
wire n1202_1;
wire n1202_2;
wire n1201_1;
wire n1201_2;
wire n1200_1;
wire n1200_2;
wire n1199_1;
wire n1199_2;
wire n1198_1;
wire n1198_2;
wire n1197_1;
wire n1197_2;
wire n1196_1;
wire n1196_2;
wire n1195_1;
wire n1195_2;
wire n1194_1;
wire n1194_2;
wire n1193_1;
wire n1193_2;
wire n1192_1;
wire n1192_2;
wire n1191_1;
wire n1191_0_COUT;
wire n224_2;
wire n224_3;
wire n223_2;
wire n223_3;
wire n222_2;
wire n222_3;
wire n221_2;
wire n221_3;
wire n220_2;
wire n220_3;
wire n219_2;
wire n219_3;
wire n218_2;
wire n218_3;
wire n217_2;
wire n217_3;
wire n216_2;
wire n216_3;
wire n215_2;
wire n215_3;
wire n214_2;
wire n213_6;
wire n263_2;
wire n263_3;
wire n262_2;
wire n262_3;
wire n261_2;
wire n261_3;
wire n260_2;
wire n260_3;
wire n259_2;
wire n259_3;
wire n258_2;
wire n258_3;
wire n257_2;
wire n257_3;
wire n256_2;
wire n256_3;
wire n255_2;
wire n255_3;
wire n254_2;
wire n253_6;
wire [10:0] cyc43c_logsinrom_addend0;
wire [8:0] cyc43c_logsinrom_addend1;
wire [9:0] cyc47c_exprom_addend0;
wire [2:0] cyc47c_exprom_addend1;
wire [4:0] cyc48c_shifter1;
wire [7:0] cyc41r_logsinrom_phase;
wire [1:0] cyc42r_logsinrom_bitsel;
wire [11:0] cyc43r_logsin_raw;
wire [12:0] cyc44r_logsin_attenuated;
wire [11:0] cyc45r_logsin_saturated;
wire [1:0] cyc46r_exprom_bitsel;
wire [9:0] cyc47r_level_fp_mant;
wire [3:0] cyc47r_level_fp_exp;
wire [12:0] cyc48r_level_magnitude;
wire [13:0] cyc49r_level_signed;
wire [13:0] cyc50r_level_signed;
wire [13:0] cyc51r_level_signed;
wire [1:0] cyc53r_algst;
wire [13:0] cyc53r_OP_current;
wire [13:0] cyc54r_op_addend0;
wire [13:0] cyc54r_op_addend1;
wire [2:0] cyc55r_fl;
wire [14:1] cyc55r_op_sum;
wire [9:0] cyc56r_phasemod_value;
wire [3:0] cyc46r_level_fp_exp;
wire [13:0] cyc53r_M1_zz_reg_out;
wire [13:0] cyc53r_M1_z_reg_out;
wire [13:0] cyc53r_C1_z_reg_out;
wire [1:0] algst_cntr;
wire [45:0] cyc42r_logsinrom_out;
wire [44:0] cyc46r_exprom_out;
wire [13:0] \sr[0]_0 ;
wire [13:0] \sr[0]_1 ;
wire [13:0] \sr[0]_2 ;
wire [31:29] DO;
wire VCC;
wire GND;
  LUT3 cyc43c_logsinrom_addend0_4_s6 (
    .F(cyc43c_logsinrom_addend0_4_6),
    .I0(cyc42r_logsinrom_out[29]),
    .I1(cyc42r_logsinrom_out[28]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_4_s6.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_4_s7 (
    .F(cyc43c_logsinrom_addend0_4_7),
    .I0(cyc42r_logsinrom_out[27]),
    .I1(cyc42r_logsinrom_out[26]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_4_s7.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_3_s6 (
    .F(cyc43c_logsinrom_addend0_3_6),
    .I0(cyc42r_logsinrom_out[25]),
    .I1(cyc42r_logsinrom_out[24]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_3_s6.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_3_s7 (
    .F(cyc43c_logsinrom_addend0_3_7),
    .I0(cyc42r_logsinrom_out[23]),
    .I1(cyc42r_logsinrom_out[22]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_3_s7.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_2_s6 (
    .F(cyc43c_logsinrom_addend0_2_6),
    .I0(cyc42r_logsinrom_out[18]),
    .I1(cyc42r_logsinrom_out[17]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_2_s6.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_2_s7 (
    .F(cyc43c_logsinrom_addend0_2_7),
    .I0(cyc42r_logsinrom_out[16]),
    .I1(cyc42r_logsinrom_out[15]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_2_s7.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_1_s6 (
    .F(cyc43c_logsinrom_addend0_1_6),
    .I0(cyc42r_logsinrom_out[14]),
    .I1(cyc42r_logsinrom_out[13]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_1_s6.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_1_s7 (
    .F(cyc43c_logsinrom_addend0_1_7),
    .I0(cyc42r_logsinrom_out[12]),
    .I1(cyc42r_logsinrom_out[11]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_1_s7.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_0_s6 (
    .F(cyc43c_logsinrom_addend0_0_6),
    .I0(cyc42r_logsinrom_out[3]),
    .I1(cyc42r_logsinrom_out[2]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_0_s6.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_0_s7 (
    .F(cyc43c_logsinrom_addend0_0_7),
    .I0(cyc42r_logsinrom_out[1]),
    .I1(cyc42r_logsinrom_out[0]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_0_s7.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_7_s6 (
    .F(cyc47c_exprom_addend0_7_6),
    .I0(cyc46r_exprom_out[40]),
    .I1(cyc46r_exprom_out[39]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_7_s6.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_7_s7 (
    .F(cyc47c_exprom_addend0_7_7),
    .I0(cyc46r_exprom_out[38]),
    .I1(cyc46r_exprom_out[37]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_7_s7.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_6_s6 (
    .F(cyc47c_exprom_addend0_6_6),
    .I0(cyc46r_exprom_out[36]),
    .I1(cyc46r_exprom_out[35]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_6_s6.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_6_s7 (
    .F(cyc47c_exprom_addend0_6_7),
    .I0(cyc46r_exprom_out[34]),
    .I1(cyc46r_exprom_out[33]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_6_s7.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_5_s6 (
    .F(cyc47c_exprom_addend0_5_6),
    .I0(cyc46r_exprom_out[32]),
    .I1(cyc46r_exprom_out[31]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_5_s6.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_5_s7 (
    .F(cyc47c_exprom_addend0_5_7),
    .I0(cyc46r_exprom_out[30]),
    .I1(cyc46r_exprom_out[29]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_5_s7.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_4_s6 (
    .F(cyc47c_exprom_addend0_4_6),
    .I0(cyc46r_exprom_out[28]),
    .I1(cyc46r_exprom_out[27]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_4_s6.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_4_s7 (
    .F(cyc47c_exprom_addend0_4_7),
    .I0(cyc46r_exprom_out[26]),
    .I1(cyc46r_exprom_out[25]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_4_s7.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_3_s6 (
    .F(cyc47c_exprom_addend0_3_6),
    .I0(cyc46r_exprom_out[24]),
    .I1(cyc46r_exprom_out[23]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_3_s6.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_3_s7 (
    .F(cyc47c_exprom_addend0_3_7),
    .I0(cyc46r_exprom_out[22]),
    .I1(cyc46r_exprom_out[21]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_3_s7.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_2_s6 (
    .F(cyc47c_exprom_addend0_2_6),
    .I0(cyc46r_exprom_out[18]),
    .I1(cyc46r_exprom_out[17]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_2_s6.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_2_s7 (
    .F(cyc47c_exprom_addend0_2_7),
    .I0(cyc46r_exprom_out[16]),
    .I1(cyc46r_exprom_out[15]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_2_s7.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_1_s6 (
    .F(cyc47c_exprom_addend0_1_6),
    .I0(cyc46r_exprom_out[14]),
    .I1(cyc46r_exprom_out[13]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_1_s6.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_1_s7 (
    .F(cyc47c_exprom_addend0_1_7),
    .I0(cyc46r_exprom_out[12]),
    .I1(cyc46r_exprom_out[11]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_1_s7.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_0_s6 (
    .F(cyc47c_exprom_addend0_0_6),
    .I0(cyc46r_exprom_out[3]),
    .I1(cyc46r_exprom_out[2]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_0_s6.INIT=8'hCA;
  LUT3 cyc47c_exprom_addend0_0_s7 (
    .F(cyc47c_exprom_addend0_0_7),
    .I0(cyc46r_exprom_out[1]),
    .I1(cyc46r_exprom_out[0]),
    .I2(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_0_s7.INIT=8'hCA;
  LUT4 n609_s0 (
    .F(n609_3),
    .I0(n609_7),
    .I1(n609_5),
    .I2(cyc48r_level_sign),
    .I3(cyc48r_level_negate) 
);
defparam n609_s0.INIT=16'h8F70;
  LUT4 n610_s0 (
    .F(n610_3),
    .I0(n609_7),
    .I1(n610_4),
    .I2(cyc48r_level_sign),
    .I3(cyc48r_level_magnitude[12]) 
);
defparam n610_s0.INIT=16'h8F70;
  LUT4 n611_s0 (
    .F(n611_3),
    .I0(cyc48r_level_magnitude[10]),
    .I1(n609_7),
    .I2(cyc48r_level_sign),
    .I3(cyc48r_level_magnitude[11]) 
);
defparam n611_s0.INIT=16'h4FB0;
  LUT3 n612_s0 (
    .F(n612_3),
    .I0(n609_7),
    .I1(cyc48r_level_sign),
    .I2(cyc48r_level_magnitude[10]) 
);
defparam n612_s0.INIT=8'hB4;
  LUT4 n613_s0 (
    .F(n613_3),
    .I0(n613_7),
    .I1(n613_5),
    .I2(cyc48r_level_sign),
    .I3(cyc48r_level_magnitude[9]) 
);
defparam n613_s0.INIT=16'h8F70;
  LUT4 n614_s0 (
    .F(n614_3),
    .I0(cyc48r_level_magnitude[7]),
    .I1(n613_7),
    .I2(cyc48r_level_sign),
    .I3(cyc48r_level_magnitude[8]) 
);
defparam n614_s0.INIT=16'h4FB0;
  LUT3 n615_s0 (
    .F(n615_3),
    .I0(n613_7),
    .I1(cyc48r_level_sign),
    .I2(cyc48r_level_magnitude[7]) 
);
defparam n615_s0.INIT=8'hB4;
  LUT4 n616_s0 (
    .F(n616_3),
    .I0(n616_4),
    .I1(n616_5),
    .I2(cyc48r_level_sign),
    .I3(cyc48r_level_magnitude[6]) 
);
defparam n616_s0.INIT=16'h8F70;
  LUT4 n617_s0 (
    .F(n617_3),
    .I0(cyc48r_level_magnitude[4]),
    .I1(n616_4),
    .I2(cyc48r_level_sign),
    .I3(cyc48r_level_magnitude[5]) 
);
defparam n617_s0.INIT=16'h4FB0;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n616_4),
    .I1(cyc48r_level_sign),
    .I2(cyc48r_level_magnitude[4]) 
);
defparam n618_s0.INIT=8'hB4;
  LUT2 n619_s0 (
    .F(n619_3),
    .I0(cyc48r_level_magnitude[3]),
    .I1(n619_4) 
);
defparam n619_s0.INIT=4'h6;
  LUT4 n620_s0 (
    .F(n620_3),
    .I0(cyc48r_level_magnitude[1]),
    .I1(cyc48r_level_magnitude[0]),
    .I2(cyc48r_level_sign),
    .I3(cyc48r_level_magnitude[2]) 
);
defparam n620_s0.INIT=16'h1FE0;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(cyc48r_level_sign),
    .I1(cyc48r_level_magnitude[0]),
    .I2(cyc48r_level_magnitude[1]) 
);
defparam n621_s0.INIT=8'h78;
  LUT3 n851_s0 (
    .F(n851_3),
    .I0(cyc53r_OP_current[13]),
    .I1(cyc53r_M1_z_reg_out[13]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n851_s0.INIT=8'hAC;
  LUT3 n852_s0 (
    .F(n852_3),
    .I0(cyc53r_M1_z_reg_out[12]),
    .I1(cyc53r_OP_current[12]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n852_s0.INIT=8'hCA;
  LUT3 n853_s0 (
    .F(n853_3),
    .I0(cyc53r_M1_z_reg_out[11]),
    .I1(cyc53r_OP_current[11]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n853_s0.INIT=8'hCA;
  LUT3 n854_s0 (
    .F(n854_3),
    .I0(cyc53r_M1_z_reg_out[10]),
    .I1(cyc53r_OP_current[10]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n854_s0.INIT=8'hCA;
  LUT3 n855_s0 (
    .F(n855_3),
    .I0(cyc53r_M1_z_reg_out[9]),
    .I1(cyc53r_OP_current[9]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n855_s0.INIT=8'hCA;
  LUT3 n856_s0 (
    .F(n856_3),
    .I0(cyc53r_M1_z_reg_out[8]),
    .I1(cyc53r_OP_current[8]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n856_s0.INIT=8'hCA;
  LUT3 n857_s0 (
    .F(n857_3),
    .I0(cyc53r_M1_z_reg_out[7]),
    .I1(cyc53r_OP_current[7]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n857_s0.INIT=8'hCA;
  LUT3 n858_s0 (
    .F(n858_3),
    .I0(cyc53r_M1_z_reg_out[6]),
    .I1(cyc53r_OP_current[6]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n858_s0.INIT=8'hCA;
  LUT3 n859_s0 (
    .F(n859_3),
    .I0(cyc53r_M1_z_reg_out[5]),
    .I1(cyc53r_OP_current[5]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n859_s0.INIT=8'hCA;
  LUT3 n860_s0 (
    .F(n860_3),
    .I0(cyc53r_M1_z_reg_out[4]),
    .I1(cyc53r_OP_current[4]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n860_s0.INIT=8'hCA;
  LUT3 n861_s0 (
    .F(n861_3),
    .I0(cyc53r_M1_z_reg_out[3]),
    .I1(cyc53r_OP_current[3]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n861_s0.INIT=8'hCA;
  LUT3 n862_s0 (
    .F(n862_3),
    .I0(cyc53r_M1_z_reg_out[2]),
    .I1(cyc53r_OP_current[2]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n862_s0.INIT=8'hCA;
  LUT3 n863_s0 (
    .F(n863_3),
    .I0(cyc53r_M1_z_reg_out[1]),
    .I1(cyc53r_OP_current[1]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n863_s0.INIT=8'hCA;
  LUT3 n864_s0 (
    .F(n864_3),
    .I0(cyc53r_M1_z_reg_out[0]),
    .I1(cyc53r_OP_current[0]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n864_s0.INIT=8'hCA;
  LUT3 n880_s0 (
    .F(n880_3),
    .I0(cyc53r_M1_zz_reg_out[13]),
    .I1(cyc53r_M1_z_reg_out[13]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n880_s0.INIT=8'hCA;
  LUT3 n881_s0 (
    .F(n881_3),
    .I0(cyc53r_M1_zz_reg_out[12]),
    .I1(cyc53r_M1_z_reg_out[12]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n881_s0.INIT=8'hCA;
  LUT3 n882_s0 (
    .F(n882_3),
    .I0(cyc53r_M1_zz_reg_out[11]),
    .I1(cyc53r_M1_z_reg_out[11]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n882_s0.INIT=8'hCA;
  LUT3 n883_s0 (
    .F(n883_3),
    .I0(cyc53r_M1_zz_reg_out[10]),
    .I1(cyc53r_M1_z_reg_out[10]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n883_s0.INIT=8'hCA;
  LUT3 n884_s0 (
    .F(n884_3),
    .I0(cyc53r_M1_zz_reg_out[9]),
    .I1(cyc53r_M1_z_reg_out[9]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n884_s0.INIT=8'hCA;
  LUT3 n885_s0 (
    .F(n885_3),
    .I0(cyc53r_M1_zz_reg_out[8]),
    .I1(cyc53r_M1_z_reg_out[8]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n885_s0.INIT=8'hCA;
  LUT3 n886_s0 (
    .F(n886_3),
    .I0(cyc53r_M1_zz_reg_out[7]),
    .I1(cyc53r_M1_z_reg_out[7]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n886_s0.INIT=8'hCA;
  LUT3 n887_s0 (
    .F(n887_3),
    .I0(cyc53r_M1_zz_reg_out[6]),
    .I1(cyc53r_M1_z_reg_out[6]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n887_s0.INIT=8'hCA;
  LUT3 n888_s0 (
    .F(n888_3),
    .I0(cyc53r_M1_zz_reg_out[5]),
    .I1(cyc53r_M1_z_reg_out[5]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n888_s0.INIT=8'hCA;
  LUT3 n889_s0 (
    .F(n889_3),
    .I0(cyc53r_M1_zz_reg_out[4]),
    .I1(cyc53r_M1_z_reg_out[4]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n889_s0.INIT=8'hCA;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(cyc53r_M1_zz_reg_out[3]),
    .I1(cyc53r_M1_z_reg_out[3]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n890_s0.INIT=8'hCA;
  LUT3 n891_s0 (
    .F(n891_3),
    .I0(cyc53r_M1_zz_reg_out[2]),
    .I1(cyc53r_M1_z_reg_out[2]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n891_s0.INIT=8'hCA;
  LUT3 n892_s0 (
    .F(n892_3),
    .I0(cyc53r_M1_zz_reg_out[1]),
    .I1(cyc53r_M1_z_reg_out[1]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n892_s0.INIT=8'hCA;
  LUT3 n893_s0 (
    .F(n893_3),
    .I0(cyc53r_M1_zz_reg_out[0]),
    .I1(cyc53r_M1_z_reg_out[0]),
    .I2(cyc53r_M1_z_ld) 
);
defparam n893_s0.INIT=8'hCA;
  LUT3 n909_s0 (
    .F(n909_3),
    .I0(cyc53r_C1_z_reg_out[13]),
    .I1(cyc53r_OP_current[13]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n909_s0.INIT=8'hCA;
  LUT3 n910_s0 (
    .F(n910_3),
    .I0(cyc53r_C1_z_reg_out[12]),
    .I1(cyc53r_OP_current[12]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n910_s0.INIT=8'hCA;
  LUT3 n911_s0 (
    .F(n911_3),
    .I0(cyc53r_C1_z_reg_out[11]),
    .I1(cyc53r_OP_current[11]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n911_s0.INIT=8'hCA;
  LUT3 n912_s0 (
    .F(n912_3),
    .I0(cyc53r_C1_z_reg_out[10]),
    .I1(cyc53r_OP_current[10]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n912_s0.INIT=8'hCA;
  LUT3 n913_s0 (
    .F(n913_3),
    .I0(cyc53r_C1_z_reg_out[9]),
    .I1(cyc53r_OP_current[9]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n913_s0.INIT=8'hCA;
  LUT3 n914_s0 (
    .F(n914_3),
    .I0(cyc53r_C1_z_reg_out[8]),
    .I1(cyc53r_OP_current[8]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n914_s0.INIT=8'hCA;
  LUT3 n915_s0 (
    .F(n915_3),
    .I0(cyc53r_C1_z_reg_out[7]),
    .I1(cyc53r_OP_current[7]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n915_s0.INIT=8'hCA;
  LUT3 n916_s0 (
    .F(n916_3),
    .I0(cyc53r_C1_z_reg_out[6]),
    .I1(cyc53r_OP_current[6]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n916_s0.INIT=8'hCA;
  LUT3 n917_s0 (
    .F(n917_3),
    .I0(cyc53r_C1_z_reg_out[5]),
    .I1(cyc53r_OP_current[5]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n917_s0.INIT=8'hCA;
  LUT3 n918_s0 (
    .F(n918_3),
    .I0(cyc53r_C1_z_reg_out[4]),
    .I1(cyc53r_OP_current[4]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n918_s0.INIT=8'hCA;
  LUT3 n919_s0 (
    .F(n919_3),
    .I0(cyc53r_C1_z_reg_out[3]),
    .I1(cyc53r_OP_current[3]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n919_s0.INIT=8'hCA;
  LUT3 n920_s0 (
    .F(n920_3),
    .I0(cyc53r_C1_z_reg_out[2]),
    .I1(cyc53r_OP_current[2]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n920_s0.INIT=8'hCA;
  LUT3 n921_s0 (
    .F(n921_3),
    .I0(cyc53r_C1_z_reg_out[1]),
    .I1(cyc53r_OP_current[1]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n921_s0.INIT=8'hCA;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(cyc53r_C1_z_reg_out[0]),
    .I1(cyc53r_OP_current[0]),
    .I2(cyc53r_C1_z_ld) 
);
defparam n922_s0.INIT=8'hCA;
  LUT4 n1256_s0 (
    .F(n1256_3),
    .I0(n1256_9),
    .I1(n1256_5),
    .I2(cyc55r_op_sum[10]),
    .I3(cyc55r_self_fdbk_en) 
);
defparam n1256_s0.INIT=16'hEEF0;
  LUT3 n1257_s0 (
    .F(n1257_3),
    .I0(cyc55r_op_sum[9]),
    .I1(n1257_4),
    .I2(cyc55r_self_fdbk_en) 
);
defparam n1257_s0.INIT=8'hCA;
  LUT4 n1258_s0 (
    .F(n1258_3),
    .I0(n1256_9),
    .I1(n1258_4),
    .I2(cyc55r_op_sum[8]),
    .I3(cyc55r_self_fdbk_en) 
);
defparam n1258_s0.INIT=16'hEEF0;
  LUT3 n1259_s0 (
    .F(n1259_3),
    .I0(cyc55r_op_sum[7]),
    .I1(n1259_4),
    .I2(cyc55r_self_fdbk_en) 
);
defparam n1259_s0.INIT=8'hCA;
  LUT3 n1260_s0 (
    .F(n1260_3),
    .I0(cyc55r_op_sum[6]),
    .I1(n1260_4),
    .I2(cyc55r_self_fdbk_en) 
);
defparam n1260_s0.INIT=8'hCA;
  LUT3 n1261_s0 (
    .F(n1261_3),
    .I0(cyc55r_op_sum[5]),
    .I1(n1261_4),
    .I2(cyc55r_self_fdbk_en) 
);
defparam n1261_s0.INIT=8'hCA;
  LUT3 n1262_s0 (
    .F(n1262_3),
    .I0(cyc55r_op_sum[4]),
    .I1(n1262_4),
    .I2(cyc55r_self_fdbk_en) 
);
defparam n1262_s0.INIT=8'hCA;
  LUT3 n1263_s0 (
    .F(n1263_3),
    .I0(cyc55r_op_sum[3]),
    .I1(n1263_4),
    .I2(cyc55r_self_fdbk_en) 
);
defparam n1263_s0.INIT=8'hCA;
  LUT3 n1264_s0 (
    .F(n1264_3),
    .I0(cyc55r_op_sum[2]),
    .I1(n1264_4),
    .I2(cyc55r_self_fdbk_en) 
);
defparam n1264_s0.INIT=8'hCA;
  LUT3 n1265_s0 (
    .F(n1265_3),
    .I0(cyc55r_op_sum[1]),
    .I1(n1265_4),
    .I2(cyc55r_self_fdbk_en) 
);
defparam n1265_s0.INIT=8'hCA;
  LUT4 cyc43c_logsinrom_addend0_6_s5 (
    .F(cyc43c_logsinrom_addend0[6]),
    .I0(cyc42r_logsinrom_out[37]),
    .I1(cyc42r_logsinrom_bitsel[0]),
    .I2(cyc43c_logsinrom_addend0_6_11),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend0_6_s5.INIT=16'hF088;
  LUT4 cyc43c_logsinrom_addend0_5_s5 (
    .F(cyc43c_logsinrom_addend0[5]),
    .I0(cyc42r_logsinrom_out[34]),
    .I1(cyc42r_logsinrom_bitsel[0]),
    .I2(cyc43c_logsinrom_addend0_5_11),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend0_5_s5.INIT=16'hF088;
  LUT4 cyc43c_logsinrom_addend1_1_s4 (
    .F(cyc43c_logsinrom_addend1[1]),
    .I0(cyc42r_logsinrom_out[9]),
    .I1(cyc42r_logsinrom_bitsel[0]),
    .I2(cyc43c_logsinrom_addend1_1_10),
    .I3(cyc42r_logsinrom_phase_odd) 
);
defparam cyc43c_logsinrom_addend1_1_s4.INIT=16'hC200;
  LUT2 cyc43c_logsinrom_addend1_0_s3 (
    .F(cyc43c_logsinrom_addend1[0]),
    .I0(cyc42r_logsinrom_phase_odd),
    .I1(cyc43c_logsinrom_addend1_0_8) 
);
defparam cyc43c_logsinrom_addend1_0_s3.INIT=4'h2;
  LUT4 cyc47c_exprom_addend0_8_s6 (
    .F(cyc47c_exprom_addend0[8]),
    .I0(cyc46r_exprom_bitsel[1]),
    .I1(cyc46r_exprom_out[42]),
    .I2(cyc47c_exprom_addend0_8_12),
    .I3(cyc46r_exprom_bitsel[0]) 
);
defparam cyc47c_exprom_addend0_8_s6.INIT=16'h44F0;
  LUT2 cyc47c_exprom_addend1_2_s3 (
    .F(cyc47c_exprom_addend1[2]),
    .I0(cyc47c_exprom_addend1_2_8),
    .I1(cyc46r_logsin_even) 
);
defparam cyc47c_exprom_addend1_2_s3.INIT=4'h4;
  LUT3 cyc47c_exprom_addend1_1_s5 (
    .F(cyc47c_exprom_addend1[1]),
    .I0(cyc47c_exprom_addend1_1_11),
    .I1(cyc47c_exprom_addend1_1_12),
    .I2(cyc46r_logsin_even) 
);
defparam cyc47c_exprom_addend1_1_s5.INIT=8'hE0;
  LUT2 cyc47c_exprom_addend1_0_s3 (
    .F(cyc47c_exprom_addend1[0]),
    .I0(cyc46r_logsin_even),
    .I1(cyc47c_exprom_addend1_0_8) 
);
defparam cyc47c_exprom_addend1_0_s3.INIT=4'h2;
  LUT3 cyc48c_shifter1_7_s4 (
    .F(cyc48c_shifter1_7_8),
    .I0(cyc48c_shifter1_7_9),
    .I1(cyc48c_shifter1_7_10),
    .I2(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_7_s4.INIT=8'hCA;
  LUT3 cyc48c_shifter1_4_s3 (
    .F(cyc48c_shifter1[4]),
    .I0(cyc48c_shifter1_12_13),
    .I1(cyc48c_shifter1_4_8),
    .I2(cyc47r_level_fp_exp[3]) 
);
defparam cyc48c_shifter1_4_s3.INIT=8'hCA;
  LUT4 cyc48c_shifter1_3_s3 (
    .F(cyc48c_shifter1[3]),
    .I0(cyc48c_shifter1_3_8),
    .I1(cyc48c_shifter1_7_10),
    .I2(cyc47r_level_fp_exp[3]),
    .I3(cyc48c_shifter1_3_9) 
);
defparam cyc48c_shifter1_3_s3.INIT=16'hA0CF;
  LUT4 cyc48c_shifter1_2_s3 (
    .F(cyc48c_shifter1[2]),
    .I0(cyc48c_shifter1_2_8),
    .I1(cyc48c_shifter1_2_9),
    .I2(cyc47r_level_fp_exp[3]),
    .I3(cyc48c_shifter1_2_10) 
);
defparam cyc48c_shifter1_2_s3.INIT=16'hA03F;
  LUT3 n1099_s42 (
    .F(n1099_51),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[13]),
    .I2(n1099_53) 
);
defparam n1099_s42.INIT=8'hF4;
  LUT3 n1100_s41 (
    .F(n1100_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[12]),
    .I2(n1100_51) 
);
defparam n1100_s41.INIT=8'hF4;
  LUT3 n1101_s41 (
    .F(n1101_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[11]),
    .I2(n1101_51) 
);
defparam n1101_s41.INIT=8'hF4;
  LUT3 n1102_s41 (
    .F(n1102_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[10]),
    .I2(n1102_51) 
);
defparam n1102_s41.INIT=8'hF4;
  LUT3 n1103_s41 (
    .F(n1103_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[9]),
    .I2(n1103_51) 
);
defparam n1103_s41.INIT=8'hF4;
  LUT3 n1104_s41 (
    .F(n1104_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[8]),
    .I2(n1104_51) 
);
defparam n1104_s41.INIT=8'hF4;
  LUT3 n1105_s41 (
    .F(n1105_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[7]),
    .I2(n1105_51) 
);
defparam n1105_s41.INIT=8'hF4;
  LUT3 n1106_s41 (
    .F(n1106_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[6]),
    .I2(n1106_51) 
);
defparam n1106_s41.INIT=8'hF4;
  LUT3 n1107_s41 (
    .F(n1107_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[5]),
    .I2(n1107_51) 
);
defparam n1107_s41.INIT=8'hF4;
  LUT3 n1108_s41 (
    .F(n1108_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[4]),
    .I2(n1108_51) 
);
defparam n1108_s41.INIT=8'hF4;
  LUT3 n1109_s41 (
    .F(n1109_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[3]),
    .I2(n1109_51) 
);
defparam n1109_s41.INIT=8'hF4;
  LUT3 n1110_s41 (
    .F(n1110_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[2]),
    .I2(n1110_51) 
);
defparam n1110_s41.INIT=8'hF4;
  LUT3 n1111_s41 (
    .F(n1111_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[1]),
    .I2(n1111_51) 
);
defparam n1111_s41.INIT=8'hF4;
  LUT3 n1112_s41 (
    .F(n1112_50),
    .I0(n1099_52),
    .I1(cyc53r_M1_z_reg_out[0]),
    .I2(n1112_51) 
);
defparam n1112_s41.INIT=8'hF4;
  LUT2 n844_s1 (
    .F(n844_4),
    .I0(cyc52r_algst[0]),
    .I1(cyc52r_algst[1]) 
);
defparam n844_s1.INIT=4'h1;
  LUT2 n846_s1 (
    .F(n846_4),
    .I0(cyc52r_algst[0]),
    .I1(cyc52r_algst[1]) 
);
defparam n846_s1.INIT=4'h4;
  LUT4 cyc48c_shifter1_8_s4 (
    .F(cyc48c_shifter1_8_10),
    .I0(cyc47r_level_fp_exp[1]),
    .I1(cyc47r_level_fp_exp[0]),
    .I2(cyc48c_shifter1_8_11),
    .I3(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_8_s4.INIT=16'h0F88;
  LUT3 cyc48c_shifter1_6_s4 (
    .F(cyc48c_shifter1_6_12),
    .I0(cyc48c_shifter1_6_13),
    .I1(cyc48c_shifter1_2_9),
    .I2(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_6_s4.INIT=8'h35;
  LUT3 cyc48c_shifter1_5_s4 (
    .F(cyc48c_shifter1_5_12),
    .I0(cyc48c_shifter1_5_13),
    .I1(cyc48c_shifter1_5_14),
    .I2(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_5_s4.INIT=8'hCA;
  LUT3 cyc48c_shifter1_0_s3 (
    .F(cyc48c_shifter1[0]),
    .I0(cyc48c_shifter1_8_10),
    .I1(cyc48c_shifter1_0_12),
    .I2(cyc47r_level_fp_exp[3]) 
);
defparam cyc48c_shifter1_0_s3.INIT=8'h3A;
  LUT3 cyc43c_logsinrom_addend1_2_s4 (
    .F(cyc43c_logsinrom_addend1[2]),
    .I0(cyc43c_logsinrom_addend1_2_10),
    .I1(cyc42r_logsinrom_bitsel[1]),
    .I2(cyc42r_logsinrom_phase_odd) 
);
defparam cyc43c_logsinrom_addend1_2_s4.INIT=8'h80;
  LUT4 cyc43c_logsinrom_addend0_7_s4 (
    .F(cyc43c_logsinrom_addend0[7]),
    .I0(cyc42r_logsinrom_out[41]),
    .I1(cyc42r_logsinrom_out[40]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend0_7_s4.INIT=16'hCA00;
  LUT4 cyc43c_logsinrom_addend0_8_s4 (
    .F(cyc43c_logsinrom_addend0[8]),
    .I0(cyc42r_logsinrom_out[42]),
    .I1(cyc42r_logsinrom_out[43]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend0_8_s4.INIT=16'hAC00;
  LUT2 cyc48c_shifter1_9_s5 (
    .F(cyc48c_shifter1_9_10),
    .I0(cyc48c_shifter1_5_13),
    .I1(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_9_s5.INIT=4'h8;
  LUT2 cyc48c_shifter1_10_s5 (
    .F(cyc48c_shifter1_10_10),
    .I0(cyc47r_level_fp_exp[2]),
    .I1(cyc48c_shifter1_6_13) 
);
defparam cyc48c_shifter1_10_s5.INIT=4'h2;
  LUT3 cyc48c_shifter1_12_s7 (
    .F(cyc48c_shifter1_12_13),
    .I0(cyc47r_level_fp_exp[0]),
    .I1(cyc47r_level_fp_exp[1]),
    .I2(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_12_s7.INIT=8'h80;
  LUT3 cyc47c_exprom_addend0_9_s7 (
    .F(cyc47c_exprom_addend0[9]),
    .I0(cyc46r_exprom_out[44]),
    .I1(cyc46r_exprom_bitsel[0]),
    .I2(cyc46r_exprom_bitsel[1]) 
);
defparam cyc47c_exprom_addend0_9_s7.INIT=8'h0B;
  LUT3 n609_s2 (
    .F(n609_5),
    .I0(cyc48r_level_magnitude[12]),
    .I1(cyc48r_level_magnitude[11]),
    .I2(cyc48r_level_magnitude[10]) 
);
defparam n609_s2.INIT=8'h01;
  LUT2 n610_s1 (
    .F(n610_4),
    .I0(cyc48r_level_magnitude[11]),
    .I1(cyc48r_level_magnitude[10]) 
);
defparam n610_s1.INIT=4'h1;
  LUT2 n613_s2 (
    .F(n613_5),
    .I0(cyc48r_level_magnitude[8]),
    .I1(cyc48r_level_magnitude[7]) 
);
defparam n613_s2.INIT=4'h1;
  LUT4 n616_s1 (
    .F(n616_4),
    .I0(cyc48r_level_magnitude[3]),
    .I1(cyc48r_level_magnitude[2]),
    .I2(cyc48r_level_magnitude[1]),
    .I3(cyc48r_level_magnitude[0]) 
);
defparam n616_s1.INIT=16'h0001;
  LUT2 n616_s2 (
    .F(n616_5),
    .I0(cyc48r_level_magnitude[5]),
    .I1(cyc48r_level_magnitude[4]) 
);
defparam n616_s2.INIT=4'h1;
  LUT4 n619_s1 (
    .F(n619_4),
    .I0(cyc48r_level_magnitude[2]),
    .I1(cyc48r_level_magnitude[1]),
    .I2(cyc48r_level_magnitude[0]),
    .I3(cyc48r_level_sign) 
);
defparam n619_s1.INIT=16'hFE00;
  LUT4 n1256_s2 (
    .F(n1256_5),
    .I0(n1256_7),
    .I1(cyc55r_op_sum[14]),
    .I2(cyc55r_fl[1]),
    .I3(cyc55r_fl[2]) 
);
defparam n1256_s2.INIT=16'hAC00;
  LUT4 n1257_s1 (
    .F(n1257_4),
    .I0(cyc55r_op_sum[14]),
    .I1(n1257_5),
    .I2(cyc55r_fl[2]),
    .I3(n1256_6) 
);
defparam n1257_s1.INIT=16'hA33A;
  LUT4 n1258_s1 (
    .F(n1258_4),
    .I0(n1256_7),
    .I1(n1258_5),
    .I2(cyc55r_fl[1]),
    .I3(cyc55r_fl[2]) 
);
defparam n1258_s1.INIT=16'hCA00;
  LUT3 n1259_s1 (
    .F(n1259_4),
    .I0(n1259_5),
    .I1(n1259_6),
    .I2(cyc55r_fl[2]) 
);
defparam n1259_s1.INIT=8'hC5;
  LUT3 n1260_s1 (
    .F(n1260_4),
    .I0(n1260_5),
    .I1(n1260_6),
    .I2(cyc55r_fl[2]) 
);
defparam n1260_s1.INIT=8'hC5;
  LUT3 n1261_s1 (
    .F(n1261_4),
    .I0(n1257_5),
    .I1(n1261_5),
    .I2(cyc55r_fl[2]) 
);
defparam n1261_s1.INIT=8'hC5;
  LUT3 n1262_s1 (
    .F(n1262_4),
    .I0(n1262_5),
    .I1(n1262_6),
    .I2(cyc55r_fl[2]) 
);
defparam n1262_s1.INIT=8'hC5;
  LUT3 n1263_s1 (
    .F(n1263_4),
    .I0(n1263_5),
    .I1(n1263_6),
    .I2(cyc55r_fl[2]) 
);
defparam n1263_s1.INIT=8'h35;
  LUT3 n1264_s1 (
    .F(n1264_4),
    .I0(n1264_5),
    .I1(n1264_6),
    .I2(cyc55r_fl[2]) 
);
defparam n1264_s1.INIT=8'hC5;
  LUT3 n1265_s1 (
    .F(n1265_4),
    .I0(n1265_5),
    .I1(n1265_6),
    .I2(cyc55r_fl[2]) 
);
defparam n1265_s1.INIT=8'h35;
  LUT3 cyc43c_logsinrom_addend0_6_s6 (
    .F(cyc43c_logsinrom_addend0_6_11),
    .I0(cyc42r_logsinrom_out[36]),
    .I1(cyc42r_logsinrom_out[35]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_6_s6.INIT=8'hCA;
  LUT3 cyc43c_logsinrom_addend0_5_s6 (
    .F(cyc43c_logsinrom_addend0_5_11),
    .I0(cyc42r_logsinrom_out[33]),
    .I1(cyc42r_logsinrom_out[32]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend0_5_s6.INIT=8'hCA;
  LUT4 cyc43c_logsinrom_addend1_1_s5 (
    .F(cyc43c_logsinrom_addend1_1_10),
    .I0(cyc42r_logsinrom_out[10]),
    .I1(cyc42r_logsinrom_out[8]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend1_1_s5.INIT=16'hC0AF;
  LUT4 cyc43c_logsinrom_addend1_0_s4 (
    .F(cyc43c_logsinrom_addend1_0_8),
    .I0(cyc42r_logsinrom_out[4]),
    .I1(cyc42r_logsinrom_out[6]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc43c_logsinrom_addend1_0_9) 
);
defparam cyc43c_logsinrom_addend1_0_s4.INIT=16'h305F;
  LUT3 cyc47c_exprom_addend0_8_s7 (
    .F(cyc47c_exprom_addend0_8_12),
    .I0(cyc46r_exprom_out[41]),
    .I1(cyc46r_exprom_out[43]),
    .I2(cyc46r_exprom_bitsel[1]) 
);
defparam cyc47c_exprom_addend0_8_s7.INIT=8'hAC;
  LUT4 cyc47c_exprom_addend1_2_s4 (
    .F(cyc47c_exprom_addend1_2_8),
    .I0(cyc46r_exprom_out[20]),
    .I1(cyc46r_exprom_out[19]),
    .I2(cyc46r_exprom_bitsel[0]),
    .I3(cyc46r_exprom_bitsel[1]) 
);
defparam cyc47c_exprom_addend1_2_s4.INIT=16'h5300;
  LUT3 cyc47c_exprom_addend1_1_s6 (
    .F(cyc47c_exprom_addend1_1_11),
    .I0(cyc46r_exprom_out[8]),
    .I1(cyc46r_exprom_bitsel[0]),
    .I2(cyc46r_exprom_bitsel[1]) 
);
defparam cyc47c_exprom_addend1_1_s6.INIT=8'h80;
  LUT4 cyc47c_exprom_addend1_1_s7 (
    .F(cyc47c_exprom_addend1_1_12),
    .I0(cyc46r_exprom_out[9]),
    .I1(cyc46r_exprom_out[10]),
    .I2(cyc46r_exprom_bitsel[0]),
    .I3(cyc46r_exprom_bitsel[1]) 
);
defparam cyc47c_exprom_addend1_1_s7.INIT=16'h0A0C;
  LUT4 cyc47c_exprom_addend1_0_s4 (
    .F(cyc47c_exprom_addend1_0_8),
    .I0(cyc46r_exprom_out[4]),
    .I1(cyc46r_exprom_out[6]),
    .I2(cyc46r_exprom_bitsel[0]),
    .I3(cyc47c_exprom_addend1_0_9) 
);
defparam cyc47c_exprom_addend1_0_s4.INIT=16'h305F;
  LUT3 cyc48c_shifter1_7_s5 (
    .F(cyc48c_shifter1_7_9),
    .I0(cyc47r_level_fp_exp[0]),
    .I1(cyc47r_level_fp_mant[9]),
    .I2(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_7_s5.INIT=8'hD0;
  LUT3 cyc48c_shifter1_7_s6 (
    .F(cyc48c_shifter1_7_10),
    .I0(cyc48c_shifter1_7_11),
    .I1(cyc48c_shifter1_7_12),
    .I2(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_7_s6.INIT=8'hCA;
  LUT3 cyc48c_shifter1_4_s4 (
    .F(cyc48c_shifter1_4_8),
    .I0(cyc48c_shifter1_8_11),
    .I1(cyc48c_shifter1_4_9),
    .I2(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_4_s4.INIT=8'hC5;
  LUT3 cyc48c_shifter1_3_s4 (
    .F(cyc48c_shifter1_3_8),
    .I0(cyc48c_shifter1_3_10),
    .I1(cyc48c_shifter1_3_11),
    .I2(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_3_s4.INIT=8'hCA;
  LUT3 cyc48c_shifter1_3_s5 (
    .F(cyc48c_shifter1_3_9),
    .I0(cyc48c_shifter1_7_9),
    .I1(cyc47r_level_fp_exp[3]),
    .I2(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_3_s5.INIT=8'hD3;
  LUT3 cyc48c_shifter1_2_s4 (
    .F(cyc48c_shifter1_2_8),
    .I0(cyc48c_shifter1_2_11),
    .I1(cyc48c_shifter1_2_12),
    .I2(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_2_s4.INIT=8'hCA;
  LUT4 cyc48c_shifter1_2_s5 (
    .F(cyc48c_shifter1_2_9),
    .I0(cyc47r_level_fp_mant[4]),
    .I1(cyc47r_level_fp_exp[1]),
    .I2(cyc48c_shifter1_2_13),
    .I3(cyc47r_level_fp_mant[5]) 
);
defparam cyc48c_shifter1_2_s5.INIT=16'h07C7;
  LUT3 cyc48c_shifter1_2_s6 (
    .F(cyc48c_shifter1_2_10),
    .I0(cyc48c_shifter1_6_13),
    .I1(cyc47r_level_fp_exp[3]),
    .I2(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_2_s6.INIT=8'hE3;
  LUT3 cyc48c_shifter1_1_s4 (
    .F(cyc48c_shifter1_1_8),
    .I0(cyc48c_shifter1_5_14),
    .I1(cyc48c_shifter1_1_9),
    .I2(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_1_s4.INIT=8'h3A;
  LUT4 n1099_s43 (
    .F(n1099_52),
    .I0(cyc53r_algtype[1]),
    .I1(cyc53r_algst[0]),
    .I2(cyc53r_algtype[0]),
    .I3(n1099_54) 
);
defparam n1099_s43.INIT=16'hBFC4;
  LUT3 n1099_s44 (
    .F(n1099_53),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[13]) 
);
defparam n1099_s44.INIT=8'h10;
  LUT3 n1100_s42 (
    .F(n1100_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[12]) 
);
defparam n1100_s42.INIT=8'h10;
  LUT3 n1101_s42 (
    .F(n1101_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[11]) 
);
defparam n1101_s42.INIT=8'h10;
  LUT3 n1102_s42 (
    .F(n1102_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[10]) 
);
defparam n1102_s42.INIT=8'h10;
  LUT3 n1103_s42 (
    .F(n1103_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[9]) 
);
defparam n1103_s42.INIT=8'h10;
  LUT3 n1104_s42 (
    .F(n1104_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[8]) 
);
defparam n1104_s42.INIT=8'h10;
  LUT3 n1105_s42 (
    .F(n1105_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[7]) 
);
defparam n1105_s42.INIT=8'h10;
  LUT3 n1106_s42 (
    .F(n1106_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[6]) 
);
defparam n1106_s42.INIT=8'h10;
  LUT3 n1107_s42 (
    .F(n1107_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[5]) 
);
defparam n1107_s42.INIT=8'h10;
  LUT3 n1108_s42 (
    .F(n1108_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[4]) 
);
defparam n1108_s42.INIT=8'h10;
  LUT3 n1109_s42 (
    .F(n1109_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[3]) 
);
defparam n1109_s42.INIT=8'h10;
  LUT3 n1110_s42 (
    .F(n1110_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[2]) 
);
defparam n1110_s42.INIT=8'h10;
  LUT3 n1111_s42 (
    .F(n1111_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[1]) 
);
defparam n1111_s42.INIT=8'h10;
  LUT3 n1112_s42 (
    .F(n1112_51),
    .I0(cyc53r_algst[1]),
    .I1(n1099_55),
    .I2(cyc53r_OP_current[0]) 
);
defparam n1112_s42.INIT=8'h10;
  LUT4 n1113_s38 (
    .F(n1113_46),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1113_49),
    .I3(cyc53r_C1_z_reg_out[13]) 
);
defparam n1113_s38.INIT=16'h310F;
  LUT4 n1114_s37 (
    .F(n1114_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1114_46),
    .I3(cyc53r_C1_z_reg_out[12]) 
);
defparam n1114_s37.INIT=16'h310F;
  LUT4 n1115_s37 (
    .F(n1115_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1115_46),
    .I3(cyc53r_C1_z_reg_out[11]) 
);
defparam n1115_s37.INIT=16'h310F;
  LUT4 n1116_s37 (
    .F(n1116_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1116_46),
    .I3(cyc53r_C1_z_reg_out[10]) 
);
defparam n1116_s37.INIT=16'h310F;
  LUT4 n1117_s37 (
    .F(n1117_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1117_46),
    .I3(cyc53r_C1_z_reg_out[9]) 
);
defparam n1117_s37.INIT=16'h310F;
  LUT4 n1118_s37 (
    .F(n1118_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1118_46),
    .I3(cyc53r_C1_z_reg_out[8]) 
);
defparam n1118_s37.INIT=16'h310F;
  LUT4 n1119_s37 (
    .F(n1119_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1119_46),
    .I3(cyc53r_C1_z_reg_out[7]) 
);
defparam n1119_s37.INIT=16'h310F;
  LUT4 n1120_s37 (
    .F(n1120_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1120_46),
    .I3(cyc53r_C1_z_reg_out[6]) 
);
defparam n1120_s37.INIT=16'h310F;
  LUT4 n1121_s37 (
    .F(n1121_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1121_46),
    .I3(cyc53r_C1_z_reg_out[5]) 
);
defparam n1121_s37.INIT=16'h310F;
  LUT4 n1122_s37 (
    .F(n1122_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1122_46),
    .I3(cyc53r_C1_z_reg_out[4]) 
);
defparam n1122_s37.INIT=16'h310F;
  LUT4 n1123_s37 (
    .F(n1123_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1123_46),
    .I3(cyc53r_C1_z_reg_out[3]) 
);
defparam n1123_s37.INIT=16'h310F;
  LUT4 n1124_s37 (
    .F(n1124_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1124_46),
    .I3(cyc53r_C1_z_reg_out[2]) 
);
defparam n1124_s37.INIT=16'h310F;
  LUT4 n1125_s37 (
    .F(n1125_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1125_46),
    .I3(cyc53r_C1_z_reg_out[1]) 
);
defparam n1125_s37.INIT=16'h310F;
  LUT4 n1126_s37 (
    .F(n1126_45),
    .I0(n1113_47),
    .I1(n1113_48),
    .I2(n1126_46),
    .I3(cyc53r_C1_z_reg_out[0]) 
);
defparam n1126_s37.INIT=16'h310F;
  LUT4 cyc48c_shifter1_8_s5 (
    .F(cyc48c_shifter1_8_11),
    .I0(cyc47r_level_fp_exp[1]),
    .I1(cyc47r_level_fp_mant[7]),
    .I2(cyc48c_shifter1_8_12),
    .I3(cyc47r_level_fp_mant[6]) 
);
defparam cyc48c_shifter1_8_s5.INIT=16'h07A7;
  LUT4 cyc48c_shifter1_6_s5 (
    .F(cyc48c_shifter1_6_13),
    .I0(cyc47r_level_fp_mant[9]),
    .I1(cyc47r_level_fp_mant[8]),
    .I2(cyc47r_level_fp_exp[1]),
    .I3(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_6_s5.INIT=16'h305F;
  LUT4 cyc48c_shifter1_5_s5 (
    .F(cyc48c_shifter1_5_13),
    .I0(cyc47r_level_fp_mant[9]),
    .I1(cyc47r_level_fp_exp[0]),
    .I2(cyc48c_shifter1_7_11),
    .I3(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_5_s5.INIT=16'hF0BB;
  LUT3 cyc48c_shifter1_5_s6 (
    .F(cyc48c_shifter1_5_14),
    .I0(cyc48c_shifter1_7_12),
    .I1(cyc48c_shifter1_3_10),
    .I2(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_5_s6.INIT=8'hCA;
  LUT4 cyc48c_shifter1_0_s4 (
    .F(cyc48c_shifter1_0_12),
    .I0(cyc47r_level_fp_exp[1]),
    .I1(cyc48c_shifter1_2_12),
    .I2(cyc48c_shifter1_4_9),
    .I3(cyc47r_level_fp_exp[2]) 
);
defparam cyc48c_shifter1_0_s4.INIT=16'hBB0F;
  LUT3 cyc43c_logsinrom_addend1_2_s5 (
    .F(cyc43c_logsinrom_addend1_2_10),
    .I0(cyc42r_logsinrom_out[19]),
    .I1(cyc42r_logsinrom_out[20]),
    .I2(cyc42r_logsinrom_bitsel[0]) 
);
defparam cyc43c_logsinrom_addend1_2_s5.INIT=8'hAC;
  LUT2 n1256_s3 (
    .F(n1256_6),
    .I0(cyc55r_fl[0]),
    .I1(cyc55r_fl[1]) 
);
defparam n1256_s3.INIT=4'h1;
  LUT3 n1256_s4 (
    .F(n1256_7),
    .I0(cyc55r_op_sum[12]),
    .I1(cyc55r_op_sum[13]),
    .I2(cyc55r_fl[0]) 
);
defparam n1256_s4.INIT=8'hAC;
  LUT4 n1257_s2 (
    .F(n1257_5),
    .I0(cyc55r_fl[0]),
    .I1(cyc55r_op_sum[13]),
    .I2(n1257_6),
    .I3(cyc55r_fl[1]) 
);
defparam n1257_s2.INIT=16'h0F77;
  LUT3 n1258_s2 (
    .F(n1258_5),
    .I0(cyc55r_op_sum[11]),
    .I1(cyc55r_op_sum[10]),
    .I2(cyc55r_fl[0]) 
);
defparam n1258_s2.INIT=8'hCA;
  LUT4 n1259_s2 (
    .F(n1259_5),
    .I0(cyc55r_op_sum[13]),
    .I1(cyc55r_op_sum[14]),
    .I2(cyc55r_fl[0]),
    .I3(cyc55r_fl[1]) 
);
defparam n1259_s2.INIT=16'h533F;
  LUT3 n1259_s3 (
    .F(n1259_6),
    .I0(n1257_6),
    .I1(n1259_7),
    .I2(cyc55r_fl[1]) 
);
defparam n1259_s3.INIT=8'hCA;
  LUT4 n1260_s2 (
    .F(n1260_5),
    .I0(cyc55r_op_sum[14]),
    .I1(cyc55r_fl[0]),
    .I2(n1256_7),
    .I3(cyc55r_fl[1]) 
);
defparam n1260_s2.INIT=16'h0F77;
  LUT3 n1260_s3 (
    .F(n1260_6),
    .I0(n1258_5),
    .I1(n1260_7),
    .I2(cyc55r_fl[1]) 
);
defparam n1260_s3.INIT=8'hCA;
  LUT3 n1261_s2 (
    .F(n1261_5),
    .I0(n1259_7),
    .I1(n1261_6),
    .I2(cyc55r_fl[1]) 
);
defparam n1261_s2.INIT=8'hCA;
  LUT4 n1262_s2 (
    .F(n1262_5),
    .I0(cyc55r_fl[0]),
    .I1(cyc55r_op_sum[12]),
    .I2(n1258_5),
    .I3(cyc55r_fl[1]) 
);
defparam n1262_s2.INIT=16'h0F77;
  LUT3 n1262_s3 (
    .F(n1262_6),
    .I0(n1260_7),
    .I1(n1262_7),
    .I2(cyc55r_fl[1]) 
);
defparam n1262_s3.INIT=8'hCA;
  LUT4 n1263_s2 (
    .F(n1263_5),
    .I0(cyc55r_op_sum[11]),
    .I1(cyc55r_fl[0]),
    .I2(n1259_7),
    .I3(cyc55r_fl[1]) 
);
defparam n1263_s2.INIT=16'h0F77;
  LUT3 n1263_s3 (
    .F(n1263_6),
    .I0(n1261_6),
    .I1(n1263_7),
    .I2(cyc55r_fl[1]) 
);
defparam n1263_s3.INIT=8'h35;
  LUT4 n1264_s2 (
    .F(n1264_5),
    .I0(cyc55r_fl[0]),
    .I1(cyc55r_op_sum[10]),
    .I2(n1260_7),
    .I3(cyc55r_fl[1]) 
);
defparam n1264_s2.INIT=16'h0F77;
  LUT4 n1264_s3 (
    .F(n1264_6),
    .I0(cyc55r_op_sum[6]),
    .I1(cyc55r_op_sum[4]),
    .I2(cyc55r_fl[0]),
    .I3(n1264_7) 
);
defparam n1264_s3.INIT=16'hC0AF;
  LUT4 n1265_s2 (
    .F(n1265_5),
    .I0(cyc55r_fl[0]),
    .I1(cyc55r_op_sum[9]),
    .I2(n1261_6),
    .I3(cyc55r_fl[1]) 
);
defparam n1265_s2.INIT=16'h0F77;
  LUT4 n1265_s3 (
    .F(n1265_6),
    .I0(cyc55r_op_sum[5]),
    .I1(cyc55r_op_sum[3]),
    .I2(cyc55r_fl[0]),
    .I3(n1265_7) 
);
defparam n1265_s3.INIT=16'h5F30;
  LUT4 cyc43c_logsinrom_addend1_0_s5 (
    .F(cyc43c_logsinrom_addend1_0_9),
    .I0(cyc42r_logsinrom_out[7]),
    .I1(cyc42r_logsinrom_out[5]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend1_0_s5.INIT=16'h0CFA;
  LUT4 cyc47c_exprom_addend1_0_s5 (
    .F(cyc47c_exprom_addend1_0_9),
    .I0(cyc46r_exprom_out[7]),
    .I1(cyc46r_exprom_out[9]),
    .I2(cyc46r_exprom_bitsel[0]),
    .I3(cyc46r_exprom_bitsel[1]) 
);
defparam cyc47c_exprom_addend1_0_s5.INIT=16'h0CFA;
  LUT3 cyc48c_shifter1_7_s7 (
    .F(cyc48c_shifter1_7_11),
    .I0(cyc47r_level_fp_mant[7]),
    .I1(cyc47r_level_fp_mant[8]),
    .I2(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_7_s7.INIT=8'hAC;
  LUT3 cyc48c_shifter1_7_s8 (
    .F(cyc48c_shifter1_7_12),
    .I0(cyc47r_level_fp_mant[6]),
    .I1(cyc47r_level_fp_mant[5]),
    .I2(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_7_s8.INIT=8'hCA;
  LUT3 cyc48c_shifter1_4_s5 (
    .F(cyc48c_shifter1_4_9),
    .I0(cyc48c_shifter1_4_10),
    .I1(cyc48c_shifter1_2_11),
    .I2(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_4_s5.INIT=8'hCA;
  LUT3 cyc48c_shifter1_3_s6 (
    .F(cyc48c_shifter1_3_10),
    .I0(cyc47r_level_fp_mant[4]),
    .I1(cyc47r_level_fp_mant[3]),
    .I2(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_3_s6.INIT=8'hCA;
  LUT3 cyc48c_shifter1_3_s7 (
    .F(cyc48c_shifter1_3_11),
    .I0(cyc47r_level_fp_mant[2]),
    .I1(cyc47r_level_fp_mant[1]),
    .I2(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_3_s7.INIT=8'hCA;
  LUT3 cyc48c_shifter1_2_s7 (
    .F(cyc48c_shifter1_2_11),
    .I0(cyc47r_level_fp_mant[3]),
    .I1(cyc47r_level_fp_mant[2]),
    .I2(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_2_s7.INIT=8'hCA;
  LUT3 cyc48c_shifter1_2_s8 (
    .F(cyc48c_shifter1_2_12),
    .I0(cyc47r_level_fp_mant[1]),
    .I1(cyc47r_level_fp_mant[0]),
    .I2(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_2_s8.INIT=8'hCA;
  LUT4 cyc48c_shifter1_2_s9 (
    .F(cyc48c_shifter1_2_13),
    .I0(cyc47r_level_fp_mant[7]),
    .I1(cyc47r_level_fp_mant[6]),
    .I2(cyc47r_level_fp_exp[1]),
    .I3(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_2_s9.INIT=16'h0CFA;
  LUT4 cyc48c_shifter1_1_s5 (
    .F(cyc48c_shifter1_1_9),
    .I0(cyc47r_level_fp_exp[0]),
    .I1(cyc47r_level_fp_mant[0]),
    .I2(cyc48c_shifter1_3_11),
    .I3(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_1_s5.INIT=16'hBB0F;
  LUT3 n1099_s45 (
    .F(n1099_54),
    .I0(cyc53r_algtype[2]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_algst[0]) 
);
defparam n1099_s45.INIT=8'hE3;
  LUT4 n1099_s46 (
    .F(n1099_55),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algtype[1]),
    .I2(cyc53r_algtype[0]),
    .I3(cyc53r_algtype[2]) 
);
defparam n1099_s46.INIT=16'hE81C;
  LUT4 n1113_s39 (
    .F(n1113_47),
    .I0(cyc53r_algst[1]),
    .I1(cyc53r_algtype[2]),
    .I2(cyc53r_algtype[1]),
    .I3(cyc53r_algst[0]) 
);
defparam n1113_s39.INIT=16'h1000;
  LUT2 n1113_s40 (
    .F(n1113_48),
    .I0(cyc53r_algst[1]),
    .I1(n1113_50) 
);
defparam n1113_s40.INIT=4'h8;
  LUT4 n1113_s41 (
    .F(n1113_49),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[13]),
    .I3(cyc53r_OP_current[13]) 
);
defparam n1113_s41.INIT=16'h0230;
  LUT4 n1114_s38 (
    .F(n1114_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[12]),
    .I3(cyc53r_OP_current[12]) 
);
defparam n1114_s38.INIT=16'h0230;
  LUT4 n1115_s38 (
    .F(n1115_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[11]),
    .I3(cyc53r_OP_current[11]) 
);
defparam n1115_s38.INIT=16'h0230;
  LUT4 n1116_s38 (
    .F(n1116_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[10]),
    .I3(cyc53r_OP_current[10]) 
);
defparam n1116_s38.INIT=16'h0230;
  LUT4 n1117_s38 (
    .F(n1117_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[9]),
    .I3(cyc53r_OP_current[9]) 
);
defparam n1117_s38.INIT=16'h0230;
  LUT4 n1118_s38 (
    .F(n1118_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[8]),
    .I3(cyc53r_OP_current[8]) 
);
defparam n1118_s38.INIT=16'h0230;
  LUT4 n1119_s38 (
    .F(n1119_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[7]),
    .I3(cyc53r_OP_current[7]) 
);
defparam n1119_s38.INIT=16'h0230;
  LUT4 n1120_s38 (
    .F(n1120_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[6]),
    .I3(cyc53r_OP_current[6]) 
);
defparam n1120_s38.INIT=16'h0230;
  LUT4 n1121_s38 (
    .F(n1121_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[5]),
    .I3(cyc53r_OP_current[5]) 
);
defparam n1121_s38.INIT=16'h0230;
  LUT4 n1122_s38 (
    .F(n1122_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[4]),
    .I3(cyc53r_OP_current[4]) 
);
defparam n1122_s38.INIT=16'h0230;
  LUT4 n1123_s38 (
    .F(n1123_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[3]),
    .I3(cyc53r_OP_current[3]) 
);
defparam n1123_s38.INIT=16'h0230;
  LUT4 n1124_s38 (
    .F(n1124_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[2]),
    .I3(cyc53r_OP_current[2]) 
);
defparam n1124_s38.INIT=16'h0230;
  LUT4 n1125_s38 (
    .F(n1125_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[1]),
    .I3(cyc53r_OP_current[1]) 
);
defparam n1125_s38.INIT=16'h0230;
  LUT4 n1126_s38 (
    .F(n1126_46),
    .I0(n1113_47),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_C1_z_reg_out[0]),
    .I3(cyc53r_OP_current[0]) 
);
defparam n1126_s38.INIT=16'h0230;
  LUT4 cyc48c_shifter1_8_s6 (
    .F(cyc48c_shifter1_8_12),
    .I0(cyc47r_level_fp_mant[8]),
    .I1(cyc47r_level_fp_mant[9]),
    .I2(cyc47r_level_fp_exp[1]),
    .I3(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_8_s6.INIT=16'hFA0C;
  LUT3 n1257_s3 (
    .F(n1257_6),
    .I0(cyc55r_op_sum[11]),
    .I1(cyc55r_op_sum[12]),
    .I2(cyc55r_fl[0]) 
);
defparam n1257_s3.INIT=8'hAC;
  LUT3 n1259_s4 (
    .F(n1259_7),
    .I0(cyc55r_op_sum[9]),
    .I1(cyc55r_op_sum[10]),
    .I2(cyc55r_fl[0]) 
);
defparam n1259_s4.INIT=8'hAC;
  LUT3 n1260_s4 (
    .F(n1260_7),
    .I0(cyc55r_op_sum[8]),
    .I1(cyc55r_op_sum[9]),
    .I2(cyc55r_fl[0]) 
);
defparam n1260_s4.INIT=8'hAC;
  LUT3 n1261_s3 (
    .F(n1261_6),
    .I0(cyc55r_op_sum[7]),
    .I1(cyc55r_op_sum[8]),
    .I2(cyc55r_fl[0]) 
);
defparam n1261_s3.INIT=8'hAC;
  LUT3 n1262_s4 (
    .F(n1262_7),
    .I0(cyc55r_op_sum[6]),
    .I1(cyc55r_op_sum[7]),
    .I2(cyc55r_fl[0]) 
);
defparam n1262_s4.INIT=8'hAC;
  LUT3 n1263_s4 (
    .F(n1263_7),
    .I0(cyc55r_op_sum[5]),
    .I1(cyc55r_op_sum[6]),
    .I2(cyc55r_fl[0]) 
);
defparam n1263_s4.INIT=8'hAC;
  LUT4 n1264_s4 (
    .F(n1264_7),
    .I0(cyc55r_op_sum[5]),
    .I1(cyc55r_op_sum[7]),
    .I2(cyc55r_fl[0]),
    .I3(cyc55r_fl[1]) 
);
defparam n1264_s4.INIT=16'hF503;
  LUT4 n1265_s4 (
    .F(n1265_7),
    .I0(cyc55r_op_sum[6]),
    .I1(cyc55r_op_sum[4]),
    .I2(cyc55r_fl[0]),
    .I3(cyc55r_fl[1]) 
);
defparam n1265_s4.INIT=16'h03F5;
  LUT3 cyc48c_shifter1_4_s6 (
    .F(cyc48c_shifter1_4_10),
    .I0(cyc47r_level_fp_mant[5]),
    .I1(cyc47r_level_fp_mant[4]),
    .I2(cyc47r_level_fp_exp[0]) 
);
defparam cyc48c_shifter1_4_s6.INIT=8'hCA;
  LUT4 n1113_s42 (
    .F(n1113_50),
    .I0(cyc53r_algtype[1]),
    .I1(cyc53r_algtype[0]),
    .I2(cyc53r_algtype[2]),
    .I3(cyc53r_algst[0]) 
);
defparam n1113_s42.INIT=16'h0700;
  LUT4 cyc48c_shifter1_1_s6 (
    .F(cyc48c_shifter1[1]),
    .I0(cyc48c_shifter1_5_13),
    .I1(cyc47r_level_fp_exp[2]),
    .I2(cyc48c_shifter1_1_8),
    .I3(cyc47r_level_fp_exp[3]) 
);
defparam cyc48c_shifter1_1_s6.INIT=16'hF088;
  LUT4 n1256_s5 (
    .F(n1256_9),
    .I0(cyc55r_fl[2]),
    .I1(cyc55r_fl[0]),
    .I2(cyc55r_fl[1]),
    .I3(cyc55r_op_sum[14]) 
);
defparam n1256_s5.INIT=16'h5400;
  LUT4 n609_s3 (
    .F(n609_7),
    .I0(cyc48r_level_magnitude[9]),
    .I1(n613_7),
    .I2(cyc48r_level_magnitude[8]),
    .I3(cyc48r_level_magnitude[7]) 
);
defparam n609_s3.INIT=16'h0004;
  LUT4 n613_s3 (
    .F(n613_7),
    .I0(cyc48r_level_magnitude[6]),
    .I1(n616_4),
    .I2(cyc48r_level_magnitude[5]),
    .I3(cyc48r_level_magnitude[4]) 
);
defparam n613_s3.INIT=16'h0004;
  LUT4 cyc48c_shifter1_11_s6 (
    .F(cyc48c_shifter1_11_12),
    .I0(cyc47r_level_fp_exp[2]),
    .I1(cyc47r_level_fp_exp[0]),
    .I2(cyc47r_level_fp_mant[9]),
    .I3(cyc47r_level_fp_exp[1]) 
);
defparam cyc48c_shifter1_11_s6.INIT=16'hA200;
  LUT3 cyc43c_logsinrom_addend0_10_s6 (
    .F(cyc43c_logsinrom_addend0[10]),
    .I0(cyc42r_logsinrom_out[45]),
    .I1(cyc42r_logsinrom_bitsel[0]),
    .I2(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend0_10_s6.INIT=8'h80;
  LUT3 cyc43c_logsinrom_addend0_9_s6 (
    .F(cyc43c_logsinrom_addend0[9]),
    .I0(cyc42r_logsinrom_out[44]),
    .I1(cyc42r_logsinrom_bitsel[0]),
    .I2(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend0_9_s6.INIT=8'h80;
  LUT4 cyc43c_logsinrom_addend1_8_s6 (
    .F(cyc43c_logsinrom_addend1[8]),
    .I0(cyc42r_logsinrom_phase_odd),
    .I1(cyc42r_logsinrom_out[39]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend1_8_s6.INIT=16'h8000;
  LUT4 cyc43c_logsinrom_addend1_6_s6 (
    .F(cyc43c_logsinrom_addend1[6]),
    .I0(cyc42r_logsinrom_phase_odd),
    .I1(cyc42r_logsinrom_out[38]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend1_6_s6.INIT=16'h8000;
  LUT4 cyc43c_logsinrom_addend1_5_s6 (
    .F(cyc43c_logsinrom_addend1[5]),
    .I0(cyc42r_logsinrom_phase_odd),
    .I1(cyc42r_logsinrom_out[31]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend1_5_s6.INIT=16'h8000;
  LUT4 cyc43c_logsinrom_addend1_4_s6 (
    .F(cyc43c_logsinrom_addend1[4]),
    .I0(cyc42r_logsinrom_phase_odd),
    .I1(cyc42r_logsinrom_out[30]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend1_4_s6.INIT=16'h8000;
  LUT4 cyc43c_logsinrom_addend1_3_s7 (
    .F(cyc43c_logsinrom_addend1[3]),
    .I0(cyc42r_logsinrom_phase_odd),
    .I1(cyc42r_logsinrom_out[21]),
    .I2(cyc42r_logsinrom_bitsel[0]),
    .I3(cyc42r_logsinrom_bitsel[1]) 
);
defparam cyc43c_logsinrom_addend1_3_s7.INIT=16'h8000;
  LUT4 n1126_s39 (
    .F(n1126_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[0]),
    .I3(n1126_45) 
);
defparam n1126_s39.INIT=16'h40FF;
  LUT4 n1125_s39 (
    .F(n1125_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[1]),
    .I3(n1125_45) 
);
defparam n1125_s39.INIT=16'h40FF;
  LUT4 n1124_s39 (
    .F(n1124_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[2]),
    .I3(n1124_45) 
);
defparam n1124_s39.INIT=16'h40FF;
  LUT4 n1123_s39 (
    .F(n1123_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[3]),
    .I3(n1123_45) 
);
defparam n1123_s39.INIT=16'h40FF;
  LUT4 n1122_s39 (
    .F(n1122_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[4]),
    .I3(n1122_45) 
);
defparam n1122_s39.INIT=16'h40FF;
  LUT4 n1121_s39 (
    .F(n1121_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[5]),
    .I3(n1121_45) 
);
defparam n1121_s39.INIT=16'h40FF;
  LUT4 n1120_s39 (
    .F(n1120_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[6]),
    .I3(n1120_45) 
);
defparam n1120_s39.INIT=16'h40FF;
  LUT4 n1119_s39 (
    .F(n1119_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[7]),
    .I3(n1119_45) 
);
defparam n1119_s39.INIT=16'h40FF;
  LUT4 n1118_s39 (
    .F(n1118_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[8]),
    .I3(n1118_45) 
);
defparam n1118_s39.INIT=16'h40FF;
  LUT4 n1117_s39 (
    .F(n1117_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[9]),
    .I3(n1117_45) 
);
defparam n1117_s39.INIT=16'h40FF;
  LUT4 n1116_s39 (
    .F(n1116_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[10]),
    .I3(n1116_45) 
);
defparam n1116_s39.INIT=16'h40FF;
  LUT4 n1115_s39 (
    .F(n1115_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[11]),
    .I3(n1115_45) 
);
defparam n1115_s39.INIT=16'h40FF;
  LUT4 n1114_s39 (
    .F(n1114_48),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[12]),
    .I3(n1114_45) 
);
defparam n1114_s39.INIT=16'h40FF;
  LUT4 n1113_s43 (
    .F(n1113_52),
    .I0(cyc53r_algst[0]),
    .I1(cyc53r_algst[1]),
    .I2(cyc53r_M1_zz_reg_out[13]),
    .I3(n1113_46) 
);
defparam n1113_s43.INIT=16'h40FF;
  LUT4 n52_s1 (
    .F(n52_5),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n23_1),
    .I3(n15_1) 
);
defparam n52_s1.INIT=16'hF77F;
  LUT4 n51_s1 (
    .F(n51_5),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n22_1),
    .I3(n15_1) 
);
defparam n51_s1.INIT=16'hF77F;
  LUT4 n50_s1 (
    .F(n50_5),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n21_1),
    .I3(n15_1) 
);
defparam n50_s1.INIT=16'hF77F;
  LUT4 n49_s1 (
    .F(n49_5),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n20_1),
    .I3(n15_1) 
);
defparam n49_s1.INIT=16'hF77F;
  LUT4 n48_s1 (
    .F(n48_5),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n19_1),
    .I3(n15_1) 
);
defparam n48_s1.INIT=16'hF77F;
  LUT4 n47_s1 (
    .F(n47_5),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n18_1),
    .I3(n15_1) 
);
defparam n47_s1.INIT=16'hF77F;
  LUT4 n46_s1 (
    .F(n46_5),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n17_1),
    .I3(n15_1) 
);
defparam n46_s1.INIT=16'hF77F;
  LUT4 n45_s1 (
    .F(n45_5),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(n16_1),
    .I3(n15_1) 
);
defparam n45_s1.INIT=16'hF77F;
  LUT4 n1187_s3 (
    .F(n1187_7),
    .I0(cyc54r_self_fdbk_en),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n1187_s3.INIT=16'h1055;
  LUT4 cyc48c_shifter1_12_s8 (
    .F(cyc48c_shifter1_12_15),
    .I0(cyc47r_level_fp_exp[3]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam cyc48c_shifter1_12_s8.INIT=16'h1055;
  LUT4 n294_s3 (
    .F(n294_7),
    .I0(cyc44r_logsin_attenuated[12]),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam n294_s3.INIT=16'h20AA;
  LUT4 n390_s5 (
    .F(n390_11),
    .I0(cyc46r_level_fp_exp[0]),
    .I1(cyc45r_logsin_saturated[8]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n390_s5.INIT=16'h3A33;
  LUT4 n389_s5 (
    .F(n389_11),
    .I0(cyc46r_level_fp_exp[1]),
    .I1(cyc45r_logsin_saturated[9]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n389_s5.INIT=16'h3A33;
  LUT4 n388_s5 (
    .F(n388_11),
    .I0(cyc46r_level_fp_exp[2]),
    .I1(cyc45r_logsin_saturated[10]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n388_s5.INIT=16'h3A33;
  LUT4 n387_s5 (
    .F(n387_11),
    .I0(cyc46r_level_fp_exp[3]),
    .I1(cyc45r_logsin_saturated[11]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n387_s5.INIT=16'h3A33;
  LUT4 n384_s5 (
    .F(n384_11),
    .I0(cyc46r_logsin_even),
    .I1(cyc45r_logsin_saturated[0]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n384_s5.INIT=16'h3A33;
  DFFE cyc41r_logsinrom_phase_6_s0 (
    .Q(cyc41r_logsinrom_phase[6]),
    .D(n46_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_logsinrom_phase_5_s0 (
    .Q(cyc41r_logsinrom_phase[5]),
    .D(n47_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_logsinrom_phase_4_s0 (
    .Q(cyc41r_logsinrom_phase[4]),
    .D(n48_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_logsinrom_phase_3_s0 (
    .Q(cyc41r_logsinrom_phase[3]),
    .D(n49_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_logsinrom_phase_2_s0 (
    .Q(cyc41r_logsinrom_phase[2]),
    .D(n50_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_logsinrom_phase_1_s0 (
    .Q(cyc41r_logsinrom_phase[1]),
    .D(n51_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_logsinrom_phase_0_s0 (
    .Q(cyc41r_logsinrom_phase[0]),
    .D(n52_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc41r_level_fp_sign_s0 (
    .Q(cyc41r_level_fp_sign),
    .D(n14_1),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n16_10) 
);
  DFFE cyc42r_logsinrom_phase_odd_s0 (
    .Q(cyc42r_logsinrom_phase_odd),
    .D(cyc41r_logsinrom_phase[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc42r_logsinrom_bitsel_1_s0 (
    .Q(cyc42r_logsinrom_bitsel[1]),
    .D(cyc41r_logsinrom_phase[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc42r_logsinrom_bitsel_0_s0 (
    .Q(cyc42r_logsinrom_bitsel[0]),
    .D(cyc41r_logsinrom_phase[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_11_s0 (
    .Q(cyc43r_logsin_raw[11]),
    .D(n213_6),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_10_s0 (
    .Q(cyc43r_logsin_raw[10]),
    .D(n214_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_9_s0 (
    .Q(cyc43r_logsin_raw[9]),
    .D(n215_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_8_s0 (
    .Q(cyc43r_logsin_raw[8]),
    .D(n216_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_7_s0 (
    .Q(cyc43r_logsin_raw[7]),
    .D(n217_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_6_s0 (
    .Q(cyc43r_logsin_raw[6]),
    .D(n218_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_5_s0 (
    .Q(cyc43r_logsin_raw[5]),
    .D(n219_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_4_s0 (
    .Q(cyc43r_logsin_raw[4]),
    .D(n220_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_3_s0 (
    .Q(cyc43r_logsin_raw[3]),
    .D(n221_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_2_s0 (
    .Q(cyc43r_logsin_raw[2]),
    .D(n222_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_1_s0 (
    .Q(cyc43r_logsin_raw[1]),
    .D(n223_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc43r_logsin_raw_0_s0 (
    .Q(cyc43r_logsin_raw[0]),
    .D(n224_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_12_s0 (
    .Q(cyc44r_logsin_attenuated[12]),
    .D(n253_6),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_11_s0 (
    .Q(cyc44r_logsin_attenuated[11]),
    .D(n254_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_10_s0 (
    .Q(cyc44r_logsin_attenuated[10]),
    .D(n255_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_9_s0 (
    .Q(cyc44r_logsin_attenuated[9]),
    .D(n256_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_8_s0 (
    .Q(cyc44r_logsin_attenuated[8]),
    .D(n257_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_7_s0 (
    .Q(cyc44r_logsin_attenuated[7]),
    .D(n258_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_6_s0 (
    .Q(cyc44r_logsin_attenuated[6]),
    .D(n259_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_5_s0 (
    .Q(cyc44r_logsin_attenuated[5]),
    .D(n260_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_4_s0 (
    .Q(cyc44r_logsin_attenuated[4]),
    .D(n261_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_3_s0 (
    .Q(cyc44r_logsin_attenuated[3]),
    .D(n262_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_2_s0 (
    .Q(cyc44r_logsin_attenuated[2]),
    .D(n263_2),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_1_s0 (
    .Q(cyc44r_logsin_attenuated[1]),
    .D(cyc43r_logsin_raw[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc44r_logsin_attenuated_0_s0 (
    .Q(cyc44r_logsin_attenuated[0]),
    .D(cyc43r_logsin_raw[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFSE cyc45r_logsin_saturated_11_s0 (
    .Q(cyc45r_logsin_saturated[11]),
    .D(cyc44r_logsin_attenuated[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_10_s0 (
    .Q(cyc45r_logsin_saturated[10]),
    .D(cyc44r_logsin_attenuated[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_9_s0 (
    .Q(cyc45r_logsin_saturated[9]),
    .D(cyc44r_logsin_attenuated[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_8_s0 (
    .Q(cyc45r_logsin_saturated[8]),
    .D(cyc44r_logsin_attenuated[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_7_s0 (
    .Q(cyc45r_logsin_saturated[7]),
    .D(cyc44r_logsin_attenuated[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_6_s0 (
    .Q(cyc45r_logsin_saturated[6]),
    .D(cyc44r_logsin_attenuated[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_5_s0 (
    .Q(cyc45r_logsin_saturated[5]),
    .D(cyc44r_logsin_attenuated[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_4_s0 (
    .Q(cyc45r_logsin_saturated[4]),
    .D(cyc44r_logsin_attenuated[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_3_s0 (
    .Q(cyc45r_logsin_saturated[3]),
    .D(cyc44r_logsin_attenuated[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_2_s0 (
    .Q(cyc45r_logsin_saturated[2]),
    .D(cyc44r_logsin_attenuated[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_1_s0 (
    .Q(cyc45r_logsin_saturated[1]),
    .D(cyc44r_logsin_attenuated[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFSE cyc45r_logsin_saturated_0_s0 (
    .Q(cyc45r_logsin_saturated[0]),
    .D(cyc44r_logsin_attenuated[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .SET(n294_7) 
);
  DFFE cyc46r_exprom_bitsel_1_s0 (
    .Q(cyc46r_exprom_bitsel[1]),
    .D(cyc45r_logsin_saturated[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc46r_exprom_bitsel_0_s0 (
    .Q(cyc46r_exprom_bitsel[0]),
    .D(cyc45r_logsin_saturated[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_9_s0 (
    .Q(cyc47r_level_fp_mant[9]),
    .D(n478_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_8_s0 (
    .Q(cyc47r_level_fp_mant[8]),
    .D(n479_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_7_s0 (
    .Q(cyc47r_level_fp_mant[7]),
    .D(n480_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_6_s0 (
    .Q(cyc47r_level_fp_mant[6]),
    .D(n481_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_5_s0 (
    .Q(cyc47r_level_fp_mant[5]),
    .D(n482_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_4_s0 (
    .Q(cyc47r_level_fp_mant[4]),
    .D(n483_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_3_s0 (
    .Q(cyc47r_level_fp_mant[3]),
    .D(n484_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_2_s0 (
    .Q(cyc47r_level_fp_mant[2]),
    .D(n485_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_1_s0 (
    .Q(cyc47r_level_fp_mant[1]),
    .D(n486_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_mant_0_s0 (
    .Q(cyc47r_level_fp_mant[0]),
    .D(n487_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_exp_3_s0 (
    .Q(cyc47r_level_fp_exp[3]),
    .D(cyc46r_level_fp_exp[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_exp_2_s0 (
    .Q(cyc47r_level_fp_exp[2]),
    .D(cyc46r_level_fp_exp[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_exp_1_s0 (
    .Q(cyc47r_level_fp_exp[1]),
    .D(cyc46r_level_fp_exp[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_fp_exp_0_s0 (
    .Q(cyc47r_level_fp_exp[0]),
    .D(cyc46r_level_fp_exp[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc47r_level_negate_s0 (
    .Q(cyc47r_level_negate),
    .D(test[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc48r_level_negate_s0 (
    .Q(cyc48r_level_negate),
    .D(cyc47r_level_negate),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc48r_level_magnitude_12_s0 (
    .Q(cyc48r_level_magnitude[12]),
    .D(cyc48c_shifter1_12_13),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(cyc48c_shifter1_12_15) 
);
  DFFRE cyc48r_level_magnitude_11_s0 (
    .Q(cyc48r_level_magnitude[11]),
    .D(cyc48c_shifter1_11_12),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(cyc48c_shifter1_12_15) 
);
  DFFRE cyc48r_level_magnitude_10_s0 (
    .Q(cyc48r_level_magnitude[10]),
    .D(cyc48c_shifter1_10_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(cyc48c_shifter1_12_15) 
);
  DFFRE cyc48r_level_magnitude_9_s0 (
    .Q(cyc48r_level_magnitude[9]),
    .D(cyc48c_shifter1_9_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(cyc48c_shifter1_12_15) 
);
  DFFRE cyc48r_level_magnitude_8_s0 (
    .Q(cyc48r_level_magnitude[8]),
    .D(cyc48c_shifter1_8_10),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(cyc48c_shifter1_12_15) 
);
  DFFRE cyc48r_level_magnitude_7_s0 (
    .Q(cyc48r_level_magnitude[7]),
    .D(cyc48c_shifter1_7_8),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(cyc48c_shifter1_12_15) 
);
  DFFRE cyc48r_level_magnitude_6_s0 (
    .Q(cyc48r_level_magnitude[6]),
    .D(cyc48c_shifter1_6_12),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(cyc48c_shifter1_12_15) 
);
  DFFRE cyc48r_level_magnitude_5_s0 (
    .Q(cyc48r_level_magnitude[5]),
    .D(cyc48c_shifter1_5_12),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(cyc48c_shifter1_12_15) 
);
  DFFE cyc48r_level_magnitude_4_s0 (
    .Q(cyc48r_level_magnitude[4]),
    .D(cyc48c_shifter1[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc48r_level_magnitude_3_s0 (
    .Q(cyc48r_level_magnitude[3]),
    .D(cyc48c_shifter1[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc48r_level_magnitude_2_s0 (
    .Q(cyc48r_level_magnitude[2]),
    .D(cyc48c_shifter1[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc48r_level_magnitude_1_s0 (
    .Q(cyc48r_level_magnitude[1]),
    .D(cyc48c_shifter1[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc48r_level_magnitude_0_s0 (
    .Q(cyc48r_level_magnitude[0]),
    .D(cyc48c_shifter1[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_13_s0 (
    .Q(cyc49r_level_signed[13]),
    .D(n609_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_12_s0 (
    .Q(cyc49r_level_signed[12]),
    .D(n610_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_11_s0 (
    .Q(cyc49r_level_signed[11]),
    .D(n611_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_10_s0 (
    .Q(cyc49r_level_signed[10]),
    .D(n612_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_9_s0 (
    .Q(cyc49r_level_signed[9]),
    .D(n613_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_8_s0 (
    .Q(cyc49r_level_signed[8]),
    .D(n614_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_7_s0 (
    .Q(cyc49r_level_signed[7]),
    .D(n615_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_6_s0 (
    .Q(cyc49r_level_signed[6]),
    .D(n616_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_5_s0 (
    .Q(cyc49r_level_signed[5]),
    .D(n617_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_4_s0 (
    .Q(cyc49r_level_signed[4]),
    .D(n618_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_3_s0 (
    .Q(cyc49r_level_signed[3]),
    .D(n619_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_2_s0 (
    .Q(cyc49r_level_signed[2]),
    .D(n620_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_1_s0 (
    .Q(cyc49r_level_signed[1]),
    .D(n621_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc49r_level_signed_0_s0 (
    .Q(cyc49r_level_signed[0]),
    .D(cyc48r_level_magnitude[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_13_s0 (
    .Q(cyc50r_level_signed[13]),
    .D(cyc49r_level_signed[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_12_s0 (
    .Q(cyc50r_level_signed[12]),
    .D(cyc49r_level_signed[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_11_s0 (
    .Q(cyc50r_level_signed[11]),
    .D(cyc49r_level_signed[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_10_s0 (
    .Q(cyc50r_level_signed[10]),
    .D(cyc49r_level_signed[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_9_s0 (
    .Q(cyc50r_level_signed[9]),
    .D(cyc49r_level_signed[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_8_s0 (
    .Q(cyc50r_level_signed[8]),
    .D(cyc49r_level_signed[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_7_s0 (
    .Q(cyc50r_level_signed[7]),
    .D(cyc49r_level_signed[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_6_s0 (
    .Q(cyc50r_level_signed[6]),
    .D(cyc49r_level_signed[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_5_s0 (
    .Q(cyc50r_level_signed[5]),
    .D(cyc49r_level_signed[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_4_s0 (
    .Q(cyc50r_level_signed[4]),
    .D(cyc49r_level_signed[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_3_s0 (
    .Q(cyc50r_level_signed[3]),
    .D(cyc49r_level_signed[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_2_s0 (
    .Q(cyc50r_level_signed[2]),
    .D(cyc49r_level_signed[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_1_s0 (
    .Q(cyc50r_level_signed[1]),
    .D(cyc49r_level_signed[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc50r_level_signed_0_s0 (
    .Q(cyc50r_level_signed[0]),
    .D(cyc49r_level_signed[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_13_s0 (
    .Q(cyc51r_level_signed[13]),
    .D(cyc50r_level_signed[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_12_s0 (
    .Q(cyc51r_level_signed[12]),
    .D(cyc50r_level_signed[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_11_s0 (
    .Q(cyc51r_level_signed[11]),
    .D(cyc50r_level_signed[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_10_s0 (
    .Q(cyc51r_level_signed[10]),
    .D(cyc50r_level_signed[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_9_s0 (
    .Q(cyc51r_level_signed[9]),
    .D(cyc50r_level_signed[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_8_s0 (
    .Q(cyc51r_level_signed[8]),
    .D(cyc50r_level_signed[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_7_s0 (
    .Q(cyc51r_level_signed[7]),
    .D(cyc50r_level_signed[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_6_s0 (
    .Q(cyc51r_level_signed[6]),
    .D(cyc50r_level_signed[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_5_s0 (
    .Q(cyc51r_level_signed[5]),
    .D(cyc50r_level_signed[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_4_s0 (
    .Q(cyc51r_level_signed[4]),
    .D(cyc50r_level_signed[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_3_s0 (
    .Q(cyc51r_level_signed[3]),
    .D(cyc50r_level_signed[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_2_s0 (
    .Q(cyc51r_level_signed[2]),
    .D(cyc50r_level_signed[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_1_s0 (
    .Q(cyc51r_level_signed[1]),
    .D(cyc50r_level_signed[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc51r_level_signed_0_s0 (
    .Q(cyc51r_level_signed[0]),
    .D(cyc50r_level_signed[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_algst_1_s0 (
    .Q(cyc52r_algst[1]),
    .D(algst_cntr[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_algst_0_s0 (
    .Q(cyc52r_algst[0]),
    .D(algst_cntr[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_13_s0 (
    .Q(acc_opdata[13]),
    .D(cyc51r_level_signed[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_12_s0 (
    .Q(acc_opdata[12]),
    .D(cyc51r_level_signed[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_11_s0 (
    .Q(acc_opdata[11]),
    .D(cyc51r_level_signed[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_10_s0 (
    .Q(acc_opdata[10]),
    .D(cyc51r_level_signed[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_9_s0 (
    .Q(acc_opdata[9]),
    .D(cyc51r_level_signed[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_8_s0 (
    .Q(acc_opdata[8]),
    .D(cyc51r_level_signed[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_7_s0 (
    .Q(acc_opdata[7]),
    .D(cyc51r_level_signed[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_6_s0 (
    .Q(acc_opdata[6]),
    .D(cyc51r_level_signed[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_5_s0 (
    .Q(acc_opdata[5]),
    .D(cyc51r_level_signed[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_4_s0 (
    .Q(acc_opdata[4]),
    .D(cyc51r_level_signed[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_3_s0 (
    .Q(acc_opdata[3]),
    .D(cyc51r_level_signed[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_2_s0 (
    .Q(acc_opdata[2]),
    .D(cyc51r_level_signed[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_1_s0 (
    .Q(acc_opdata[1]),
    .D(cyc51r_level_signed[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc52r_level_signed_0_s0 (
    .Q(acc_opdata[0]),
    .D(cyc51r_level_signed[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_algst_1_s0 (
    .Q(cyc53r_algst[1]),
    .D(cyc52r_algst[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_algst_0_s0 (
    .Q(cyc53r_algst[0]),
    .D(cyc52r_algst[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_algtype_2_s0 (
    .Q(cyc53r_algtype[2]),
    .D(\sr[4] [2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_algtype_1_s0 (
    .Q(cyc53r_algtype[1]),
    .D(\sr[4] [1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_algtype_0_s0 (
    .Q(cyc53r_algtype[0]),
    .D(\sr[4] [0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_13_s0 (
    .Q(cyc53r_OP_current[13]),
    .D(acc_opdata[13]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_12_s0 (
    .Q(cyc53r_OP_current[12]),
    .D(acc_opdata[12]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_11_s0 (
    .Q(cyc53r_OP_current[11]),
    .D(acc_opdata[11]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_10_s0 (
    .Q(cyc53r_OP_current[10]),
    .D(acc_opdata[10]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_9_s0 (
    .Q(cyc53r_OP_current[9]),
    .D(acc_opdata[9]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_8_s0 (
    .Q(cyc53r_OP_current[8]),
    .D(acc_opdata[8]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_7_s0 (
    .Q(cyc53r_OP_current[7]),
    .D(acc_opdata[7]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_6_s0 (
    .Q(cyc53r_OP_current[6]),
    .D(acc_opdata[6]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_5_s0 (
    .Q(cyc53r_OP_current[5]),
    .D(acc_opdata[5]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_4_s0 (
    .Q(cyc53r_OP_current[4]),
    .D(acc_opdata[4]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_3_s0 (
    .Q(cyc53r_OP_current[3]),
    .D(acc_opdata[3]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_2_s0 (
    .Q(cyc53r_OP_current[2]),
    .D(acc_opdata[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_1_s0 (
    .Q(cyc53r_OP_current[1]),
    .D(acc_opdata[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_OP_current_0_s0 (
    .Q(cyc53r_OP_current[0]),
    .D(acc_opdata[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_M1_z_ld_s0 (
    .Q(cyc53r_M1_z_ld),
    .D(n844_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc53r_C1_z_ld_s0 (
    .Q(cyc53r_C1_z_ld),
    .D(n846_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_13_s0 (
    .Q(cyc54r_op_addend0[13]),
    .D(n1099_51),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_12_s0 (
    .Q(cyc54r_op_addend0[12]),
    .D(n1100_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_11_s0 (
    .Q(cyc54r_op_addend0[11]),
    .D(n1101_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_10_s0 (
    .Q(cyc54r_op_addend0[10]),
    .D(n1102_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_9_s0 (
    .Q(cyc54r_op_addend0[9]),
    .D(n1103_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_8_s0 (
    .Q(cyc54r_op_addend0[8]),
    .D(n1104_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_7_s0 (
    .Q(cyc54r_op_addend0[7]),
    .D(n1105_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_6_s0 (
    .Q(cyc54r_op_addend0[6]),
    .D(n1106_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_5_s0 (
    .Q(cyc54r_op_addend0[5]),
    .D(n1107_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_4_s0 (
    .Q(cyc54r_op_addend0[4]),
    .D(n1108_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_3_s0 (
    .Q(cyc54r_op_addend0[3]),
    .D(n1109_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_2_s0 (
    .Q(cyc54r_op_addend0[2]),
    .D(n1110_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_1_s0 (
    .Q(cyc54r_op_addend0[1]),
    .D(n1111_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend0_0_s0 (
    .Q(cyc54r_op_addend0[0]),
    .D(n1112_50),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_13_s0 (
    .Q(cyc54r_op_addend1[13]),
    .D(n1113_52),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_12_s0 (
    .Q(cyc54r_op_addend1[12]),
    .D(n1114_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_11_s0 (
    .Q(cyc54r_op_addend1[11]),
    .D(n1115_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_10_s0 (
    .Q(cyc54r_op_addend1[10]),
    .D(n1116_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_9_s0 (
    .Q(cyc54r_op_addend1[9]),
    .D(n1117_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_8_s0 (
    .Q(cyc54r_op_addend1[8]),
    .D(n1118_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_7_s0 (
    .Q(cyc54r_op_addend1[7]),
    .D(n1119_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_6_s0 (
    .Q(cyc54r_op_addend1[6]),
    .D(n1120_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_5_s0 (
    .Q(cyc54r_op_addend1[5]),
    .D(n1121_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_4_s0 (
    .Q(cyc54r_op_addend1[4]),
    .D(n1122_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_3_s0 (
    .Q(cyc54r_op_addend1[3]),
    .D(n1123_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_2_s0 (
    .Q(cyc54r_op_addend1[2]),
    .D(n1124_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_1_s0 (
    .Q(cyc54r_op_addend1[1]),
    .D(n1125_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_op_addend1_0_s0 (
    .Q(cyc54r_op_addend1[0]),
    .D(n1126_48),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc54r_self_fdbk_en_s0 (
    .Q(cyc54r_self_fdbk_en),
    .D(cyc53r_C1_z_ld),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_self_fdbk_en_s0 (
    .Q(cyc55r_self_fdbk_en),
    .D(cyc54r_self_fdbk_en),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE cyc55r_fl_2_s0 (
    .Q(cyc55r_fl[2]),
    .D(fl[2]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1187_7) 
);
  DFFRE cyc55r_fl_1_s0 (
    .Q(cyc55r_fl[1]),
    .D(fl[1]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1187_7) 
);
  DFFRE cyc55r_fl_0_s0 (
    .Q(cyc55r_fl[0]),
    .D(fl[0]),
    .CLK(clk),
    .CE(synced_mrst_n_49),
    .RESET(n1187_7) 
);
  DFFE cyc55r_op_sum_14_s0 (
    .Q(cyc55r_op_sum[14]),
    .D(n1191_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_13_s0 (
    .Q(cyc55r_op_sum[13]),
    .D(n1192_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_12_s0 (
    .Q(cyc55r_op_sum[12]),
    .D(n1193_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_11_s0 (
    .Q(cyc55r_op_sum[11]),
    .D(n1194_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_10_s0 (
    .Q(cyc55r_op_sum[10]),
    .D(n1195_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_9_s0 (
    .Q(cyc55r_op_sum[9]),
    .D(n1196_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_8_s0 (
    .Q(cyc55r_op_sum[8]),
    .D(n1197_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_7_s0 (
    .Q(cyc55r_op_sum[7]),
    .D(n1198_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_6_s0 (
    .Q(cyc55r_op_sum[6]),
    .D(n1199_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_5_s0 (
    .Q(cyc55r_op_sum[5]),
    .D(n1200_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_4_s0 (
    .Q(cyc55r_op_sum[4]),
    .D(n1201_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_3_s0 (
    .Q(cyc55r_op_sum[3]),
    .D(n1202_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_2_s0 (
    .Q(cyc55r_op_sum[2]),
    .D(n1203_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc55r_op_sum_1_s0 (
    .Q(cyc55r_op_sum[1]),
    .D(n1204_1),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_9_s0 (
    .Q(cyc56r_phasemod_value[9]),
    .D(n1256_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_8_s0 (
    .Q(cyc56r_phasemod_value[8]),
    .D(n1257_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_7_s0 (
    .Q(cyc56r_phasemod_value[7]),
    .D(n1258_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_6_s0 (
    .Q(cyc56r_phasemod_value[6]),
    .D(n1259_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_5_s0 (
    .Q(cyc56r_phasemod_value[5]),
    .D(n1260_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_4_s0 (
    .Q(cyc56r_phasemod_value[4]),
    .D(n1261_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_3_s0 (
    .Q(cyc56r_phasemod_value[3]),
    .D(n1262_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_2_s0 (
    .Q(cyc56r_phasemod_value[2]),
    .D(n1263_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_1_s0 (
    .Q(cyc56r_phasemod_value[1]),
    .D(n1264_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc56r_phasemod_value_0_s0 (
    .Q(cyc56r_phasemod_value[0]),
    .D(n1265_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc41r_logsinrom_phase_7_s0 (
    .Q(cyc41r_logsinrom_phase[7]),
    .D(n45_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE cyc42r_level_fp_sign_s7 (
    .Q(cyc42r_level_fp_sign_14),
    .D(kon_sr_0_7_0_22),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFF cyc42r_level_fp_sign_s19 (
    .Q(cyc42r_level_fp_sign_31),
    .D(\sr[0]_addr_tmp_64 ),
    .CLK(clk) 
);
defparam cyc42r_level_fp_sign_s19.INIT=1'b0;
  DFF cyc46r_logsin_even_s2 (
    .Q(cyc46r_logsin_even),
    .D(n384_11),
    .CLK(clk) 
);
defparam cyc46r_logsin_even_s2.INIT=1'b0;
  DFF cyc46r_level_fp_exp_3_s2 (
    .Q(cyc46r_level_fp_exp[3]),
    .D(n387_11),
    .CLK(clk) 
);
defparam cyc46r_level_fp_exp_3_s2.INIT=1'b0;
  DFF cyc46r_level_fp_exp_2_s2 (
    .Q(cyc46r_level_fp_exp[2]),
    .D(n388_11),
    .CLK(clk) 
);
defparam cyc46r_level_fp_exp_2_s2.INIT=1'b0;
  DFF cyc46r_level_fp_exp_1_s2 (
    .Q(cyc46r_level_fp_exp[1]),
    .D(n389_11),
    .CLK(clk) 
);
defparam cyc46r_level_fp_exp_1_s2.INIT=1'b0;
  DFF cyc46r_level_fp_exp_0_s2 (
    .Q(cyc46r_level_fp_exp[0]),
    .D(n390_11),
    .CLK(clk) 
);
defparam cyc46r_level_fp_exp_0_s2.INIT=1'b0;
  DFF cyc42r_level_fp_sign_s20 (
    .Q(cyc42r_level_fp_sign_33),
    .D(kon_sr_0_7_0_29),
    .CLK(clk) 
);
defparam cyc42r_level_fp_sign_s20.INIT=1'b0;
  SDPB cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s (
    .DO({cyc53r_M1_zz_reg_out[2:0],cyc53r_M1_z_reg_out[13:0],cyc53r_C1_z_reg_out[13:0],cyc48r_level_sign}),
    .DI({\sr[0]_1 [2:0],\sr[0]_0 [13:0],\sr[0]_2 [13:0],cyc41r_level_fp_sign}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,GND,cyc10r_previous_phase_addr_tmp_26,cyc10r_previous_phase_addr_tmp_27,cyc42r_level_fp_sign_31,GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31,GND,GND,GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(synced_mrst_n_49),
    .CEB(synced_mrst_n_49),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s.BIT_WIDTH_0=32;
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s.BIT_WIDTH_1=32;
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s.READ_MODE=1'b0;
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s.RESET_MODE="SYNC";
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s.BLK_SEL_0=3'b000;
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s.BLK_SEL_1=3'b000;
  SDPB cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s (
    .DO({DO[31:29],pms_out[2:0],kf_out[5:0],kc_out[6:0],ams_out[1:0],cyc53r_M1_zz_reg_out[13:3]}),
    .DI({GND,GND,GND,\sr[0]_140 [2:0],kf[5:0],kc[6:0],\sr[0] [1:0],\sr[0]_1 [13:3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,GND,cyc10r_previous_phase_addr_tmp_26,cyc10r_previous_phase_addr_tmp_27,cyc42r_level_fp_sign_31,GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,GND,cyc42r_level_fp_sign_14,cyc42r_level_fp_sign_33,cyc42r_level_fp_sign_31,GND,GND,GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(synced_mrst_n_49),
    .CEB(synced_mrst_n_49),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s.BIT_WIDTH_0=32;
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s.BIT_WIDTH_1=32;
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s.READ_MODE=1'b0;
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s.RESET_MODE="SYNC";
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s.BLK_SEL_0=3'b000;
defparam cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s.BLK_SEL_1=3'b000;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(op_phasedata[0]),
    .I1(cyc56r_phasemod_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(op_phasedata[1]),
    .I1(cyc56r_phasemod_value[1]),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(op_phasedata[2]),
    .I1(cyc56r_phasemod_value[2]),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(op_phasedata[3]),
    .I1(cyc56r_phasemod_value[3]),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(op_phasedata[4]),
    .I1(cyc56r_phasemod_value[4]),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(op_phasedata[5]),
    .I1(cyc56r_phasemod_value[5]),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(op_phasedata[6]),
    .I1(cyc56r_phasemod_value[6]),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(op_phasedata[7]),
    .I1(cyc56r_phasemod_value[7]),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(op_phasedata[8]),
    .I1(cyc56r_phasemod_value[8]),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_0_COUT),
    .I0(op_phasedata[9]),
    .I1(cyc56r_phasemod_value[9]),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n487_s (
    .SUM(n487_1),
    .COUT(n487_2),
    .I0(cyc47c_exprom_addend0[0]),
    .I1(cyc47c_exprom_addend1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n487_s.ALU_MODE=0;
  ALU n486_s (
    .SUM(n486_1),
    .COUT(n486_2),
    .I0(cyc47c_exprom_addend0[1]),
    .I1(cyc47c_exprom_addend1[1]),
    .I3(GND),
    .CIN(n487_2) 
);
defparam n486_s.ALU_MODE=0;
  ALU n485_s (
    .SUM(n485_1),
    .COUT(n485_2),
    .I0(cyc47c_exprom_addend0[2]),
    .I1(cyc47c_exprom_addend1[2]),
    .I3(GND),
    .CIN(n486_2) 
);
defparam n485_s.ALU_MODE=0;
  ALU n484_s (
    .SUM(n484_1),
    .COUT(n484_2),
    .I0(cyc47c_exprom_addend0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n485_2) 
);
defparam n484_s.ALU_MODE=0;
  ALU n483_s (
    .SUM(n483_1),
    .COUT(n483_2),
    .I0(cyc47c_exprom_addend0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n484_2) 
);
defparam n483_s.ALU_MODE=0;
  ALU n482_s (
    .SUM(n482_1),
    .COUT(n482_2),
    .I0(cyc47c_exprom_addend0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n483_2) 
);
defparam n482_s.ALU_MODE=0;
  ALU n481_s (
    .SUM(n481_1),
    .COUT(n481_2),
    .I0(cyc47c_exprom_addend0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n482_2) 
);
defparam n481_s.ALU_MODE=0;
  ALU n480_s (
    .SUM(n480_1),
    .COUT(n480_2),
    .I0(cyc47c_exprom_addend0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n481_2) 
);
defparam n480_s.ALU_MODE=0;
  ALU n479_s (
    .SUM(n479_1),
    .COUT(n479_2),
    .I0(cyc47c_exprom_addend0[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n480_2) 
);
defparam n479_s.ALU_MODE=0;
  ALU n478_s (
    .SUM(n478_1),
    .COUT(n478_0_COUT),
    .I0(cyc47c_exprom_addend0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n479_2) 
);
defparam n478_s.ALU_MODE=0;
  ALU n1205_s (
    .SUM(n1205_0_SUM),
    .COUT(n1205_2),
    .I0(cyc54r_op_addend0[0]),
    .I1(cyc54r_op_addend1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1205_s.ALU_MODE=0;
  ALU n1204_s (
    .SUM(n1204_1),
    .COUT(n1204_2),
    .I0(cyc54r_op_addend0[1]),
    .I1(cyc54r_op_addend1[1]),
    .I3(GND),
    .CIN(n1205_2) 
);
defparam n1204_s.ALU_MODE=0;
  ALU n1203_s (
    .SUM(n1203_1),
    .COUT(n1203_2),
    .I0(cyc54r_op_addend0[2]),
    .I1(cyc54r_op_addend1[2]),
    .I3(GND),
    .CIN(n1204_2) 
);
defparam n1203_s.ALU_MODE=0;
  ALU n1202_s (
    .SUM(n1202_1),
    .COUT(n1202_2),
    .I0(cyc54r_op_addend0[3]),
    .I1(cyc54r_op_addend1[3]),
    .I3(GND),
    .CIN(n1203_2) 
);
defparam n1202_s.ALU_MODE=0;
  ALU n1201_s (
    .SUM(n1201_1),
    .COUT(n1201_2),
    .I0(cyc54r_op_addend0[4]),
    .I1(cyc54r_op_addend1[4]),
    .I3(GND),
    .CIN(n1202_2) 
);
defparam n1201_s.ALU_MODE=0;
  ALU n1200_s (
    .SUM(n1200_1),
    .COUT(n1200_2),
    .I0(cyc54r_op_addend0[5]),
    .I1(cyc54r_op_addend1[5]),
    .I3(GND),
    .CIN(n1201_2) 
);
defparam n1200_s.ALU_MODE=0;
  ALU n1199_s (
    .SUM(n1199_1),
    .COUT(n1199_2),
    .I0(cyc54r_op_addend0[6]),
    .I1(cyc54r_op_addend1[6]),
    .I3(GND),
    .CIN(n1200_2) 
);
defparam n1199_s.ALU_MODE=0;
  ALU n1198_s (
    .SUM(n1198_1),
    .COUT(n1198_2),
    .I0(cyc54r_op_addend0[7]),
    .I1(cyc54r_op_addend1[7]),
    .I3(GND),
    .CIN(n1199_2) 
);
defparam n1198_s.ALU_MODE=0;
  ALU n1197_s (
    .SUM(n1197_1),
    .COUT(n1197_2),
    .I0(cyc54r_op_addend0[8]),
    .I1(cyc54r_op_addend1[8]),
    .I3(GND),
    .CIN(n1198_2) 
);
defparam n1197_s.ALU_MODE=0;
  ALU n1196_s (
    .SUM(n1196_1),
    .COUT(n1196_2),
    .I0(cyc54r_op_addend0[9]),
    .I1(cyc54r_op_addend1[9]),
    .I3(GND),
    .CIN(n1197_2) 
);
defparam n1196_s.ALU_MODE=0;
  ALU n1195_s (
    .SUM(n1195_1),
    .COUT(n1195_2),
    .I0(cyc54r_op_addend0[10]),
    .I1(cyc54r_op_addend1[10]),
    .I3(GND),
    .CIN(n1196_2) 
);
defparam n1195_s.ALU_MODE=0;
  ALU n1194_s (
    .SUM(n1194_1),
    .COUT(n1194_2),
    .I0(cyc54r_op_addend0[11]),
    .I1(cyc54r_op_addend1[11]),
    .I3(GND),
    .CIN(n1195_2) 
);
defparam n1194_s.ALU_MODE=0;
  ALU n1193_s (
    .SUM(n1193_1),
    .COUT(n1193_2),
    .I0(cyc54r_op_addend0[12]),
    .I1(cyc54r_op_addend1[12]),
    .I3(GND),
    .CIN(n1194_2) 
);
defparam n1193_s.ALU_MODE=0;
  ALU n1192_s (
    .SUM(n1192_1),
    .COUT(n1192_2),
    .I0(cyc54r_op_addend0[13]),
    .I1(cyc54r_op_addend1[13]),
    .I3(GND),
    .CIN(n1193_2) 
);
defparam n1192_s.ALU_MODE=0;
  ALU n1191_s (
    .SUM(n1191_1),
    .COUT(n1191_0_COUT),
    .I0(cyc54r_op_addend0[13]),
    .I1(cyc54r_op_addend1[13]),
    .I3(GND),
    .CIN(n1192_2) 
);
defparam n1191_s.ALU_MODE=0;
  ALU n224_s (
    .SUM(n224_2),
    .COUT(n224_3),
    .I0(cyc43c_logsinrom_addend0[0]),
    .I1(cyc43c_logsinrom_addend1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n224_s.ALU_MODE=0;
  ALU n223_s (
    .SUM(n223_2),
    .COUT(n223_3),
    .I0(cyc43c_logsinrom_addend0[1]),
    .I1(cyc43c_logsinrom_addend1[1]),
    .I3(GND),
    .CIN(n224_3) 
);
defparam n223_s.ALU_MODE=0;
  ALU n222_s (
    .SUM(n222_2),
    .COUT(n222_3),
    .I0(cyc43c_logsinrom_addend0[2]),
    .I1(cyc43c_logsinrom_addend1[2]),
    .I3(GND),
    .CIN(n223_3) 
);
defparam n222_s.ALU_MODE=0;
  ALU n221_s (
    .SUM(n221_2),
    .COUT(n221_3),
    .I0(cyc43c_logsinrom_addend0[3]),
    .I1(cyc43c_logsinrom_addend1[3]),
    .I3(GND),
    .CIN(n222_3) 
);
defparam n221_s.ALU_MODE=0;
  ALU n220_s (
    .SUM(n220_2),
    .COUT(n220_3),
    .I0(cyc43c_logsinrom_addend0[4]),
    .I1(cyc43c_logsinrom_addend1[4]),
    .I3(GND),
    .CIN(n221_3) 
);
defparam n220_s.ALU_MODE=0;
  ALU n219_s (
    .SUM(n219_2),
    .COUT(n219_3),
    .I0(cyc43c_logsinrom_addend0[5]),
    .I1(cyc43c_logsinrom_addend1[5]),
    .I3(GND),
    .CIN(n220_3) 
);
defparam n219_s.ALU_MODE=0;
  ALU n218_s (
    .SUM(n218_2),
    .COUT(n218_3),
    .I0(cyc43c_logsinrom_addend0[6]),
    .I1(cyc43c_logsinrom_addend1[6]),
    .I3(GND),
    .CIN(n219_3) 
);
defparam n218_s.ALU_MODE=0;
  ALU n217_s (
    .SUM(n217_2),
    .COUT(n217_3),
    .I0(cyc43c_logsinrom_addend0[7]),
    .I1(cyc43c_logsinrom_addend1[8]),
    .I3(GND),
    .CIN(n218_3) 
);
defparam n217_s.ALU_MODE=0;
  ALU n216_s (
    .SUM(n216_2),
    .COUT(n216_3),
    .I0(cyc43c_logsinrom_addend0[8]),
    .I1(cyc43c_logsinrom_addend1[8]),
    .I3(GND),
    .CIN(n217_3) 
);
defparam n216_s.ALU_MODE=0;
  ALU n215_s (
    .SUM(n215_2),
    .COUT(n215_3),
    .I0(cyc43c_logsinrom_addend0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n216_3) 
);
defparam n215_s.ALU_MODE=0;
  ALU n214_s (
    .SUM(n214_2),
    .COUT(n213_6),
    .I0(cyc43c_logsinrom_addend0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n215_3) 
);
defparam n214_s.ALU_MODE=0;
  ALU n263_s (
    .SUM(n263_2),
    .COUT(n263_3),
    .I0(cyc43r_logsin_raw[2]),
    .I1(op_attenlevel[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n263_s.ALU_MODE=0;
  ALU n262_s (
    .SUM(n262_2),
    .COUT(n262_3),
    .I0(cyc43r_logsin_raw[3]),
    .I1(op_attenlevel[1]),
    .I3(GND),
    .CIN(n263_3) 
);
defparam n262_s.ALU_MODE=0;
  ALU n261_s (
    .SUM(n261_2),
    .COUT(n261_3),
    .I0(cyc43r_logsin_raw[4]),
    .I1(op_attenlevel[2]),
    .I3(GND),
    .CIN(n262_3) 
);
defparam n261_s.ALU_MODE=0;
  ALU n260_s (
    .SUM(n260_2),
    .COUT(n260_3),
    .I0(cyc43r_logsin_raw[5]),
    .I1(op_attenlevel[3]),
    .I3(GND),
    .CIN(n261_3) 
);
defparam n260_s.ALU_MODE=0;
  ALU n259_s (
    .SUM(n259_2),
    .COUT(n259_3),
    .I0(cyc43r_logsin_raw[6]),
    .I1(op_attenlevel[4]),
    .I3(GND),
    .CIN(n260_3) 
);
defparam n259_s.ALU_MODE=0;
  ALU n258_s (
    .SUM(n258_2),
    .COUT(n258_3),
    .I0(cyc43r_logsin_raw[7]),
    .I1(op_attenlevel[5]),
    .I3(GND),
    .CIN(n259_3) 
);
defparam n258_s.ALU_MODE=0;
  ALU n257_s (
    .SUM(n257_2),
    .COUT(n257_3),
    .I0(cyc43r_logsin_raw[8]),
    .I1(op_attenlevel[6]),
    .I3(GND),
    .CIN(n258_3) 
);
defparam n257_s.ALU_MODE=0;
  ALU n256_s (
    .SUM(n256_2),
    .COUT(n256_3),
    .I0(cyc43r_logsin_raw[9]),
    .I1(op_attenlevel[7]),
    .I3(GND),
    .CIN(n257_3) 
);
defparam n256_s.ALU_MODE=0;
  ALU n255_s (
    .SUM(n255_2),
    .COUT(n255_3),
    .I0(cyc43r_logsin_raw[10]),
    .I1(op_attenlevel[8]),
    .I3(GND),
    .CIN(n256_3) 
);
defparam n255_s.ALU_MODE=0;
  ALU n254_s (
    .SUM(n254_2),
    .COUT(n253_6),
    .I0(cyc43r_logsin_raw[11]),
    .I1(op_attenlevel[9]),
    .I3(GND),
    .CIN(n255_3) 
);
defparam n254_s.ALU_MODE=0;
  MUX2_LUT5 cyc43c_logsinrom_addend0_4_s5 (
    .O(cyc43c_logsinrom_addend0[4]),
    .I0(cyc43c_logsinrom_addend0_4_6),
    .I1(cyc43c_logsinrom_addend0_4_7),
    .S0(cyc42r_logsinrom_bitsel[1]) 
);
  MUX2_LUT5 cyc43c_logsinrom_addend0_3_s5 (
    .O(cyc43c_logsinrom_addend0[3]),
    .I0(cyc43c_logsinrom_addend0_3_6),
    .I1(cyc43c_logsinrom_addend0_3_7),
    .S0(cyc42r_logsinrom_bitsel[1]) 
);
  MUX2_LUT5 cyc43c_logsinrom_addend0_2_s5 (
    .O(cyc43c_logsinrom_addend0[2]),
    .I0(cyc43c_logsinrom_addend0_2_6),
    .I1(cyc43c_logsinrom_addend0_2_7),
    .S0(cyc42r_logsinrom_bitsel[1]) 
);
  MUX2_LUT5 cyc43c_logsinrom_addend0_1_s5 (
    .O(cyc43c_logsinrom_addend0[1]),
    .I0(cyc43c_logsinrom_addend0_1_6),
    .I1(cyc43c_logsinrom_addend0_1_7),
    .S0(cyc42r_logsinrom_bitsel[1]) 
);
  MUX2_LUT5 cyc43c_logsinrom_addend0_0_s5 (
    .O(cyc43c_logsinrom_addend0[0]),
    .I0(cyc43c_logsinrom_addend0_0_6),
    .I1(cyc43c_logsinrom_addend0_0_7),
    .S0(cyc42r_logsinrom_bitsel[1]) 
);
  MUX2_LUT5 cyc47c_exprom_addend0_7_s5 (
    .O(cyc47c_exprom_addend0[7]),
    .I0(cyc47c_exprom_addend0_7_6),
    .I1(cyc47c_exprom_addend0_7_7),
    .S0(cyc46r_exprom_bitsel[1]) 
);
  MUX2_LUT5 cyc47c_exprom_addend0_6_s5 (
    .O(cyc47c_exprom_addend0[6]),
    .I0(cyc47c_exprom_addend0_6_6),
    .I1(cyc47c_exprom_addend0_6_7),
    .S0(cyc46r_exprom_bitsel[1]) 
);
  MUX2_LUT5 cyc47c_exprom_addend0_5_s5 (
    .O(cyc47c_exprom_addend0[5]),
    .I0(cyc47c_exprom_addend0_5_6),
    .I1(cyc47c_exprom_addend0_5_7),
    .S0(cyc46r_exprom_bitsel[1]) 
);
  MUX2_LUT5 cyc47c_exprom_addend0_4_s5 (
    .O(cyc47c_exprom_addend0[4]),
    .I0(cyc47c_exprom_addend0_4_6),
    .I1(cyc47c_exprom_addend0_4_7),
    .S0(cyc46r_exprom_bitsel[1]) 
);
  MUX2_LUT5 cyc47c_exprom_addend0_3_s5 (
    .O(cyc47c_exprom_addend0[3]),
    .I0(cyc47c_exprom_addend0_3_6),
    .I1(cyc47c_exprom_addend0_3_7),
    .S0(cyc46r_exprom_bitsel[1]) 
);
  MUX2_LUT5 cyc47c_exprom_addend0_2_s5 (
    .O(cyc47c_exprom_addend0[2]),
    .I0(cyc47c_exprom_addend0_2_6),
    .I1(cyc47c_exprom_addend0_2_7),
    .S0(cyc46r_exprom_bitsel[1]) 
);
  MUX2_LUT5 cyc47c_exprom_addend0_1_s5 (
    .O(cyc47c_exprom_addend0[1]),
    .I0(cyc47c_exprom_addend0_1_6),
    .I1(cyc47c_exprom_addend0_1_7),
    .S0(cyc46r_exprom_bitsel[1]) 
);
  MUX2_LUT5 cyc47c_exprom_addend0_0_s5 (
    .O(cyc47c_exprom_addend0[0]),
    .I0(cyc47c_exprom_addend0_0_6),
    .I1(cyc47c_exprom_addend0_0_7),
    .S0(cyc46r_exprom_bitsel[1]) 
);
  primitive_counter_7 u_op_algst_cntr (
    .clk(clk),
    .n208_6(n208_6),
    .n26_8(n26_8),
    .cycle_04_12_20_28(cycle_04_12_20_28),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .ff_reset(ff_reset[6]),
    .algst_cntr(algst_cntr[1:0])
);
  op_submdl_logsinrom u_cyc42r_logsinrom (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .cyc41r_logsinrom_phase(cyc41r_logsinrom_phase[5:1]),
    .cyc42r_logsinrom_out(cyc42r_logsinrom_out[45:0])
);
  op_submdl_exprom u_cyc46r_exprom (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n58_11(n58_11),
    .cyc45r_logsin_saturated(cyc45r_logsin_saturated[5:1]),
    .ff_reset(ff_reset[6]),
    .cyc46r_exprom_out_0(cyc46r_exprom_out[0]),
    .cyc46r_exprom_out_1(cyc46r_exprom_out[1]),
    .cyc46r_exprom_out_2(cyc46r_exprom_out[2]),
    .cyc46r_exprom_out_3(cyc46r_exprom_out[3]),
    .cyc46r_exprom_out_4(cyc46r_exprom_out[4]),
    .cyc46r_exprom_out_6(cyc46r_exprom_out[6]),
    .cyc46r_exprom_out_7(cyc46r_exprom_out[7]),
    .cyc46r_exprom_out_8(cyc46r_exprom_out[8]),
    .cyc46r_exprom_out_9(cyc46r_exprom_out[9]),
    .cyc46r_exprom_out_10(cyc46r_exprom_out[10]),
    .cyc46r_exprom_out_11(cyc46r_exprom_out[11]),
    .cyc46r_exprom_out_12(cyc46r_exprom_out[12]),
    .cyc46r_exprom_out_13(cyc46r_exprom_out[13]),
    .cyc46r_exprom_out_14(cyc46r_exprom_out[14]),
    .cyc46r_exprom_out_15(cyc46r_exprom_out[15]),
    .cyc46r_exprom_out_16(cyc46r_exprom_out[16]),
    .cyc46r_exprom_out_17(cyc46r_exprom_out[17]),
    .cyc46r_exprom_out_18(cyc46r_exprom_out[18]),
    .cyc46r_exprom_out_19(cyc46r_exprom_out[19]),
    .cyc46r_exprom_out_20(cyc46r_exprom_out[20]),
    .cyc46r_exprom_out_21(cyc46r_exprom_out[21]),
    .cyc46r_exprom_out_22(cyc46r_exprom_out[22]),
    .cyc46r_exprom_out_23(cyc46r_exprom_out[23]),
    .cyc46r_exprom_out_24(cyc46r_exprom_out[24]),
    .cyc46r_exprom_out_25(cyc46r_exprom_out[25]),
    .cyc46r_exprom_out_26(cyc46r_exprom_out[26]),
    .cyc46r_exprom_out_27(cyc46r_exprom_out[27]),
    .cyc46r_exprom_out_28(cyc46r_exprom_out[28]),
    .cyc46r_exprom_out_29(cyc46r_exprom_out[29]),
    .cyc46r_exprom_out_30(cyc46r_exprom_out[30]),
    .cyc46r_exprom_out_31(cyc46r_exprom_out[31]),
    .cyc46r_exprom_out_32(cyc46r_exprom_out[32]),
    .cyc46r_exprom_out_33(cyc46r_exprom_out[33]),
    .cyc46r_exprom_out_34(cyc46r_exprom_out[34]),
    .cyc46r_exprom_out_35(cyc46r_exprom_out[35]),
    .cyc46r_exprom_out_36(cyc46r_exprom_out[36]),
    .cyc46r_exprom_out_37(cyc46r_exprom_out[37]),
    .cyc46r_exprom_out_38(cyc46r_exprom_out[38]),
    .cyc46r_exprom_out_39(cyc46r_exprom_out[39]),
    .cyc46r_exprom_out_40(cyc46r_exprom_out[40]),
    .cyc46r_exprom_out_41(cyc46r_exprom_out[41]),
    .cyc46r_exprom_out_42(cyc46r_exprom_out[42]),
    .cyc46r_exprom_out_43(cyc46r_exprom_out[43]),
    .cyc46r_exprom_out_44(cyc46r_exprom_out[44])
);
  primitive_sr_8 u_cyc46r_cyc53r_M1_z (
    .n852_3(n852_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n853_3(n853_3),
    .n854_3(n854_3),
    .n855_3(n855_3),
    .n856_3(n856_3),
    .n857_3(n857_3),
    .n858_3(n858_3),
    .n859_3(n859_3),
    .n860_3(n860_3),
    .n861_3(n861_3),
    .n862_3(n862_3),
    .n863_3(n863_3),
    .n864_3(n864_3),
    .n851_3(n851_3),
    .\sr[0] (\sr[0]_0 [13:0])
);
  primitive_sr_9 u_cyc46r_cyc53r_M1_zz (
    .n881_3(n881_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n882_3(n882_3),
    .n883_3(n883_3),
    .n884_3(n884_3),
    .n885_3(n885_3),
    .n886_3(n886_3),
    .n887_3(n887_3),
    .n888_3(n888_3),
    .n889_3(n889_3),
    .n890_3(n890_3),
    .n891_3(n891_3),
    .n892_3(n892_3),
    .n893_3(n893_3),
    .n880_3(n880_3),
    .\sr[0] (\sr[0]_1 [13:0])
);
  primitive_sr_10 u_cyc46r_cyc53r_C1_z (
    .n910_3(n910_3),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n911_3(n911_3),
    .n912_3(n912_3),
    .n913_3(n913_3),
    .n914_3(n914_3),
    .n915_3(n915_3),
    .n916_3(n916_3),
    .n917_3(n917_3),
    .n918_3(n918_3),
    .n919_3(n919_3),
    .n920_3(n920_3),
    .n921_3(n921_3),
    .n922_3(n922_3),
    .n909_3(n909_3),
    .\sr[0] (\sr[0]_2 [13:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_op */
module IKAOPM_acc (
  clk,
  synced_mrst_n_49,
  n16_10,
  n360_10,
  cycle_12,
  noise_mute,
  cycle_29,
  ne,
  noise_redundant_bit,
  phi1n,
  n105_11,
  n58_11,
  noise_parallel,
  acc_opdata,
  rl,
  cyc52r_algst,
  \sr[4] ,
  ff_reset,
  w_opm_out_r,
  w_opm_out_l
)
;
input clk;
input synced_mrst_n_49;
input n16_10;
input n360_10;
input cycle_12;
input noise_mute;
input cycle_29;
input ne;
input noise_redundant_bit;
input phi1n;
input n105_11;
input n58_11;
input [8:0] noise_parallel;
input [13:0] acc_opdata;
input [1:0] rl;
input [1:0] cyc52r_algst;
input [2:0] \sr[4] ;
input [6:6] ff_reset;
output [15:0] w_opm_out_r;
output [15:0] w_opm_out_l;
wire n19_3;
wire n20_3;
wire n21_3;
wire n22_3;
wire n23_3;
wire n24_3;
wire n25_3;
wire n26_3;
wire n27_3;
wire n31_3;
wire n32_3;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n189_3;
wire n190_3;
wire n191_3;
wire n192_3;
wire n193_3;
wire n194_3;
wire n195_3;
wire n498_7;
wire n500_3;
wire n502_3;
wire n505_3;
wire n508_3;
wire n510_3;
wire n585_7;
wire n587_3;
wire n589_3;
wire n592_3;
wire n595_3;
wire n597_3;
wire n846_19;
wire n847_19;
wire n848_19;
wire n849_19;
wire n850_19;
wire n851_19;
wire n852_19;
wire n853_19;
wire n854_19;
wire n855_19;
wire n856_19;
wire n857_19;
wire n858_19;
wire n859_19;
wire n860_19;
wire n878_19;
wire n879_19;
wire n880_19;
wire n881_19;
wire n882_19;
wire n883_19;
wire n884_19;
wire n885_19;
wire n886_19;
wire n887_19;
wire n888_19;
wire n889_19;
wire n890_19;
wire n891_19;
wire n892_19;
wire n17_4;
wire n31_4;
wire n105_4;
wire n178_4;
wire n500_4;
wire n505_4;
wire n508_4;
wire n587_4;
wire n592_4;
wire n595_4;
wire n31_5;
wire n505_5;
wire n592_5;
wire n17_7;
wire n30_5;
wire n29_5;
wire n28_5;
wire n18_5;
wire n17_9;
wire l_parallel_saturation_ctrl_2_9;
wire r_parallel_saturation_ctrl_2_9;
wire l_accumulator_17_9;
wire r_accumulator_17_9;
wire r_add;
wire l_add;
wire cycle_13;
wire n104_1;
wire n104_2;
wire n103_1;
wire n103_2;
wire n102_1;
wire n102_2;
wire n101_1;
wire n101_2;
wire n100_1;
wire n100_2;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_2;
wire n96_1;
wire n96_2;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_2;
wire n91_1;
wire n91_2;
wire n90_1;
wire n90_2;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_0_COUT;
wire n177_1;
wire n177_2;
wire n176_1;
wire n176_2;
wire n175_1;
wire n175_2;
wire n174_1;
wire n174_2;
wire n173_1;
wire n173_2;
wire n172_1;
wire n172_2;
wire n171_1;
wire n171_2;
wire n170_1;
wire n170_2;
wire n169_1;
wire n169_2;
wire n168_1;
wire n168_2;
wire n167_1;
wire n167_2;
wire n166_1;
wire n166_2;
wire n165_1;
wire n165_2;
wire n164_1;
wire n164_2;
wire n163_1;
wire n163_2;
wire n162_1;
wire n162_2;
wire n161_1;
wire n161_2;
wire n160_1;
wire n160_0_COUT;
wire n459_1_SUM;
wire n459_3;
wire n460_1_SUM;
wire n460_3;
wire n461_1_SUM;
wire n461_3;
wire n462_1_SUM;
wire n462_3;
wire n463_1_SUM;
wire n463_3;
wire n464_1_SUM;
wire n464_3;
wire n546_1_SUM;
wire n546_3;
wire n547_1_SUM;
wire n547_3;
wire n548_1_SUM;
wire n548_3;
wire n549_1_SUM;
wire n549_3;
wire n550_1_SUM;
wire n550_3;
wire n551_1_SUM;
wire n551_3;
wire [13:0] sound_inlatch;
wire [17:0] r_accumulator;
wire [17:0] l_accumulator;
wire [2:0] r_parallel_saturation_ctrl;
wire [14:0] r_parallel;
wire [2:0] l_parallel_saturation_ctrl;
wire [14:0] l_parallel;
wire VCC;
wire GND;
  LUT4 n19_s0 (
    .F(n19_3),
    .I0(noise_mute),
    .I1(noise_parallel[8]),
    .I2(acc_opdata[11]),
    .I3(n17_4) 
);
defparam n19_s0.INIT=16'h44F0;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(noise_mute),
    .I1(noise_parallel[7]),
    .I2(acc_opdata[10]),
    .I3(n17_4) 
);
defparam n20_s0.INIT=16'h44F0;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(noise_mute),
    .I1(noise_parallel[6]),
    .I2(acc_opdata[9]),
    .I3(n17_4) 
);
defparam n21_s0.INIT=16'h44F0;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(noise_mute),
    .I1(noise_parallel[5]),
    .I2(acc_opdata[8]),
    .I3(n17_4) 
);
defparam n22_s0.INIT=16'h44F0;
  LUT4 n23_s0 (
    .F(n23_3),
    .I0(noise_mute),
    .I1(noise_parallel[4]),
    .I2(acc_opdata[7]),
    .I3(n17_4) 
);
defparam n23_s0.INIT=16'h44F0;
  LUT4 n24_s0 (
    .F(n24_3),
    .I0(noise_mute),
    .I1(noise_parallel[3]),
    .I2(acc_opdata[6]),
    .I3(n17_4) 
);
defparam n24_s0.INIT=16'h44F0;
  LUT4 n25_s0 (
    .F(n25_3),
    .I0(noise_mute),
    .I1(noise_parallel[2]),
    .I2(acc_opdata[5]),
    .I3(n17_4) 
);
defparam n25_s0.INIT=16'h44F0;
  LUT4 n26_s0 (
    .F(n26_3),
    .I0(noise_mute),
    .I1(noise_parallel[1]),
    .I2(acc_opdata[4]),
    .I3(n17_4) 
);
defparam n26_s0.INIT=16'h44F0;
  LUT4 n27_s0 (
    .F(n27_3),
    .I0(noise_mute),
    .I1(noise_parallel[0]),
    .I2(acc_opdata[3]),
    .I3(n17_4) 
);
defparam n27_s0.INIT=16'h44F0;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(rl[1]),
    .I1(n31_4) 
);
defparam n31_s0.INIT=4'h2;
  LUT2 n32_s0 (
    .F(n32_3),
    .I0(rl[0]),
    .I1(n31_4) 
);
defparam n32_s0.INIT=4'h2;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(cycle_13),
    .I1(n87_1),
    .I2(n105_4) 
);
defparam n105_s0.INIT=8'hF4;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(cycle_13),
    .I1(n88_1),
    .I2(n105_4) 
);
defparam n106_s0.INIT=8'hF4;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(cycle_13),
    .I1(n89_1),
    .I2(n105_4) 
);
defparam n107_s0.INIT=8'hF4;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(cycle_13),
    .I1(n90_1),
    .I2(n105_4) 
);
defparam n108_s0.INIT=8'hF4;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(cycle_13),
    .I1(n91_1),
    .I2(n105_4) 
);
defparam n109_s0.INIT=8'hF4;
  LUT4 n110_s0 (
    .F(n110_3),
    .I0(r_add),
    .I1(sound_inlatch[12]),
    .I2(n92_1),
    .I3(cycle_13) 
);
defparam n110_s0.INIT=16'h88F0;
  LUT4 n111_s0 (
    .F(n111_3),
    .I0(r_add),
    .I1(sound_inlatch[11]),
    .I2(n93_1),
    .I3(cycle_13) 
);
defparam n111_s0.INIT=16'h88F0;
  LUT4 n112_s0 (
    .F(n112_3),
    .I0(r_add),
    .I1(sound_inlatch[10]),
    .I2(n94_1),
    .I3(cycle_13) 
);
defparam n112_s0.INIT=16'h88F0;
  LUT4 n113_s0 (
    .F(n113_3),
    .I0(r_add),
    .I1(sound_inlatch[9]),
    .I2(n95_1),
    .I3(cycle_13) 
);
defparam n113_s0.INIT=16'h88F0;
  LUT4 n114_s0 (
    .F(n114_3),
    .I0(r_add),
    .I1(sound_inlatch[8]),
    .I2(n96_1),
    .I3(cycle_13) 
);
defparam n114_s0.INIT=16'h88F0;
  LUT4 n115_s0 (
    .F(n115_3),
    .I0(r_add),
    .I1(sound_inlatch[7]),
    .I2(n97_1),
    .I3(cycle_13) 
);
defparam n115_s0.INIT=16'h88F0;
  LUT4 n116_s0 (
    .F(n116_3),
    .I0(r_add),
    .I1(sound_inlatch[6]),
    .I2(n98_1),
    .I3(cycle_13) 
);
defparam n116_s0.INIT=16'h88F0;
  LUT4 n117_s0 (
    .F(n117_3),
    .I0(r_add),
    .I1(sound_inlatch[5]),
    .I2(n99_1),
    .I3(cycle_13) 
);
defparam n117_s0.INIT=16'h88F0;
  LUT4 n118_s0 (
    .F(n118_3),
    .I0(r_add),
    .I1(sound_inlatch[4]),
    .I2(n100_1),
    .I3(cycle_13) 
);
defparam n118_s0.INIT=16'h88F0;
  LUT4 n119_s0 (
    .F(n119_3),
    .I0(r_add),
    .I1(sound_inlatch[3]),
    .I2(n101_1),
    .I3(cycle_13) 
);
defparam n119_s0.INIT=16'h88F0;
  LUT4 n120_s0 (
    .F(n120_3),
    .I0(r_add),
    .I1(sound_inlatch[2]),
    .I2(n102_1),
    .I3(cycle_13) 
);
defparam n120_s0.INIT=16'h88F0;
  LUT4 n121_s0 (
    .F(n121_3),
    .I0(r_add),
    .I1(sound_inlatch[1]),
    .I2(n103_1),
    .I3(cycle_13) 
);
defparam n121_s0.INIT=16'h88F0;
  LUT4 n122_s0 (
    .F(n122_3),
    .I0(r_add),
    .I1(sound_inlatch[0]),
    .I2(n104_1),
    .I3(cycle_13) 
);
defparam n122_s0.INIT=16'h88F0;
  LUT3 n178_s0 (
    .F(n178_3),
    .I0(cycle_29),
    .I1(n160_1),
    .I2(n178_4) 
);
defparam n178_s0.INIT=8'hF4;
  LUT3 n179_s0 (
    .F(n179_3),
    .I0(cycle_29),
    .I1(n161_1),
    .I2(n178_4) 
);
defparam n179_s0.INIT=8'hF4;
  LUT3 n180_s0 (
    .F(n180_3),
    .I0(cycle_29),
    .I1(n162_1),
    .I2(n178_4) 
);
defparam n180_s0.INIT=8'hF4;
  LUT3 n181_s0 (
    .F(n181_3),
    .I0(cycle_29),
    .I1(n163_1),
    .I2(n178_4) 
);
defparam n181_s0.INIT=8'hF4;
  LUT3 n182_s0 (
    .F(n182_3),
    .I0(cycle_29),
    .I1(n164_1),
    .I2(n178_4) 
);
defparam n182_s0.INIT=8'hF4;
  LUT4 n183_s0 (
    .F(n183_3),
    .I0(l_add),
    .I1(sound_inlatch[12]),
    .I2(n165_1),
    .I3(cycle_29) 
);
defparam n183_s0.INIT=16'h88F0;
  LUT4 n184_s0 (
    .F(n184_3),
    .I0(l_add),
    .I1(sound_inlatch[11]),
    .I2(n166_1),
    .I3(cycle_29) 
);
defparam n184_s0.INIT=16'h88F0;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(l_add),
    .I1(sound_inlatch[10]),
    .I2(n167_1),
    .I3(cycle_29) 
);
defparam n185_s0.INIT=16'h88F0;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(l_add),
    .I1(sound_inlatch[9]),
    .I2(n168_1),
    .I3(cycle_29) 
);
defparam n186_s0.INIT=16'h88F0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(l_add),
    .I1(sound_inlatch[8]),
    .I2(n169_1),
    .I3(cycle_29) 
);
defparam n187_s0.INIT=16'h88F0;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(l_add),
    .I1(sound_inlatch[7]),
    .I2(n170_1),
    .I3(cycle_29) 
);
defparam n188_s0.INIT=16'h88F0;
  LUT4 n189_s0 (
    .F(n189_3),
    .I0(l_add),
    .I1(sound_inlatch[6]),
    .I2(n171_1),
    .I3(cycle_29) 
);
defparam n189_s0.INIT=16'h88F0;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(l_add),
    .I1(sound_inlatch[5]),
    .I2(n172_1),
    .I3(cycle_29) 
);
defparam n190_s0.INIT=16'h88F0;
  LUT4 n191_s0 (
    .F(n191_3),
    .I0(l_add),
    .I1(sound_inlatch[4]),
    .I2(n173_1),
    .I3(cycle_29) 
);
defparam n191_s0.INIT=16'h88F0;
  LUT4 n192_s0 (
    .F(n192_3),
    .I0(l_add),
    .I1(sound_inlatch[3]),
    .I2(n174_1),
    .I3(cycle_29) 
);
defparam n192_s0.INIT=16'h88F0;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(l_add),
    .I1(sound_inlatch[2]),
    .I2(n175_1),
    .I3(cycle_29) 
);
defparam n193_s0.INIT=16'h88F0;
  LUT4 n194_s0 (
    .F(n194_3),
    .I0(l_add),
    .I1(sound_inlatch[1]),
    .I2(n176_1),
    .I3(cycle_29) 
);
defparam n194_s0.INIT=16'h88F0;
  LUT4 n195_s0 (
    .F(n195_3),
    .I0(l_add),
    .I1(sound_inlatch[0]),
    .I2(n177_1),
    .I3(cycle_29) 
);
defparam n195_s0.INIT=16'h88F0;
  LUT3 n498_s2 (
    .F(n498_7),
    .I0(r_accumulator[17]),
    .I1(r_accumulator[14]),
    .I2(r_accumulator[5]) 
);
defparam n498_s2.INIT=8'hB2;
  LUT3 n500_s0 (
    .F(n500_3),
    .I0(r_accumulator[4]),
    .I1(r_accumulator[17]),
    .I2(n500_4) 
);
defparam n500_s0.INIT=8'hCA;
  LUT4 n502_s0 (
    .F(n502_3),
    .I0(r_accumulator[12]),
    .I1(n500_4),
    .I2(r_accumulator[3]),
    .I3(r_accumulator[17]) 
);
defparam n502_s0.INIT=16'hFD10;
  LUT4 n505_s0 (
    .F(n505_3),
    .I0(r_accumulator[17]),
    .I1(r_accumulator[2]),
    .I2(n505_4),
    .I3(n464_3) 
);
defparam n505_s0.INIT=16'hCACC;
  LUT4 n508_s0 (
    .F(n508_3),
    .I0(r_accumulator[17]),
    .I1(r_accumulator[1]),
    .I2(n508_4),
    .I3(n464_3) 
);
defparam n508_s0.INIT=16'hCACC;
  LUT3 n510_s0 (
    .F(n510_3),
    .I0(r_accumulator[0]),
    .I1(r_accumulator[17]),
    .I2(n464_3) 
);
defparam n510_s0.INIT=8'hCA;
  LUT3 n585_s2 (
    .F(n585_7),
    .I0(l_accumulator[17]),
    .I1(l_accumulator[14]),
    .I2(l_accumulator[5]) 
);
defparam n585_s2.INIT=8'hB2;
  LUT3 n587_s0 (
    .F(n587_3),
    .I0(l_accumulator[4]),
    .I1(l_accumulator[17]),
    .I2(n587_4) 
);
defparam n587_s0.INIT=8'hCA;
  LUT4 n589_s0 (
    .F(n589_3),
    .I0(l_accumulator[12]),
    .I1(n587_4),
    .I2(l_accumulator[3]),
    .I3(l_accumulator[17]) 
);
defparam n589_s0.INIT=16'hFD10;
  LUT4 n592_s0 (
    .F(n592_3),
    .I0(l_accumulator[17]),
    .I1(l_accumulator[2]),
    .I2(n592_4),
    .I3(n551_3) 
);
defparam n592_s0.INIT=16'hCACC;
  LUT4 n595_s0 (
    .F(n595_3),
    .I0(l_accumulator[17]),
    .I1(l_accumulator[1]),
    .I2(n595_4),
    .I3(n551_3) 
);
defparam n595_s0.INIT=16'hCACC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(l_accumulator[0]),
    .I1(l_accumulator[17]),
    .I2(n551_3) 
);
defparam n597_s0.INIT=8'hCA;
  LUT4 n846_s11 (
    .F(n846_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[14]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n846_s11.INIT=16'h80FE;
  LUT4 n847_s11 (
    .F(n847_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[13]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n847_s11.INIT=16'h80FE;
  LUT4 n848_s11 (
    .F(n848_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[12]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n848_s11.INIT=16'h80FE;
  LUT4 n849_s11 (
    .F(n849_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[11]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n849_s11.INIT=16'h80FE;
  LUT4 n850_s11 (
    .F(n850_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[10]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n850_s11.INIT=16'h80FE;
  LUT4 n851_s11 (
    .F(n851_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[9]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n851_s11.INIT=16'h80FE;
  LUT4 n852_s11 (
    .F(n852_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[8]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n852_s11.INIT=16'h80FE;
  LUT4 n853_s11 (
    .F(n853_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[7]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n853_s11.INIT=16'h80FE;
  LUT4 n854_s11 (
    .F(n854_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[6]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n854_s11.INIT=16'h80FE;
  LUT4 n855_s11 (
    .F(n855_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[5]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n855_s11.INIT=16'h80FE;
  LUT4 n856_s11 (
    .F(n856_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[4]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n856_s11.INIT=16'h80FE;
  LUT4 n857_s11 (
    .F(n857_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[3]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n857_s11.INIT=16'h80FE;
  LUT4 n858_s11 (
    .F(n858_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[2]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n858_s11.INIT=16'h80FE;
  LUT4 n859_s11 (
    .F(n859_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[1]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n859_s11.INIT=16'h80FE;
  LUT4 n860_s11 (
    .F(n860_19),
    .I0(r_parallel_saturation_ctrl[1]),
    .I1(r_parallel_saturation_ctrl[0]),
    .I2(r_parallel[0]),
    .I3(r_parallel_saturation_ctrl[2]) 
);
defparam n860_s11.INIT=16'h80FE;
  LUT4 n878_s11 (
    .F(n878_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[14]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n878_s11.INIT=16'h80FE;
  LUT4 n879_s11 (
    .F(n879_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[13]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n879_s11.INIT=16'h80FE;
  LUT4 n880_s11 (
    .F(n880_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[12]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n880_s11.INIT=16'h80FE;
  LUT4 n881_s11 (
    .F(n881_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[11]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n881_s11.INIT=16'h80FE;
  LUT4 n882_s11 (
    .F(n882_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[10]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n882_s11.INIT=16'h80FE;
  LUT4 n883_s11 (
    .F(n883_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[9]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n883_s11.INIT=16'h80FE;
  LUT4 n884_s11 (
    .F(n884_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[8]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n884_s11.INIT=16'h80FE;
  LUT4 n885_s11 (
    .F(n885_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[7]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n885_s11.INIT=16'h80FE;
  LUT4 n886_s11 (
    .F(n886_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[6]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n886_s11.INIT=16'h80FE;
  LUT4 n887_s11 (
    .F(n887_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[5]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n887_s11.INIT=16'h80FE;
  LUT4 n888_s11 (
    .F(n888_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[4]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n888_s11.INIT=16'h80FE;
  LUT4 n889_s11 (
    .F(n889_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[3]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n889_s11.INIT=16'h80FE;
  LUT4 n890_s11 (
    .F(n890_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[2]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n890_s11.INIT=16'h80FE;
  LUT4 n891_s11 (
    .F(n891_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[1]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n891_s11.INIT=16'h80FE;
  LUT4 n892_s11 (
    .F(n892_19),
    .I0(l_parallel_saturation_ctrl[1]),
    .I1(l_parallel_saturation_ctrl[0]),
    .I2(l_parallel[0]),
    .I3(l_parallel_saturation_ctrl[2]) 
);
defparam n892_s11.INIT=16'h80FE;
  LUT2 n17_s1 (
    .F(n17_4),
    .I0(cycle_12),
    .I1(ne) 
);
defparam n17_s1.INIT=4'h8;
  LUT4 n31_s1 (
    .F(n31_4),
    .I0(cyc52r_algst[0]),
    .I1(n31_5),
    .I2(\sr[4] [2]),
    .I3(cyc52r_algst[1]) 
);
defparam n31_s1.INIT=16'h05CF;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(cycle_13),
    .I1(r_add),
    .I2(sound_inlatch[13]) 
);
defparam n105_s1.INIT=8'h80;
  LUT3 n178_s1 (
    .F(n178_4),
    .I0(cycle_29),
    .I1(l_add),
    .I2(sound_inlatch[13]) 
);
defparam n178_s1.INIT=8'h80;
  LUT3 n500_s1 (
    .F(n500_4),
    .I0(r_accumulator[17]),
    .I1(r_accumulator[13]),
    .I2(r_accumulator[14]) 
);
defparam n500_s1.INIT=8'h7E;
  LUT4 n505_s1 (
    .F(n505_4),
    .I0(n505_5),
    .I1(r_accumulator[17]),
    .I2(r_accumulator[10]),
    .I3(r_accumulator[9]) 
);
defparam n505_s1.INIT=16'h2AA8;
  LUT4 n508_s1 (
    .F(n508_4),
    .I0(r_accumulator[9]),
    .I1(r_accumulator[17]),
    .I2(r_accumulator[10]),
    .I3(n505_5) 
);
defparam n508_s1.INIT=16'h4200;
  LUT3 n587_s1 (
    .F(n587_4),
    .I0(l_accumulator[17]),
    .I1(l_accumulator[13]),
    .I2(l_accumulator[14]) 
);
defparam n587_s1.INIT=8'h7E;
  LUT4 n592_s1 (
    .F(n592_4),
    .I0(n592_5),
    .I1(l_accumulator[17]),
    .I2(l_accumulator[10]),
    .I3(l_accumulator[9]) 
);
defparam n592_s1.INIT=16'h2AA8;
  LUT4 n595_s1 (
    .F(n595_4),
    .I0(l_accumulator[9]),
    .I1(l_accumulator[17]),
    .I2(l_accumulator[10]),
    .I3(n592_5) 
);
defparam n595_s1.INIT=16'h4200;
  LUT3 n31_s2 (
    .F(n31_5),
    .I0(\sr[4] [0]),
    .I1(\sr[4] [1]),
    .I2(cyc52r_algst[0]) 
);
defparam n31_s2.INIT=8'h17;
  LUT4 n505_s2 (
    .F(n505_5),
    .I0(n500_4),
    .I1(r_accumulator[11]),
    .I2(r_accumulator[12]),
    .I3(r_accumulator[17]) 
);
defparam n505_s2.INIT=16'h4001;
  LUT4 n592_s2 (
    .F(n592_5),
    .I0(n587_4),
    .I1(l_accumulator[11]),
    .I2(l_accumulator[12]),
    .I3(l_accumulator[17]) 
);
defparam n592_s2.INIT=16'h4001;
  LUT4 n17_s3 (
    .F(n17_7),
    .I0(noise_mute),
    .I1(noise_redundant_bit),
    .I2(cycle_12),
    .I3(ne) 
);
defparam n17_s3.INIT=16'h4000;
  LUT4 n30_s1 (
    .F(n30_5),
    .I0(cycle_12),
    .I1(ne),
    .I2(acc_opdata[0]),
    .I3(n17_7) 
);
defparam n30_s1.INIT=16'hFF70;
  LUT4 n29_s1 (
    .F(n29_5),
    .I0(cycle_12),
    .I1(ne),
    .I2(acc_opdata[1]),
    .I3(n17_7) 
);
defparam n29_s1.INIT=16'hFF70;
  LUT4 n28_s1 (
    .F(n28_5),
    .I0(cycle_12),
    .I1(ne),
    .I2(acc_opdata[2]),
    .I3(n17_7) 
);
defparam n28_s1.INIT=16'hFF70;
  LUT4 n18_s1 (
    .F(n18_5),
    .I0(cycle_12),
    .I1(ne),
    .I2(acc_opdata[12]),
    .I3(n17_7) 
);
defparam n18_s1.INIT=16'hFF70;
  LUT4 n17_s4 (
    .F(n17_9),
    .I0(cycle_12),
    .I1(ne),
    .I2(acc_opdata[13]),
    .I3(n17_7) 
);
defparam n17_s4.INIT=16'hFF70;
  LUT4 l_parallel_saturation_ctrl_2_s4 (
    .F(l_parallel_saturation_ctrl_2_9),
    .I0(cycle_29),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam l_parallel_saturation_ctrl_2_s4.INIT=16'h20AA;
  LUT4 r_parallel_saturation_ctrl_2_s4 (
    .F(r_parallel_saturation_ctrl_2_9),
    .I0(cycle_13),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam r_parallel_saturation_ctrl_2_s4.INIT=16'h20AA;
  LUT4 l_accumulator_17_s4 (
    .F(l_accumulator_17_9),
    .I0(l_add),
    .I1(cycle_29),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam l_accumulator_17_s4.INIT=16'hE0EE;
  LUT4 r_accumulator_17_s4 (
    .F(r_accumulator_17_9),
    .I0(r_add),
    .I1(cycle_13),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam r_accumulator_17_s4.INIT=16'hE0EE;
  DFFE sound_inlatch_13_s0 (
    .Q(sound_inlatch[13]),
    .D(n17_9),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_12_s0 (
    .Q(sound_inlatch[12]),
    .D(n18_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_11_s0 (
    .Q(sound_inlatch[11]),
    .D(n19_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_10_s0 (
    .Q(sound_inlatch[10]),
    .D(n20_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_9_s0 (
    .Q(sound_inlatch[9]),
    .D(n21_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_8_s0 (
    .Q(sound_inlatch[8]),
    .D(n22_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_7_s0 (
    .Q(sound_inlatch[7]),
    .D(n23_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_6_s0 (
    .Q(sound_inlatch[6]),
    .D(n24_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_5_s0 (
    .Q(sound_inlatch[5]),
    .D(n25_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_4_s0 (
    .Q(sound_inlatch[4]),
    .D(n26_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_3_s0 (
    .Q(sound_inlatch[3]),
    .D(n27_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_2_s0 (
    .Q(sound_inlatch[2]),
    .D(n28_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_1_s0 (
    .Q(sound_inlatch[1]),
    .D(n29_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE sound_inlatch_0_s0 (
    .Q(sound_inlatch[0]),
    .D(n30_5),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE r_add_s0 (
    .Q(r_add),
    .D(n31_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE l_add_s0 (
    .Q(l_add),
    .D(n32_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE r_accumulator_17_s0 (
    .Q(r_accumulator[17]),
    .D(n105_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_16_s0 (
    .Q(r_accumulator[16]),
    .D(n106_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_15_s0 (
    .Q(r_accumulator[15]),
    .D(n107_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_14_s0 (
    .Q(r_accumulator[14]),
    .D(n108_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_13_s0 (
    .Q(r_accumulator[13]),
    .D(n109_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_12_s0 (
    .Q(r_accumulator[12]),
    .D(n110_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_11_s0 (
    .Q(r_accumulator[11]),
    .D(n111_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_10_s0 (
    .Q(r_accumulator[10]),
    .D(n112_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_9_s0 (
    .Q(r_accumulator[9]),
    .D(n113_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_8_s0 (
    .Q(r_accumulator[8]),
    .D(n114_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_7_s0 (
    .Q(r_accumulator[7]),
    .D(n115_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_6_s0 (
    .Q(r_accumulator[6]),
    .D(n116_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_5_s0 (
    .Q(r_accumulator[5]),
    .D(n117_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_4_s0 (
    .Q(r_accumulator[4]),
    .D(n118_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_3_s0 (
    .Q(r_accumulator[3]),
    .D(n119_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_2_s0 (
    .Q(r_accumulator[2]),
    .D(n120_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_1_s0 (
    .Q(r_accumulator[1]),
    .D(n121_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_accumulator_0_s0 (
    .Q(r_accumulator[0]),
    .D(n122_3),
    .CLK(clk),
    .CE(r_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_17_s0 (
    .Q(l_accumulator[17]),
    .D(n178_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_16_s0 (
    .Q(l_accumulator[16]),
    .D(n179_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_15_s0 (
    .Q(l_accumulator[15]),
    .D(n180_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_14_s0 (
    .Q(l_accumulator[14]),
    .D(n181_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_13_s0 (
    .Q(l_accumulator[13]),
    .D(n182_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_12_s0 (
    .Q(l_accumulator[12]),
    .D(n183_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_11_s0 (
    .Q(l_accumulator[11]),
    .D(n184_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_10_s0 (
    .Q(l_accumulator[10]),
    .D(n185_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_9_s0 (
    .Q(l_accumulator[9]),
    .D(n186_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_8_s0 (
    .Q(l_accumulator[8]),
    .D(n187_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_7_s0 (
    .Q(l_accumulator[7]),
    .D(n188_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_6_s0 (
    .Q(l_accumulator[6]),
    .D(n189_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_5_s0 (
    .Q(l_accumulator[5]),
    .D(n190_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_4_s0 (
    .Q(l_accumulator[4]),
    .D(n191_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_3_s0 (
    .Q(l_accumulator[3]),
    .D(n192_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_2_s0 (
    .Q(l_accumulator[2]),
    .D(n193_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_1_s0 (
    .Q(l_accumulator[1]),
    .D(n194_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE l_accumulator_0_s0 (
    .Q(l_accumulator[0]),
    .D(n195_3),
    .CLK(clk),
    .CE(l_accumulator_17_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_saturation_ctrl_2_s0 (
    .Q(r_parallel_saturation_ctrl[2]),
    .D(r_accumulator[17]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_saturation_ctrl_1_s0 (
    .Q(r_parallel_saturation_ctrl[1]),
    .D(r_accumulator[16]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_saturation_ctrl_0_s0 (
    .Q(r_parallel_saturation_ctrl[0]),
    .D(r_accumulator[15]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_14_s0 (
    .Q(r_parallel[14]),
    .D(r_accumulator[14]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_13_s0 (
    .Q(r_parallel[13]),
    .D(r_accumulator[13]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_12_s0 (
    .Q(r_parallel[12]),
    .D(r_accumulator[12]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_11_s0 (
    .Q(r_parallel[11]),
    .D(r_accumulator[11]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_10_s0 (
    .Q(r_parallel[10]),
    .D(r_accumulator[10]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_9_s0 (
    .Q(r_parallel[9]),
    .D(r_accumulator[9]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_8_s0 (
    .Q(r_parallel[8]),
    .D(r_accumulator[8]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_7_s0 (
    .Q(r_parallel[7]),
    .D(r_accumulator[7]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_6_s0 (
    .Q(r_parallel[6]),
    .D(r_accumulator[6]),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_5_s0 (
    .Q(r_parallel[5]),
    .D(n498_7),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_4_s0 (
    .Q(r_parallel[4]),
    .D(n500_3),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_3_s0 (
    .Q(r_parallel[3]),
    .D(n502_3),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_2_s0 (
    .Q(r_parallel[2]),
    .D(n505_3),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_1_s0 (
    .Q(r_parallel[1]),
    .D(n508_3),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE r_parallel_0_s0 (
    .Q(r_parallel[0]),
    .D(n510_3),
    .CLK(clk),
    .CE(r_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_saturation_ctrl_2_s0 (
    .Q(l_parallel_saturation_ctrl[2]),
    .D(l_accumulator[17]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_saturation_ctrl_1_s0 (
    .Q(l_parallel_saturation_ctrl[1]),
    .D(l_accumulator[16]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_saturation_ctrl_0_s0 (
    .Q(l_parallel_saturation_ctrl[0]),
    .D(l_accumulator[15]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_14_s0 (
    .Q(l_parallel[14]),
    .D(l_accumulator[14]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_13_s0 (
    .Q(l_parallel[13]),
    .D(l_accumulator[13]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_12_s0 (
    .Q(l_parallel[12]),
    .D(l_accumulator[12]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_11_s0 (
    .Q(l_parallel[11]),
    .D(l_accumulator[11]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_10_s0 (
    .Q(l_parallel[10]),
    .D(l_accumulator[10]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_9_s0 (
    .Q(l_parallel[9]),
    .D(l_accumulator[9]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_8_s0 (
    .Q(l_parallel[8]),
    .D(l_accumulator[8]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_7_s0 (
    .Q(l_parallel[7]),
    .D(l_accumulator[7]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_6_s0 (
    .Q(l_parallel[6]),
    .D(l_accumulator[6]),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_5_s0 (
    .Q(l_parallel[5]),
    .D(n585_7),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_4_s0 (
    .Q(l_parallel[4]),
    .D(n587_3),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_3_s0 (
    .Q(l_parallel[3]),
    .D(n589_3),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_2_s0 (
    .Q(l_parallel[2]),
    .D(n592_3),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_1_s0 (
    .Q(l_parallel[1]),
    .D(n595_3),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFRE l_parallel_0_s0 (
    .Q(l_parallel[0]),
    .D(n597_3),
    .CLK(clk),
    .CE(l_parallel_saturation_ctrl_2_9),
    .RESET(n16_10) 
);
  DFFR o_EMU_R_15_s0 (
    .Q(w_opm_out_r[15]),
    .D(r_parallel_saturation_ctrl[2]),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_14_s0 (
    .Q(w_opm_out_r[14]),
    .D(n846_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_13_s0 (
    .Q(w_opm_out_r[13]),
    .D(n847_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_12_s0 (
    .Q(w_opm_out_r[12]),
    .D(n848_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_11_s0 (
    .Q(w_opm_out_r[11]),
    .D(n849_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_10_s0 (
    .Q(w_opm_out_r[10]),
    .D(n850_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_9_s0 (
    .Q(w_opm_out_r[9]),
    .D(n851_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_8_s0 (
    .Q(w_opm_out_r[8]),
    .D(n852_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_7_s0 (
    .Q(w_opm_out_r[7]),
    .D(n853_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_6_s0 (
    .Q(w_opm_out_r[6]),
    .D(n854_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_5_s0 (
    .Q(w_opm_out_r[5]),
    .D(n855_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_4_s0 (
    .Q(w_opm_out_r[4]),
    .D(n856_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_3_s0 (
    .Q(w_opm_out_r[3]),
    .D(n857_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_2_s0 (
    .Q(w_opm_out_r[2]),
    .D(n858_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_1_s0 (
    .Q(w_opm_out_r[1]),
    .D(n859_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_R_0_s0 (
    .Q(w_opm_out_r[0]),
    .D(n860_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_15_s0 (
    .Q(w_opm_out_l[15]),
    .D(l_parallel_saturation_ctrl[2]),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_14_s0 (
    .Q(w_opm_out_l[14]),
    .D(n878_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_13_s0 (
    .Q(w_opm_out_l[13]),
    .D(n879_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_12_s0 (
    .Q(w_opm_out_l[12]),
    .D(n880_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_11_s0 (
    .Q(w_opm_out_l[11]),
    .D(n881_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_10_s0 (
    .Q(w_opm_out_l[10]),
    .D(n882_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_9_s0 (
    .Q(w_opm_out_l[9]),
    .D(n883_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_8_s0 (
    .Q(w_opm_out_l[8]),
    .D(n884_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_7_s0 (
    .Q(w_opm_out_l[7]),
    .D(n885_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_6_s0 (
    .Q(w_opm_out_l[6]),
    .D(n886_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_5_s0 (
    .Q(w_opm_out_l[5]),
    .D(n887_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_4_s0 (
    .Q(w_opm_out_l[4]),
    .D(n888_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_3_s0 (
    .Q(w_opm_out_l[3]),
    .D(n889_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_2_s0 (
    .Q(w_opm_out_l[2]),
    .D(n890_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_1_s0 (
    .Q(w_opm_out_l[1]),
    .D(n891_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFR o_EMU_L_0_s0 (
    .Q(w_opm_out_l[0]),
    .D(n892_19),
    .CLK(clk),
    .RESET(n360_10) 
);
  DFFE cycle_13_s0 (
    .Q(cycle_13),
    .D(cycle_12),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_2),
    .I0(sound_inlatch[0]),
    .I1(r_accumulator[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n104_s.ALU_MODE=0;
  ALU n103_s (
    .SUM(n103_1),
    .COUT(n103_2),
    .I0(sound_inlatch[1]),
    .I1(r_accumulator[1]),
    .I3(GND),
    .CIN(n104_2) 
);
defparam n103_s.ALU_MODE=0;
  ALU n102_s (
    .SUM(n102_1),
    .COUT(n102_2),
    .I0(sound_inlatch[2]),
    .I1(r_accumulator[2]),
    .I3(GND),
    .CIN(n103_2) 
);
defparam n102_s.ALU_MODE=0;
  ALU n101_s (
    .SUM(n101_1),
    .COUT(n101_2),
    .I0(sound_inlatch[3]),
    .I1(r_accumulator[3]),
    .I3(GND),
    .CIN(n102_2) 
);
defparam n101_s.ALU_MODE=0;
  ALU n100_s (
    .SUM(n100_1),
    .COUT(n100_2),
    .I0(sound_inlatch[4]),
    .I1(r_accumulator[4]),
    .I3(GND),
    .CIN(n101_2) 
);
defparam n100_s.ALU_MODE=0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(sound_inlatch[5]),
    .I1(r_accumulator[5]),
    .I3(GND),
    .CIN(n100_2) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(sound_inlatch[6]),
    .I1(r_accumulator[6]),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_2),
    .I0(sound_inlatch[7]),
    .I1(r_accumulator[7]),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  ALU n96_s (
    .SUM(n96_1),
    .COUT(n96_2),
    .I0(sound_inlatch[8]),
    .I1(r_accumulator[8]),
    .I3(GND),
    .CIN(n97_2) 
);
defparam n96_s.ALU_MODE=0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(sound_inlatch[9]),
    .I1(r_accumulator[9]),
    .I3(GND),
    .CIN(n96_2) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(sound_inlatch[10]),
    .I1(r_accumulator[10]),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(sound_inlatch[11]),
    .I1(r_accumulator[11]),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_2),
    .I0(sound_inlatch[12]),
    .I1(r_accumulator[12]),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n91_s (
    .SUM(n91_1),
    .COUT(n91_2),
    .I0(sound_inlatch[13]),
    .I1(r_accumulator[13]),
    .I3(GND),
    .CIN(n92_2) 
);
defparam n91_s.ALU_MODE=0;
  ALU n90_s (
    .SUM(n90_1),
    .COUT(n90_2),
    .I0(sound_inlatch[13]),
    .I1(r_accumulator[14]),
    .I3(GND),
    .CIN(n91_2) 
);
defparam n90_s.ALU_MODE=0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(sound_inlatch[13]),
    .I1(r_accumulator[15]),
    .I3(GND),
    .CIN(n90_2) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(sound_inlatch[13]),
    .I1(r_accumulator[16]),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_0_COUT),
    .I0(sound_inlatch[13]),
    .I1(r_accumulator[17]),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n177_s (
    .SUM(n177_1),
    .COUT(n177_2),
    .I0(sound_inlatch[0]),
    .I1(l_accumulator[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n177_s.ALU_MODE=0;
  ALU n176_s (
    .SUM(n176_1),
    .COUT(n176_2),
    .I0(sound_inlatch[1]),
    .I1(l_accumulator[1]),
    .I3(GND),
    .CIN(n177_2) 
);
defparam n176_s.ALU_MODE=0;
  ALU n175_s (
    .SUM(n175_1),
    .COUT(n175_2),
    .I0(sound_inlatch[2]),
    .I1(l_accumulator[2]),
    .I3(GND),
    .CIN(n176_2) 
);
defparam n175_s.ALU_MODE=0;
  ALU n174_s (
    .SUM(n174_1),
    .COUT(n174_2),
    .I0(sound_inlatch[3]),
    .I1(l_accumulator[3]),
    .I3(GND),
    .CIN(n175_2) 
);
defparam n174_s.ALU_MODE=0;
  ALU n173_s (
    .SUM(n173_1),
    .COUT(n173_2),
    .I0(sound_inlatch[4]),
    .I1(l_accumulator[4]),
    .I3(GND),
    .CIN(n174_2) 
);
defparam n173_s.ALU_MODE=0;
  ALU n172_s (
    .SUM(n172_1),
    .COUT(n172_2),
    .I0(sound_inlatch[5]),
    .I1(l_accumulator[5]),
    .I3(GND),
    .CIN(n173_2) 
);
defparam n172_s.ALU_MODE=0;
  ALU n171_s (
    .SUM(n171_1),
    .COUT(n171_2),
    .I0(sound_inlatch[6]),
    .I1(l_accumulator[6]),
    .I3(GND),
    .CIN(n172_2) 
);
defparam n171_s.ALU_MODE=0;
  ALU n170_s (
    .SUM(n170_1),
    .COUT(n170_2),
    .I0(sound_inlatch[7]),
    .I1(l_accumulator[7]),
    .I3(GND),
    .CIN(n171_2) 
);
defparam n170_s.ALU_MODE=0;
  ALU n169_s (
    .SUM(n169_1),
    .COUT(n169_2),
    .I0(sound_inlatch[8]),
    .I1(l_accumulator[8]),
    .I3(GND),
    .CIN(n170_2) 
);
defparam n169_s.ALU_MODE=0;
  ALU n168_s (
    .SUM(n168_1),
    .COUT(n168_2),
    .I0(sound_inlatch[9]),
    .I1(l_accumulator[9]),
    .I3(GND),
    .CIN(n169_2) 
);
defparam n168_s.ALU_MODE=0;
  ALU n167_s (
    .SUM(n167_1),
    .COUT(n167_2),
    .I0(sound_inlatch[10]),
    .I1(l_accumulator[10]),
    .I3(GND),
    .CIN(n168_2) 
);
defparam n167_s.ALU_MODE=0;
  ALU n166_s (
    .SUM(n166_1),
    .COUT(n166_2),
    .I0(sound_inlatch[11]),
    .I1(l_accumulator[11]),
    .I3(GND),
    .CIN(n167_2) 
);
defparam n166_s.ALU_MODE=0;
  ALU n165_s (
    .SUM(n165_1),
    .COUT(n165_2),
    .I0(sound_inlatch[12]),
    .I1(l_accumulator[12]),
    .I3(GND),
    .CIN(n166_2) 
);
defparam n165_s.ALU_MODE=0;
  ALU n164_s (
    .SUM(n164_1),
    .COUT(n164_2),
    .I0(sound_inlatch[13]),
    .I1(l_accumulator[13]),
    .I3(GND),
    .CIN(n165_2) 
);
defparam n164_s.ALU_MODE=0;
  ALU n163_s (
    .SUM(n163_1),
    .COUT(n163_2),
    .I0(sound_inlatch[13]),
    .I1(l_accumulator[14]),
    .I3(GND),
    .CIN(n164_2) 
);
defparam n163_s.ALU_MODE=0;
  ALU n162_s (
    .SUM(n162_1),
    .COUT(n162_2),
    .I0(sound_inlatch[13]),
    .I1(l_accumulator[15]),
    .I3(GND),
    .CIN(n163_2) 
);
defparam n162_s.ALU_MODE=0;
  ALU n161_s (
    .SUM(n161_1),
    .COUT(n161_2),
    .I0(sound_inlatch[13]),
    .I1(l_accumulator[16]),
    .I3(GND),
    .CIN(n162_2) 
);
defparam n161_s.ALU_MODE=0;
  ALU n160_s (
    .SUM(n160_1),
    .COUT(n160_0_COUT),
    .I0(sound_inlatch[13]),
    .I1(l_accumulator[17]),
    .I3(GND),
    .CIN(n161_2) 
);
defparam n160_s.ALU_MODE=0;
  ALU n459_s0 (
    .SUM(n459_1_SUM),
    .COUT(n459_3),
    .I0(r_accumulator[9]),
    .I1(r_accumulator[17]),
    .I3(GND),
    .CIN(GND) 
);
defparam n459_s0.ALU_MODE=3;
  ALU n460_s0 (
    .SUM(n460_1_SUM),
    .COUT(n460_3),
    .I0(r_accumulator[10]),
    .I1(r_accumulator[17]),
    .I3(GND),
    .CIN(n459_3) 
);
defparam n460_s0.ALU_MODE=3;
  ALU n461_s0 (
    .SUM(n461_1_SUM),
    .COUT(n461_3),
    .I0(r_accumulator[11]),
    .I1(r_accumulator[17]),
    .I3(GND),
    .CIN(n460_3) 
);
defparam n461_s0.ALU_MODE=3;
  ALU n462_s0 (
    .SUM(n462_1_SUM),
    .COUT(n462_3),
    .I0(r_accumulator[12]),
    .I1(r_accumulator[17]),
    .I3(GND),
    .CIN(n461_3) 
);
defparam n462_s0.ALU_MODE=3;
  ALU n463_s0 (
    .SUM(n463_1_SUM),
    .COUT(n463_3),
    .I0(r_accumulator[13]),
    .I1(r_accumulator[17]),
    .I3(GND),
    .CIN(n462_3) 
);
defparam n463_s0.ALU_MODE=3;
  ALU n464_s0 (
    .SUM(n464_1_SUM),
    .COUT(n464_3),
    .I0(r_accumulator[14]),
    .I1(r_accumulator[17]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n464_s0.ALU_MODE=3;
  ALU n546_s0 (
    .SUM(n546_1_SUM),
    .COUT(n546_3),
    .I0(l_accumulator[9]),
    .I1(l_accumulator[17]),
    .I3(GND),
    .CIN(GND) 
);
defparam n546_s0.ALU_MODE=3;
  ALU n547_s0 (
    .SUM(n547_1_SUM),
    .COUT(n547_3),
    .I0(l_accumulator[10]),
    .I1(l_accumulator[17]),
    .I3(GND),
    .CIN(n546_3) 
);
defparam n547_s0.ALU_MODE=3;
  ALU n548_s0 (
    .SUM(n548_1_SUM),
    .COUT(n548_3),
    .I0(l_accumulator[11]),
    .I1(l_accumulator[17]),
    .I3(GND),
    .CIN(n547_3) 
);
defparam n548_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(n549_3),
    .I0(l_accumulator[12]),
    .I1(l_accumulator[17]),
    .I3(GND),
    .CIN(n548_3) 
);
defparam n549_s0.ALU_MODE=3;
  ALU n550_s0 (
    .SUM(n550_1_SUM),
    .COUT(n550_3),
    .I0(l_accumulator[13]),
    .I1(l_accumulator[17]),
    .I3(GND),
    .CIN(n549_3) 
);
defparam n550_s0.ALU_MODE=3;
  ALU n551_s0 (
    .SUM(n551_1_SUM),
    .COUT(n551_3),
    .I0(l_accumulator[14]),
    .I1(l_accumulator[17]),
    .I3(GND),
    .CIN(n550_3) 
);
defparam n551_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_acc */
module primitive_counter_8 (
  clk,
  synced_mrst_n_49,
  timera_ovfl_Z,
  timera_cnt,
  synced_mrst_n,
  timera_rst,
  n28_8,
  n22_13,
  clka1,
  clka2,
  ff_reset,
  timera_ovfl
)
;
input clk;
input synced_mrst_n_49;
input timera_ovfl_Z;
input timera_cnt;
input synced_mrst_n;
input timera_rst;
input n28_8;
input n22_13;
input [7:0] clka1;
input [1:0] clka2;
input [6:6] ff_reset;
output timera_ovfl;
wire n16_4;
wire n38_3;
wire n39_3;
wire n40_3;
wire n41_3;
wire n42_3;
wire n43_3;
wire n44_3;
wire n45_3;
wire n46_3;
wire n47_3;
wire n16_5;
wire n38_4;
wire n39_4;
wire n41_4;
wire n42_4;
wire n45_4;
wire n44_6;
wire n43_6;
wire n59_7;
wire counter_8_9;
wire counter_full;
wire [9:0] counter;
wire VCC;
wire GND;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(counter[7]),
    .I1(counter[8]),
    .I2(counter[9]),
    .I3(n16_5) 
);
defparam n16_s1.INIT=16'h8000;
  LUT3 n38_s0 (
    .F(n38_3),
    .I0(n38_4),
    .I1(clka1[7]),
    .I2(timera_ovfl_Z) 
);
defparam n38_s0.INIT=8'hCA;
  LUT3 n39_s0 (
    .F(n39_3),
    .I0(n39_4),
    .I1(clka1[6]),
    .I2(timera_ovfl_Z) 
);
defparam n39_s0.INIT=8'hCA;
  LUT4 n40_s0 (
    .F(n40_3),
    .I0(clka1[5]),
    .I1(counter[7]),
    .I2(n16_5),
    .I3(timera_ovfl_Z) 
);
defparam n40_s0.INIT=16'hAA3C;
  LUT3 n41_s0 (
    .F(n41_3),
    .I0(n41_4),
    .I1(clka1[4]),
    .I2(timera_ovfl_Z) 
);
defparam n41_s0.INIT=8'hCA;
  LUT3 n42_s0 (
    .F(n42_3),
    .I0(n42_4),
    .I1(clka1[3]),
    .I2(timera_ovfl_Z) 
);
defparam n42_s0.INIT=8'hCA;
  LUT4 n43_s0 (
    .F(n43_3),
    .I0(clka1[2]),
    .I1(counter[4]),
    .I2(n43_6),
    .I3(timera_ovfl_Z) 
);
defparam n43_s0.INIT=16'hAA3C;
  LUT3 n44_s0 (
    .F(n44_3),
    .I0(n44_6),
    .I1(clka1[1]),
    .I2(timera_ovfl_Z) 
);
defparam n44_s0.INIT=8'hCA;
  LUT4 n45_s0 (
    .F(n45_3),
    .I0(clka1[0]),
    .I1(counter[2]),
    .I2(n45_4),
    .I3(timera_ovfl_Z) 
);
defparam n45_s0.INIT=16'hAA3C;
  LUT4 n46_s0 (
    .F(n46_3),
    .I0(clka2[1]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(timera_ovfl_Z) 
);
defparam n46_s0.INIT=16'hAA3C;
  LUT3 n47_s0 (
    .F(n47_3),
    .I0(counter[0]),
    .I1(clka2[0]),
    .I2(timera_ovfl_Z) 
);
defparam n47_s0.INIT=8'hC5;
  LUT2 timera_ovfl_s (
    .F(timera_ovfl),
    .I0(counter_full),
    .I1(timera_cnt) 
);
defparam timera_ovfl_s.INIT=4'h8;
  LUT4 n16_s2 (
    .F(n16_5),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(counter[6]),
    .I3(n43_6) 
);
defparam n16_s2.INIT=16'h8000;
  LUT4 n38_s1 (
    .F(n38_4),
    .I0(counter[7]),
    .I1(counter[8]),
    .I2(n16_5),
    .I3(counter[9]) 
);
defparam n38_s1.INIT=16'h7F80;
  LUT3 n39_s1 (
    .F(n39_4),
    .I0(counter[7]),
    .I1(n16_5),
    .I2(counter[8]) 
);
defparam n39_s1.INIT=8'h78;
  LUT4 n41_s1 (
    .F(n41_4),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(n43_6),
    .I3(counter[6]) 
);
defparam n41_s1.INIT=16'h7F80;
  LUT3 n42_s1 (
    .F(n42_4),
    .I0(counter[4]),
    .I1(n43_6),
    .I2(counter[5]) 
);
defparam n42_s1.INIT=8'h78;
  LUT2 n45_s1 (
    .F(n45_4),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam n45_s1.INIT=4'h8;
  LUT4 n44_s2 (
    .F(n44_6),
    .I0(counter[2]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(counter[3]) 
);
defparam n44_s2.INIT=16'h7F80;
  LUT4 n43_s2 (
    .F(n43_6),
    .I0(counter[2]),
    .I1(counter[3]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n43_s2.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_7),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(timera_rst),
    .I3(n28_8) 
);
defparam n59_s3.INIT=16'hF700;
  LUT4 counter_8_s4 (
    .F(counter_8_9),
    .I0(timera_cnt),
    .I1(timera_ovfl_Z),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam counter_8_s4.INIT=16'hEE0E;
  DFFRE counter_8_s0 (
    .Q(counter[8]),
    .D(n39_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFRE counter_7_s0 (
    .Q(counter[7]),
    .D(n40_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFRE counter_6_s0 (
    .Q(counter[6]),
    .D(n41_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFRE counter_5_s0 (
    .Q(counter[5]),
    .D(n42_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFRE counter_4_s0 (
    .Q(counter[4]),
    .D(n43_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFRE counter_3_s0 (
    .Q(counter[3]),
    .D(n44_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFRE counter_2_s0 (
    .Q(counter[2]),
    .D(n45_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFRE counter_1_s0 (
    .Q(counter[1]),
    .D(n46_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFRE counter_0_s0 (
    .Q(counter[0]),
    .D(n47_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  DFFE counter_full_s0 (
    .Q(counter_full),
    .D(n16_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE counter_9_s0 (
    .Q(counter[9]),
    .D(n38_3),
    .CLK(clk),
    .CE(counter_8_9),
    .RESET(n59_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_8 */
module primitive_counter_9 (
  clk,
  n26_8,
  synced_mrst_n_49,
  timerb_prescaler_cnt,
  phi1p,
  n105_11,
  ff_reset,
  timerb_prescaler_ovfl
)
;
input clk;
input n26_8;
input synced_mrst_n_49;
input timerb_prescaler_cnt;
input phi1p;
input n105_11;
input [6:6] ff_reset;
output timerb_prescaler_ovfl;
wire n10_4;
wire n18_6;
wire n17_6;
wire n16_6;
wire counter_2_9;
wire counter_full;
wire n19_8;
wire [3:0] counter;
wire VCC;
wire GND;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n10_s1.INIT=16'h8000;
  LUT2 timerb_prescaler_ovfl_s (
    .F(timerb_prescaler_ovfl),
    .I0(counter_full),
    .I1(timerb_prescaler_cnt) 
);
defparam timerb_prescaler_ovfl_s.INIT=4'h8;
  LUT2 n18_s2 (
    .F(n18_6),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam n18_s2.INIT=4'h6;
  LUT3 n17_s2 (
    .F(n17_6),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]) 
);
defparam n17_s2.INIT=8'h78;
  LUT4 n16_s2 (
    .F(n16_6),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n16_s2.INIT=16'h7F80;
  LUT4 counter_2_s4 (
    .F(counter_2_9),
    .I0(timerb_prescaler_cnt),
    .I1(phi1p),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam counter_2_s4.INIT=16'h20AA;
  DFFRE counter_2_s0 (
    .Q(counter[2]),
    .D(n17_6),
    .CLK(clk),
    .CE(counter_2_9),
    .RESET(n26_8) 
);
  DFFRE counter_1_s0 (
    .Q(counter[1]),
    .D(n18_6),
    .CLK(clk),
    .CE(counter_2_9),
    .RESET(n26_8) 
);
  DFFRE counter_0_s0 (
    .Q(counter[0]),
    .D(n19_8),
    .CLK(clk),
    .CE(counter_2_9),
    .RESET(n26_8) 
);
  DFFE counter_full_s0 (
    .Q(counter_full),
    .D(n10_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE counter_3_s0 (
    .Q(counter[3]),
    .D(n16_6),
    .CLK(clk),
    .CE(counter_2_9),
    .RESET(n26_8) 
);
  INV n19_s4 (
    .O(n19_8),
    .I(counter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_9 */
module primitive_counter_10 (
  clk,
  synced_mrst_n_49,
  timerb_ld,
  timerb_cnt,
  synced_mrst_n,
  timerb_rst,
  n28_8,
  n22_13,
  clkb,
  ff_reset,
  timerb_ovfl
)
;
input clk;
input synced_mrst_n_49;
input timerb_ld;
input timerb_cnt;
input synced_mrst_n;
input timerb_rst;
input n28_8;
input n22_13;
input [7:0] clkb;
input [6:6] ff_reset;
output timerb_ovfl;
wire n14_4;
wire n32_3;
wire n33_3;
wire n34_3;
wire n35_3;
wire n36_3;
wire n37_3;
wire n38_3;
wire n39_3;
wire n14_5;
wire n33_4;
wire n34_4;
wire n37_4;
wire n36_6;
wire n35_6;
wire n49_7;
wire counter_6_9;
wire counter_full;
wire [7:0] counter;
wire VCC;
wire GND;
  LUT2 n14_s1 (
    .F(n14_4),
    .I0(counter[7]),
    .I1(n14_5) 
);
defparam n14_s1.INIT=4'h8;
  LUT4 n32_s0 (
    .F(n32_3),
    .I0(clkb[7]),
    .I1(counter[7]),
    .I2(n14_5),
    .I3(timerb_ld) 
);
defparam n32_s0.INIT=16'hAA3C;
  LUT3 n33_s0 (
    .F(n33_3),
    .I0(n33_4),
    .I1(clkb[6]),
    .I2(timerb_ld) 
);
defparam n33_s0.INIT=8'hCA;
  LUT3 n34_s0 (
    .F(n34_3),
    .I0(n34_4),
    .I1(clkb[5]),
    .I2(timerb_ld) 
);
defparam n34_s0.INIT=8'hCA;
  LUT4 n35_s0 (
    .F(n35_3),
    .I0(clkb[4]),
    .I1(counter[4]),
    .I2(n35_6),
    .I3(timerb_ld) 
);
defparam n35_s0.INIT=16'hAA3C;
  LUT3 n36_s0 (
    .F(n36_3),
    .I0(n36_6),
    .I1(clkb[3]),
    .I2(timerb_ld) 
);
defparam n36_s0.INIT=8'hCA;
  LUT4 n37_s0 (
    .F(n37_3),
    .I0(clkb[2]),
    .I1(counter[2]),
    .I2(n37_4),
    .I3(timerb_ld) 
);
defparam n37_s0.INIT=16'hAA3C;
  LUT4 n38_s0 (
    .F(n38_3),
    .I0(clkb[1]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(timerb_ld) 
);
defparam n38_s0.INIT=16'hAA3C;
  LUT3 n39_s0 (
    .F(n39_3),
    .I0(clkb[0]),
    .I1(counter[0]),
    .I2(timerb_ld) 
);
defparam n39_s0.INIT=8'hA3;
  LUT2 timerb_ovfl_s (
    .F(timerb_ovfl),
    .I0(counter_full),
    .I1(timerb_cnt) 
);
defparam timerb_ovfl_s.INIT=4'h8;
  LUT4 n14_s2 (
    .F(n14_5),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(counter[6]),
    .I3(n35_6) 
);
defparam n14_s2.INIT=16'h8000;
  LUT4 n33_s1 (
    .F(n33_4),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(n35_6),
    .I3(counter[6]) 
);
defparam n33_s1.INIT=16'h7F80;
  LUT3 n34_s1 (
    .F(n34_4),
    .I0(counter[4]),
    .I1(n35_6),
    .I2(counter[5]) 
);
defparam n34_s1.INIT=8'h78;
  LUT2 n37_s1 (
    .F(n37_4),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam n37_s1.INIT=4'h8;
  LUT4 n36_s2 (
    .F(n36_6),
    .I0(counter[2]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(counter[3]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(counter[2]),
    .I1(counter[3]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n35_s2.INIT=16'h8000;
  LUT4 n49_s3 (
    .F(n49_7),
    .I0(ff_reset[6]),
    .I1(synced_mrst_n),
    .I2(timerb_rst),
    .I3(n28_8) 
);
defparam n49_s3.INIT=16'hF700;
  LUT4 counter_6_s4 (
    .F(counter_6_9),
    .I0(timerb_cnt),
    .I1(timerb_ld),
    .I2(ff_reset[6]),
    .I3(n22_13) 
);
defparam counter_6_s4.INIT=16'hEE0E;
  DFFRE counter_6_s0 (
    .Q(counter[6]),
    .D(n33_3),
    .CLK(clk),
    .CE(counter_6_9),
    .RESET(n49_7) 
);
  DFFRE counter_5_s0 (
    .Q(counter[5]),
    .D(n34_3),
    .CLK(clk),
    .CE(counter_6_9),
    .RESET(n49_7) 
);
  DFFRE counter_4_s0 (
    .Q(counter[4]),
    .D(n35_3),
    .CLK(clk),
    .CE(counter_6_9),
    .RESET(n49_7) 
);
  DFFRE counter_3_s0 (
    .Q(counter[3]),
    .D(n36_3),
    .CLK(clk),
    .CE(counter_6_9),
    .RESET(n49_7) 
);
  DFFRE counter_2_s0 (
    .Q(counter[2]),
    .D(n37_3),
    .CLK(clk),
    .CE(counter_6_9),
    .RESET(n49_7) 
);
  DFFRE counter_1_s0 (
    .Q(counter[1]),
    .D(n38_3),
    .CLK(clk),
    .CE(counter_6_9),
    .RESET(n49_7) 
);
  DFFRE counter_0_s0 (
    .Q(counter[0]),
    .D(n39_3),
    .CLK(clk),
    .CE(counter_6_9),
    .RESET(n49_7) 
);
  DFFE counter_full_s0 (
    .Q(counter_full),
    .D(n14_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE counter_7_s0 (
    .Q(counter[7]),
    .D(n32_3),
    .CLK(clk),
    .CE(counter_6_9),
    .RESET(n49_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* primitive_counter_10 */
module IKAOPM_timer (
  clk,
  synced_mrst_n_49,
  cycle_31,
  n360_10,
  dreg_rq_synced2,
  loreg_addr_valid,
  phi1n,
  n105_11,
  n58_11,
  synced_mrst_n,
  n28_8,
  n22_13,
  n26_8,
  phi1p,
  timerctrl,
  test,
  dbus_inlatch,
  ff_reset,
  clka1,
  clka2,
  clkb,
  timera_ovfl_Z,
  timera_flag,
  timerb_flag,
  w_opm_int_n
)
;
input clk;
input synced_mrst_n_49;
input cycle_31;
input n360_10;
input dreg_rq_synced2;
input loreg_addr_valid;
input phi1n;
input n105_11;
input n58_11;
input synced_mrst_n;
input n28_8;
input n22_13;
input n26_8;
input phi1p;
input [3:0] timerctrl;
input [2:2] test;
input [5:4] dbus_inlatch;
input [6:6] ff_reset;
input [7:0] clka1;
input [1:0] clka2;
input [7:0] clkb;
output timera_ovfl_Z;
output timera_flag;
output timerb_flag;
output w_opm_int_n;
wire n10_3;
wire n12_3;
wire n51_3;
wire n53_3;
wire n80_5;
wire n85_5;
wire n90_4;
wire n80_6;
wire n85_6;
wire o_TIMERB_FLAG_7;
wire o_TIMERA_FLAG_7;
wire n57_11;
wire n16_11;
wire timera_ovfl_z;
wire timerb_prescaler_ovfl_z;
wire timerb_prescaler_cnt;
wire timerb_cnt;
wire timerb_ld;
wire timerb_ovfl_z;
wire timera_cnt;
wire timera_rst;
wire timerb_rst;
wire timera_ovfl;
wire timerb_prescaler_ovfl;
wire timerb_ovfl;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(cycle_31),
    .I1(timerctrl[0]),
    .I2(test[2]) 
);
defparam n10_s0.INIT=8'hF8;
  LUT3 n12_s0 (
    .F(n12_3),
    .I0(timera_rst),
    .I1(timerctrl[0]),
    .I2(timera_ovfl_z) 
);
defparam n12_s0.INIT=8'hF8;
  LUT3 n51_s0 (
    .F(n51_3),
    .I0(timerb_prescaler_ovfl_z),
    .I1(timerctrl[1]),
    .I2(test[2]) 
);
defparam n51_s0.INIT=8'hF8;
  LUT3 n53_s0 (
    .F(n53_3),
    .I0(timerb_rst),
    .I1(timerctrl[1]),
    .I2(timerb_ovfl_z) 
);
defparam n53_s0.INIT=8'hF8;
  LUT4 n80_s2 (
    .F(n80_5),
    .I0(n360_10),
    .I1(n80_6),
    .I2(timerctrl[2]),
    .I3(synced_mrst_n_49) 
);
defparam n80_s2.INIT=16'hEF00;
  LUT4 n85_s2 (
    .F(n85_5),
    .I0(n360_10),
    .I1(n85_6),
    .I2(timerctrl[3]),
    .I3(synced_mrst_n_49) 
);
defparam n85_s2.INIT=16'hEF00;
  LUT2 n90_s1 (
    .F(n90_4),
    .I0(timerb_flag),
    .I1(timera_flag) 
);
defparam n90_s1.INIT=4'h1;
  LUT3 n80_s3 (
    .F(n80_6),
    .I0(dreg_rq_synced2),
    .I1(dbus_inlatch[4]),
    .I2(loreg_addr_valid) 
);
defparam n80_s3.INIT=8'h80;
  LUT3 n85_s3 (
    .F(n85_6),
    .I0(dbus_inlatch[5]),
    .I1(dreg_rq_synced2),
    .I2(loreg_addr_valid) 
);
defparam n85_s3.INIT=8'h80;
  LUT4 o_TIMERB_FLAG_s4 (
    .F(o_TIMERB_FLAG_7),
    .I0(timerb_ovfl_z),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam o_TIMERB_FLAG_s4.INIT=16'h20AA;
  LUT4 o_TIMERA_FLAG_s4 (
    .F(o_TIMERA_FLAG_7),
    .I0(timera_ovfl_z),
    .I1(phi1n),
    .I2(n105_11),
    .I3(ff_reset[6]) 
);
defparam o_TIMERA_FLAG_s4.INIT=16'h20AA;
  LUT4 n57_s5 (
    .F(n57_11),
    .I0(timerb_rst),
    .I1(timerctrl[1]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n57_s5.INIT=16'h3A33;
  LUT4 n16_s5 (
    .F(n16_11),
    .I0(timera_rst),
    .I1(timerctrl[0]),
    .I2(n58_11),
    .I3(ff_reset[6]) 
);
defparam n16_s5.INIT=16'h3A33;
  DFFE timera_ld_s0 (
    .Q(timera_ovfl_Z),
    .D(n12_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timera_ovfl_z_s0 (
    .Q(timera_ovfl_z),
    .D(timera_ovfl),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timerb_prescaler_ovfl_z_s0 (
    .Q(timerb_prescaler_ovfl_z),
    .D(timerb_prescaler_ovfl),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timerb_prescaler_cnt_s0 (
    .Q(timerb_prescaler_cnt),
    .D(cycle_31),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timerb_cnt_s0 (
    .Q(timerb_cnt),
    .D(n51_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timerb_ld_s0 (
    .Q(timerb_ld),
    .D(n53_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timerb_ovfl_z_s0 (
    .Q(timerb_ovfl_z),
    .D(timerb_ovfl),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFRE o_TIMERA_FLAG_s0 (
    .Q(timera_flag),
    .D(VCC),
    .CLK(clk),
    .CE(o_TIMERA_FLAG_7),
    .RESET(n80_5) 
);
  DFFRE o_TIMERB_FLAG_s0 (
    .Q(timerb_flag),
    .D(VCC),
    .CLK(clk),
    .CE(o_TIMERB_FLAG_7),
    .RESET(n85_5) 
);
  DFFE o_IRQ_n_s0 (
    .Q(w_opm_int_n),
    .D(n90_4),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFFE timera_cnt_s0 (
    .Q(timera_cnt),
    .D(n10_3),
    .CLK(clk),
    .CE(synced_mrst_n_49) 
);
  DFF timera_rst_s2 (
    .Q(timera_rst),
    .D(n16_11),
    .CLK(clk) 
);
defparam timera_rst_s2.INIT=1'b0;
  DFF timerb_rst_s2 (
    .Q(timerb_rst),
    .D(n57_11),
    .CLK(clk) 
);
defparam timerb_rst_s2.INIT=1'b0;
  primitive_counter_8 u_timera (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .timera_ovfl_Z(timera_ovfl_Z),
    .timera_cnt(timera_cnt),
    .synced_mrst_n(synced_mrst_n),
    .timera_rst(timera_rst),
    .n28_8(n28_8),
    .n22_13(n22_13),
    .clka1(clka1[7:0]),
    .clka2(clka2[1:0]),
    .ff_reset(ff_reset[6]),
    .timera_ovfl(timera_ovfl)
);
  primitive_counter_9 u_timerb_prescaler (
    .clk(clk),
    .n26_8(n26_8),
    .synced_mrst_n_49(synced_mrst_n_49),
    .timerb_prescaler_cnt(timerb_prescaler_cnt),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .ff_reset(ff_reset[6]),
    .timerb_prescaler_ovfl(timerb_prescaler_ovfl)
);
  primitive_counter_10 u_timerb (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .timerb_ld(timerb_ld),
    .timerb_cnt(timerb_cnt),
    .synced_mrst_n(synced_mrst_n),
    .timerb_rst(timerb_rst),
    .n28_8(n28_8),
    .n22_13(n22_13),
    .clkb(clkb[7:0]),
    .ff_reset(ff_reset[6]),
    .timerb_ovfl(timerb_ovfl)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM_timer */
module IKAOPM (
  clk,
  n105_11,
  n15_3,
  w_cs_n_11,
  ff_reset,
  ff_4mhz,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  ta_d,
  \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ,
  write_busy,
  reg_phase_ch6_c2,
  timera_flag,
  timerb_flag,
  w_opm_int_n,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  test,
  acc_opdata_0,
  acc_opdata_1,
  acc_opdata_7,
  acc_opdata_8,
  acc_opdata_9,
  w_opm_out_r,
  w_opm_out_l
)
;
input clk;
input n105_11;
input n15_3;
input w_cs_n_11;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input [0:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
input [0:0] ta_d;
input [7:0] \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ;
output write_busy;
output reg_phase_ch6_c2;
output timera_flag;
output timerb_flag;
output w_opm_int_n;
output [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
output [7:6] test;
output acc_opdata_0;
output acc_opdata_1;
output acc_opdata_7;
output acc_opdata_8;
output acc_opdata_9;
output [15:0] w_opm_out_r;
output [15:0] w_opm_out_l;
wire synced_mrst_n;
wire phi1p;
wire phi1n;
wire cycle_01;
wire cycle_31;
wire cycle_12_28;
wire cycle_05_21;
wire cycle_byte;
wire cycle_05;
wire cycle_10;
wire cycle_03;
wire cycle_00_16;
wire cycle_04_12_20_28;
wire cycle_29;
wire cycle_12;
wire cycle_15_31;
wire n58_11;
wire cycle_01_to_16;
wire synced_mrst_n_49;
wire dreg_rq_synced2;
wire ne;
wire force_kon;
wire n677_3;
wire kon;
wire n752_3;
wire n753_3;
wire n754_3;
wire kon_sr_0_7_0_22;
wire n26_8;
wire n28_8;
wire n360_10;
wire n360_12;
wire kon_sr_0_7_0_29;
wire n16_10;
wire loreg_addr_valid;
wire lfrq_update;
wire n22_13;
wire amen_out;
wire noise_mute;
wire noise_redundant_bit;
wire n208_6;
wire cyc10r_previous_phase_addr_tmp_26;
wire cyc10r_previous_phase_addr_tmp_27;
wire reg_attenlevel_ch8_c2;
wire phase_rst;
wire mrst_z;
wire \sr[0]_0_22 ;
wire \sr[27]_0_7 ;
wire \sr[27]_1_7 ;
wire \sr[27]_0_9 ;
wire \sr[27]_1_9 ;
wire \sr[0]_addr_tmp_64 ;
wire cyc42r_level_fp_sign_14;
wire cyc42r_level_fp_sign_31;
wire cyc42r_level_fp_sign_33;
wire timera_ovfl_Z;
wire [5:4] dbus_inlatch;
wire [5:0] test_0;
wire [4:0] nfrq;
wire [7:0] clka1;
wire [1:0] clka2;
wire [7:0] clkb;
wire [3:0] timerctrl;
wire [7:0] lfrq;
wire [6:0] pmd;
wire [6:0] amd;
wire [1:0] w;
wire [2:0] \sr[0] ;
wire [1:0] \sr[0]_0 ;
wire [5:0] kf;
wire [6:0] kc;
wire [2:0] \sr[0]_1 ;
wire [2:0] \sr[4] ;
wire [1:0] rl;
wire [1:0] \sr[0]_2 ;
wire [1:0] \sr[27] ;
wire [2:0] dt1;
wire [3:0] mul;
wire [4:0] ar;
wire [4:0] d1r;
wire [4:0] d2r;
wire [3:0] rr;
wire [3:0] d1l;
wire [1:0] ks;
wire [6:0] tl;
wire [0:0] noise_lfsr;
wire [8:0] noise_parallel;
wire [7:0] lfa;
wire [7:0] lfp;
wire [1:0] cyc4r_dt2;
wire [4:0] pdelta_shamt;
wire [5:5] kon_sr_24_31;
wire [2:0] fl;
wire [9:0] op_phasedata;
wire [9:0] op_attenlevel;
wire [1:0] cyc52r_algst;
wire [13:2] acc_opdata_2;
wire [2:0] cyc53r_algtype;
wire [1:0] ams_out;
wire [6:0] kc_out;
wire [5:0] kf_out;
wire [2:0] pms_out;
wire VCC;
wire GND;
  IKAOPM_timinggen TIMINGGEN (
    .clk(clk),
    .n105_11(n105_11),
    .n360_10(n360_10),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .synced_mrst_n(synced_mrst_n),
    .phi1p(phi1p),
    .phi1n(phi1n),
    .cycle_01(cycle_01),
    .cycle_31(cycle_31),
    .cycle_12_28(cycle_12_28),
    .cycle_05_21(cycle_05_21),
    .cycle_byte(cycle_byte),
    .cycle_05(cycle_05),
    .cycle_10(cycle_10),
    .cycle_03(cycle_03),
    .cycle_00_16(cycle_00_16),
    .cycle_04_12_20_28(cycle_04_12_20_28),
    .cycle_29(cycle_29),
    .cycle_12(cycle_12),
    .cycle_15_31(cycle_15_31),
    .n58_11(n58_11),
    .cycle_01_to_16(cycle_01_to_16),
    .synced_mrst_n_49(synced_mrst_n_49)
);
  IKAOPM_reg REG (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n15_3(n15_3),
    .w_cs_n_11(w_cs_n_11),
    .cycle_01(cycle_01),
    .cyc42r_level_fp_sign_31(cyc42r_level_fp_sign_31),
    .cyc42r_level_fp_sign_33(cyc42r_level_fp_sign_33),
    .cyc42r_level_fp_sign_14(cyc42r_level_fp_sign_14),
    .timera_ovfl_Z(timera_ovfl_Z),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .synced_mrst_n(synced_mrst_n),
    .phi1n(phi1n),
    .mrst_z(mrst_z),
    .n58_11(n58_11),
    .cycle_31(cycle_31),
    .\sr[27]_0_7 (\sr[27]_0_7 ),
    .\sr[27]_0_9 (\sr[27]_0_9 ),
    .\sr[0]_0_22 (\sr[0]_0_22 ),
    .\sr[27]_1_7 (\sr[27]_1_7 ),
    .\sr[27]_1_9 (\sr[27]_1_9 ),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .ta_d(ta_d[0]),
    .kon_sr_24_31(kon_sr_24_31[5]),
    .pms_out(pms_out[2:0]),
    .ams_out(ams_out[1:0]),
    .kf_out(kf_out[5:0]),
    .kc_out(kc_out[6:0]),
    .ff_reset(ff_reset[6]),
    .\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7:0]),
    .ff_4mhz(ff_4mhz[2:0]),
    .fl(fl[2:0]),
    .cyc53r_algtype(cyc53r_algtype[2:0]),
    .cyc4r_dt2(cyc4r_dt2[1:0]),
    .dreg_rq_synced2(dreg_rq_synced2),
    .ne(ne),
    .force_kon(force_kon),
    .write_busy(write_busy),
    .n677_3(n677_3),
    .kon(kon),
    .n752_3(n752_3),
    .n753_3(n753_3),
    .n754_3(n754_3),
    .kon_sr_0_7_0_22(kon_sr_0_7_0_22),
    .n26_8(n26_8),
    .n28_8(n28_8),
    .n360_10(n360_10),
    .n360_12(n360_12),
    .kon_sr_0_7_0_29(kon_sr_0_7_0_29),
    .n16_10(n16_10),
    .loreg_addr_valid(loreg_addr_valid),
    .lfrq_update(lfrq_update),
    .n22_13(n22_13),
    .amen_out(amen_out),
    .dbus_inlatch(dbus_inlatch[5:4]),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .test({test[7:6],test_0[5:0]}),
    .nfrq(nfrq[4:0]),
    .clka1(clka1[7:0]),
    .clka2(clka2[1:0]),
    .clkb(clkb[7:0]),
    .timerctrl(timerctrl[3:0]),
    .lfrq(lfrq[7:0]),
    .pmd(pmd[6:0]),
    .amd(amd[6:0]),
    .w(w[1:0]),
    .\sr[0] (\sr[0] [2:0]),
    .\sr[0]_126 (\sr[0]_0 [1:0]),
    .kf(kf[5:0]),
    .kc(kc[6:0]),
    .\sr[0]_127 (\sr[0]_1 [2:0]),
    .\sr[4] (\sr[4] [2:0]),
    .rl(rl[1:0]),
    .\sr[0]_128 (\sr[0]_2 [1:0]),
    .\sr[27] (\sr[27] [1:0]),
    .dt1(dt1[2:0]),
    .mul(mul[3:0]),
    .ar(ar[4:0]),
    .d1r(d1r[4:0]),
    .d2r(d2r[4:0]),
    .rr(rr[3:0]),
    .d1l(d1l[3:0]),
    .ks(ks[1:0]),
    .tl(tl[6:0])
);
  IKAOPM_noise NOISE (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .reg_attenlevel_ch8_c2(reg_attenlevel_ch8_c2),
    .cycle_12(cycle_12),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .synced_mrst_n(synced_mrst_n),
    .phi1n(phi1n),
    .n26_8(n26_8),
    .cycle_15_31(cycle_15_31),
    .nfrq(nfrq[4:0]),
    .ff_reset(ff_reset[6]),
    .noise_mute(noise_mute),
    .noise_redundant_bit(noise_redundant_bit),
    .n208_6(n208_6),
    .noise_lfsr(noise_lfsr[0]),
    .noise_parallel(noise_parallel[8:0])
);
  IKAOPM_lfo LFO (
    .cycle_12_28(cycle_12_28),
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .lfrq_update(lfrq_update),
    .n360_10(n360_10),
    .n16_10(n16_10),
    .n26_8(n26_8),
    .cycle_05_21(cycle_05_21),
    .cycle_byte(cycle_byte),
    .phi1p(phi1p),
    .n105_11(n105_11),
    .phi1n(phi1n),
    .n58_11(n58_11),
    .n22_13(n22_13),
    .lfrq(lfrq[7:0]),
    .w(w[1:0]),
    .test(test_0[3:1]),
    .noise_lfsr(noise_lfsr[0]),
    .amd(amd[6:0]),
    .pmd(pmd[6:0]),
    .ff_reset(ff_reset[6]),
    .lfa(lfa[7:0]),
    .lfp(lfp[7:0])
);
  IKAOPM_pg PG (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .phase_rst(phase_rst),
    .cyc42r_level_fp_sign_31(cyc42r_level_fp_sign_31),
    .cyc42r_level_fp_sign_33(cyc42r_level_fp_sign_33),
    .cyc42r_level_fp_sign_14(cyc42r_level_fp_sign_14),
    .n677_3(n677_3),
    .n360_10(n360_10),
    .n752_3(n752_3),
    .n753_3(n753_3),
    .cycle_05(cycle_05),
    .n754_3(n754_3),
    .\sr[27]_0_7 (\sr[27]_0_7 ),
    .\sr[27]_0_9 (\sr[27]_0_9 ),
    .\sr[0]_0_22 (\sr[0]_0_22 ),
    .\sr[27]_1_7 (\sr[27]_1_7 ),
    .\sr[27]_1_9 (\sr[27]_1_9 ),
    .synced_mrst_n(synced_mrst_n),
    .phi1n(phi1n),
    .n105_11(n105_11),
    .n58_11(n58_11),
    .cycle_10(cycle_10),
    .lfp(lfp[7:0]),
    .\sr[27] (\sr[27] [1:0]),
    .dt1(dt1[2:0]),
    .mul(mul[3:0]),
    .\sr[0] (\sr[0]_1 [2:0]),
    .kf(kf[5:0]),
    .kc(kc[6:0]),
    .\sr[0]_139 (\sr[0] [2:0]),
    .ff_reset(ff_reset[6]),
    .test(test_0[3]),
    .reg_phase_ch6_c2(reg_phase_ch6_c2),
    .cyc10r_previous_phase_addr_tmp_26(cyc10r_previous_phase_addr_tmp_26),
    .cyc10r_previous_phase_addr_tmp_27(cyc10r_previous_phase_addr_tmp_27),
    .cyc4r_dt2(cyc4r_dt2[1:0]),
    .pdelta_shamt(pdelta_shamt[4:0]),
    .kon_sr_24_31(kon_sr_24_31[5]),
    .fl(fl[2:0]),
    .op_phasedata(op_phasedata[9:0])
);
  IKAOPM_eg EG (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .kon(kon),
    .cycle_00_16(cycle_00_16),
    .cyc42r_level_fp_sign_31(cyc42r_level_fp_sign_31),
    .cycle_01_to_16(cycle_01_to_16),
    .n28_8(n28_8),
    .cycle_03(cycle_03),
    .amen_out(amen_out),
    .force_kon(force_kon),
    .synced_mrst_n(synced_mrst_n),
    .phi1n(phi1n),
    .n105_11(n105_11),
    .n360_12(n360_12),
    .n58_11(n58_11),
    .n26_8(n26_8),
    .cycle_31(cycle_31),
    .phi1p(phi1p),
    .d1l(d1l[3:0]),
    .test_0(test_0[0]),
    .test_5(test_0[5]),
    .tl(tl[6:0]),
    .ar(ar[4:0]),
    .d1r(d1r[4:0]),
    .d2r(d2r[4:0]),
    .rr(rr[3:0]),
    .pdelta_shamt(pdelta_shamt[4:0]),
    .ks(ks[1:0]),
    .lfa(lfa[7:0]),
    .ams_out(ams_out[1:0]),
    .kon_sr_24_31(kon_sr_24_31[5]),
    .ff_reset(ff_reset[6]),
    .\sr[0] (\sr[0]_2 [1:0]),
    .reg_attenlevel_ch8_c2(reg_attenlevel_ch8_c2),
    .phase_rst(phase_rst),
    .mrst_z(mrst_z),
    .\sr[0]_0_22 (\sr[0]_0_22 ),
    .\sr[27]_0_7 (\sr[27]_0_7 ),
    .\sr[27]_1_7 (\sr[27]_1_7 ),
    .\sr[27]_0_9 (\sr[27]_0_9 ),
    .\sr[27]_1_9 (\sr[27]_1_9 ),
    .\sr[0]_addr_tmp_64 (\sr[0]_addr_tmp_64 ),
    .op_attenlevel(op_attenlevel[9:0])
);
  IKAOPM_op OP (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .kon_sr_0_7_0_22(kon_sr_0_7_0_22),
    .cyc10r_previous_phase_addr_tmp_27(cyc10r_previous_phase_addr_tmp_27),
    .cyc10r_previous_phase_addr_tmp_26(cyc10r_previous_phase_addr_tmp_26),
    .synced_mrst_n(synced_mrst_n),
    .phi1n(phi1n),
    .n105_11(n105_11),
    .\sr[0]_addr_tmp_64 (\sr[0]_addr_tmp_64 ),
    .kon_sr_0_7_0_29(kon_sr_0_7_0_29),
    .n58_11(n58_11),
    .n208_6(n208_6),
    .n26_8(n26_8),
    .cycle_04_12_20_28(cycle_04_12_20_28),
    .phi1p(phi1p),
    .test(test_0[4]),
    .\sr[4] (\sr[4] [2:0]),
    .fl(fl[2:0]),
    .\sr[0] (\sr[0]_0 [1:0]),
    .kc(kc[6:0]),
    .kf(kf[5:0]),
    .\sr[0]_140 (\sr[0] [2:0]),
    .op_phasedata(op_phasedata[9:0]),
    .op_attenlevel(op_attenlevel[9:0]),
    .ff_reset(ff_reset[6]),
    .cyc42r_level_fp_sign_14(cyc42r_level_fp_sign_14),
    .cyc42r_level_fp_sign_31(cyc42r_level_fp_sign_31),
    .cyc42r_level_fp_sign_33(cyc42r_level_fp_sign_33),
    .cyc52r_algst(cyc52r_algst[1:0]),
    .acc_opdata({acc_opdata_2[13:10],acc_opdata_9,acc_opdata_8,acc_opdata_7,acc_opdata_2[6:2],acc_opdata_1,acc_opdata_0}),
    .cyc53r_algtype(cyc53r_algtype[2:0]),
    .ams_out(ams_out[1:0]),
    .kc_out(kc_out[6:0]),
    .kf_out(kf_out[5:0]),
    .pms_out(pms_out[2:0])
);
  IKAOPM_acc ACC (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .n16_10(n16_10),
    .n360_10(n360_10),
    .cycle_12(cycle_12),
    .noise_mute(noise_mute),
    .cycle_29(cycle_29),
    .ne(ne),
    .noise_redundant_bit(noise_redundant_bit),
    .phi1n(phi1n),
    .n105_11(n105_11),
    .n58_11(n58_11),
    .noise_parallel(noise_parallel[8:0]),
    .acc_opdata({acc_opdata_2[13:10],acc_opdata_9,acc_opdata_8,acc_opdata_7,acc_opdata_2[6:2],acc_opdata_1,acc_opdata_0}),
    .rl(rl[1:0]),
    .cyc52r_algst(cyc52r_algst[1:0]),
    .\sr[4] (\sr[4] [2:0]),
    .ff_reset(ff_reset[6]),
    .w_opm_out_r(w_opm_out_r[15:0]),
    .w_opm_out_l(w_opm_out_l[15:0])
);
  IKAOPM_timer TIMER (
    .clk(clk),
    .synced_mrst_n_49(synced_mrst_n_49),
    .cycle_31(cycle_31),
    .n360_10(n360_10),
    .dreg_rq_synced2(dreg_rq_synced2),
    .loreg_addr_valid(loreg_addr_valid),
    .phi1n(phi1n),
    .n105_11(n105_11),
    .n58_11(n58_11),
    .synced_mrst_n(synced_mrst_n),
    .n28_8(n28_8),
    .n22_13(n22_13),
    .n26_8(n26_8),
    .phi1p(phi1p),
    .timerctrl(timerctrl[3:0]),
    .test(test_0[2]),
    .dbus_inlatch(dbus_inlatch[5:4]),
    .ff_reset(ff_reset[6]),
    .clka1(clka1[7:0]),
    .clka2(clka2[1:0]),
    .clkb(clkb[7:0]),
    .timera_ovfl_Z(timera_ovfl_Z),
    .timera_flag(timera_flag),
    .timerb_flag(timerb_flag),
    .w_opm_int_n(w_opm_int_n)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPM */
module ip_ikaopm_wrapper (
  clk,
  n_tsltsl_d,
  n_tmerq_d,
  n_trd_d,
  n544_5,
  n490_5,
  n105_11,
  ta_d,
  w_rom_ma,
  ff_reset,
  ff_4mhz,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ,
  w_opm_data_en,
  ff_rom_rdata_5,
  ff_rom_rdata_8,
  w_rom_rdata_0_5,
  w_rom_rdata_1_5,
  w_rom_rdata_2_5,
  w_rom_rdata_3_5,
  w_rom_rdata_4_5,
  w_rom_rdata_5_5,
  w_rom_rdata_6_5,
  w_rom_rdata_7_5,
  n57_5,
  w_cs_n_7,
  n64_9,
  write_busy,
  reg_phase_ch6_c2,
  timera_flag,
  timerb_flag,
  w_opm_int_n,
  \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ,
  test,
  acc_opdata_0,
  acc_opdata_1,
  acc_opdata_7,
  acc_opdata_8,
  acc_opdata_9,
  w_opm_out_r,
  w_opm_out_l
)
;
input clk;
input n_tsltsl_d;
input n_tmerq_d;
input n_trd_d;
input n544_5;
input n490_5;
input n105_11;
input [15:0] ta_d;
input [0:0] w_rom_ma;
input [6:6] ff_reset;
input [2:0] ff_4mhz;
input [0:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
input [7:0] \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ;
output w_opm_data_en;
output ff_rom_rdata_5;
output ff_rom_rdata_8;
output w_rom_rdata_0_5;
output w_rom_rdata_1_5;
output w_rom_rdata_2_5;
output w_rom_rdata_3_5;
output w_rom_rdata_4_5;
output w_rom_rdata_5_5;
output w_rom_rdata_6_5;
output w_rom_rdata_7_5;
output n57_5;
output w_cs_n_7;
output n64_9;
output write_busy;
output reg_phase_ch6_c2;
output timera_flag;
output timerb_flag;
output w_opm_int_n;
output [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
output [7:6] test;
output acc_opdata_0;
output acc_opdata_1;
output acc_opdata_7;
output acc_opdata_8;
output acc_opdata_9;
output [15:0] w_opm_out_r;
output [15:0] w_opm_out_l;
wire n15_3;
wire n57_4;
wire n64_4;
wire n64_6;
wire n64_7;
wire w_cs_n_8;
wire w_cs_n_9;
wire n56_6;
wire w_cs_n_11;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire [31:1] DO_7;
wire VCC;
wire GND;
  LUT2 n15_s0 (
    .F(n15_3),
    .I0(n_tsltsl_d),
    .I1(n_tmerq_d) 
);
defparam n15_s0.INIT=4'hE;
  LUT4 n57_s1 (
    .F(n57_4),
    .I0(ta_d[14]),
    .I1(ta_d[15]),
    .I2(ff_reset[6]),
    .I3(n57_5) 
);
defparam n57_s1.INIT=16'hEFFF;
  LUT4 n64_s1 (
    .F(n64_4),
    .I0(ta_d[4]),
    .I1(n64_9),
    .I2(n64_6),
    .I3(n64_7) 
);
defparam n64_s1.INIT=16'hBFFF;
  LUT2 n57_s2 (
    .F(n57_5),
    .I0(n_tsltsl_d),
    .I1(n_trd_d) 
);
defparam n57_s2.INIT=4'h1;
  LUT4 n64_s3 (
    .F(n64_6),
    .I0(ta_d[10]),
    .I1(ta_d[11]),
    .I2(ta_d[12]),
    .I3(ta_d[13]) 
);
defparam n64_s3.INIT=16'h0001;
  LUT4 n64_s4 (
    .F(n64_7),
    .I0(ta_d[8]),
    .I1(ta_d[9]),
    .I2(ta_d[14]),
    .I3(ta_d[15]) 
);
defparam n64_s4.INIT=16'h0001;
  LUT3 w_cs_n_s3 (
    .F(w_cs_n_7),
    .I0(n544_5),
    .I1(w_cs_n_8),
    .I2(w_cs_n_9) 
);
defparam w_cs_n_s3.INIT=8'h80;
  LUT4 w_cs_n_s4 (
    .F(w_cs_n_8),
    .I0(ta_d[15]),
    .I1(ta_d[10]),
    .I2(ta_d[13]),
    .I3(ta_d[9]) 
);
defparam w_cs_n_s4.INIT=16'h4000;
  LUT4 w_cs_n_s5 (
    .F(w_cs_n_9),
    .I0(ta_d[4]),
    .I1(ta_d[8]),
    .I2(ta_d[11]),
    .I3(ta_d[12]) 
);
defparam w_cs_n_s5.INIT=16'h8000;
  LUT3 n56_s2 (
    .F(n56_6),
    .I0(n_tsltsl_d),
    .I1(n_tmerq_d),
    .I2(w_cs_n_11) 
);
defparam n56_s2.INIT=8'h01;
  LUT4 w_cs_n_s6 (
    .F(w_cs_n_11),
    .I0(n544_5),
    .I1(w_cs_n_8),
    .I2(w_cs_n_9),
    .I3(n490_5) 
);
defparam w_cs_n_s6.INIT=16'h7FFF;
  LUT3 n64_s5 (
    .F(n64_9),
    .I0(ta_d[7]),
    .I1(ta_d[5]),
    .I2(ta_d[6]) 
);
defparam n64_s5.INIT=8'h02;
  DFFR ff_rdata_en_s0 (
    .Q(w_opm_data_en),
    .D(n56_6),
    .CLK(clk),
    .RESET(n57_4) 
);
  DFFS ff_rom_rdata_s2 (
    .Q(ff_rom_rdata_5),
    .D(GND),
    .CLK(clk),
    .SET(n64_4) 
);
  pROM ff_rom_rdata_s4 (
    .DO({DO[31:1],ff_rom_rdata_8}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s4.BIT_WIDTH=1;
defparam ff_rom_rdata_s4.INIT_RAM_00=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_01=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_02=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_03=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_04=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_05=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_06=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_07=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_08=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_09=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_0A=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_0B=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_0C=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_0D=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_0E=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_0F=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_10=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_11=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_12=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_13=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_14=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_15=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_16=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_17=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_18=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_19=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_1A=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_1B=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_1C=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_1D=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_1E=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_1F=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_20=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_21=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_22=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_23=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_24=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_25=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_26=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_27=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_28=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_29=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_2A=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_2B=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_2C=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_2D=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_2E=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_2F=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_30=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_31=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_32=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_33=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_34=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_35=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_36=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_37=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_38=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_39=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_3A=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_3B=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_3C=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_3D=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_3E=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.INIT_RAM_3F=256'hFE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13FE13;
defparam ff_rom_rdata_s4.READ_MODE=1'b0;
defparam ff_rom_rdata_s4.RESET_MODE="SYNC";
  pROM ff_rom_rdata_s5 (
    .DO({DO_0[31:1],w_rom_rdata_0_5}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s5.BIT_WIDTH=1;
defparam ff_rom_rdata_s5.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFED751CC9806D8FC16B67793F8F7F6AF7827B64916000001;
defparam ff_rom_rdata_s5.INIT_RAM_01=256'hEDFE713F5C5A05A0582A8310D9E7BCD39E8CFFF7EF87FFFDFAC405BD9A7D006A;
defparam ff_rom_rdata_s5.INIT_RAM_02=256'hD420BDFBF153C5847F4F4D8507270D8C1E4E53BDF2F7BDFF4AFBCEBE1DF11662;
defparam ff_rom_rdata_s5.INIT_RAM_03=256'h406DEFC54F75C216D4F74DD5AA155159AE937D66BA66DBFEEDDE6BFD47555DAA;
defparam ff_rom_rdata_s5.INIT_RAM_04=256'hC6212AAD537FF6EB0E90D22B69A4DD69D29A46DEFC54FFFA679FCDD5AA5136A3;
defparam ff_rom_rdata_s5.INIT_RAM_05=256'hABF1AB2ADE7CE39EA9155969BD0F928C330FD746EBB7BFB3B226951285004852;
defparam ff_rom_rdata_s5.INIT_RAM_06=256'hDA74D760DB2C34AA0D32836AB0FF519454E971AAD3AD6B4F31746AD51AA546AE;
defparam ff_rom_rdata_s5.INIT_RAM_07=256'h0000020000000000FFFFFFFFBFFFFFFE000000000009D3153954CE7191475DA7;
defparam ff_rom_rdata_s5.INIT_RAM_08=256'h0000000800000000FFFFFFFFFEFFFFFF8000000000002000FFEFFFFFFFFFFFFB;
defparam ff_rom_rdata_s5.INIT_RAM_09=256'hFFBFFFFFFFFFFFEF0000080000000001FFFFFFFEFFFFFFFF0000000000200000;
defparam ff_rom_rdata_s5.INIT_RAM_0A=256'hFFFEFFFFFFFFFFFF0000002000000001FFFFFFFFFBFFFFFF0000000000008001;
defparam ff_rom_rdata_s5.INIT_RAM_0B=256'h0000000000020000FEFFFFFFFFFFFFBF8000200000000000FFFFFFFBFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_0C=256'hB6C4E52676606744367047E51401C373471187B7F3F683210413010023839453;
defparam ff_rom_rdata_s5.INIT_RAM_0D=256'hC410959581E5E4C50400362497E1D197679583F547F3B30033C3872604F74703;
defparam ff_rom_rdata_s5.INIT_RAM_0E=256'hFFFFFFFFFEFFFFFF8000000000002001FFEFFFFFFFFFFFFB0000020000000001;
defparam ff_rom_rdata_s5.INIT_RAM_0F=256'h0000080000000000FFFFFFFEFFFFFFFF8000000000200000EFFFFFFFFFFFFBFF;
defparam ff_rom_rdata_s5.INIT_RAM_10=256'hD669FFF313F5F4F4FBDAF0F325367F91F1BFB979E131131F6DA9E2117112DE5B;
defparam ff_rom_rdata_s5.INIT_RAM_11=256'h76BAB5775EFE7BB576DAB56FBBAE9EBEEB28BB5E6779E790CF7FFF9F33DBFFF4;
defparam ff_rom_rdata_s5.INIT_RAM_12=256'hD34A303BFFFFA5C7CFDBD65244211ABD698E78FD13ABF2BB9DDD697FBFAFEAB1;
defparam ff_rom_rdata_s5.INIT_RAM_13=256'h2101EE728AA8B496680FEAD83E11E05B9AE7EF909781FF3F121E1E9A1C2D1FB9;
defparam ff_rom_rdata_s5.INIT_RAM_14=256'h20E7DFCF7C929D59FCFFE13FFDFF9CF2DFFE67B983B6CBF774A2E764AAFFC589;
defparam ff_rom_rdata_s5.INIT_RAM_15=256'h5855FF7BCCD90A8EE941915151566BFCEB2EFA2CD5FB7C779B79B742D6781E62;
defparam ff_rom_rdata_s5.INIT_RAM_16=256'hCDDDEC1747FBE41CC6BDF1AEF6DFFE6DFB9AFE7CDBD219A33D2F0ADE393DFC36;
defparam ff_rom_rdata_s5.INIT_RAM_17=256'h9D168DFFF5E81CEE3AB03CFEFC9FBC8BE5BBE32E7FF79C73F2F7F676FA9D3D16;
defparam ff_rom_rdata_s5.INIT_RAM_18=256'hE69ABAED56FCB50353B3EF1CFFE2F3C7379BBBBDE767FEBBFCDEE9375E6BD6D9;
defparam ff_rom_rdata_s5.INIT_RAM_19=256'h41220A3E7F84BCF12E32F379ECDF9B039F70F71E9DE6DF4883FE65DFACF75FD7;
defparam ff_rom_rdata_s5.INIT_RAM_1A=256'h1CFE4048B0CCF492321954282172E9502471B4D6D2DE28CC152E366000092266;
defparam ff_rom_rdata_s5.INIT_RAM_1B=256'h9B273A536FD77AD7B34B79D8D58EA86E759DFCFD74BC6A776DAB69163E098D24;
defparam ff_rom_rdata_s5.INIT_RAM_1C=256'hEFF3E6772FE46F316CE405E8532D319C7B7765B3860B38D51772824542305D4C;
defparam ff_rom_rdata_s5.INIT_RAM_1D=256'h301636AC3A5F558756C8B30A0C348F4583FD0B0AFFF9660D9E60493CB25E335D;
defparam ff_rom_rdata_s5.INIT_RAM_1E=256'h680EC06F66B86F36FDF8F592F199A75AEFEFF2EE1EFDBBD7EEED3E14A6466629;
defparam ff_rom_rdata_s5.INIT_RAM_1F=256'hA518D0DD9C9360E2DD0DBFFA55B3BDA59EBA4EE62284CAA845001EC25ABDEE66;
defparam ff_rom_rdata_s5.INIT_RAM_20=256'h9D416265692E64D71D6392FE7758E77877A18F4EFD7F3D16CE4905BF9274BE51;
defparam ff_rom_rdata_s5.INIT_RAM_21=256'h4B967E7AF372F7EF359FF32AC9C9D9ECE2F3EEF19B770AEFCF2797752EBDDBB6;
defparam ff_rom_rdata_s5.INIT_RAM_22=256'h93BDA1E6FB6A95EE5DFDDBEEE77B49ED24B7CEB839413A84F82F47EEDB84B7AE;
defparam ff_rom_rdata_s5.INIT_RAM_23=256'hCADA7F78AB7A4AFE1C9D8EEBFF3EE79DF7F52EF52C14FBBBFF9D3EA7697EA769;
defparam ff_rom_rdata_s5.INIT_RAM_24=256'h6DB7FFFC310B5A741334CE3A894D93FB72FE20321B74022423486D8D5DCF34B4;
defparam ff_rom_rdata_s5.INIT_RAM_25=256'h14CFCF57B2C0A066BB9153CFC76520000000003EC53A577CBB2CA756379DDB9A;
defparam ff_rom_rdata_s5.INIT_RAM_26=256'h4BDE93938F4FD0902218669C24B96324884014124894798F897B84A4BF1D792C;
defparam ff_rom_rdata_s5.INIT_RAM_27=256'hBFD87648C8D863863861F9161863863F4D36936CBED5934B7EABF4AFE4DE57FD;
defparam ff_rom_rdata_s5.INIT_RAM_28=256'hD61C15E2578EF42E0004BBAB2C18B6B33DD32BEB6DE9BE53BAA307E6EFB9F5A3;
defparam ff_rom_rdata_s5.INIT_RAM_29=256'h3F4E6DF7AF6EF9E7CF8B43E7F8F1E3C64B393CBEC39F3EA7B76151FE7B3BCFBF;
defparam ff_rom_rdata_s5.INIT_RAM_2A=256'h666ECDDDDDDDD8A1A2A98260910AF9B34DF96124F7DD9C85F564C361FC261BF5;
defparam ff_rom_rdata_s5.INIT_RAM_2B=256'hFC0A4FEF390155000002ABFEAFEBEBED146B6CA7FBD65704ACF2CF8B3E7C0068;
defparam ff_rom_rdata_s5.INIT_RAM_2C=256'h0E80E80F9557DA3FAB25F014EE380007F7FA7BFD61F8B0E0A7BD883F36434F24;
defparam ff_rom_rdata_s5.INIT_RAM_2D=256'h18268F6FFFFFDB63BBE25C24FD6FE523FC78F1C25545540005F15541F81FB202;
defparam ff_rom_rdata_s5.INIT_RAM_2E=256'h2015A0305002C0201000D00000055070100140901001608060016010D0056E0C;
defparam ff_rom_rdata_s5.INIT_RAM_2F=256'hB003202050472090302750D07026D0F0D02330D0E00170B01040D0401004A000;
defparam ff_rom_rdata_s5.INIT_RAM_30=256'h60273060C001D010B00130C0B00050006002D0001001E0909000B050D0012010;
defparam ff_rom_rdata_s5.INIT_RAM_31=256'h600CE080A00950C0B002D05020017050E02CA04080023050B00D3020A0063050;
defparam ff_rom_rdata_s5.INIT_RAM_32=256'h5020B0B0900B50B030035070200140002001C0F0F0233010B006D010100560D0;
defparam ff_rom_rdata_s5.INIT_RAM_33=256'hB00E30807006B090100330C0F0005010B00050D0D02920D0502920000005A070;
defparam ff_rom_rdata_s5.INIT_RAM_34=256'h2005700000057050600E2040200090907003E0C09003F0A0D027D0907000A050;
defparam ff_rom_rdata_s5.INIT_RAM_35=256'hA006B0204002D0807002F0807002F080100F70C0B00770C0A00FF080B001F000;
defparam ff_rom_rdata_s5.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam ff_rom_rdata_s5.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.INIT_RAM_3F=256'hFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s5.READ_MODE=1'b0;
defparam ff_rom_rdata_s5.RESET_MODE="SYNC";
  pROM ff_rom_rdata_s6 (
    .DO({DO_1[31:1],w_rom_rdata_1_5}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s6.BIT_WIDTH=1;
defparam ff_rom_rdata_s6.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE8A1908051ADE800700BDC21C7A076B42EE16591C000012;
defparam ff_rom_rdata_s6.INIT_RAM_01=256'hFC00EA7FA607607605403E4440103300E9A900F4C8A83FD9401001DD9FD9600D;
defparam ff_rom_rdata_s6.INIT_RAM_02=256'h21FF61001F80470501C95417A0086B314403BC210B04200080860C02EFFF60FC;
defparam ff_rom_rdata_s6.INIT_RAM_03=256'h1CD2007E0778A2B47785A107C3226622912C508A44AD2006214D807C8AFE6AE9;
defparam ff_rom_rdata_s6.INIT_RAM_04=256'h694A7CBE1A8000925D266CB6E7DB1253A4CD9D2007E0000000386107C366C4CC;
defparam ff_rom_rdata_s6.INIT_RAM_05=256'h0FFB0E43E27335A03AA18D839052452A46439DE8A4D2008627C0E667FEF6F7ED;
defparam ff_rom_rdata_s6.INIT_RAM_06=256'h81E3FA1D8E4761B0D864363B1DFFFB3EC9D35B5076F2878063DEC3E1B0E86C3B;
defparam ff_rom_rdata_s6.INIT_RAM_07=256'h0000020000000000FF7FFFFFFFFFFFFF80000000000025F807785BD7D1E1261E;
defparam ff_rom_rdata_s6.INIT_RAM_08=256'h8000000000000400FFFFFFFFFEFFFFFF0000004000002000FFEFFFFFF7FFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_09=256'hFFFFFFFFFFFFFFEF0000000000040000FFFFFFFEFFFFFF7F0000400000200000;
defparam ff_rom_rdata_s6.INIT_RAM_0A=256'hFFFEFFFFFF7FFFFF4000002000000000FFF7FFFFFFFFFFFF0000000000000000;
defparam ff_rom_rdata_s6.INIT_RAM_0B=256'h0000040000020000FEFFFFFF7FFFFFFF0000200000000000F7FFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_0C=256'h74A481C0B35096C5109331210434E1808034116392310643C4647081A0A4A424;
defparam ff_rom_rdata_s6.INIT_RAM_0D=256'hC4D45656124434400606C07414C351A0D0A0D425D0C707C4074646E170922030;
defparam ff_rom_rdata_s6.INIT_RAM_0E=256'hFFFFFFFFFEFFFFFF0000004000002000FFEFFFFFF7FFFFFF0000020000000000;
defparam ff_rom_rdata_s6.INIT_RAM_0F=256'h0000000000040000FFFFFFFEFFFFFF7F0000400000200000EFFFFFF7FFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_10=256'h0B06080727F80D0D12901D4048408922922230C808014101F020649A1245205B;
defparam ff_rom_rdata_s6.INIT_RAM_11=256'h954A2596955B54B87A1CF8F2FCA779735CF3CA6AE39A8AA0A4C180C2DEA00C25;
defparam ff_rom_rdata_s6.INIT_RAM_12=256'h00A0400143261050AA8AEA7B5E3F1FCBC6929505CE2544EC76518E7556406DC2;
defparam ff_rom_rdata_s6.INIT_RAM_13=256'h4545DEAC14ECC6C4A72859E5DD272E737FDA506277BD4260CCD92A6EF0405249;
defparam ff_rom_rdata_s6.INIT_RAM_14=256'h4FA8178BEDFDBAAA25C452D120415096E8651E02BC609055545AD16470069A85;
defparam ff_rom_rdata_s6.INIT_RAM_15=256'h29A98C632002E57894B8062266248600C157FAC1E9008558AC0A801E18C631F6;
defparam ff_rom_rdata_s6.INIT_RAM_16=256'h96EC00BD4CCAC6250B4AC3189F1899F188038008A055A273CDD177AD34CFF8CB;
defparam ff_rom_rdata_s6.INIT_RAM_17=256'h6714C124D62309CAD9C619444020C0240D0AF9A97CB1B308061932185B56C152;
defparam ff_rom_rdata_s6.INIT_RAM_18=256'h7A2FAFF7C313D2E124755D82022A4B608F02F82E306330058765B8ED3C0FB20D;
defparam ff_rom_rdata_s6.INIT_RAM_19=256'hD25FFD90B2B64D1B434E019A3AA4124D791656926092951A2507C3D7E517B505;
defparam ff_rom_rdata_s6.INIT_RAM_1A=256'h6D2EC4C68ADBD109A6D9CD846D5A2236ACDBF07A66D7660ED5ABF60B52858403;
defparam ff_rom_rdata_s6.INIT_RAM_1B=256'h2A092D24338D8179268FFE4CE64F78EEFFFE3629054198BF2F1E9673C0CCA0B7;
defparam ff_rom_rdata_s6.INIT_RAM_1C=256'h1408DF82940C85631046705285E21F222DE8F2C95A1C1357392BB800DAD380E5;
defparam ff_rom_rdata_s6.INIT_RAM_1D=256'h65B3D460E8A2243233459FC6C475AFCC3503986B40861A604A3925F48AA0CD6E;
defparam ff_rom_rdata_s6.INIT_RAM_1E=256'h2837DDB21202B495E333A41506648AC5B80002002000805B2AA8127311990AF6;
defparam ff_rom_rdata_s6.INIT_RAM_1F=256'h6C8624040A4150B66A272CB4DC55D4529B0AB050CE3224E64C99C754C6D610E9;
defparam ff_rom_rdata_s6.INIT_RAM_20=256'h1AA929DDF9FCDA1062264820A0FE97B19EBD79CB15A0FF312504F2847D1120C1;
defparam ff_rom_rdata_s6.INIT_RAM_21=256'h0E1F43C84D000C90C0A988CC30002A9D480CE61FBCB23A18201862AED3DCC7CE;
defparam ff_rom_rdata_s6.INIT_RAM_22=256'h364F940018A540552C1CC86609F9B366D500D95B9AEECFEFF564CC9C586DCA60;
defparam ff_rom_rdata_s6.INIT_RAM_23=256'hBBC98CC98C193901AEDAD41B3EC2580EBCCED7CE5279399814A9FDCF32FBCF36;
defparam ff_rom_rdata_s6.INIT_RAM_24=256'hB6CF3FF390422C09A0DD4367631A2633BCFA0A810F30416166042C1C1CFF7693;
defparam ff_rom_rdata_s6.INIT_RAM_25=256'hAE31CCB713C45DA91C5C6182309A40000001001B92DE04B912E9892189032764;
defparam ff_rom_rdata_s6.INIT_RAM_26=256'hC8FD8DB7E2A74A19B96EC944B25C8D0DA626D889A4FB0BAC2CBE0DEAF067CC32;
defparam ff_rom_rdata_s6.INIT_RAM_27=256'h220CCCDB41401411201677894196012016C964B1BB7C39C8FAA879FFF444FFFC;
defparam ff_rom_rdata_s6.INIT_RAM_28=256'hE2A02645212778F72CB2E8AE51E7CB96A032CD7D97FF70C06FFB61002A12A522;
defparam ff_rom_rdata_s6.INIT_RAM_29=256'hE00CDFFC301BF23C38D1EE1FC7871E1F94005AFC54705BC058289760880020BE;
defparam ff_rom_rdata_s6.INIT_RAM_2A=256'hC72A8000000003F2817390B52B3602C5B20A2A516D7600883613F9FEFF8FEFFE;
defparam ff_rom_rdata_s6.INIT_RAM_2B=256'h2391B916214444111113BAEEEBBAEFBEFBDD8B12CC98E85CB2240091409CC8A8;
defparam ff_rom_rdata_s6.INIT_RAM_2C=256'h4364363C73311D495049E6670D4598581871FC0E2A09157959DC936564E98013;
defparam ff_rom_rdata_s6.INIT_RAM_2D=256'h55A998044CFF5A6601028A28479428D112A55E973333300023E73666246660DA;
defparam ff_rom_rdata_s6.INIT_RAM_2E=256'hA00F0060A0402040C0407080104290E0004010C0204250C0200580402041852A;
defparam ff_rom_rdata_s6.INIT_RAM_2F=256'h000B40406005400050069050B04880B0400350405042101020017010904C8080;
defparam ff_rom_rdata_s6.INIT_RAM_30=256'h4026D0B0504010405040D0401040600020416040604180C09000B0800008D080;
defparam ff_rom_rdata_s6.INIT_RAM_31=256'hE002D0C02044B080104050808040F0D050424000C040D09060465080B00A5000;
defparam ff_rom_rdata_s6.INIT_RAM_32=256'h3042B030A04A9030A04A90E090441040C041B0B0404B50400008804040058040;
defparam ff_rom_rdata_s6.INIT_RAM_33=256'hC04DD0C0004BD0A0E042D04030427080C0407090B045301030012080A00F0010;
defparam ff_rom_rdata_s6.INIT_RAM_34=256'h204A4010200240A0800F4040E04330006041409090414020D00A10C000404080;
defparam ff_rom_rdata_s6.INIT_RAM_35=256'hA00310A0E0096010E04CD010E044D0104005D000A04A50406049D00080413010;
defparam ff_rom_rdata_s6.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam ff_rom_rdata_s6.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.INIT_RAM_3F=256'hFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s6.READ_MODE=1'b0;
defparam ff_rom_rdata_s6.RESET_MODE="SYNC";
  pROM ff_rom_rdata_s7 (
    .DO({DO_2[31:1],w_rom_rdata_2_5}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s7.BIT_WIDTH=1;
defparam ff_rom_rdata_s7.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE1A608185D2C4240606B38458B1862D6086A412D0000000;
defparam ff_rom_rdata_s7.INIT_RAM_01=256'h5DC8EF7FB0954974954CBD5430659331F1BD720731AF0026000444D340804805;
defparam ff_rom_rdata_s7.INIT_RAM_02=256'hA5D339327EB1B43601917402226BCB3F60C339093B55093AC2182EC1BE1068D6;
defparam ff_rom_rdata_s7.INIT_RAM_03=256'h5E5AC9FAC229E2A0A74EE417DB3377776DBD0DDDB6D5AA718430DB08CD0B3BD1;
defparam ff_rom_rdata_s7.INIT_RAM_04=256'h8E73B43EDAC0B22DA3FDB7ED10FF45B47F36E5AC9FAC7F8210370417DB33D066;
defparam ff_rom_rdata_s7.INIT_RAM_05=256'h6FFC2E5BE4764BB0BAAD9583CFD7F5DA5247E36E9BBCA763BB6EB33939CF31CE;
defparam ff_rom_rdata_s7.INIT_RAM_06=256'hB3CFF85C1E5F05B6C165B07B7C7FBDDB0E5C6C6CB5524DA07CBB0BEDC2EB70BB;
defparam ff_rom_rdata_s7.INIT_RAM_07=256'h0000000000000000FFFFFFFFBFFFFFFF00001000000021EB1A685C554DA0DD3C;
defparam ff_rom_rdata_s7.INIT_RAM_08=256'h9000000000000400FFFDFFFFFEFFFFFF8000000000002000FFFFFFFFF7FFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_09=256'hFFBFFFFFFFFFFFFF0000000000040000FDFFFFFEFFFFFFFF0000000000200000;
defparam ff_rom_rdata_s7.INIT_RAM_0A=256'hFFFEFFFFFFFFFFFF0000002000001000FFF7FFFFFFFFFFFD0000000000008000;
defparam ff_rom_rdata_s7.INIT_RAM_0B=256'h0000040000000000FEFFFFFFFFFFFFBF0000200000100000F7FFFFFFFFFFFDFF;
defparam ff_rom_rdata_s7.INIT_RAM_0C=256'hC4A4A2E0A0C0C092D001806142E41454A0C4E0B034C410C1C5C4A2E090F00484;
defparam ff_rom_rdata_s7.INIT_RAM_0D=256'hC442000005D03044C0C4E4C644A0B6149454B0D0B424E0C5D4A0A094C0348080;
defparam ff_rom_rdata_s7.INIT_RAM_0E=256'hFFFDFFFFFEFFFFFF8000000000002000FFFFFFFFF7FFFFFF0000000000000000;
defparam ff_rom_rdata_s7.INIT_RAM_0F=256'h0000000000040000FDFFFFFEFFFFFFFF0000000000200000FFFFFFF7FFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_10=256'hC6A19047F7FFC9C9DA9299E51760E33363628043EA1D8934B4036FDF97D52400;
defparam ff_rom_rdata_s7.INIT_RAM_11=256'h2713D7253A368922A2F1E3C4E9367A7638E39247F72861F2DFEDDF423D89A9B5;
defparam ff_rom_rdata_s7.INIT_RAM_12=256'h9581700016FDE78EDE78148018B5078AA329C7A9CF10C9F0B8939E59E72FA496;
defparam ff_rom_rdata_s7.INIT_RAM_13=256'hD1D1ECBA0CA2209096DE01CA3539E53BD4DEEAC86A895F528E5B7E7A34F946D3;
defparam ff_rom_rdata_s7.INIT_RAM_14=256'hC722AE2B04669729C4ADF2F7EF5FBAD4C2DF5DE189DCFDAAAA5396A452112E01;
defparam ff_rom_rdata_s7.INIT_RAM_15=256'h3BB9CE77840BC54BDEA2877733B682D2ECEF08D1B40AF4F283E83E5659DA36C6;
defparam ff_rom_rdata_s7.INIT_RAM_16=256'hE81B862F0DEAF3214CDCE2B767FE777DC28AA22A3995B9DAF5F52BCF7CC028FC;
defparam ff_rom_rdata_s7.INIT_RAM_17=256'h15B06D7DE20A0A33316412D601BEA1B3D134F3CA8BD680CC061D141673DDA15C;
defparam ff_rom_rdata_s7.INIT_RAM_18=256'h17F55505D27282890C23EE1163C0FB84402C0B3DB14EDCAD326AA81400B032DD;
defparam ff_rom_rdata_s7.INIT_RAM_19=256'h84A65368950050FB426008A1F543CE0464634504220019F9A381002A28646606;
defparam ff_rom_rdata_s7.INIT_RAM_1A=256'h5D179C8452113D818399CB2649117B2CA89A01EFA3857B469D000BEC631AC9AD;
defparam ff_rom_rdata_s7.INIT_RAM_1B=256'hA209A2158FF931A90461BA7F10705494BA20B2C0A1597EE56034527F6CE52D92;
defparam ff_rom_rdata_s7.INIT_RAM_1C=256'h587DF3A7F878A622B6E77DBC36496BF8EF2E145BD695BAC42A7BBE5092F768A0;
defparam ff_rom_rdata_s7.INIT_RAM_1D=256'h73FF72549EE632E27F67F8E490500D8AA61B1549871BBEFE94296CE250ACBB33;
defparam ff_rom_rdata_s7.INIT_RAM_1E=256'h4EA85D447232EB2B18CB028565D4EEF723776A6127769A0655541A7F1797F7B2;
defparam ff_rom_rdata_s7.INIT_RAM_1F=256'h20B7AE56DFD10844B8892590DF481763A450BEF6AFA3EE6C8C8DF8A6F66622C5;
defparam ff_rom_rdata_s7.INIT_RAM_20=256'hDD445040005E800E11260857AD6825054429AC680CC3F72B4FC77F1C4F7DACDD;
defparam ff_rom_rdata_s7.INIT_RAM_21=256'h0ACF51586110670C134D82AD044590D061804C8427E6089081070D3B4A89907C;
defparam ff_rom_rdata_s7.INIT_RAM_22=256'h36172021F244C387198993CCC2F2DA4B708E9055505455AF4169772218097B4A;
defparam ff_rom_rdata_s7.INIT_RAM_23=256'h839187F384F3111C2B1055A258038754F86B666BEC4D93320F4DA76E5F4F6E5B;
defparam ff_rom_rdata_s7.INIT_RAM_24=256'h20857FF080588012FC10C061129242085EE9AABAD6667755276B691971EF6630;
defparam ff_rom_rdata_s7.INIT_RAM_25=256'h382FCFA097C65552C19407638547E0000061000FC28B159DBA01D16806050B00;
defparam ff_rom_rdata_s7.INIT_RAM_26=256'hAA97365239FE5B8C1E70EF7592D48A8D22064D832E67C45124BF4A54C4568DB6;
defparam ff_rom_rdata_s7.INIT_RAM_27=256'hA50186811CCDA48B6DA69A836CA4832BDEDB2591B82D39AA080B79D89850EC20;
defparam ff_rom_rdata_s7.INIT_RAM_28=256'hF6B9376410956CC52DB6603F71D2D284A05A2D2C0404368685582C94A817A1B2;
defparam ff_rom_rdata_s7.INIT_RAM_29=256'h20C03FD5B0EFE3FBF79ACDD83F7EEDDF950836FED757354035A8E16481018FBC;
defparam ff_rom_rdata_s7.INIT_RAM_2A=256'h8955100000000B575E873CE3876B43EEFF7B6BA691F65E4DD747A3D3FA2D3FEC;
defparam ff_rom_rdata_s7.INIT_RAM_2B=256'hDF1BAA25700505414143EBAFAEBEFBEFBED48B180944CBAB090007DB5EEF89D0;
defparam ff_rom_rdata_s7.INIT_RAM_2C=256'h26D26F5693C901C430F3F73721E366F4F7DBFD7F6B79B5F16D3C6C242C972106;
defparam ff_rom_rdata_s7.INIT_RAM_2D=256'h55A9DC2A4C00843712A29E2A3AD9EDD4FAD5AF573C93C80034634944C24C1649;
defparam ff_rom_rdata_s7.INIT_RAM_2E=256'hB04D8080A046D0D00000D0C0806E20804061F0C0C062D000202180802001852A;
defparam ff_rom_rdata_s7.INIT_RAM_2F=256'h00440080A06800C0806CA0C0606870406047C080A000B02040415080900CC080;
defparam ff_rom_rdata_s7.INIT_RAM_30=256'hC0404000100180800047404090607010804370C0A06110006040E000E04810C0;
defparam ff_rom_rdata_s7.INIT_RAM_31=256'hA06D00C0204B20D00048A0C0802760C0004D808080644080806940B04040C080;
defparam ff_rom_rdata_s7.INIT_RAM_32=256'hE020E0C00024A0C00024A0806061F080804000406067C0800000708000018080;
defparam ff_rom_rdata_s7.INIT_RAM_33=256'h60604000E02AC0C04026C080C04010C0606210402020A0C08064A080B0458080;
defparam ff_rom_rdata_s7.INIT_RAM_34=256'h806E1080A06610C0A0428090A04EF000A00160C0006450D0606C80006020B080;
defparam ff_rom_rdata_s7.INIT_RAM_35=256'hA005C0308043700000616000004160003069E080C044E04040036000A0606080;
defparam ff_rom_rdata_s7.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam ff_rom_rdata_s7.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.INIT_RAM_3F=256'hFF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s7.READ_MODE=1'b0;
defparam ff_rom_rdata_s7.RESET_MODE="SYNC";
  pROM ff_rom_rdata_s8 (
    .DO({DO_3[31:1],w_rom_rdata_3_5}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s8.BIT_WIDTH=1;
defparam ff_rom_rdata_s8.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE142985844806301C782570B2E61DCC75BC2490D0000000;
defparam ff_rom_rdata_s8.INIT_RAM_01=256'h823C44031E996996994CBB5018250130D5382A035381802A00014128049001C4;
defparam ff_rom_rdata_s8.INIT_RAM_02=256'hC5C3582A58B0343627D14E42C82401106642178413F1A4164288AD2112103843;
defparam ff_rom_rdata_s8.INIT_RAM_03=256'h5CBCA962C2820828AF1BCD179BD5111124B3444492CBDA5C8D5549C044225D12;
defparam ff_rom_rdata_s8.INIT_RAM_04=256'h2B4A743CD9E0A6896CB296496D2CD12596D2CBCA962C2842B398CD179B113422;
defparam ff_rom_rdata_s8.INIT_RAM_05=256'h6E122E1BD2419F48B80D95D159CC94486183A91D4931A52DC7EB7114D2B4A56B;
defparam ff_rom_rdata_s8.INIT_RAM_06=256'hB3CFF069961B67A7D9E1F65A6D83243A956AAA2CBE194EE72A728BCDA2E368BA;
defparam ff_rom_rdata_s8.INIT_RAM_07=256'h0000000000000000FFFFFFFFFFFFFFDF800000000001358B02CC45A731A2493D;
defparam ff_rom_rdata_s8.INIT_RAM_08=256'h8000000000000400FFFFFFFFFFFFFFFF0000000000002000FFFFFFFFFFFFFFFB;
defparam ff_rom_rdata_s8.INIT_RAM_09=256'hFFBFFFFFFFFFFFFF00000800000000007DFFFFFEFFFFFFFF0000400000000000;
defparam ff_rom_rdata_s8.INIT_RAM_0A=256'hFFFEFFFFFFFFFFFF4000000000000000FFF7FFFFFFFFFFFF0000010000000000;
defparam ff_rom_rdata_s8.INIT_RAM_0B=256'h0000040000020000FFFFFFFF7FFFFFBF8000200000100000FFFFFFFBFFFFFDFF;
defparam ff_rom_rdata_s8.INIT_RAM_0C=256'h10000515743034042430102584141401000002740500F4340000C01050001414;
defparam ff_rom_rdata_s8.INIT_RAM_0D=256'hC4000000056585F6000004908080224420060424001014002404040004010014;
defparam ff_rom_rdata_s8.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFF00000000000020007FFFFFFFFFFFFFFB0000000000000000;
defparam ff_rom_rdata_s8.INIT_RAM_0F=256'h0000080000000000FDFFFFFEFFFFFFFF8000400000000000EFFFFFF7FFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_10=256'hA493CCE2C03325A5B90A31C13364DB3129E685CB124D851C6411044992104892;
defparam ff_rom_rdata_s8.INIT_RAM_11=256'h241235241872A1303299B261B9261C7A7861934EED1883A107AC5F51A35855B8;
defparam ff_rom_rdata_s8.INIT_RAM_12=256'h94832000CDB33925441107B79E50C664C1F2548366C9E9B0189A5B534E08248B;
defparam ff_rom_rdata_s8.INIT_RAM_13=256'h9D9DB10845BB2DD5126527BB201ECD14600A2651E81A13417C43EFE825C9124C;
defparam ff_rom_rdata_s8.INIT_RAM_14=256'h56158AC8F9480C3340596BC5898C8CB639B6BB3D0904DB7FFF356FD842A04A0D;
defparam ff_rom_rdata_s8.INIT_RAM_15=256'h6FCA739CCC2A18F3F87B8111111264DAD29908708F8609F32E32A3452091E40F;
defparam ff_rom_rdata_s8.INIT_RAM_16=256'h1394C916297263B6C1452B04466455666B8536110D37CF1CB3D24B524BC00A98;
defparam ff_rom_rdata_s8.INIT_RAM_17=256'hAD631E31733A272824544736C080E0943BBF756546C53A7DF3DE6407F7C6D86E;
defparam ff_rom_rdata_s8.INIT_RAM_18=256'h68A1D16A9DAC89E9C17927BAA73765DE81A8021D1034848484C4EF6406A000E6;
defparam ff_rom_rdata_s8.INIT_RAM_19=256'h774BE6BBA4EE3716E777456E39B589E679F29AE5728AAC503A0AE079CFA38FCA;
defparam ff_rom_rdata_s8.INIT_RAM_1A=256'hB8B55A455BCD050152AF9D557A254B3564E38AC8BBB84B5FA07D7DEF80166D7F;
defparam ff_rom_rdata_s8.INIT_RAM_1B=256'hB11E0AF1EAC3DBA0A3A639170A7016509621268AAD12D28E5FE79C27BC57CBFB;
defparam ff_rom_rdata_s8.INIT_RAM_1C=256'hD1ADEB2D31A8C7E3A7BBA53ED63BFD9ADBE68716ED996D8A33D553D9F576EDEE;
defparam ff_rom_rdata_s8.INIT_RAM_1D=256'h1147A37482A22AACE7AF3E6FB26099CEEC6B1DD10B2AACCAB77DFFE55E896A33;
defparam ff_rom_rdata_s8.INIT_RAM_1E=256'h573FDAE02618EDBC6FA92AB44B5C299C7DBBB5B1ABB96C757FFD01E544ED553C;
defparam ff_rom_rdata_s8.INIT_RAM_1F=256'h4804944414900543D729659269F981C316D699A764B8AFFF9AEF97749C437A7A;
defparam ff_rom_rdata_s8.INIT_RAM_20=256'hB0DED7A8AE92B5197B455DBA42DC3BE02414CA65C08D673A7A67A76C464520BB;
defparam ff_rom_rdata_s8.INIT_RAM_21=256'h34C4A4967F314A9B234FA7CE78C734C269F69D8633AC95CC431C2D395953B03D;
defparam ff_rom_rdata_s8.INIT_RAM_22=256'h9337786396D1F3069B53BE9DB6065219580C14500414692EA53A2ED6A0E039AE;
defparam ff_rom_rdata_s8.INIT_RAM_23=256'h543C460CC0C784AB91CBC8D461E0B8F4F469C369C0E727673C0F073CCE0F3CCE;
defparam ff_rom_rdata_s8.INIT_RAM_24=256'h6934FFFE8C1ABA3C9175841097AEBB100A382D739ECF2326F0CE5B03EB581F67;
defparam ff_rom_rdata_s8.INIT_RAM_25=256'h76198428659D6EF5582AAA516EE970000181002F99FB1025C54CE85329AEB192;
defparam ff_rom_rdata_s8.INIT_RAM_26=256'h333454E1CECA10FEB393711ADB7EE764BC36FB8C0DCE6DEC8EF16E7B72BC8145;
defparam ff_rom_rdata_s8.INIT_RAM_27=256'h5FAA2C75DD8BB8AAAF288AAACFAEE3A90A592C9C87A392330006EC986B9A4C1F;
defparam ff_rom_rdata_s8.INIT_RAM_28=256'h563651E6D698819FB7FFD55EDC2CE7300AE556664C6933435117B45616716CF8;
defparam ff_rom_rdata_s8.INIT_RAM_29=256'hC9E0C9E86DC4FB52A52A85502A54A9534518A4BEC6A5A46AA68D05E4C51C7D02;
defparam ff_rom_rdata_s8.INIT_RAM_2A=256'h547FD99999999219C4DA60D67C31AD72CBD163FC9C96732585751A8D01B8D403;
defparam ff_rom_rdata_s8.INIT_RAM_2B=256'h904BD3FDF91441104512EFBEEBAEBAEBAEA73E737F767B279E5DED0B34F5AC7D;
defparam ff_rom_rdata_s8.INIT_RAM_2C=256'h4B64B701E59241A63A300CEDDD3731AAA69BEAD563D0B1B52EB4CCD8D4B4E31C;
defparam ff_rom_rdata_s8.INIT_RAM_2D=256'h5FBD5B1B9800A51686C8208468A945E5A4F9F7E620E20C00341D366036036492;
defparam ff_rom_rdata_s8.INIT_RAM_2E=256'h00492000004080808040500040632000C06020000063E0006061A0006041AFAF;
defparam ff_rom_rdata_s8.INIT_RAM_2F=256'h004010200062103000652040E06A200030674000004040C0E0411040604EF000;
defparam ff_rom_rdata_s8.INIT_RAM_30=256'h205060604040E00040466040306040802061A0006041C0006040B000104C2020;
defparam ff_rom_rdata_s8.INIT_RAM_31=256'h40480000004820003067200070462040E0489040406B604060406000206D6040;
defparam ff_rom_rdata_s8.INIT_RAM_32=256'h2060B0002061200020612000006020002040000010674000000220006041A000;
defparam ff_rom_rdata_s8.INIT_RAM_33=256'h004060302048E000206760402040900000629000406060006064600000412040;
defparam ff_rom_rdata_s8.INIT_RAM_34=256'h0003900000439000204A10804044208000401080000490500069A000A0400040;
defparam ff_rom_rdata_s8.INIT_RAM_35=256'hA00160000061A00000404000004040003043C040B040C080306740D0E040E000;
defparam ff_rom_rdata_s8.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam ff_rom_rdata_s8.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.INIT_RAM_3F=256'hFF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s8.READ_MODE=1'b0;
defparam ff_rom_rdata_s8.RESET_MODE="SYNC";
  pROM ff_rom_rdata_s9 (
    .DO({DO_4[31:1],w_rom_rdata_4_5}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s9.BIT_WIDTH=1;
defparam ff_rom_rdata_s9.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE236904066A56E20792FFD09D3ED70100A6201029000000;
defparam ff_rom_rdata_s9.INIT_RAM_01=256'h8298CD8027A3FA17A1D52A647929592059102307FFA5403F1111040824106DEB;
defparam ff_rom_rdata_s9.INIT_RAM_02=256'h894779AB48A14A4985A188E38B0610902007BD845B75A55A8428300A021338C0;
defparam ff_rom_rdata_s9.INIT_RAM_03=256'h9578AD2287E80E89270FDCA7033333336C9328CDB2579B543CF0DB88CC6A7F03;
defparam ff_rom_rdata_s9.INIT_RAM_04=256'h6BDA35381AD4AE5B1DB1929BE36CCB63B632578AD2282A9400025CA703333266;
defparam ff_rom_rdata_s9.INIT_RAM_05=256'h0400478105EBB8853F81A4C34041B0132600000EDB41B507A3EEB33014A52948;
defparam ff_rom_rdata_s9.INIT_RAM_06=256'h84C1C0BB2F86CBC1B2F86CBC1B3C331A0C5868252050D4C8085213C184E8611C;
defparam ff_rom_rdata_s9.INIT_RAM_07=256'h0000020000010000FF7FFFFFBFFFFFDF000000000000248A008D555379A4DA4F;
defparam ff_rom_rdata_s9.INIT_RAM_08=256'h1000000800000000FFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_09=256'hFFFFFFFFDFFFFFEF0000000000000000FDFFFFFEFFFFFFFF0000400000200000;
defparam ff_rom_rdata_s9.INIT_RAM_0A=256'hFFFFFFFFFF7FFFFF0000000000000000FFF7FFFFFFFFFFFF0000010000008000;
defparam ff_rom_rdata_s9.INIT_RAM_0B=256'h0000000000000000FEFFFFFF7FFFFFBF0000200000100000FFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_0C=256'h40303033607030F06274B737360273B3A4C0F430634430277737B36242F4F3F3;
defparam ff_rom_rdata_s9.INIT_RAM_0D=256'hC42735352070F0F0838362974703E472376270963477F7731290B0420727A7B3;
defparam ff_rom_rdata_s9.INIT_RAM_0E=256'hFFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF0000020000010000;
defparam ff_rom_rdata_s9.INIT_RAM_0F=256'h0000000000000000FDFFFFFEFFFFFFFF0000400000200000FFFFFFFFFFFFFBFF;
defparam ff_rom_rdata_s9.INIT_RAM_10=256'h0B168BC6D804C2021294165D7C9D1F6484485998A5426C6836E6946C8A247D94;
defparam ff_rom_rdata_s9.INIT_RAM_11=256'hCD674BCCC1931E6EED366CD86E638D9B8E9E67B339C71C8F2E7D5F45DA792E46;
defparam ff_rom_rdata_s9.INIT_RAM_12=256'h21E48000516A8C781044EEF5183B8E4AA4313643EF16666753394F90835359E5;
defparam ff_rom_rdata_s9.INIT_RAM_13=256'h4C4C513A4DDFEBE566D3C1BA43481582F04E08F4626906100ED03A7DA26247C2;
defparam ff_rom_rdata_s9.INIT_RAM_14=256'h47323013026D4AA68AE0C2E344402116AA2C5A8F6C5380AAA82C9EA444285E8C;
defparam ff_rom_rdata_s9.INIT_RAM_15=256'hA99C00003D8000B2805DB3333337448301310E71992C2348648648833A0A82A4;
defparam ff_rom_rdata_s9.INIT_RAM_16=256'hCA0A1E98A80B162785C01B22AF023BF00AA3228B20366202C1F0F70180D2A2CF;
defparam ff_rom_rdata_s9.INIT_RAM_17=256'hEEEB49E8123487F059590F68680B08157FB4334E85917F9200DD3A380B9DD95C;
defparam ff_rom_rdata_s9.INIT_RAM_18=256'h3005E57D8FCE814CC7DE007EC43DC01F8A2D51B4E269090F96E773F8A8B53465;
defparam ff_rom_rdata_s9.INIT_RAM_19=256'h73F9BFD8A2FEAF9B677F0B5F3FE42BF76D57CB8BFB8D0005750F22F3C7C78991;
defparam ff_rom_rdata_s9.INIT_RAM_1A=256'h21A07674CF1F020DB4B62D5B7A9304B57FDA51085736453AA88228B003D64F7D;
defparam ff_rom_rdata_s9.INIT_RAM_1B=256'h860BF4C88002EF25078D8380A7455046B60A33018D248174BA368620C0464093;
defparam ff_rom_rdata_s9.INIT_RAM_1C=256'h398C6F4C598FD5CB898669E4F2BBECBE7FF4C326095AE126B4C3B5FAD502A6F6;
defparam ff_rom_rdata_s9.INIT_RAM_1D=256'h3B20CB738134A62B60770416B3E9DABE2E627C55992382562ABF64C0C69248A3;
defparam ff_rom_rdata_s9.INIT_RAM_1E=256'h10350C886EB866E837310674924117005E999398A999E74AD5570E602289A216;
defparam ff_rom_rdata_s9.INIT_RAM_1F=256'hD915208431008223FF8BB6F89819F83BB8C681804C582CCD2A98AF6281623A38;
defparam ff_rom_rdata_s9.INIT_RAM_20=256'h19C41FB9D9D07B8A3F9DCBC0EF5E47ECEAB452ADDACC4AF8B8A76A6740022686;
defparam ff_rom_rdata_s9.INIT_RAM_21=256'h8CE060915C9400516A09537E7652209045154006342238043542692292E80544;
defparam ff_rom_rdata_s9.INIT_RAM_22=256'h302F1EA850914A24A0280D001410A0428848854404450008212B08EB10E9422A;
defparam ff_rom_rdata_s9.INIT_RAM_23=256'h7486146C9090CC338BDE9DEAA3C97A00951A2D1A2E2850105209014610014610;
defparam ff_rom_rdata_s9.INIT_RAM_24=256'hFBFA3FF60400BA77C1E6475CF084BCBB53DA09C1862021A0C086188810D0360F;
defparam ff_rom_rdata_s9.INIT_RAM_25=256'h8050D038293570B6DF19C4BAFCBA000000800003B15CA000CBD47A9BFC9CF8B6;
defparam ff_rom_rdata_s9.INIT_RAM_26=256'h34F822CBC180251B34AF07A4925EA46FD81DDC96C6568CDC3EAA0E74F0208868;
defparam ff_rom_rdata_s9.INIT_RAM_27=256'h3E9EFE7454AAA8FBCE2882FBCE2AAA8C62492DB006020634AD54581089A40821;
defparam ff_rom_rdata_s9.INIT_RAM_28=256'h0032331781B56AD7A5B6D55D5085F4E499CBEF77684936C7A05C28364E8C4199;
defparam ff_rom_rdata_s9.INIT_RAM_29=256'hE0B5883C288C108102606480102040844D4A6C0006256D641836010782501243;
defparam ff_rom_rdata_s9.INIT_RAM_2A=256'h88D542222222205C053C7A045AA59B76C9261349B98AA9704802110A0110A806;
defparam ff_rom_rdata_s9.INIT_RAM_2B=256'hB80012EE8D4504145143AEBAFBEFBEFBEF96DE783BA3309A4584C260A867AC52;
defparam ff_rom_rdata_s9.INIT_RAM_2C=256'h28528466C61C772AC98808AFA9908D384D005A20132601972C430AE6E22E9549;
defparam ff_rom_rdata_s9.INIT_RAM_2D=256'h7EE913156E00E7C4856A80EB500088194120408113913800074E1C12872C604B;
defparam ff_rom_rdata_s9.INIT_RAM_2E=256'hF0025050700570D050000050800880108000C0C1E00011D1D00411D1D00417FB;
defparam ff_rom_rdata_s9.INIT_RAM_2F=256'h2009C0A08001C0C0E00081404001005190209000A002A1414000205030013051;
defparam ff_rom_rdata_s9.INIT_RAM_30=256'h80363040E00000D170003050700011506000001000201051D00041D0500290C0;
defparam ff_rom_rdata_s9.INIT_RAM_31=256'h8026C04040049040402840505020404080064040C006B040402AB1C0C00AB050;
defparam ff_rom_rdata_s9.INIT_RAM_32=256'h40024080400880C1400880108004C0103001A050300890D1300901D150041000;
defparam ff_rom_rdata_s9.INIT_RAM_33=256'h702D305080213040C000B1906002214060002150F00710D0F0031051D00A5011;
defparam ff_rom_rdata_s9.INIT_RAM_34=256'h10280190102000508001409070091010B0016010102000C1A0021050C0203050;
defparam ff_rom_rdata_s9.INIT_RAM_35=256'hA000115030080140700DD1407005D04000045040C02A50C0C00050C0C0200190;
defparam ff_rom_rdata_s9.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam ff_rom_rdata_s9.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.INIT_RAM_3F=256'hFF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s9.READ_MODE=1'b0;
defparam ff_rom_rdata_s9.RESET_MODE="SYNC";
  pROM ff_rom_rdata_s10 (
    .DO({DO_5[31:1],w_rom_rdata_5_5}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s10.BIT_WIDTH=1;
defparam ff_rom_rdata_s10.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE0238D1104FACAC0784BFC51DFB276A40A6240208000000;
defparam ff_rom_rdata_s10.INIT_RAM_01=256'h130A0FC2A682E80E82440A7500EB7B01FB98F7F771037FEE1414054820107FFE;
defparam ff_rom_rdata_s10.INIT_RAM_02=256'h8043FBD2FF81C2000D8A0A4E044C10B82C8FBE19B78638BE86192006A3E76A15;
defparam ff_rom_rdata_s10.INIT_RAM_03=256'h24794BFE07EAA148572FC0025122222249200889249782B4407C926889757F03;
defparam ff_rom_rdata_s10.INIT_RAM_04=256'h48C6BC168A9360125801A412CB00024300348794BFE0748E03BC6002D1220044;
defparam ff_rom_rdata_s10.INIT_RAM_05=256'h4C0A0DD321708E8013E888986059251A01080D28D2042B17A3EEA22494A42908;
defparam ff_rom_rdata_s10.INIT_RAM_06=256'h20A9201A0DD68355A0DD68355A00E75E89525A8453A4C2877A5E8128A05A2835;
defparam ff_rom_rdata_s10.INIT_RAM_07=256'h0000020000010000FFFFFFFFFFFFFFFE00001000000865F810F8844243E0900B;
defparam ff_rom_rdata_s10.INIT_RAM_08=256'h0000000000000000FFFDFFFFFEFFFFFE0000000000002000FFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_09=256'hFFFFFFFFFFFFFFFF0000080000040001FFFFFFFFFFFFFF7F0000000000000000;
defparam ff_rom_rdata_s10.INIT_RAM_0A=256'hFFFEFFFFFF7FFFFF0000000000000000FFF7FFFFFFFFFFFF0000010000008001;
defparam ff_rom_rdata_s10.INIT_RAM_0B=256'h0000040000020000FFFFFFFFFFFFFFFE0000000000000000F7FFFFFBFFFFFDFF;
defparam ff_rom_rdata_s10.INIT_RAM_0C=256'hE888B8F8685858E82A39F80B2BA858CFA8F8E8292878FBC86FCB1F0F9F1BA9A9;
defparam ff_rom_rdata_s10.INIT_RAM_0D=256'hCC7B08083878B8F88B8B0B8B1B9A383BBB2B1B1B5B792B6F38A8899FEB58A8F8;
defparam ff_rom_rdata_s10.INIT_RAM_0E=256'hFFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF0000020000010001;
defparam ff_rom_rdata_s10.INIT_RAM_0F=256'h0000080000040000FFFFFFFFFFFFFF7E0000000000000000EFFFFFF7FFFFFBFF;
defparam ff_rom_rdata_s10.INIT_RAM_10=256'h36E8BA50FC2850505A561547F846BAA0C06AAB082020098E38908C28A2346EA2;
defparam ff_rom_rdata_s10.INIT_RAM_11=256'h4422014440928224241224482A2288928A082212214104800092008B39DA8C04;
defparam ff_rom_rdata_s10.INIT_RAM_12=256'h711810004B064208CA2C1F8BFD33B719786E1C3D4682422211100A10420100A0;
defparam ff_rom_rdata_s10.INIT_RAM_13=256'hC4C4D977FB777B711FA155FEB48B1556AA1DE4B9F7CB403E7FB8E3F731D744BD;
defparam ff_rom_rdata_s10.INIT_RAM_14=256'h77F956816E7FD3AD86D409D022739296E960BE4BC880B448896F342CEE27DD84;
defparam ff_rom_rdata_s10.INIT_RAM_15=256'h27939CE7203011BD08D00222222447620151F6D42A104680D94D94C39C6218E5;
defparam ff_rom_rdata_s10.INIT_RAM_16=256'hFEDC03F58CCACEAABFBDDF777A3B66A38E03C00CD6D614A7AFED93DC73CFFA88;
defparam ff_rom_rdata_s10.INIT_RAM_17=256'hBFBB1B8CCEF8870F3EB52F81653385367CE4F6DD582BDA89F6FDBE8987BB7D5D;
defparam ff_rom_rdata_s10.INIT_RAM_18=256'h7F7ADAF1E80D6B56B15FEDFA0ABE077EAF03FDA8C8FA7BA8FFFFF97F3C0FAB63;
defparam ff_rom_rdata_s10.INIT_RAM_19=256'h80241200B2F56F2B6F77ADDE6FEE3356EFD7ABFAB787F1BDEB8FE7EFF70FC5ED;
defparam ff_rom_rdata_s10.INIT_RAM_1A=256'hC090607F8EDFF9956E28EC67F39632B10ADBF67F3DB7721A20AA0A000008A01B;
defparam ff_rom_rdata_s10.INIT_RAM_1B=256'h052082B2EF90085307DFC1E4EECFAAEEFD9EF5731D432C81A26A6119415623B6;
defparam ff_rom_rdata_s10.INIT_RAM_1C=256'h08000B9A8806D9CB114BB0020844DA40224A514532DCD266B8AD5826C69F06F2;
defparam ff_rom_rdata_s10.INIT_RAM_1D=256'h131959E35CCEAC0AF957C8F62379A0AC0A00D81C80C011E07BBB6DAB8EA19190;
defparam ff_rom_rdata_s10.INIT_RAM_1E=256'h0FE93B374B228088C6D1CC750C81CF66080007021000C1371114237B73B21011;
defparam ff_rom_rdata_s10.INIT_RAM_1F=256'hDB9E03C16A41800448600000FE5FFE6B688EA15183231DDE2AAACFF3E7201439;
defparam ff_rom_rdata_s10.INIT_RAM_20=256'h27E536ADF3ACEAE7BB457794DEFDCFEFEFFE7EDDBE4002B1151431012939D6A0;
defparam ff_rom_rdata_s10.INIT_RAM_21=256'h1F54E8A5950188216C98576ED40449B4C615E26778D1FA25A010D36466FC4F8A;
defparam ff_rom_rdata_s10.INIT_RAM_22=256'h00E6840209022CCC64BC43226C191EE46473B55FEAFBCACCB15AFFDEB1AD8E38;
defparam ff_rom_rdata_s10.INIT_RAM_23=256'h50400C0073290876895EFBDBBB52696D9ED47BD47BF1F88820D8CD8B239B8B23;
defparam ff_rom_rdata_s10.INIT_RAM_24=256'hFB6F00F7ED43B43D8F6DCD54B4A5B6DD9E7E8188C5117170972314541CB0CE85;
defparam ff_rom_rdata_s10.INIT_RAM_25=256'h6824713779156F38FE3B8D2EDD2CC00000800019735F35F9C769E996A90EB7B6;
defparam ff_rom_rdata_s10.INIT_RAM_26=256'hF80743FBF334EA3878C19245B6D49942905DDB899FE71FFF4D8EFFFFFCCFDC32;
defparam ff_rom_rdata_s10.INIT_RAM_27=256'hED0A28F145D1410430D37BCD354104320000092005543AF8FFF818F7FDC47BFD;
defparam ff_rom_rdata_s10.INIT_RAM_28=256'h392622864C9462F52DB6F36E70B7ED96A0E76EF7FFDF7DD76AAA311C9A1073A2;
defparam ff_rom_rdata_s10.INIT_RAM_29=256'hF5AD022E9BA911870E5C2F87F0E1C38086804943243A4A818B42014C971F3642;
defparam ff_rom_rdata_s10.INIT_RAM_2A=256'h52913333333333A8E4E368BC28BF2000126382D92922425ECB92592E0592E812;
defparam ff_rom_rdata_s10.INIT_RAM_2B=256'h207C1D59415005405403FABFABFABFABFA89AB9F5658809B2804C67C380ABE12;
defparam ff_rom_rdata_s10.INIT_RAM_2C=256'h0000031E12B5C937201484B58A1E216DCF3C27678267C91509BFE4D6D8FFA019;
defparam ff_rom_rdata_s10.INIT_RAM_2D=256'hD4AB9B6D6FFFBDE6BF6AAA12750F9E11C162C1826946940035EA14000204244A;
defparam ff_rom_rdata_s10.INIT_RAM_2E=256'hB00EE190904FE010700FE010300FE090700FE010504FE1C1100FE1C1100FE76E;
defparam ff_rom_rdata_s10.INIT_RAM_2F=256'h000FE0C0C00FE1C1802FE041102FE140002FE141C00FE1D1D04FE080800FE051;
defparam ff_rom_rdata_s10.INIT_RAM_30=256'h003F6141504FE0C1C00F6011104F8050106FE0C1002FE001C00FE190B04FE0C1;
defparam ff_rom_rdata_s10.INIT_RAM_31=256'h802EE080004DE0C0400EE1C1C02FE041802EE000C00F6001C02F60C0806FE050;
defparam ff_rom_rdata_s10.INIT_RAM_32=256'h402FE1C0000FE180100FE090700FE1D0904FE100C02FE0C0000FE1C1C00FE0C0;
defparam ff_rom_rdata_s10.INIT_RAM_33=256'h502F6150102F6010500F6111500DE110D00DE041D021E0511021E051B00EE140;
defparam ff_rom_rdata_s10.INIT_RAM_34=256'h1027E190102FE111104FE090104DE011500FE091402FE140402FE150502FE1D0;
defparam ff_rom_rdata_s10.INIT_RAM_35=256'hA00FE050D02FE000006F0000004F0040406F0141C06F00C0406F00C0C02FE190;
defparam ff_rom_rdata_s10.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam ff_rom_rdata_s10.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.INIT_RAM_3F=256'hFF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s10.READ_MODE=1'b0;
defparam ff_rom_rdata_s10.RESET_MODE="SYNC";
  pROM ff_rom_rdata_s11 (
    .DO({DO_6[31:1],w_rom_rdata_6_5}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s11.BIT_WIDTH=1;
defparam ff_rom_rdata_s11.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFEFDCDEEC2A6012616B7B79FF8F7F6F5B8A6DBFFF7000023;
defparam ff_rom_rdata_s11.INIT_RAM_01=256'hD3E84A42FE702702703B851030F7D3F9FFB9FFF7FD8FFFFF401550B7DFFF0001;
defparam ff_rom_rdata_s11.INIT_RAM_02=256'h9C2BB0F0FEF9FDFFFF4759C01337013C36673B0873D1287FE23EE33CD21A6C5A;
defparam ff_rom_rdata_s11.INIT_RAM_03=256'hC299C3FBE6001417AFD6E471F81111116DB11445B6F988FFE41C5B7446AB1928;
defparam ff_rom_rdata_s11.INIT_RAM_04=256'hEFFF778FC4FFF21BE9BEB7DB556C43753756E99C3FBE7FFA101FE471F8111023;
defparam ff_rom_rdata_s11.INIT_RAM_05=256'hE20FE2F8BB177F1F8A3C74215F09B0AE54045FAF5BBE8FFB5F73311FDEF7B5AD;
defparam ff_rom_rdata_s11.INIT_RAM_06=256'hFE5CBBE0F2F83C9E0F2F83C9E0C2BEBBC7CF6FF3A35FBC2037BBF8FC7E2F1F89;
defparam ff_rom_rdata_s11.INIT_RAM_07=256'h0000020000010000FFFFFFFFFFFFFFFF000010000009E1EF9FE843B741A2DDE5;
defparam ff_rom_rdata_s11.INIT_RAM_08=256'h0000000000000000FFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_09=256'hFFBFFFFFDFFFFFEF00000000000000007DFFFFFEFFFFFF7F0000000000000000;
defparam ff_rom_rdata_s11.INIT_RAM_0A=256'hFFFFFFFFFFFFFFFF40000020000010007FFFFFFFFBFFFFFD0000000000000000;
defparam ff_rom_rdata_s11.INIT_RAM_0B=256'h0000040000020000FFFFFFFFFFFFFFFF0000200000100000FFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_0C=256'h30333030303120833112B013237030E390E0D052324233625032302031239090;
defparam ff_rom_rdata_s11.INIT_RAM_0D=256'hC42043432363B3F0B0B072B32100203322233173313125502380A03332129090;
defparam ff_rom_rdata_s11.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFF80000040000000007FEFFFFFF7FFFFFB0000000000000000;
defparam ff_rom_rdata_s11.INIT_RAM_0F=256'h0000080000040000FFFFFFFFFFFFFFFF8000400000200000FFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_10=256'h9DBF9F42242FFFFFFB9A3AE937B9725FDF9D8879E69FFB7FF58F020DD1116DFF;
defparam ff_rom_rdata_s11.INIT_RAM_11=256'hBFDFDFBFBF7FFDFBFBFDFBF7FDFF7F7F7DF7DFEFFFBEFBFEFD13A01FEFE9F6DB;
defparam ff_rom_rdata_s11.INIT_RAM_12=256'hD1B5F000FEFDE797FFFF2A09185A83B6ED0F66CA7F7DFDFDFEFFFFFFFFFEFFDF;
defparam ff_rom_rdata_s11.INIT_RAM_13=256'h6060AF3B6D9339913497E39B607DE501D05EFFD873E8FF3A0F0E3C7BBC7D06DB;
defparam ff_rom_rdata_s11.INIT_RAM_14=256'h47B7FD584F74F61F7F7FE0FFFFB7FDAF3FDE5DF8EFF7FDD5546751405A214E80;
defparam ff_rom_rdata_s11.INIT_RAM_15=256'h11996B5AE47901934AC881111116C4FE32790CD8BDFE7FBFFFFFFF431A581674;
defparam ff_rom_rdata_s11.INIT_RAM_16=256'h6DB7FE7FFFB2A679C6DEA33FF1D7FF1D788D3A367FAF3FD0F1F7EAEB28FAB07C;
defparam ff_rom_rdata_s11.INIT_RAM_17=256'h9C1C40FFA3E80637ED600EFAFCDF3CDBF48BE0C4FBFFE96803CEE634B38DBAE4;
defparam ff_rom_rdata_s11.INIT_RAM_18=256'hA795B54EFFFE830C6532FA88BDE4F2823B0D5FB5E037F68DBC6C61236C3513B8;
defparam ff_rom_rdata_s11.INIT_RAM_19=256'hF6DBFDF6FF96FCF1A6927BF9E89E952A79BA821751E56BCE46FE42DB3CA27BFB;
defparam ff_rom_rdata_s11.INIT_RAM_1A=256'h5BECC64E72093C8B90144C2271F1F870A8F45FEF821CB9E000AA022000165B64;
defparam ff_rom_rdata_s11.INIT_RAM_1B=256'h20078E33BF7EFAAF064503F0A3C5D1E46E8AF6D8F2F97E65E516943CF0CE38DA;
defparam ff_rom_rdata_s11.INIT_RAM_1C=256'h7FE7AAE5BFE0CB37FEB6756DBFFF25F6DB67BEF2969FAEFA7E533A00C0E379CF;
defparam ff_rom_rdata_s11.INIT_RAM_1D=256'h329CFCFCBE6573873CE5E5261E7EE80F87F91F0FFFF9FC6F9E4DB6DE797CBBF9;
defparam ff_rom_rdata_s11.INIT_RAM_1E=256'hCA5A897D6330EF94FFF963CBE5DFE5F3DFFFF1FE1FFF7F9DAAAC1C7CBE977694;
defparam ff_rom_rdata_s11.INIT_RAM_1F=256'h69F6E24696F1C1F7F6DFFFFE0F333F271FF17CBCA796E6CE1999DCC2F3F9B267;
defparam ff_rom_rdata_s11.INIT_RAM_20=256'h9EAB7A62D0DE66FEE92331BD4270A25BA392C6049FFF203FCB4FF7FFDFFCCD45;
defparam ff_rom_rdata_s11.INIT_RAM_21=256'h04C22490B351FFFF25F671324D47FF7FB2F36EEA1A7676FCED1FF6DD3F6DDDA6;
defparam ff_rom_rdata_s11.INIT_RAM_22=256'h93F1A5A3FBC385FB5DEDDAEEEE9B4FED2537FC0FFBABFDE7BFF64CCE0880A7E2;
defparam ff_rom_rdata_s11.INIT_RAM_23=256'hC8DA7A78A37B48FE1329C8CD7F3EE7FF6FBD2DBD2E34DBBBFFF6DBA769B5A769;
defparam ff_rom_rdata_s11.INIT_RAM_24=256'h6923401E4248D034DD258471831C91BBB212A30B5376F475C72D5D3D95B8F7B4;
defparam ff_rom_rdata_s11.INIT_RAM_25=256'hDA2F07B01D8CF5657388FBEFCB67E00000800034EB3151BC7128A772272D9392;
defparam ff_rom_rdata_s11.INIT_RAM_26=256'h1F92D39D2FEDFA881A50A75ADB6FEB85A0266C8B867B7889BFC5CC60675EB71E;
defparam ff_rom_rdata_s11.INIT_RAM_27=256'h0F28A640CEE9249249A6DD9A4934C36EF800000894AF931FAD5F88D882FC6C22;
defparam ff_rom_rdata_s11.INIT_RAM_28=256'hBEBD11BE7ED988EBF6DFFE2A20DCA48002D11642484DB06B3558BFF0032D4080;
defparam ff_rom_rdata_s11.INIT_RAM_29=256'h4FE44A39DFED194A959E5D482952A54C87A86C43D7276D43F70001B87119FD83;
defparam ff_rom_rdata_s11.INIT_RAM_2A=256'h8C2AB0000000095D87D118752A750366DBDBEBBDB5A1FFDFB3FC9E4D81E4D206;
defparam ff_rom_rdata_s11.INIT_RAM_2B=256'hBC1E134BDC0005550003FFEAABFFEAABFFF59353D2FF96C24004CD9F76D80CA8;
defparam ff_rom_rdata_s11.INIT_RAM_2C=256'h0000025492B6C12E70B88639DFB2A81FB6DE57DBEBDBF5C12EFBD00A0876ED1D;
defparam ff_rom_rdata_s11.INIT_RAM_2D=256'h66CF8BBFB3FFFFE2D3E00146EAC96F33B870E1C152952800254A14000204244A;
defparam ff_rom_rdata_s11.INIT_RAM_2E=256'hC00FF1514047F0414000F041000FF0415001F0501043F1804001F1804001F9B3;
defparam ff_rom_rdata_s11.INIT_RAM_2F=256'h4007F0C1800FF180C02FF110C02FF1504027F1108003F1515041F050800FF000;
defparam ff_rom_rdata_s11.INIT_RAM_30=256'h5037F1104041F0C04007F111504071511063F040C021F0404000F1D0904FF080;
defparam ff_rom_rdata_s11.INIT_RAM_31=256'h402FF050504FF040400FF1404027F041402FF041500FF041002FF190106FF041;
defparam ff_rom_rdata_s11.INIT_RAM_32=256'h1020F1810007F1C10007F0515001F1514041F1104027F0804007F1804001F041;
defparam ff_rom_rdata_s11.INIT_RAM_33=256'h002FF151102FF0415007F151D002F1415002F141502FF041302FF000C007F151;
defparam ff_rom_rdata_s11.INIT_RAM_34=256'h402FF0C04027F150C04FF0F1504FF0401003F1010027F141002FF1515020F151;
defparam ff_rom_rdata_s11.INIT_RAM_35=256'hA007F1410023F1119047F1119047F050100FF150904FF0D1506FF0C1C021F0C0;
defparam ff_rom_rdata_s11.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam ff_rom_rdata_s11.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.INIT_RAM_3F=256'hFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s11.READ_MODE=1'b0;
defparam ff_rom_rdata_s11.RESET_MODE="SYNC";
  pROM ff_rom_rdata_s12 (
    .DO({DO_7[31:1],w_rom_rdata_7_5}),
    .AD({w_rom_ma[0],ta_d[12:0]}),
    .CLK(clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_rom_rdata_s12.BIT_WIDTH=1;
defparam ff_rom_rdata_s12.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFE05D2CCA08684B412B61293E9D5F2843802924900000010;
defparam ff_rom_rdata_s12.INIT_RAM_01=256'h91E80B40BE1221021008813100E78AB16E25FFF2AD0FFFD50015552496C90000;
defparam ff_rom_rdata_s12.INIT_RAM_02=256'h840A91F0EC31C0003B4711C2032300EC36452B2873D1087EC6B8E33E9003CC13;
defparam ff_rom_rdata_s12.INIT_RAM_03=256'h40C9C3B0C600100C8E526418CC11111124910C44924C88FCE41C496444C11908;
defparam ff_rom_rdata_s12.INIT_RAM_04=256'h7B4A70C6667FF209709712C98E24412E12E25C9C3B0C7FFE000FE418CC111022;
defparam ff_rom_rdata_s12.INIT_RAM_05=256'h300B31CC3B2BB29CC3A61200930090764C0430A789228F3967339116739CE739;
defparam ff_rom_rdata_s12.INIT_RAM_06=256'h1224264091C82452091C824520808738C5CB2390930C88001328CC6633098CC5;
defparam ff_rom_rdata_s12.INIT_RAM_07=256'h0000020000010000FFFFFFFFFFFFFFFF800010000009C0C31B0209E4C1824922;
defparam ff_rom_rdata_s12.INIT_RAM_08=256'h0000000000000000FFFDFFFFFEFFFFFF0000000000002000FFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_09=256'hFFBFFFFFDFFFFFEF00000000000000007DFFFFFEFFFFFF7F0000000000000000;
defparam ff_rom_rdata_s12.INIT_RAM_0A=256'hFFFEFFFFFF7FFFFF00000000000000007FF7FFFFFBFFFFFD0000000000000000;
defparam ff_rom_rdata_s12.INIT_RAM_0B=256'h0000000000000000FEFFFFFF7FFFFFBF8000000000000000F7FFFFFBFFFFFDFF;
defparam ff_rom_rdata_s12.INIT_RAM_0C=256'h30303030303030B03431B0012330B0F3B0F0F03030303130000000150010B0B0;
defparam ff_rom_rdata_s12.INIT_RAM_0D=256'hC40000003170A3A00000308101A43020303002000030300070B0B0000030B0B0;
defparam ff_rom_rdata_s12.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFF80000040000020007FFFFFFFFFFFFFFF0000020000010000;
defparam ff_rom_rdata_s12.INIT_RAM_0F=256'h0000080000040000FFFFFFFFFFFFFFFF8000400000200000FFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_10=256'h96B9DF413409F5FDEB5E39E5A174FB3BBBBF8939E0100B11D5899213C930484B;
defparam ff_rom_rdata_s12.INIT_RAM_11=256'h6432316460D2C3262613264C2B22C8D2CB0C321A2561868185D0001CBD29FC99;
defparam ff_rom_rdata_s12.INIT_RAM_12=256'hF1117000ADBB638F2DB31A09106705346B0EC18A6A43432311904910624080B0;
defparam ff_rom_rdata_s12.INIT_RAM_13=256'h6868E712493119311687C3D23038E732859497885129BB320A162C50AC5F0491;
defparam ff_rom_rdata_s12.INIT_RAM_14=256'h4535DB5449662F12D99B60ADDBEE5D6555B6537C2B2E5BD5547051440E316488;
defparam ff_rom_rdata_s12.INIT_RAM_15=256'h9110E739E45901D2C6E881111112849E3348079827F27967373333C31A380E14;
defparam ff_rom_rdata_s12.INIT_RAM_16=256'hC99DE6E66B726638CC92622664CE664CF88F3A3E4BA40B8211A64A2718B81034;
defparam ff_rom_rdata_s12.INIT_RAM_17=256'hD90441BB63F80C04B4201CB2FC9F7C9BE58B228E76E63CE001CAFE2423193A60;
defparam ff_rom_rdata_s12.INIT_RAM_18=256'hA590904331644380279396AC7BE2718B31000799C845EF8C3C6CC9A744000991;
defparam ff_rom_rdata_s12.INIT_RAM_19=256'h4DB6C922E796BCECF4DA7B79E89D8F9F3930C20EF9E04AC3C3FE40491C663793;
defparam ff_rom_rdata_s12.INIT_RAM_1A=256'h150AC42698282C89B60C48224062582088A80D85840B18480288228000040252;
defparam ff_rom_rdata_s12.INIT_RAM_1B=256'h20048A122C8CB9860E48823005C080A35880F5D13498665A6500000C704408DA;
defparam ff_rom_rdata_s12.INIT_RAM_1C=256'h66710C2126708702242224DA6DA2932D9602659086B18C9C221112008022498B;
defparam ff_rom_rdata_s12.INIT_RAM_1D=256'h160C6446764734850CA4632406476608819C110276DD244C8C4DB6BA9A4C364C;
defparam ff_rom_rdata_s12.INIT_RAM_1E=256'h46CA884D23104B94DCD8449261BB66319B66626E16669B97AAAC0C4C2686ECC0;
defparam ff_rom_rdata_s12.INIT_RAM_1F=256'h9134C2C2849040022586924A13332B32AC1A4C242195E64608889CC2309DB226;
defparam ff_rom_rdata_s12.INIT_RAM_20=256'h848ADF33010676DE6D1182DBEF306678B7B1CF0ED93398224265A49BB26C8F44;
defparam ff_rom_rdata_s12.INIT_RAM_21=256'h0CCC74D07B50F35F8366F1B76D41B64B31FA19CC264D3DEEED072D9319833861;
defparam ff_rom_rdata_s12.INIT_RAM_22=256'h81B875A1E6C183B333C33999E6E6CB9B212E5E1401543821C7C7336E10C061A2;
defparam ff_rom_rdata_s12.INIT_RAM_23=256'h68387638A2E708EF1BBDDD6CEFBCF7964B3338333C4C8667DB66B260D96460D9;
defparam ff_rom_rdata_s12.INIT_RAM_24=256'h4DB6C00C40C8D82635B486D9C10EDBEF2E32628630CE4C4D0D18C3338320C76E;
defparam ff_rom_rdata_s12.INIT_RAM_25=256'hB20E4A9026446461B39102E9EAF16000000000240BB3702C23A8365B7708D8DB;
defparam ff_rom_rdata_s12.INIT_RAM_26=256'h836DB3871FDB98881230661ADB66E30180266C8A865A7889B6D1CC20A7183904;
defparam ff_rom_rdata_s12.INIT_RAM_27=256'h2920F240CEA820820820C70228228A0DD80000086E818C830403A00013180003;
defparam ff_rom_rdata_s12.INIT_RAM_28=256'h2C991134136DA8C9B6DB4E19A0DCB68002839B4B6C6930CDB0088FF00A3BE100;
defparam ff_rom_rdata_s12.INIT_RAM_29=256'h6EE0420DD6E508C1835638C0183060C083A8244193272403250001DA7301CB7D;
defparam ff_rom_rdata_s12.INIT_RAM_2A=256'h842A80000000000318B0180D1A6E012249B2C9249CA99CDB6AE422110221100B;
defparam ff_rom_rdata_s12.INIT_RAM_2B=256'h9C16136D915550000003FFFFFEAAAAABFFE01251DB64925B2CB60B564C520CA8;
defparam ff_rom_rdata_s12.INIT_RAM_2C=256'h0000025492B7C237206B62395679DC1769A605B2C9B7648167A7924A40076D04;
defparam ff_rom_rdata_s12.INIT_RAM_2D=256'h66CE45B6B3FF5A51D1A00106D844CB336810204250850800254A14000204244A;
defparam ff_rom_rdata_s12.INIT_RAM_2E=256'h0000000000000100000001007000010000000100400000C0400000C0400009B3;
defparam ff_rom_rdata_s12.INIT_RAM_2F=256'h400000C0C00000C0C02000404020004040200040400000405040014140000100;
defparam ff_rom_rdata_s12.INIT_RAM_30=256'h60300040504001C0400000001040007010200140402001C0400000D1D04001C0;
defparam ff_rom_rdata_s12.INIT_RAM_31=256'h402001414000014140000040402001404020004040000140402000C040200140;
defparam ff_rom_rdata_s12.INIT_RAM_32=256'hC02000C0400000C0400001000000000000000041402001C0400000C040000140;
defparam ff_rom_rdata_s12.INIT_RAM_33=256'h4020004040200110000000000000000000000040402001404020010000000060;
defparam ff_rom_rdata_s12.INIT_RAM_34=256'h00200001002000404000018010400100100000C0202000404020004000200040;
defparam ff_rom_rdata_s12.INIT_RAM_35=256'hA000000000200000000000000000014150400040C00000D0102000C000200001;
defparam ff_rom_rdata_s12.INIT_RAM_36=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0;
defparam ff_rom_rdata_s12.INIT_RAM_37=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_38=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_39=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_3A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_3B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_3C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_3D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_3E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.INIT_RAM_3F=256'hFF3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_rom_rdata_s12.READ_MODE=1'b0;
defparam ff_rom_rdata_s12.RESET_MODE="SYNC";
  IKAOPM u_ym2151 (
    .clk(clk),
    .n105_11(n105_11),
    .n15_3(n15_3),
    .w_cs_n_11(w_cs_n_11),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .ta_d(ta_d[0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7:0]),
    .write_busy(write_busy),
    .reg_phase_ch6_c2(reg_phase_ch6_c2),
    .timera_flag(timera_flag),
    .timerb_flag(timerb_flag),
    .w_opm_int_n(w_opm_int_n),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .test(test[7:6]),
    .acc_opdata_0(acc_opdata_0),
    .acc_opdata_1(acc_opdata_1),
    .acc_opdata_7(acc_opdata_7),
    .acc_opdata_8(acc_opdata_8),
    .acc_opdata_9(acc_opdata_9),
    .w_opm_out_r(w_opm_out_r[15:0]),
    .w_opm_out_l(w_opm_out_l[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ikaopm_wrapper */
module i8251_clk_en (
  n297_5,
  clk,
  n20_6,
  gtxc
)
;
input n297_5;
input clk;
input n20_6;
output gtxc;
wire VCC;
wire GND;
  DFFC ff_clk_s0 (
    .Q(gtxc),
    .D(n297_5),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8251_clk_en */
module i8251_transmitter (
  clk,
  n20_6,
  ff_ireset,
  ff_even_parity,
  ff_parity_en,
  n297_5,
  n297_6,
  n297_7,
  ff_out0_4,
  gtxc,
  ff_txc_a,
  ff_txc_wr,
  ff_char_len,
  ff_txc_d,
  ff_baud_rate,
  ff_stop_bits,
  w_txd
)
;
input clk;
input n20_6;
input ff_ireset;
input ff_even_parity;
input ff_parity_en;
input n297_5;
input n297_6;
input n297_7;
input ff_out0_4;
input gtxc;
input ff_txc_a;
input ff_txc_wr;
input [1:0] ff_char_len;
input [7:0] ff_txc_d;
input [1:0] ff_baud_rate;
input [1:0] ff_stop_bits;
output w_txd;
wire ff_tx_state_0_7;
wire ff_tx_data_7_8;
wire ff_txd_6;
wire ff_tx_parity_8;
wire ff_tx_state_2_9;
wire ff_tx_baud_counter_7_9;
wire n596_6;
wire n595_6;
wire n594_6;
wire n571_6;
wire n495_6;
wire n494_6;
wire n493_6;
wire n492_6;
wire n491_6;
wire n490_6;
wire n489_6;
wire n488_6;
wire n206_6;
wire n225_6;
wire n441_9;
wire n440_9;
wire n439_9;
wire n438_9;
wire n437_9;
wire n436_9;
wire n435_9;
wire n434_9;
wire n244_9;
wire n550_5;
wire ff_tx_state_1_11;
wire ff_tx_parity_11;
wire ff_tx_state_2_10;
wire ff_tx_baud_counter_7_10;
wire n595_7;
wire n594_7;
wire n571_7;
wire n225_7;
wire n441_10;
wire n441_12;
wire n440_10;
wire n440_11;
wire n439_10;
wire n439_11;
wire n438_10;
wire n438_11;
wire n438_12;
wire n437_10;
wire n437_11;
wire n436_10;
wire n436_11;
wire n435_10;
wire n435_11;
wire n435_12;
wire n434_11;
wire n244_10;
wire n550_6;
wire ff_tx_state_1_13;
wire ff_tx_parity_12;
wire n441_13;
wire n441_14;
wire n440_13;
wire n440_14;
wire n440_15;
wire n440_16;
wire n439_12;
wire n439_13;
wire n439_14;
wire n438_13;
wire n438_14;
wire n438_15;
wire n438_16;
wire n437_12;
wire n437_13;
wire n436_12;
wire n436_13;
wire n435_14;
wire n435_15;
wire n434_12;
wire n434_13;
wire n434_15;
wire n434_16;
wire n441_16;
wire n440_18;
wire n437_14;
wire n437_15;
wire n436_14;
wire n436_15;
wire n436_16;
wire n434_17;
wire n441_17;
wire n441_18;
wire n436_17;
wire n436_18;
wire ff_tx_state_1_15;
wire ff_tx_state_1_17;
wire n435_17;
wire n434_19;
wire n550_9;
wire n495_9;
wire ff_tx_parity_14;
wire n440_21;
wire n441_20;
wire n440_23;
wire ff_tx_parity_16;
wire n434_21;
wire n441_22;
wire ff_tx_state_1_19;
wire n440_25;
wire ff_tx_parity;
wire [2:0] ff_tx_state;
wire [7:0] ff_tx_data;
wire [2:0] ff_tx_remain_bit;
wire [7:0] ff_tx_baud_counter;
wire VCC;
wire GND;
  LUT3 ff_tx_state_1_s3 (
    .F(ff_tx_state_0_7),
    .I0(ff_tx_state_1_17),
    .I1(ff_tx_state_1_19),
    .I2(ff_tx_state_1_11) 
);
defparam ff_tx_state_1_s3.INIT=8'h0B;
  LUT3 ff_tx_data_7_s3 (
    .F(ff_tx_data_7_8),
    .I0(ff_tx_state_1_11),
    .I1(ff_tx_parity_8),
    .I2(ff_tx_state_1_19) 
);
defparam ff_tx_data_7_s3.INIT=8'hC5;
  LUT4 ff_txd_s3 (
    .F(ff_txd_6),
    .I0(ff_tx_state[1]),
    .I1(ff_tx_state[0]),
    .I2(ff_tx_parity_8),
    .I3(ff_tx_state_1_11) 
);
defparam ff_txd_s3.INIT=16'h00F1;
  LUT4 ff_tx_parity_s3 (
    .F(ff_tx_parity_8),
    .I0(ff_tx_parity_16),
    .I1(ff_tx_parity_14),
    .I2(ff_tx_parity_11),
    .I3(ff_ireset) 
);
defparam ff_tx_parity_s3.INIT=16'hFFE0;
  LUT4 ff_tx_state_2_s4 (
    .F(ff_tx_state_2_9),
    .I0(ff_tx_state_1_17),
    .I1(ff_ireset),
    .I2(ff_tx_state_2_10),
    .I3(ff_tx_state_1_11) 
);
defparam ff_tx_state_2_s4.INIT=16'h00EF;
  LUT4 ff_tx_baud_counter_7_s4 (
    .F(ff_tx_baud_counter_7_9),
    .I0(ff_tx_baud_counter_7_10),
    .I1(ff_ireset),
    .I2(ff_tx_state_2_10),
    .I3(ff_tx_state_1_11) 
);
defparam ff_tx_baud_counter_7_s4.INIT=16'h00DF;
  LUT4 n596_s2 (
    .F(n596_6),
    .I0(ff_char_len[0]),
    .I1(ff_tx_remain_bit[0]),
    .I2(ff_ireset),
    .I3(ff_tx_parity_14) 
);
defparam n596_s2.INIT=16'h0A03;
  LUT4 n595_s2 (
    .F(n595_6),
    .I0(n595_7),
    .I1(ff_char_len[1]),
    .I2(ff_ireset),
    .I3(ff_tx_parity_14) 
);
defparam n595_s2.INIT=16'h0C05;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(ff_tx_parity_14),
    .I1(ff_tx_remain_bit[2]),
    .I2(n594_7),
    .I3(ff_ireset) 
);
defparam n594_s2.INIT=16'h00BE;
  LUT4 n571_s2 (
    .F(n571_6),
    .I0(n571_7),
    .I1(ff_even_parity),
    .I2(ff_ireset),
    .I3(ff_tx_parity_14) 
);
defparam n571_s2.INIT=16'h030A;
  LUT4 n495_s2 (
    .F(n495_6),
    .I0(ff_txc_d[0]),
    .I1(ff_tx_data[1]),
    .I2(ff_ireset),
    .I3(n495_9) 
);
defparam n495_s2.INIT=16'h0A0C;
  LUT4 n494_s2 (
    .F(n494_6),
    .I0(ff_txc_d[1]),
    .I1(ff_tx_data[2]),
    .I2(ff_ireset),
    .I3(n495_9) 
);
defparam n494_s2.INIT=16'h0A0C;
  LUT4 n493_s2 (
    .F(n493_6),
    .I0(ff_txc_d[2]),
    .I1(ff_tx_data[3]),
    .I2(ff_ireset),
    .I3(n495_9) 
);
defparam n493_s2.INIT=16'h0A0C;
  LUT4 n492_s2 (
    .F(n492_6),
    .I0(ff_txc_d[3]),
    .I1(ff_tx_data[4]),
    .I2(ff_ireset),
    .I3(n495_9) 
);
defparam n492_s2.INIT=16'h0A0C;
  LUT4 n491_s2 (
    .F(n491_6),
    .I0(ff_txc_d[4]),
    .I1(ff_tx_data[5]),
    .I2(ff_ireset),
    .I3(n495_9) 
);
defparam n491_s2.INIT=16'h0A0C;
  LUT4 n490_s2 (
    .F(n490_6),
    .I0(ff_txc_d[5]),
    .I1(ff_tx_data[6]),
    .I2(ff_ireset),
    .I3(n495_9) 
);
defparam n490_s2.INIT=16'h0A0C;
  LUT4 n489_s2 (
    .F(n489_6),
    .I0(ff_txc_d[6]),
    .I1(ff_tx_data[7]),
    .I2(ff_ireset),
    .I3(n495_9) 
);
defparam n489_s2.INIT=16'h0A0C;
  LUT3 n488_s2 (
    .F(n488_6),
    .I0(ff_ireset),
    .I1(ff_txc_d[7]),
    .I2(n495_9) 
);
defparam n488_s2.INIT=8'h40;
  LUT4 n206_s2 (
    .F(n206_6),
    .I0(ff_parity_en),
    .I1(ff_tx_parity_16),
    .I2(n495_9),
    .I3(ff_ireset) 
);
defparam n206_s2.INIT=16'h00F8;
  LUT4 n225_s2 (
    .F(n225_6),
    .I0(ff_parity_en),
    .I1(ff_tx_parity_16),
    .I2(n225_7),
    .I3(ff_tx_state_1_19) 
);
defparam n225_s2.INIT=16'hF800;
  LUT3 n441_s5 (
    .F(n441_9),
    .I0(n441_10),
    .I1(n441_22),
    .I2(n441_12) 
);
defparam n441_s5.INIT=8'hE0;
  LUT4 n440_s5 (
    .F(n440_9),
    .I0(n440_10),
    .I1(n440_11),
    .I2(n440_25),
    .I3(ff_ireset) 
);
defparam n440_s5.INIT=16'h00F4;
  LUT3 n439_s5 (
    .F(n439_9),
    .I0(n439_10),
    .I1(n439_11),
    .I2(ff_ireset) 
);
defparam n439_s5.INIT=8'h0E;
  LUT3 n438_s5 (
    .F(n438_9),
    .I0(n438_10),
    .I1(n438_11),
    .I2(n438_12) 
);
defparam n438_s5.INIT=8'hE0;
  LUT3 n437_s5 (
    .F(n437_9),
    .I0(n437_10),
    .I1(n437_11),
    .I2(ff_ireset) 
);
defparam n437_s5.INIT=8'h0D;
  LUT3 n436_s5 (
    .F(n436_9),
    .I0(n436_10),
    .I1(n436_11),
    .I2(ff_ireset) 
);
defparam n436_s5.INIT=8'h0D;
  LUT4 n435_s5 (
    .F(n435_9),
    .I0(n435_10),
    .I1(n435_11),
    .I2(n435_12),
    .I3(ff_ireset) 
);
defparam n435_s5.INIT=16'h00FE;
  LUT4 n434_s5 (
    .F(n434_9),
    .I0(n434_19),
    .I1(ff_tx_baud_counter[7]),
    .I2(n434_11),
    .I3(ff_tx_state_1_19) 
);
defparam n434_s5.INIT=16'h4F00;
  LUT4 n244_s5 (
    .F(n244_9),
    .I0(n244_10),
    .I1(ff_tx_parity_11),
    .I2(ff_ireset),
    .I3(ff_tx_state[2]) 
);
defparam n244_s5.INIT=16'h030A;
  LUT4 n550_s1 (
    .F(n550_5),
    .I0(n550_6),
    .I1(ff_tx_parity_16),
    .I2(n550_9),
    .I3(ff_ireset) 
);
defparam n550_s1.INIT=16'hFF0B;
  LUT4 ff_tx_state_1_s6 (
    .F(ff_tx_state_1_11),
    .I0(ff_tx_state_1_13),
    .I1(n297_5),
    .I2(ff_ireset),
    .I3(n495_9) 
);
defparam ff_tx_state_1_s6.INIT=16'h0700;
  LUT2 ff_tx_parity_s6 (
    .F(ff_tx_parity_11),
    .I0(ff_tx_baud_counter_7_10),
    .I1(ff_tx_parity_12) 
);
defparam ff_tx_parity_s6.INIT=4'h4;
  LUT2 ff_tx_state_2_s5 (
    .F(ff_tx_state_2_10),
    .I0(ff_tx_state[2]),
    .I1(ff_tx_state[1]) 
);
defparam ff_tx_state_2_s5.INIT=4'h4;
  LUT4 ff_tx_baud_counter_7_s5 (
    .F(ff_tx_baud_counter_7_10),
    .I0(n297_6),
    .I1(n297_7),
    .I2(ff_out0_4),
    .I3(gtxc) 
);
defparam ff_tx_baud_counter_7_s5.INIT=16'h8F70;
  LUT2 n595_s3 (
    .F(n595_7),
    .I0(ff_tx_remain_bit[0]),
    .I1(ff_tx_remain_bit[1]) 
);
defparam n595_s3.INIT=4'h6;
  LUT2 n594_s3 (
    .F(n594_7),
    .I0(ff_tx_remain_bit[0]),
    .I1(ff_tx_remain_bit[1]) 
);
defparam n594_s3.INIT=4'h1;
  LUT3 n571_s3 (
    .F(n571_7),
    .I0(ff_tx_state_1_15),
    .I1(ff_tx_data[0]),
    .I2(ff_tx_parity) 
);
defparam n571_s3.INIT=8'h14;
  LUT2 n225_s3 (
    .F(n225_7),
    .I0(ff_tx_state[1]),
    .I1(ff_tx_state[2]) 
);
defparam n225_s3.INIT=4'h1;
  LUT4 n441_s6 (
    .F(n441_10),
    .I0(ff_tx_parity_12),
    .I1(n441_13),
    .I2(ff_tx_baud_counter[0]),
    .I3(ff_tx_baud_counter_7_10) 
);
defparam n441_s6.INIT=16'hF007;
  LUT4 n441_s8 (
    .F(n441_12),
    .I0(n441_14),
    .I1(ff_tx_state_2_10),
    .I2(ff_ireset),
    .I3(n441_20) 
);
defparam n441_s8.INIT=16'h000B;
  LUT4 n440_s6 (
    .F(n440_10),
    .I0(n440_13),
    .I1(ff_tx_baud_counter[1]),
    .I2(ff_tx_state_2_10),
    .I3(ff_tx_baud_counter_7_10) 
);
defparam n440_s6.INIT=16'h0305;
  LUT4 n440_s7 (
    .F(n440_11),
    .I0(n440_14),
    .I1(n440_15),
    .I2(n440_16),
    .I3(n495_9) 
);
defparam n440_s7.INIT=16'h00F1;
  LUT4 n439_s6 (
    .F(n439_10),
    .I0(n439_12),
    .I1(ff_tx_state[1]),
    .I2(n439_13),
    .I3(ff_tx_state[2]) 
);
defparam n439_s6.INIT=16'h050C;
  LUT4 n439_s7 (
    .F(n439_11),
    .I0(n440_25),
    .I1(n439_14),
    .I2(ff_baud_rate[1]),
    .I3(ff_tx_parity_12) 
);
defparam n439_s7.INIT=16'hE0EE;
  LUT4 n438_s6 (
    .F(n438_10),
    .I0(ff_tx_parity_12),
    .I1(ff_baud_rate[1]),
    .I2(n438_13),
    .I3(n438_14) 
);
defparam n438_s6.INIT=16'h008F;
  LUT4 n438_s7 (
    .F(n438_11),
    .I0(ff_tx_baud_counter[2]),
    .I1(n438_15),
    .I2(ff_tx_parity_12),
    .I3(ff_tx_baud_counter[3]) 
);
defparam n438_s7.INIT=16'h0B04;
  LUT4 n438_s8 (
    .F(n438_12),
    .I0(ff_tx_baud_counter_7_10),
    .I1(n441_22),
    .I2(ff_tx_baud_counter[3]),
    .I3(n438_16) 
);
defparam n438_s8.INIT=16'hFD00;
  LUT4 n437_s6 (
    .F(n437_10),
    .I0(ff_tx_baud_counter_7_10),
    .I1(n441_22),
    .I2(ff_tx_baud_counter[4]),
    .I3(n440_25) 
);
defparam n437_s6.INIT=16'h00DF;
  LUT3 n437_s7 (
    .F(n437_11),
    .I0(n437_12),
    .I1(n438_13),
    .I2(n437_13) 
);
defparam n437_s7.INIT=8'hE0;
  LUT3 n436_s6 (
    .F(n436_10),
    .I0(n436_12),
    .I1(ff_tx_parity_14),
    .I2(n435_10) 
);
defparam n436_s6.INIT=8'h07;
  LUT4 n436_s7 (
    .F(n436_11),
    .I0(n436_12),
    .I1(ff_tx_state[1]),
    .I2(n436_13),
    .I3(ff_tx_state[2]) 
);
defparam n436_s7.INIT=16'h0A0C;
  LUT3 n435_s6 (
    .F(n435_10),
    .I0(ff_baud_rate[0]),
    .I1(ff_baud_rate[1]),
    .I2(n495_9) 
);
defparam n435_s6.INIT=8'h80;
  LUT4 n435_s7 (
    .F(n435_11),
    .I0(ff_tx_baud_counter_7_10),
    .I1(n441_22),
    .I2(n435_17),
    .I3(ff_tx_baud_counter[6]) 
);
defparam n435_s7.INIT=16'hF200;
  LUT3 n435_s8 (
    .F(n435_12),
    .I0(n435_14),
    .I1(n438_13),
    .I2(n435_15) 
);
defparam n435_s8.INIT=8'hE0;
  LUT4 n434_s7 (
    .F(n434_11),
    .I0(n434_21),
    .I1(ff_tx_parity_16),
    .I2(n434_15),
    .I3(n434_16) 
);
defparam n434_s7.INIT=16'h50FC;
  LUT3 n244_s6 (
    .F(n244_10),
    .I0(ff_parity_en),
    .I1(ff_tx_state[0]),
    .I2(ff_tx_state[1]) 
);
defparam n244_s6.INIT=8'hD0;
  LUT4 n550_s2 (
    .F(n550_6),
    .I0(ff_tx_parity),
    .I1(ff_parity_en),
    .I2(ff_tx_data[0]),
    .I3(ff_tx_state_1_15) 
);
defparam n550_s2.INIT=16'hBBF0;
  LUT3 ff_tx_state_1_s8 (
    .F(ff_tx_state_1_13),
    .I0(gtxc),
    .I1(ff_txc_a),
    .I2(ff_txc_wr) 
);
defparam ff_tx_state_1_s8.INIT=8'h10;
  LUT4 ff_tx_parity_s7 (
    .F(ff_tx_parity_12),
    .I0(ff_tx_baud_counter[6]),
    .I1(ff_tx_baud_counter[7]),
    .I2(n434_12),
    .I3(n434_13) 
);
defparam ff_tx_parity_s7.INIT=16'h1000;
  LUT2 n441_s9 (
    .F(n441_13),
    .I0(ff_baud_rate[0]),
    .I1(ff_baud_rate[1]) 
);
defparam n441_s9.INIT=4'h1;
  LUT4 n441_s10 (
    .F(n441_14),
    .I0(n441_16),
    .I1(n441_13),
    .I2(ff_tx_parity_12),
    .I3(ff_tx_baud_counter[0]) 
);
defparam n441_s10.INIT=16'h001F;
  LUT4 n440_s9 (
    .F(n440_13),
    .I0(ff_baud_rate[1]),
    .I1(ff_tx_baud_counter[0]),
    .I2(ff_tx_baud_counter[1]),
    .I3(ff_tx_parity_12) 
);
defparam n440_s9.INIT=16'hAAC3;
  LUT4 n440_s10 (
    .F(n440_14),
    .I0(ff_stop_bits[0]),
    .I1(ff_baud_rate[1]),
    .I2(ff_stop_bits[1]),
    .I3(n440_23) 
);
defparam n440_s10.INIT=16'h0700;
  LUT4 n440_s11 (
    .F(n440_15),
    .I0(ff_tx_state[0]),
    .I1(n440_18),
    .I2(n440_21),
    .I3(ff_tx_state_2_10) 
);
defparam n440_s11.INIT=16'h4F00;
  LUT3 n440_s12 (
    .F(n440_16),
    .I0(ff_tx_parity_12),
    .I1(ff_tx_baud_counter[1]),
    .I2(ff_tx_baud_counter[0]) 
);
defparam n440_s12.INIT=8'h41;
  LUT4 n439_s8 (
    .F(n439_12),
    .I0(n440_13),
    .I1(ff_tx_baud_counter_7_10),
    .I2(n438_15),
    .I3(ff_tx_baud_counter[2]) 
);
defparam n439_s8.INIT=16'h30DF;
  LUT4 n439_s9 (
    .F(n439_13),
    .I0(ff_tx_parity_12),
    .I1(n438_15),
    .I2(ff_tx_baud_counter[2]),
    .I3(n438_14) 
);
defparam n439_s9.INIT=16'hEB00;
  LUT4 n439_s10 (
    .F(n439_14),
    .I0(ff_tx_baud_counter_7_10),
    .I1(n438_15),
    .I2(ff_tx_baud_counter[2]),
    .I3(ff_tx_parity_14) 
);
defparam n439_s10.INIT=16'hB400;
  LUT2 n438_s9 (
    .F(n438_13),
    .I0(n441_22),
    .I1(ff_tx_baud_counter_7_10) 
);
defparam n438_s9.INIT=4'h1;
  LUT4 n438_s10 (
    .F(n438_14),
    .I0(n441_16),
    .I1(ff_tx_parity_12),
    .I2(ff_baud_rate[1]),
    .I3(ff_tx_state_2_10) 
);
defparam n438_s10.INIT=16'hBF00;
  LUT2 n438_s11 (
    .F(n438_15),
    .I0(ff_tx_baud_counter[0]),
    .I1(ff_tx_baud_counter[1]) 
);
defparam n438_s11.INIT=4'h1;
  LUT3 n438_s12 (
    .F(n438_16),
    .I0(n495_9),
    .I1(ff_baud_rate[1]),
    .I2(ff_ireset) 
);
defparam n438_s12.INIT=8'h0D;
  LUT4 n437_s8 (
    .F(n437_12),
    .I0(n437_14),
    .I1(ff_tx_parity_12),
    .I2(n437_15),
    .I3(ff_tx_state_2_10) 
);
defparam n437_s8.INIT=16'hBF00;
  LUT4 n437_s9 (
    .F(n437_13),
    .I0(ff_baud_rate[1]),
    .I1(ff_tx_parity_12),
    .I2(n434_12),
    .I3(ff_tx_baud_counter[4]) 
);
defparam n437_s9.INIT=16'h0BB0;
  LUT4 n436_s8 (
    .F(n436_12),
    .I0(n434_16),
    .I1(n436_14),
    .I2(ff_tx_baud_counter[5]),
    .I3(ff_tx_baud_counter_7_10) 
);
defparam n436_s8.INIT=16'hF0EE;
  LUT3 n436_s9 (
    .F(n436_13),
    .I0(n436_15),
    .I1(n436_16),
    .I2(n436_14) 
);
defparam n436_s9.INIT=8'h0E;
  LUT4 n435_s10 (
    .F(n435_14),
    .I0(ff_stop_bits[0]),
    .I1(ff_tx_baud_counter[7]),
    .I2(n437_14),
    .I3(ff_tx_state_2_10) 
);
defparam n435_s10.INIT=16'hFE00;
  LUT4 n435_s11 (
    .F(n435_15),
    .I0(ff_baud_rate[0]),
    .I1(ff_baud_rate[1]),
    .I2(ff_tx_baud_counter[7]),
    .I3(n434_19) 
);
defparam n435_s11.INIT=16'hF800;
  LUT4 n434_s8 (
    .F(n434_12),
    .I0(ff_tx_baud_counter[0]),
    .I1(ff_tx_baud_counter[1]),
    .I2(ff_tx_baud_counter[2]),
    .I3(ff_tx_baud_counter[3]) 
);
defparam n434_s8.INIT=16'h0001;
  LUT2 n434_s9 (
    .F(n434_13),
    .I0(ff_tx_baud_counter[4]),
    .I1(ff_tx_baud_counter[5]) 
);
defparam n434_s9.INIT=4'h1;
  LUT4 n434_s11 (
    .F(n434_15),
    .I0(ff_tx_baud_counter_7_10),
    .I1(n440_23),
    .I2(ff_tx_baud_counter[7]),
    .I3(n434_17) 
);
defparam n434_s11.INIT=16'h00DF;
  LUT3 n434_s12 (
    .F(n434_16),
    .I0(ff_baud_rate[0]),
    .I1(ff_baud_rate[1]),
    .I2(ff_tx_parity_12) 
);
defparam n434_s12.INIT=8'h80;
  LUT3 n441_s12 (
    .F(n441_16),
    .I0(n441_17),
    .I1(ff_tx_state[0]),
    .I2(n441_18) 
);
defparam n441_s12.INIT=8'hE0;
  LUT4 n440_s14 (
    .F(n440_18),
    .I0(ff_stop_bits[0]),
    .I1(ff_baud_rate[1]),
    .I2(ff_stop_bits[1]),
    .I3(n441_17) 
);
defparam n440_s14.INIT=16'h0733;
  LUT2 n437_s10 (
    .F(n437_14),
    .I0(ff_tx_state[0]),
    .I1(n441_17) 
);
defparam n437_s10.INIT=4'h1;
  LUT3 n437_s11 (
    .F(n437_15),
    .I0(ff_stop_bits[1]),
    .I1(ff_baud_rate[0]),
    .I2(ff_stop_bits[0]) 
);
defparam n437_s11.INIT=8'h07;
  LUT4 n436_s10 (
    .F(n436_14),
    .I0(ff_tx_baud_counter[4]),
    .I1(n434_12),
    .I2(ff_tx_parity_12),
    .I3(ff_tx_baud_counter[5]) 
);
defparam n436_s10.INIT=16'h0B04;
  LUT4 n436_s11 (
    .F(n436_15),
    .I0(n436_17),
    .I1(ff_tx_state[0]),
    .I2(ff_tx_parity_12),
    .I3(ff_tx_state_2_10) 
);
defparam n436_s11.INIT=16'h4F00;
  LUT3 n436_s12 (
    .F(n436_16),
    .I0(n436_18),
    .I1(ff_baud_rate[1]),
    .I2(ff_tx_parity_16) 
);
defparam n436_s12.INIT=8'hB0;
  LUT3 n434_s13 (
    .F(n434_17),
    .I0(ff_stop_bits[1]),
    .I1(ff_tx_parity_16),
    .I2(n441_17) 
);
defparam n434_s13.INIT=8'h80;
  LUT4 n441_s13 (
    .F(n441_17),
    .I0(ff_tx_remain_bit[0]),
    .I1(ff_tx_remain_bit[1]),
    .I2(ff_tx_remain_bit[2]),
    .I3(ff_parity_en) 
);
defparam n441_s13.INIT=16'h0001;
  LUT3 n441_s14 (
    .F(n441_18),
    .I0(ff_stop_bits[1]),
    .I1(ff_baud_rate[1]),
    .I2(ff_stop_bits[0]) 
);
defparam n441_s14.INIT=8'h07;
  LUT4 n436_s13 (
    .F(n436_17),
    .I0(ff_stop_bits[0]),
    .I1(ff_baud_rate[0]),
    .I2(ff_stop_bits[1]),
    .I3(ff_baud_rate[1]) 
);
defparam n436_s13.INIT=16'hF800;
  LUT4 n436_s14 (
    .F(n436_18),
    .I0(ff_stop_bits[0]),
    .I1(ff_baud_rate[0]),
    .I2(ff_stop_bits[1]),
    .I3(n441_17) 
);
defparam n436_s14.INIT=16'h0733;
  LUT3 ff_tx_state_1_s9 (
    .F(ff_tx_state_1_15),
    .I0(ff_tx_remain_bit[2]),
    .I1(ff_tx_remain_bit[0]),
    .I2(ff_tx_remain_bit[1]) 
);
defparam ff_tx_state_1_s9.INIT=8'h01;
  LUT4 ff_tx_state_1_s10 (
    .F(ff_tx_state_1_17),
    .I0(ff_tx_state_1_15),
    .I1(ff_tx_parity_16),
    .I2(ff_tx_baud_counter_7_10),
    .I3(ff_tx_parity_12) 
);
defparam ff_tx_state_1_s10.INIT=16'h0B00;
  LUT4 n435_s12 (
    .F(n435_17),
    .I0(ff_tx_baud_counter[4]),
    .I1(ff_tx_baud_counter[5]),
    .I2(n434_12),
    .I3(n495_9) 
);
defparam n435_s12.INIT=16'h00EF;
  LUT4 n434_s14 (
    .F(n434_19),
    .I0(ff_tx_baud_counter[6]),
    .I1(n434_12),
    .I2(ff_tx_baud_counter[4]),
    .I3(ff_tx_baud_counter[5]) 
);
defparam n434_s14.INIT=16'h0004;
  LUT4 n550_s4 (
    .F(n550_9),
    .I0(ff_tx_data[0]),
    .I1(ff_tx_state[0]),
    .I2(ff_tx_state[1]),
    .I3(ff_tx_state[2]) 
);
defparam n550_s4.INIT=16'h0007;
  LUT3 n495_s4 (
    .F(n495_9),
    .I0(ff_tx_state[0]),
    .I1(ff_tx_state[1]),
    .I2(ff_tx_state[2]) 
);
defparam n495_s4.INIT=8'h01;
  LUT3 ff_tx_parity_s8 (
    .F(ff_tx_parity_14),
    .I0(ff_tx_state[0]),
    .I1(ff_tx_state[1]),
    .I2(ff_tx_state[2]) 
);
defparam ff_tx_parity_s8.INIT=8'h02;
  LUT3 n440_s16 (
    .F(n440_21),
    .I0(ff_baud_rate[0]),
    .I1(ff_baud_rate[1]),
    .I2(ff_tx_parity_12) 
);
defparam n440_s16.INIT=8'hE0;
  LUT3 n441_s15 (
    .F(n441_20),
    .I0(n495_9),
    .I1(ff_baud_rate[0]),
    .I2(ff_baud_rate[1]) 
);
defparam n441_s15.INIT=8'h02;
  LUT3 n440_s17 (
    .F(n440_23),
    .I0(ff_tx_state[0]),
    .I1(ff_tx_state[2]),
    .I2(ff_tx_state[1]) 
);
defparam n440_s17.INIT=8'h20;
  LUT3 ff_tx_parity_s9 (
    .F(ff_tx_parity_16),
    .I0(ff_tx_state[0]),
    .I1(ff_tx_state[2]),
    .I2(ff_tx_state[1]) 
);
defparam ff_tx_parity_s9.INIT=8'h10;
  LUT4 n434_s15 (
    .F(n434_21),
    .I0(ff_stop_bits[1]),
    .I1(ff_tx_state[0]),
    .I2(ff_tx_state[2]),
    .I3(ff_tx_state[1]) 
);
defparam n434_s15.INIT=16'h0800;
  LUT4 n441_s16 (
    .F(n441_22),
    .I0(ff_tx_state[2]),
    .I1(ff_tx_state[0]),
    .I2(ff_tx_state[1]),
    .I3(ff_tx_state[2]) 
);
defparam n441_s16.INIT=16'h5551;
  LUT4 ff_tx_state_1_s11 (
    .F(ff_tx_state_1_19),
    .I0(ff_ireset),
    .I1(ff_tx_state[0]),
    .I2(ff_tx_state[1]),
    .I3(ff_tx_state[2]) 
);
defparam ff_tx_state_1_s11.INIT=16'h5554;
  LUT4 n440_s18 (
    .F(n440_25),
    .I0(ff_baud_rate[1]),
    .I1(ff_tx_state[0]),
    .I2(ff_tx_state[1]),
    .I3(ff_tx_state[2]) 
);
defparam n440_s18.INIT=16'h0002;
  DFFCE ff_tx_state_1_s1 (
    .Q(ff_tx_state[1]),
    .D(n225_6),
    .CLK(clk),
    .CE(ff_tx_state_0_7),
    .CLEAR(n20_6) 
);
defparam ff_tx_state_1_s1.INIT=1'b0;
  DFFCE ff_tx_state_0_s1 (
    .Q(ff_tx_state[0]),
    .D(n206_6),
    .CLK(clk),
    .CE(ff_tx_state_0_7),
    .CLEAR(n20_6) 
);
defparam ff_tx_state_0_s1.INIT=1'b0;
  DFFCE ff_tx_data_7_s1 (
    .Q(ff_tx_data[7]),
    .D(n488_6),
    .CLK(clk),
    .CE(ff_tx_data_7_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_data_7_s1.INIT=1'b0;
  DFFCE ff_tx_data_6_s1 (
    .Q(ff_tx_data[6]),
    .D(n489_6),
    .CLK(clk),
    .CE(ff_tx_data_7_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_data_6_s1.INIT=1'b0;
  DFFCE ff_tx_data_5_s1 (
    .Q(ff_tx_data[5]),
    .D(n490_6),
    .CLK(clk),
    .CE(ff_tx_data_7_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_data_5_s1.INIT=1'b0;
  DFFCE ff_tx_data_4_s1 (
    .Q(ff_tx_data[4]),
    .D(n491_6),
    .CLK(clk),
    .CE(ff_tx_data_7_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_data_4_s1.INIT=1'b0;
  DFFCE ff_tx_data_3_s1 (
    .Q(ff_tx_data[3]),
    .D(n492_6),
    .CLK(clk),
    .CE(ff_tx_data_7_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_data_3_s1.INIT=1'b0;
  DFFCE ff_tx_data_2_s1 (
    .Q(ff_tx_data[2]),
    .D(n493_6),
    .CLK(clk),
    .CE(ff_tx_data_7_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_data_2_s1.INIT=1'b0;
  DFFCE ff_tx_data_1_s1 (
    .Q(ff_tx_data[1]),
    .D(n494_6),
    .CLK(clk),
    .CE(ff_tx_data_7_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_data_1_s1.INIT=1'b0;
  DFFCE ff_tx_data_0_s1 (
    .Q(ff_tx_data[0]),
    .D(n495_6),
    .CLK(clk),
    .CE(ff_tx_data_7_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_data_0_s1.INIT=1'b0;
  DFFPE ff_txd_s1 (
    .Q(w_txd),
    .D(n550_5),
    .CLK(clk),
    .CE(ff_txd_6),
    .PRESET(n20_6) 
);
defparam ff_txd_s1.INIT=1'b1;
  DFFCE ff_tx_parity_s1 (
    .Q(ff_tx_parity),
    .D(n571_6),
    .CLK(clk),
    .CE(ff_tx_parity_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_parity_s1.INIT=1'b0;
  DFFCE ff_tx_remain_bit_2_s1 (
    .Q(ff_tx_remain_bit[2]),
    .D(n594_6),
    .CLK(clk),
    .CE(ff_tx_parity_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_remain_bit_2_s1.INIT=1'b0;
  DFFCE ff_tx_remain_bit_1_s1 (
    .Q(ff_tx_remain_bit[1]),
    .D(n595_6),
    .CLK(clk),
    .CE(ff_tx_parity_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_remain_bit_1_s1.INIT=1'b0;
  DFFCE ff_tx_remain_bit_0_s1 (
    .Q(ff_tx_remain_bit[0]),
    .D(n596_6),
    .CLK(clk),
    .CE(ff_tx_parity_8),
    .CLEAR(n20_6) 
);
defparam ff_tx_remain_bit_0_s1.INIT=1'b0;
  DFFCE ff_tx_state_2_s1 (
    .Q(ff_tx_state[2]),
    .D(n244_9),
    .CLK(clk),
    .CE(ff_tx_state_2_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_tx_baud_counter_7_s1 (
    .Q(ff_tx_baud_counter[7]),
    .D(n434_9),
    .CLK(clk),
    .CE(ff_tx_baud_counter_7_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_tx_baud_counter_6_s1 (
    .Q(ff_tx_baud_counter[6]),
    .D(n435_9),
    .CLK(clk),
    .CE(ff_tx_baud_counter_7_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_tx_baud_counter_5_s1 (
    .Q(ff_tx_baud_counter[5]),
    .D(n436_9),
    .CLK(clk),
    .CE(ff_tx_baud_counter_7_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_tx_baud_counter_4_s1 (
    .Q(ff_tx_baud_counter[4]),
    .D(n437_9),
    .CLK(clk),
    .CE(ff_tx_baud_counter_7_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_tx_baud_counter_3_s1 (
    .Q(ff_tx_baud_counter[3]),
    .D(n438_9),
    .CLK(clk),
    .CE(ff_tx_baud_counter_7_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_tx_baud_counter_2_s1 (
    .Q(ff_tx_baud_counter[2]),
    .D(n439_9),
    .CLK(clk),
    .CE(ff_tx_baud_counter_7_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_tx_baud_counter_1_s1 (
    .Q(ff_tx_baud_counter[1]),
    .D(n440_9),
    .CLK(clk),
    .CE(ff_tx_baud_counter_7_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_tx_baud_counter_0_s1 (
    .Q(ff_tx_baud_counter[0]),
    .D(n441_9),
    .CLK(clk),
    .CE(ff_tx_baud_counter_7_9),
    .CLEAR(n20_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8251_transmitter */
module i8251 (
  clk,
  n20_6,
  ff_out0_4,
  n515_4,
  ff_timer_intr_n_9,
  ff_counter2_3_7,
  ff_counter3_3_7,
  n105_7,
  ff_ioreq_9,
  n_twr_d,
  td_in,
  ff_m,
  ff_counter0,
  ta_d,
  w_dtr_n,
  midi_out_d,
  n297_6
)
;
input clk;
input n20_6;
input ff_out0_4;
input n515_4;
input ff_timer_intr_n_9;
input ff_counter2_3_7;
input ff_counter3_3_7;
input n105_7;
input ff_ioreq_9;
input n_twr_d;
input [7:0] td_in;
input [1:0] ff_m;
input [3:0] ff_counter0;
input [2:0] ta_d;
output w_dtr_n;
output midi_out_d;
output n297_6;
wire n297_5;
wire ff_txc_wr_8;
wire n133_6;
wire n132_6;
wire n131_6;
wire n130_6;
wire n129_6;
wire n128_6;
wire n127_6;
wire n126_6;
wire n220_8;
wire n219_8;
wire n190_5;
wire n297_7;
wire ff_txc_wr_9;
wire ff_stop_bits_1_10;
wire ff_sbrk_9;
wire n297_8;
wire ff_stop_bits_1_12;
wire n166_7;
wire n44_9;
wire ff_state_1_10;
wire ff_sbrk_11;
wire ff_stop_bits_1_14;
wire n45_8;
wire n46_8;
wire n47_8;
wire n48_8;
wire n49_8;
wire n50_8;
wire n51_8;
wire n52_8;
wire n53_8;
wire ff_ireset;
wire ff_txc_wr;
wire ff_txc_a;
wire ff_even_parity;
wire ff_parity_en;
wire ff_sbrk;
wire ff_tx_en;
wire gtxc;
wire w_txd;
wire [7:0] ff_txc_d;
wire [1:0] ff_stop_bits;
wire [1:0] ff_char_len;
wire [1:0] ff_baud_rate;
wire [1:0] ff_state;
wire VCC;
wire GND;
  LUT3 midi_out_d_s (
    .F(midi_out_d),
    .I0(w_txd),
    .I1(ff_tx_en),
    .I2(ff_sbrk) 
);
defparam midi_out_d_s.INIT=8'h0B;
  LUT3 n297_s1 (
    .F(n297_5),
    .I0(n297_6),
    .I1(n297_7),
    .I2(ff_out0_4) 
);
defparam n297_s1.INIT=8'h8F;
  LUT3 ff_txc_wr_s3 (
    .F(ff_txc_wr_8),
    .I0(gtxc),
    .I1(n297_5),
    .I2(ff_txc_wr_9) 
);
defparam ff_txc_wr_s3.INIT=8'hF4;
  LUT2 n133_s2 (
    .F(n133_6),
    .I0(ff_ireset),
    .I1(td_in[0]) 
);
defparam n133_s2.INIT=4'h4;
  LUT2 n132_s2 (
    .F(n132_6),
    .I0(ff_ireset),
    .I1(td_in[1]) 
);
defparam n132_s2.INIT=4'h4;
  LUT2 n131_s2 (
    .F(n131_6),
    .I0(ff_ireset),
    .I1(td_in[2]) 
);
defparam n131_s2.INIT=4'h4;
  LUT2 n130_s2 (
    .F(n130_6),
    .I0(ff_ireset),
    .I1(td_in[3]) 
);
defparam n130_s2.INIT=4'h4;
  LUT2 n129_s2 (
    .F(n129_6),
    .I0(ff_ireset),
    .I1(td_in[4]) 
);
defparam n129_s2.INIT=4'h4;
  LUT2 n128_s2 (
    .F(n128_6),
    .I0(ff_ireset),
    .I1(td_in[5]) 
);
defparam n128_s2.INIT=4'h4;
  LUT2 n127_s2 (
    .F(n127_6),
    .I0(ff_ireset),
    .I1(td_in[6]) 
);
defparam n127_s2.INIT=4'h4;
  LUT2 n126_s2 (
    .F(n126_6),
    .I0(ff_ireset),
    .I1(td_in[7]) 
);
defparam n126_s2.INIT=4'h4;
  LUT4 n220_s4 (
    .F(n220_8),
    .I0(ff_state[1]),
    .I1(ff_stop_bits[1]),
    .I2(ff_state[0]),
    .I3(ff_ireset) 
);
defparam n220_s4.INIT=16'h00EF;
  LUT4 n219_s4 (
    .F(n219_8),
    .I0(td_in[1]),
    .I1(td_in[0]),
    .I2(ff_stop_bits_1_10),
    .I3(ff_ireset) 
);
defparam n219_s4.INIT=16'h00EF;
  LUT4 n190_s1 (
    .F(n190_5),
    .I0(td_in[6]),
    .I1(n515_4),
    .I2(ff_timer_intr_n_9),
    .I3(ff_sbrk_9) 
);
defparam n190_s1.INIT=16'h8000;
  LUT3 n297_s2 (
    .F(n297_6),
    .I0(ff_counter2_3_7),
    .I1(ff_counter3_3_7),
    .I2(n297_8) 
);
defparam n297_s2.INIT=8'h80;
  LUT4 n297_s3 (
    .F(n297_7),
    .I0(ff_m[0]),
    .I1(ff_m[1]),
    .I2(ff_counter0[0]),
    .I3(n105_7) 
);
defparam n297_s3.INIT=16'h4000;
  LUT3 ff_txc_wr_s4 (
    .F(ff_txc_wr_9),
    .I0(ta_d[1]),
    .I1(ta_d[2]),
    .I2(ff_ioreq_9) 
);
defparam ff_txc_wr_s4.INIT=8'h10;
  LUT2 ff_stop_bits_1_s5 (
    .F(ff_stop_bits_1_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_stop_bits_1_s5.INIT=4'h1;
  LUT2 ff_sbrk_s4 (
    .F(ff_sbrk_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_sbrk_s4.INIT=4'h8;
  LUT4 n297_s4 (
    .F(n297_8),
    .I0(ff_counter0[1]),
    .I1(ff_counter0[0]),
    .I2(ff_counter0[2]),
    .I3(ff_counter0[3]) 
);
defparam n297_s4.INIT=16'h0007;
  LUT4 ff_stop_bits_1_s6 (
    .F(ff_stop_bits_1_12),
    .I0(ff_stop_bits_1_14),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_ireset) 
);
defparam ff_stop_bits_1_s6.INIT=16'hFF02;
  LUT2 n166_s2 (
    .F(n166_7),
    .I0(ff_ireset),
    .I1(td_in[1]) 
);
defparam n166_s2.INIT=4'hB;
  LUT4 n44_s4 (
    .F(n44_9),
    .I0(ta_d[1]),
    .I1(n_twr_d),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n44_s4.INIT=16'h0100;
  LUT4 ff_state_1_s4 (
    .F(ff_state_1_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_stop_bits_1_14),
    .I3(ff_ireset) 
);
defparam ff_state_1_s4.INIT=16'hFF70;
  LUT4 ff_sbrk_s5 (
    .F(ff_sbrk_11),
    .I0(ff_stop_bits_1_14),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_ireset) 
);
defparam ff_sbrk_s5.INIT=16'hFF80;
  LUT3 ff_stop_bits_1_s7 (
    .F(ff_stop_bits_1_14),
    .I0(n_twr_d),
    .I1(ta_d[0]),
    .I2(ff_txc_wr_9) 
);
defparam ff_stop_bits_1_s7.INIT=8'h40;
  LUT4 n45_s3 (
    .F(n45_8),
    .I0(ta_d[0]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n45_s3.INIT=16'h0200;
  LUT4 n46_s3 (
    .F(n46_8),
    .I0(td_in[7]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n46_s3.INIT=16'h0200;
  LUT4 n47_s3 (
    .F(n47_8),
    .I0(td_in[6]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n47_s3.INIT=16'h0200;
  LUT4 n48_s3 (
    .F(n48_8),
    .I0(td_in[5]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n48_s3.INIT=16'h0200;
  LUT4 n49_s3 (
    .F(n49_8),
    .I0(td_in[4]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n49_s3.INIT=16'h0200;
  LUT4 n50_s3 (
    .F(n50_8),
    .I0(td_in[3]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n50_s3.INIT=16'h0200;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(td_in[2]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n51_s3.INIT=16'h0200;
  LUT4 n52_s3 (
    .F(n52_8),
    .I0(td_in[1]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n52_s3.INIT=16'h0200;
  LUT4 n53_s3 (
    .F(n53_8),
    .I0(td_in[0]),
    .I1(ta_d[1]),
    .I2(ta_d[2]),
    .I3(ff_ioreq_9) 
);
defparam n53_s3.INIT=16'h0200;
  DFFC ff_ireset_s0 (
    .Q(ff_ireset),
    .D(n190_5),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFCE ff_txc_wr_s1 (
    .Q(ff_txc_wr),
    .D(n44_9),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_wr_s1.INIT=1'b0;
  DFFCE ff_txc_a_s1 (
    .Q(ff_txc_a),
    .D(n45_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_a_s1.INIT=1'b0;
  DFFCE ff_txc_d_7_s1 (
    .Q(ff_txc_d[7]),
    .D(n46_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_d_7_s1.INIT=1'b0;
  DFFCE ff_txc_d_6_s1 (
    .Q(ff_txc_d[6]),
    .D(n47_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_d_6_s1.INIT=1'b0;
  DFFCE ff_txc_d_5_s1 (
    .Q(ff_txc_d[5]),
    .D(n48_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_d_5_s1.INIT=1'b0;
  DFFCE ff_txc_d_4_s1 (
    .Q(ff_txc_d[4]),
    .D(n49_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_d_4_s1.INIT=1'b0;
  DFFCE ff_txc_d_3_s1 (
    .Q(ff_txc_d[3]),
    .D(n50_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_d_3_s1.INIT=1'b0;
  DFFCE ff_txc_d_2_s1 (
    .Q(ff_txc_d[2]),
    .D(n51_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_d_2_s1.INIT=1'b0;
  DFFCE ff_txc_d_1_s1 (
    .Q(ff_txc_d[1]),
    .D(n52_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_d_1_s1.INIT=1'b0;
  DFFCE ff_txc_d_0_s1 (
    .Q(ff_txc_d[0]),
    .D(n53_8),
    .CLK(clk),
    .CE(ff_txc_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_txc_d_0_s1.INIT=1'b0;
  DFFCE ff_stop_bits_1_s1 (
    .Q(ff_stop_bits[1]),
    .D(n126_6),
    .CLK(clk),
    .CE(ff_stop_bits_1_12),
    .CLEAR(n20_6) 
);
defparam ff_stop_bits_1_s1.INIT=1'b0;
  DFFCE ff_stop_bits_0_s1 (
    .Q(ff_stop_bits[0]),
    .D(n127_6),
    .CLK(clk),
    .CE(ff_stop_bits_1_12),
    .CLEAR(n20_6) 
);
defparam ff_stop_bits_0_s1.INIT=1'b0;
  DFFCE ff_even_parity_s1 (
    .Q(ff_even_parity),
    .D(n128_6),
    .CLK(clk),
    .CE(ff_stop_bits_1_12),
    .CLEAR(n20_6) 
);
defparam ff_even_parity_s1.INIT=1'b0;
  DFFCE ff_parity_en_s1 (
    .Q(ff_parity_en),
    .D(n129_6),
    .CLK(clk),
    .CE(ff_stop_bits_1_12),
    .CLEAR(n20_6) 
);
defparam ff_parity_en_s1.INIT=1'b0;
  DFFCE ff_char_len_1_s1 (
    .Q(ff_char_len[1]),
    .D(n130_6),
    .CLK(clk),
    .CE(ff_stop_bits_1_12),
    .CLEAR(n20_6) 
);
defparam ff_char_len_1_s1.INIT=1'b0;
  DFFCE ff_char_len_0_s1 (
    .Q(ff_char_len[0]),
    .D(n131_6),
    .CLK(clk),
    .CE(ff_stop_bits_1_12),
    .CLEAR(n20_6) 
);
defparam ff_char_len_0_s1.INIT=1'b0;
  DFFCE ff_baud_rate_1_s1 (
    .Q(ff_baud_rate[1]),
    .D(n132_6),
    .CLK(clk),
    .CE(ff_stop_bits_1_12),
    .CLEAR(n20_6) 
);
defparam ff_baud_rate_1_s1.INIT=1'b0;
  DFFCE ff_baud_rate_0_s1 (
    .Q(ff_baud_rate[0]),
    .D(n133_6),
    .CLK(clk),
    .CE(ff_stop_bits_1_12),
    .CLEAR(n20_6) 
);
defparam ff_baud_rate_0_s1.INIT=1'b0;
  DFFCE ff_sbrk_s1 (
    .Q(ff_sbrk),
    .D(n130_6),
    .CLK(clk),
    .CE(ff_sbrk_11),
    .CLEAR(n20_6) 
);
defparam ff_sbrk_s1.INIT=1'b0;
  DFFPE ff_dtr_n_s1 (
    .Q(w_dtr_n),
    .D(n166_7),
    .CLK(clk),
    .CE(ff_sbrk_11),
    .PRESET(n20_6) 
);
defparam ff_dtr_n_s1.INIT=1'b1;
  DFFCE ff_tx_en_s1 (
    .Q(ff_tx_en),
    .D(n133_6),
    .CLK(clk),
    .CE(ff_sbrk_11),
    .CLEAR(n20_6) 
);
defparam ff_tx_en_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n219_8),
    .CLK(clk),
    .CE(ff_state_1_10),
    .CLEAR(n20_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n220_8),
    .CLK(clk),
    .CE(ff_state_1_10),
    .CLEAR(n20_6) 
);
  i8251_clk_en u_txc (
    .n297_5(n297_5),
    .clk(clk),
    .n20_6(n20_6),
    .gtxc(gtxc)
);
  i8251_transmitter u_transmitter (
    .clk(clk),
    .n20_6(n20_6),
    .ff_ireset(ff_ireset),
    .ff_even_parity(ff_even_parity),
    .ff_parity_en(ff_parity_en),
    .n297_5(n297_5),
    .n297_6(n297_6),
    .n297_7(n297_7),
    .ff_out0_4(ff_out0_4),
    .gtxc(gtxc),
    .ff_txc_a(ff_txc_a),
    .ff_txc_wr(ff_txc_wr),
    .ff_char_len(ff_char_len[1:0]),
    .ff_txc_d(ff_txc_d[7:0]),
    .ff_baud_rate(ff_baud_rate[1:0]),
    .ff_stop_bits(ff_stop_bits[1:0]),
    .w_txd(w_txd)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8251 */
module i8253_clk_en (
  clk,
  n20_6,
  ff_clk_generator,
  gclk0
)
;
input clk;
input n20_6;
input [0:0] ff_clk_generator;
output gclk0;
wire VCC;
wire GND;
  DFFC ff_clk_s0 (
    .Q(gclk0),
    .D(ff_clk_generator[0]),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8253_clk_en */
module i8253_control (
  clk,
  n20_6,
  gclk0,
  n518_4,
  n69_5,
  n_twr_d,
  ff_ioreq_9,
  td_in,
  ff_clk_generator,
  ta_d,
  w_c0_bcd,
  w_wr_cw0,
  w_wr_lsb0,
  w_wr_msb0,
  w_wr_trigger0,
  n257_3,
  w_c0_mode3,
  n123_5,
  n156_6,
  ff_m,
  w_wr_d0
)
;
input clk;
input n20_6;
input gclk0;
input n518_4;
input n69_5;
input n_twr_d;
input ff_ioreq_9;
input [7:0] td_in;
input [0:0] ff_clk_generator;
input [2:0] ta_d;
output w_c0_bcd;
output w_wr_cw0;
output w_wr_lsb0;
output w_wr_msb0;
output w_wr_trigger0;
output n257_3;
output w_c0_mode3;
output n123_5;
output n156_6;
output [2:0] ff_m;
output [7:0] w_wr_d0;
wire n416_3;
wire n259_3;
wire n260_3;
wire n261_3;
wire n262_3;
wire n263_3;
wire n264_3;
wire n265_3;
wire n266_3;
wire n267_3;
wire n268_3;
wire n269_3;
wire n270_3;
wire ff_sel_msb_wr_8;
wire n260_4;
wire n261_4;
wire n262_4;
wire ff_sel_msb_wr_9;
wire n261_5;
wire n271_8;
wire n272_8;
wire n273_8;
wire n274_8;
wire n156_8;
wire n123_8;
wire n123_10;
wire n275_8;
wire n276_8;
wire n277_8;
wire n278_8;
wire n279_8;
wire n280_8;
wire n281_8;
wire n282_8;
wire ff_pre_wr_cw;
wire ff_pre_wr_lsb;
wire ff_pre_wr_msb;
wire ff_pre_wr_trigger;
wire ff_sel_msb_wr;
wire [1:0] ff_rw;
wire [7:0] ff_pre_wr_d;
wire VCC;
wire GND;
  LUT3 n416_s0 (
    .F(n416_3),
    .I0(td_in[5]),
    .I1(td_in[4]),
    .I2(n123_10) 
);
defparam n416_s0.INIT=8'hE0;
  LUT2 n257_s0 (
    .F(n257_3),
    .I0(gclk0),
    .I1(ff_clk_generator[0]) 
);
defparam n257_s0.INIT=4'h4;
  LUT3 n259_s0 (
    .F(n259_3),
    .I0(n123_8),
    .I1(ff_pre_wr_cw),
    .I2(n123_5) 
);
defparam n259_s0.INIT=8'hAC;
  LUT3 n260_s0 (
    .F(n260_3),
    .I0(n260_4),
    .I1(ff_pre_wr_lsb),
    .I2(n123_5) 
);
defparam n260_s0.INIT=8'h5C;
  LUT3 n261_s0 (
    .F(n261_3),
    .I0(n261_4),
    .I1(ff_pre_wr_msb),
    .I2(n123_5) 
);
defparam n261_s0.INIT=8'h5C;
  LUT3 n262_s0 (
    .F(n262_3),
    .I0(n262_4),
    .I1(ff_pre_wr_trigger),
    .I2(n123_5) 
);
defparam n262_s0.INIT=8'hAC;
  LUT4 n263_s0 (
    .F(n263_3),
    .I0(n518_4),
    .I1(td_in[7]),
    .I2(ff_pre_wr_d[7]),
    .I3(n123_5) 
);
defparam n263_s0.INIT=16'h44F0;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n518_4),
    .I1(td_in[6]),
    .I2(ff_pre_wr_d[6]),
    .I3(n123_5) 
);
defparam n264_s0.INIT=16'h44F0;
  LUT4 n265_s0 (
    .F(n265_3),
    .I0(n518_4),
    .I1(td_in[5]),
    .I2(ff_pre_wr_d[5]),
    .I3(n123_5) 
);
defparam n265_s0.INIT=16'h44F0;
  LUT4 n266_s0 (
    .F(n266_3),
    .I0(n518_4),
    .I1(td_in[4]),
    .I2(ff_pre_wr_d[4]),
    .I3(n123_5) 
);
defparam n266_s0.INIT=16'h44F0;
  LUT4 n267_s0 (
    .F(n267_3),
    .I0(n518_4),
    .I1(td_in[3]),
    .I2(ff_pre_wr_d[3]),
    .I3(n123_5) 
);
defparam n267_s0.INIT=16'h44F0;
  LUT4 n268_s0 (
    .F(n268_3),
    .I0(n518_4),
    .I1(td_in[2]),
    .I2(ff_pre_wr_d[2]),
    .I3(n123_5) 
);
defparam n268_s0.INIT=16'h44F0;
  LUT4 n269_s0 (
    .F(n269_3),
    .I0(n518_4),
    .I1(td_in[1]),
    .I2(ff_pre_wr_d[1]),
    .I3(n123_5) 
);
defparam n269_s0.INIT=16'h44F0;
  LUT4 n270_s0 (
    .F(n270_3),
    .I0(n518_4),
    .I1(td_in[0]),
    .I2(ff_pre_wr_d[0]),
    .I3(n123_5) 
);
defparam n270_s0.INIT=16'h44F0;
  LUT2 w_c0_mode3_s (
    .F(w_c0_mode3),
    .I0(ff_m[0]),
    .I1(ff_m[1]) 
);
defparam w_c0_mode3_s.INIT=4'h7;
  LUT4 ff_sel_msb_wr_s3 (
    .F(ff_sel_msb_wr_8),
    .I0(n69_5),
    .I1(ff_sel_msb_wr_9),
    .I2(n123_8),
    .I3(n123_5) 
);
defparam ff_sel_msb_wr_s3.INIT=16'hF800;
  LUT3 n123_s2 (
    .F(n123_5),
    .I0(n_twr_d),
    .I1(ta_d[2]),
    .I2(ff_ioreq_9) 
);
defparam n123_s2.INIT=8'h40;
  LUT2 n156_s3 (
    .F(n156_6),
    .I0(td_in[4]),
    .I1(td_in[5]) 
);
defparam n156_s3.INIT=4'h4;
  LUT4 n260_s1 (
    .F(n260_4),
    .I0(ff_sel_msb_wr),
    .I1(n156_6),
    .I2(ta_d[1]),
    .I3(ta_d[0]) 
);
defparam n260_s1.INIT=16'h3FFA;
  LUT4 n261_s1 (
    .F(n261_4),
    .I0(ff_sel_msb_wr),
    .I1(n261_5),
    .I2(ta_d[1]),
    .I3(ta_d[0]) 
);
defparam n261_s1.INIT=16'h3FF5;
  LUT4 n262_s1 (
    .F(n262_4),
    .I0(ff_sel_msb_wr),
    .I1(ff_rw[0]),
    .I2(ff_rw[1]),
    .I3(n69_5) 
);
defparam n262_s1.INIT=16'hBC00;
  LUT2 ff_sel_msb_wr_s4 (
    .F(ff_sel_msb_wr_9),
    .I0(ff_rw[0]),
    .I1(ff_rw[1]) 
);
defparam ff_sel_msb_wr_s4.INIT=4'h8;
  LUT2 n261_s2 (
    .F(n261_5),
    .I0(td_in[5]),
    .I1(td_in[4]) 
);
defparam n261_s2.INIT=4'h4;
  LUT4 n271_s3 (
    .F(n271_8),
    .I0(n257_3),
    .I1(n123_8),
    .I2(ff_pre_wr_cw),
    .I3(n123_5) 
);
defparam n271_s3.INIT=16'h4450;
  LUT4 n272_s3 (
    .F(n272_8),
    .I0(n257_3),
    .I1(n260_4),
    .I2(ff_pre_wr_lsb),
    .I3(n123_5) 
);
defparam n272_s3.INIT=16'h1150;
  LUT4 n273_s3 (
    .F(n273_8),
    .I0(n257_3),
    .I1(n261_4),
    .I2(ff_pre_wr_msb),
    .I3(n123_5) 
);
defparam n273_s3.INIT=16'h1150;
  LUT4 n274_s3 (
    .F(n274_8),
    .I0(n257_3),
    .I1(n262_4),
    .I2(ff_pre_wr_trigger),
    .I3(n123_5) 
);
defparam n274_s3.INIT=16'h4450;
  LUT4 n156_s4 (
    .F(n156_8),
    .I0(td_in[4]),
    .I1(td_in[5]),
    .I2(ff_sel_msb_wr),
    .I3(n123_10) 
);
defparam n156_s4.INIT=16'h440F;
  LUT4 n123_s4 (
    .F(n123_8),
    .I0(td_in[6]),
    .I1(td_in[7]),
    .I2(ta_d[0]),
    .I3(ta_d[1]) 
);
defparam n123_s4.INIT=16'h1000;
  LUT4 n123_s5 (
    .F(n123_10),
    .I0(n_twr_d),
    .I1(ta_d[2]),
    .I2(ff_ioreq_9),
    .I3(n123_8) 
);
defparam n123_s5.INIT=16'h4000;
  LUT3 n275_s3 (
    .F(n275_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n263_3) 
);
defparam n275_s3.INIT=8'hB0;
  LUT3 n276_s3 (
    .F(n276_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n264_3) 
);
defparam n276_s3.INIT=8'hB0;
  LUT3 n277_s3 (
    .F(n277_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n265_3) 
);
defparam n277_s3.INIT=8'hB0;
  LUT3 n278_s3 (
    .F(n278_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n266_3) 
);
defparam n278_s3.INIT=8'hB0;
  LUT3 n279_s3 (
    .F(n279_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n267_3) 
);
defparam n279_s3.INIT=8'hB0;
  LUT3 n280_s3 (
    .F(n280_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n268_3) 
);
defparam n280_s3.INIT=8'hB0;
  LUT3 n281_s3 (
    .F(n281_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n269_3) 
);
defparam n281_s3.INIT=8'hB0;
  LUT3 n282_s3 (
    .F(n282_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n270_3) 
);
defparam n282_s3.INIT=8'hB0;
  DFFCE ff_rw_0_s0 (
    .Q(ff_rw[0]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n123_10),
    .CLEAR(n20_6) 
);
  DFFCE ff_m_2_s0 (
    .Q(ff_m[2]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n416_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_m_1_s0 (
    .Q(ff_m[1]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n416_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_m_0_s0 (
    .Q(ff_m[0]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n416_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_bcd_s0 (
    .Q(w_c0_bcd),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n416_3),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_cw_s0 (
    .Q(ff_pre_wr_cw),
    .D(n271_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_lsb_s0 (
    .Q(ff_pre_wr_lsb),
    .D(n272_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_msb_s0 (
    .Q(ff_pre_wr_msb),
    .D(n273_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_trigger_s0 (
    .Q(ff_pre_wr_trigger),
    .D(n274_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_7_s0 (
    .Q(ff_pre_wr_d[7]),
    .D(n275_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_6_s0 (
    .Q(ff_pre_wr_d[6]),
    .D(n276_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_5_s0 (
    .Q(ff_pre_wr_d[5]),
    .D(n277_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_4_s0 (
    .Q(ff_pre_wr_d[4]),
    .D(n278_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_3_s0 (
    .Q(ff_pre_wr_d[3]),
    .D(n279_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_2_s0 (
    .Q(ff_pre_wr_d[2]),
    .D(n280_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_1_s0 (
    .Q(ff_pre_wr_d[1]),
    .D(n281_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_0_s0 (
    .Q(ff_pre_wr_d[0]),
    .D(n282_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_cw_s0 (
    .Q(w_wr_cw0),
    .D(n259_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_lsb_s0 (
    .Q(w_wr_lsb0),
    .D(n260_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_msb_s0 (
    .Q(w_wr_msb0),
    .D(n261_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_trigger_s0 (
    .Q(w_wr_trigger0),
    .D(n262_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_7_s0 (
    .Q(w_wr_d0[7]),
    .D(n263_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_6_s0 (
    .Q(w_wr_d0[6]),
    .D(n264_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_5_s0 (
    .Q(w_wr_d0[5]),
    .D(n265_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_4_s0 (
    .Q(w_wr_d0[4]),
    .D(n266_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_3_s0 (
    .Q(w_wr_d0[3]),
    .D(n267_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_2_s0 (
    .Q(w_wr_d0[2]),
    .D(n268_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_1_s0 (
    .Q(w_wr_d0[1]),
    .D(n269_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_0_s0 (
    .Q(w_wr_d0[0]),
    .D(n270_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_rw_1_s0 (
    .Q(ff_rw[1]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n123_10),
    .CLEAR(n20_6) 
);
  DFFCE ff_sel_msb_wr_s1 (
    .Q(ff_sel_msb_wr),
    .D(n156_8),
    .CLK(clk),
    .CE(ff_sel_msb_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_sel_msb_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8253_control */
module i8253_counter (
  clk,
  n257_3,
  n20_6,
  w_wr_lsb0,
  w_wr_msb0,
  w_c0_mode3,
  w_wr_trigger0,
  n297_6,
  w_c0_bcd,
  gclk0,
  w_wr_cw0,
  w_wr_d0,
  ff_m,
  ff_clk_generator,
  ff_gate0,
  ff_out0_4,
  ff_counter0_3_7,
  ff_counter2_3_7,
  ff_counter3_3_7,
  n105_7,
  ff_counter0
)
;
input clk;
input n257_3;
input n20_6;
input w_wr_lsb0;
input w_wr_msb0;
input w_c0_mode3;
input w_wr_trigger0;
input n297_6;
input w_c0_bcd;
input gclk0;
input w_wr_cw0;
input [7:0] w_wr_d0;
input [2:0] ff_m;
input [0:0] ff_clk_generator;
output ff_gate0;
output ff_out0_4;
output ff_counter0_3_7;
output ff_counter2_3_7;
output ff_counter3_3_7;
output n105_7;
output [3:0] ff_counter0;
wire n105_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n206_3;
wire n230_3;
wire n231_3;
wire n232_3;
wire n233_3;
wire n258_4;
wire ff_counter1_3_6;
wire ff_counter2_3_6;
wire ff_counter3_3_6;
wire n105_4;
wire n105_5;
wire n153_4;
wire n154_4;
wire n178_4;
wire n179_4;
wire n204_4;
wire n205_4;
wire n231_4;
wire n232_4;
wire n258_5;
wire ff_count_en_10;
wire ff_out0_8;
wire n177_5;
wire n203_5;
wire n230_5;
wire n258_6;
wire n258_7;
wire ff_out0_9;
wire ff_out0_10;
wire n177_7;
wire n203_7;
wire n230_7;
wire ff_out0_13;
wire n105_9;
wire n155_6;
wire ff_counter0_3_9;
wire n90_9;
wire ff_out0_15;
wire ff_count_en_12;
wire ff_count_load;
wire ff_count_en;
wire w_counter0_dec_1_3;
wire w_counter0_dec_2_3;
wire n31_13;
wire w_counter0_dec_0_6;
wire [3:0] ff_counter0_latch;
wire [3:0] ff_counter1_latch;
wire [3:0] ff_counter2_latch;
wire [3:0] ff_counter3_latch;
wire [3:0] ff_counter1;
wire [3:0] ff_counter2;
wire [3:0] ff_counter3;
wire [3:0] w_counter0_dec;
wire VCC;
wire GND;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(w_wr_trigger0),
    .I1(n105_4),
    .I2(n105_5),
    .I3(ff_m[1]) 
);
defparam n105_s0.INIT=16'hEE0F;
  LUT4 n152_s0 (
    .F(n152_3),
    .I0(w_counter0_dec[3]),
    .I1(n31_13),
    .I2(ff_counter0_latch[3]),
    .I3(ff_count_load) 
);
defparam n152_s0.INIT=16'hF0BB;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(n153_4),
    .I1(ff_counter0_latch[2]),
    .I2(ff_count_load) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(n154_4),
    .I1(ff_counter0_latch[1]),
    .I2(ff_count_load) 
);
defparam n154_s0.INIT=8'hCA;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(w_counter0_dec[0]),
    .I1(n31_13),
    .I2(n155_6),
    .I3(ff_count_load) 
);
defparam n155_s0.INIT=16'hF0BB;
  LUT3 n177_s0 (
    .F(n177_3),
    .I0(n177_7),
    .I1(ff_counter1_latch[3]),
    .I2(ff_count_load) 
);
defparam n177_s0.INIT=8'hCA;
  LUT3 n178_s0 (
    .F(n178_3),
    .I0(n178_4),
    .I1(ff_counter1_latch[2]),
    .I2(ff_count_load) 
);
defparam n178_s0.INIT=8'hCA;
  LUT3 n179_s0 (
    .F(n179_3),
    .I0(n179_4),
    .I1(ff_counter1_latch[1]),
    .I2(ff_count_load) 
);
defparam n179_s0.INIT=8'hCA;
  LUT3 n180_s0 (
    .F(n180_3),
    .I0(ff_counter1_latch[0]),
    .I1(ff_counter1[0]),
    .I2(ff_count_load) 
);
defparam n180_s0.INIT=8'hA3;
  LUT3 n203_s0 (
    .F(n203_3),
    .I0(n203_7),
    .I1(ff_counter2_latch[3]),
    .I2(ff_count_load) 
);
defparam n203_s0.INIT=8'hCA;
  LUT3 n204_s0 (
    .F(n204_3),
    .I0(n204_4),
    .I1(ff_counter2_latch[2]),
    .I2(ff_count_load) 
);
defparam n204_s0.INIT=8'hCA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(n205_4),
    .I1(ff_counter2_latch[1]),
    .I2(ff_count_load) 
);
defparam n205_s0.INIT=8'hCA;
  LUT3 n206_s0 (
    .F(n206_3),
    .I0(ff_counter2_latch[0]),
    .I1(ff_counter2[0]),
    .I2(ff_count_load) 
);
defparam n206_s0.INIT=8'hA3;
  LUT3 n230_s0 (
    .F(n230_3),
    .I0(n230_7),
    .I1(ff_counter3_latch[3]),
    .I2(ff_count_load) 
);
defparam n230_s0.INIT=8'hCA;
  LUT3 n231_s0 (
    .F(n231_3),
    .I0(n231_4),
    .I1(ff_counter3_latch[2]),
    .I2(ff_count_load) 
);
defparam n231_s0.INIT=8'hCA;
  LUT3 n232_s0 (
    .F(n232_3),
    .I0(n232_4),
    .I1(ff_counter3_latch[1]),
    .I2(ff_count_load) 
);
defparam n232_s0.INIT=8'hCA;
  LUT3 n233_s0 (
    .F(n233_3),
    .I0(ff_counter3_latch[0]),
    .I1(ff_counter3[0]),
    .I2(ff_count_load) 
);
defparam n233_s0.INIT=8'hA3;
  LUT4 n258_s1 (
    .F(n258_4),
    .I0(n257_3),
    .I1(n105_4),
    .I2(ff_m[1]),
    .I3(n258_5) 
);
defparam n258_s1.INIT=16'h00EF;
  LUT3 ff_counter1_3_s2 (
    .F(ff_counter1_3_6),
    .I0(ff_count_load),
    .I1(n31_13),
    .I2(ff_counter0_3_9) 
);
defparam ff_counter1_3_s2.INIT=8'hB0;
  LUT3 ff_counter2_3_s2 (
    .F(ff_counter2_3_6),
    .I0(ff_counter2_3_7),
    .I1(ff_count_load),
    .I2(ff_counter1_3_6) 
);
defparam ff_counter2_3_s2.INIT=8'hE0;
  LUT3 ff_counter3_3_s2 (
    .F(ff_counter3_3_6),
    .I0(ff_counter3_3_7),
    .I1(ff_count_load),
    .I2(ff_counter2_3_6) 
);
defparam ff_counter3_3_s2.INIT=8'hE0;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(n105_9),
    .I1(n105_7),
    .I2(n297_6) 
);
defparam n105_s1.INIT=8'h40;
  LUT3 n105_s2 (
    .F(n105_5),
    .I0(w_wr_trigger0),
    .I1(ff_gate0),
    .I2(ff_m[0]) 
);
defparam n105_s2.INIT=8'hC5;
  LUT3 n153_s1 (
    .F(n153_4),
    .I0(w_counter0_dec[2]),
    .I1(w_c0_bcd),
    .I2(n31_13) 
);
defparam n153_s1.INIT=8'hA3;
  LUT3 n154_s1 (
    .F(n154_4),
    .I0(w_counter0_dec[1]),
    .I1(w_c0_bcd),
    .I2(n31_13) 
);
defparam n154_s1.INIT=8'hA3;
  LUT4 n178_s1 (
    .F(n178_4),
    .I0(ff_counter1[3]),
    .I1(w_c0_bcd),
    .I2(ff_counter1[2]),
    .I3(n177_5) 
);
defparam n178_s1.INIT=16'h0BF0;
  LUT4 n179_s1 (
    .F(n179_4),
    .I0(w_c0_bcd),
    .I1(ff_counter2_3_7),
    .I2(ff_counter1[0]),
    .I3(ff_counter1[1]) 
);
defparam n179_s1.INIT=16'h7007;
  LUT4 n204_s1 (
    .F(n204_4),
    .I0(ff_counter2[3]),
    .I1(w_c0_bcd),
    .I2(ff_counter2[2]),
    .I3(n203_5) 
);
defparam n204_s1.INIT=16'h0BF0;
  LUT4 n205_s1 (
    .F(n205_4),
    .I0(w_c0_bcd),
    .I1(ff_counter3_3_7),
    .I2(ff_counter2[0]),
    .I3(ff_counter2[1]) 
);
defparam n205_s1.INIT=16'h7007;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(ff_counter3[3]),
    .I1(w_c0_bcd),
    .I2(ff_counter3[2]),
    .I3(n230_5) 
);
defparam n231_s1.INIT=16'h0BF0;
  LUT4 n232_s1 (
    .F(n232_4),
    .I0(w_c0_bcd),
    .I1(n105_7),
    .I2(ff_counter3[0]),
    .I3(ff_counter3[1]) 
);
defparam n232_s1.INIT=16'h7007;
  LUT4 n258_s2 (
    .F(n258_5),
    .I0(ff_m[0]),
    .I1(n258_6),
    .I2(n257_3),
    .I3(n258_7) 
);
defparam n258_s2.INIT=16'h4F00;
  LUT2 ff_counter0_3_s3 (
    .F(ff_counter0_3_7),
    .I0(ff_clk_generator[0]),
    .I1(gclk0) 
);
defparam ff_counter0_3_s3.INIT=4'h4;
  LUT4 ff_counter2_3_s3 (
    .F(ff_counter2_3_7),
    .I0(ff_counter1[0]),
    .I1(ff_counter1[1]),
    .I2(ff_counter1[2]),
    .I3(ff_counter1[3]) 
);
defparam ff_counter2_3_s3.INIT=16'h0001;
  LUT4 ff_counter3_3_s3 (
    .F(ff_counter3_3_7),
    .I0(ff_counter2[0]),
    .I1(ff_counter2[1]),
    .I2(ff_counter2[2]),
    .I3(ff_counter2[3]) 
);
defparam ff_counter3_3_s3.INIT=16'h0001;
  LUT3 ff_count_en_s5 (
    .F(ff_count_en_10),
    .I0(w_wr_cw0),
    .I1(w_wr_msb0),
    .I2(w_wr_lsb0) 
);
defparam ff_count_en_s5.INIT=8'h01;
  LUT4 ff_out0_s4 (
    .F(ff_out0_8),
    .I0(ff_out0_9),
    .I1(n105_3),
    .I2(ff_out0_10),
    .I3(ff_out0_13) 
);
defparam ff_out0_s4.INIT=16'h4F00;
  LUT4 n105_s4 (
    .F(n105_7),
    .I0(ff_counter3[0]),
    .I1(ff_counter3[1]),
    .I2(ff_counter3[2]),
    .I3(ff_counter3[3]) 
);
defparam n105_s4.INIT=16'h0001;
  LUT2 n177_s2 (
    .F(n177_5),
    .I0(ff_counter1[0]),
    .I1(ff_counter1[1]) 
);
defparam n177_s2.INIT=4'h1;
  LUT2 n203_s2 (
    .F(n203_5),
    .I0(ff_counter2[0]),
    .I1(ff_counter2[1]) 
);
defparam n203_s2.INIT=4'h1;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(ff_counter3[0]),
    .I1(ff_counter3[1]) 
);
defparam n230_s2.INIT=4'h1;
  LUT2 n258_s3 (
    .F(n258_6),
    .I0(ff_m[1]),
    .I1(ff_m[2]) 
);
defparam n258_s3.INIT=4'h1;
  LUT4 n258_s4 (
    .F(n258_7),
    .I0(ff_m[2]),
    .I1(ff_m[0]),
    .I2(ff_m[1]),
    .I3(ff_out0_4) 
);
defparam n258_s4.INIT=16'hCF05;
  LUT3 ff_out0_s5 (
    .F(ff_out0_9),
    .I0(ff_m[1]),
    .I1(ff_m[0]),
    .I2(ff_m[2]) 
);
defparam ff_out0_s5.INIT=8'h40;
  LUT3 ff_out0_s6 (
    .F(ff_out0_10),
    .I0(ff_out0_4),
    .I1(ff_m[1]),
    .I2(n105_4) 
);
defparam ff_out0_s6.INIT=8'h0E;
  LUT4 n177_s3 (
    .F(n177_7),
    .I0(ff_counter1[2]),
    .I1(ff_counter1[0]),
    .I2(ff_counter1[1]),
    .I3(ff_counter1[3]) 
);
defparam n177_s3.INIT=16'hFE01;
  LUT4 n203_s3 (
    .F(n203_7),
    .I0(ff_counter2[2]),
    .I1(ff_counter2[0]),
    .I2(ff_counter2[1]),
    .I3(ff_counter2[3]) 
);
defparam n203_s3.INIT=16'hFE01;
  LUT4 n230_s3 (
    .F(n230_7),
    .I0(ff_counter3[2]),
    .I1(ff_counter3[0]),
    .I2(ff_counter3[1]),
    .I3(ff_counter3[3]) 
);
defparam n230_s3.INIT=16'hFE01;
  LUT4 ff_out0_s8 (
    .F(ff_out0_13),
    .I0(ff_m[1]),
    .I1(ff_m[2]),
    .I2(n105_5),
    .I3(ff_counter0_3_7) 
);
defparam ff_out0_s8.INIT=16'hEF00;
  LUT4 n105_s5 (
    .F(n105_9),
    .I0(ff_m[0]),
    .I1(ff_m[1]),
    .I2(ff_counter0[1]),
    .I3(ff_counter0[0]) 
);
defparam n105_s5.INIT=16'h007F;
  LUT4 n155_s2 (
    .F(n155_6),
    .I0(ff_m[0]),
    .I1(ff_m[1]),
    .I2(ff_counter0[0]),
    .I3(ff_counter0_latch[0]) 
);
defparam n155_s2.INIT=16'h7F80;
  LUT4 ff_counter0_3_s4 (
    .F(ff_counter0_3_9),
    .I0(ff_count_en),
    .I1(ff_count_load),
    .I2(ff_clk_generator[0]),
    .I3(gclk0) 
);
defparam ff_counter0_3_s4.INIT=16'h0E00;
  LUT3 n90_s4 (
    .F(n90_9),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n105_3) 
);
defparam n90_s4.INIT=8'h40;
  LUT4 ff_out0_s9 (
    .F(ff_out0_15),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(w_wr_cw0),
    .I3(ff_out0_8) 
);
defparam ff_out0_s9.INIT=16'hFF40;
  LUT4 ff_count_en_s6 (
    .F(ff_count_en_12),
    .I0(ff_count_en_10),
    .I1(n105_3),
    .I2(gclk0),
    .I3(ff_clk_generator[0]) 
);
defparam ff_count_en_s6.INIT=16'h0D00;
  DFFCE ff_count_load_s0 (
    .Q(ff_count_load),
    .D(n105_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_latch_3_s0 (
    .Q(ff_counter0_latch[3]),
    .D(w_wr_d0[3]),
    .CLK(clk),
    .CE(w_wr_lsb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_latch_2_s0 (
    .Q(ff_counter0_latch[2]),
    .D(w_wr_d0[2]),
    .CLK(clk),
    .CE(w_wr_lsb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_latch_1_s0 (
    .Q(ff_counter0_latch[1]),
    .D(w_wr_d0[1]),
    .CLK(clk),
    .CE(w_wr_lsb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_latch_0_s0 (
    .Q(ff_counter0_latch[0]),
    .D(w_wr_d0[0]),
    .CLK(clk),
    .CE(w_wr_lsb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_latch_3_s0 (
    .Q(ff_counter1_latch[3]),
    .D(w_wr_d0[7]),
    .CLK(clk),
    .CE(w_wr_lsb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_latch_2_s0 (
    .Q(ff_counter1_latch[2]),
    .D(w_wr_d0[6]),
    .CLK(clk),
    .CE(w_wr_lsb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_latch_1_s0 (
    .Q(ff_counter1_latch[1]),
    .D(w_wr_d0[5]),
    .CLK(clk),
    .CE(w_wr_lsb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_latch_0_s0 (
    .Q(ff_counter1_latch[0]),
    .D(w_wr_d0[4]),
    .CLK(clk),
    .CE(w_wr_lsb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_latch_3_s0 (
    .Q(ff_counter2_latch[3]),
    .D(w_wr_d0[3]),
    .CLK(clk),
    .CE(w_wr_msb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_latch_2_s0 (
    .Q(ff_counter2_latch[2]),
    .D(w_wr_d0[2]),
    .CLK(clk),
    .CE(w_wr_msb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_latch_1_s0 (
    .Q(ff_counter2_latch[1]),
    .D(w_wr_d0[1]),
    .CLK(clk),
    .CE(w_wr_msb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_latch_0_s0 (
    .Q(ff_counter2_latch[0]),
    .D(w_wr_d0[0]),
    .CLK(clk),
    .CE(w_wr_msb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_latch_3_s0 (
    .Q(ff_counter3_latch[3]),
    .D(w_wr_d0[7]),
    .CLK(clk),
    .CE(w_wr_msb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_latch_2_s0 (
    .Q(ff_counter3_latch[2]),
    .D(w_wr_d0[6]),
    .CLK(clk),
    .CE(w_wr_msb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_latch_1_s0 (
    .Q(ff_counter3_latch[1]),
    .D(w_wr_d0[5]),
    .CLK(clk),
    .CE(w_wr_msb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_latch_0_s0 (
    .Q(ff_counter3_latch[0]),
    .D(w_wr_d0[4]),
    .CLK(clk),
    .CE(w_wr_msb0),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_3_s0 (
    .Q(ff_counter0[3]),
    .D(n152_3),
    .CLK(clk),
    .CE(ff_counter0_3_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_2_s0 (
    .Q(ff_counter0[2]),
    .D(n153_3),
    .CLK(clk),
    .CE(ff_counter0_3_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_1_s0 (
    .Q(ff_counter0[1]),
    .D(n154_3),
    .CLK(clk),
    .CE(ff_counter0_3_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_0_s0 (
    .Q(ff_counter0[0]),
    .D(n155_3),
    .CLK(clk),
    .CE(ff_counter0_3_9),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_3_s0 (
    .Q(ff_counter1[3]),
    .D(n177_3),
    .CLK(clk),
    .CE(ff_counter1_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_2_s0 (
    .Q(ff_counter1[2]),
    .D(n178_3),
    .CLK(clk),
    .CE(ff_counter1_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_1_s0 (
    .Q(ff_counter1[1]),
    .D(n179_3),
    .CLK(clk),
    .CE(ff_counter1_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_0_s0 (
    .Q(ff_counter1[0]),
    .D(n180_3),
    .CLK(clk),
    .CE(ff_counter1_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_3_s0 (
    .Q(ff_counter2[3]),
    .D(n203_3),
    .CLK(clk),
    .CE(ff_counter2_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_2_s0 (
    .Q(ff_counter2[2]),
    .D(n204_3),
    .CLK(clk),
    .CE(ff_counter2_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_1_s0 (
    .Q(ff_counter2[1]),
    .D(n205_3),
    .CLK(clk),
    .CE(ff_counter2_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_0_s0 (
    .Q(ff_counter2[0]),
    .D(n206_3),
    .CLK(clk),
    .CE(ff_counter2_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_3_s0 (
    .Q(ff_counter3[3]),
    .D(n230_3),
    .CLK(clk),
    .CE(ff_counter3_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_2_s0 (
    .Q(ff_counter3[2]),
    .D(n231_3),
    .CLK(clk),
    .CE(ff_counter3_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_1_s0 (
    .Q(ff_counter3[1]),
    .D(n232_3),
    .CLK(clk),
    .CE(ff_counter3_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_0_s0 (
    .Q(ff_counter3[0]),
    .D(n233_3),
    .CLK(clk),
    .CE(ff_counter3_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_gate0_s0 (
    .Q(ff_gate0),
    .D(VCC),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_count_en_s1 (
    .Q(ff_count_en),
    .D(n90_9),
    .CLK(clk),
    .CE(ff_count_en_12),
    .CLEAR(n20_6) 
);
defparam ff_count_en_s1.INIT=1'b0;
  DFFCE ff_out0_s1 (
    .Q(ff_out0_4),
    .D(n258_4),
    .CLK(clk),
    .CE(ff_out0_15),
    .CLEAR(n20_6) 
);
  ALU w_counter0_dec_1_s (
    .SUM(w_counter0_dec[1]),
    .COUT(w_counter0_dec_1_3),
    .I0(ff_counter0[1]),
    .I1(w_c0_mode3),
    .I3(GND),
    .CIN(w_counter0_dec_0_6) 
);
defparam w_counter0_dec_1_s.ALU_MODE=0;
  ALU w_counter0_dec_2_s (
    .SUM(w_counter0_dec[2]),
    .COUT(w_counter0_dec_2_3),
    .I0(ff_counter0[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_counter0_dec_1_3) 
);
defparam w_counter0_dec_2_s.ALU_MODE=0;
  ALU w_counter0_dec_3_s (
    .SUM(w_counter0_dec[3]),
    .COUT(n31_13),
    .I0(ff_counter0[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_counter0_dec_2_3) 
);
defparam w_counter0_dec_3_s.ALU_MODE=0;
  ALU w_counter0_dec_0_s1 (
    .SUM(w_counter0_dec[0]),
    .COUT(w_counter0_dec_0_6),
    .I0(ff_counter0[0]),
    .I1(w_c0_mode3),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_counter0_dec_0_s1.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8253_counter */
module i8253_control_0 (
  clk,
  n20_6,
  n257_3,
  n518_4,
  n123_5,
  n502_4,
  n156_6,
  gclk0,
  td_in,
  ta_d,
  ff_clk_generator,
  w_c2_bcd,
  w_wr_cw2,
  w_wr_lsb2,
  w_wr_msb2,
  w_wr_trigger2,
  w_c2_mode3,
  ff_m,
  w_wr_d2
)
;
input clk;
input n20_6;
input n257_3;
input n518_4;
input n123_5;
input n502_4;
input n156_6;
input gclk0;
input [7:0] td_in;
input [1:0] ta_d;
input [0:0] ff_clk_generator;
output w_c2_bcd;
output w_wr_cw2;
output w_wr_lsb2;
output w_wr_msb2;
output w_wr_trigger2;
output w_c2_mode3;
output [2:0] ff_m;
output [7:0] w_wr_d2;
wire n428_3;
wire n131_4;
wire n272_3;
wire n273_3;
wire n274_3;
wire n275_3;
wire n276_3;
wire n277_3;
wire n278_3;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire ff_sel_msb_wr_8;
wire n273_4;
wire n275_4;
wire ff_sel_msb_wr_9;
wire n274_6;
wire n284_8;
wire n285_8;
wire n287_8;
wire n166_7;
wire n286_8;
wire n288_8;
wire n289_8;
wire n290_8;
wire n291_8;
wire n292_8;
wire n293_8;
wire n294_8;
wire n295_8;
wire ff_pre_wr_cw;
wire ff_pre_wr_lsb;
wire ff_pre_wr_msb;
wire ff_pre_wr_trigger;
wire ff_sel_msb_wr;
wire [1:0] ff_rw;
wire [7:0] ff_pre_wr_d;
wire VCC;
wire GND;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(td_in[5]),
    .I1(td_in[4]),
    .I2(n131_4) 
);
defparam n428_s0.INIT=8'hE0;
  LUT4 n131_s1 (
    .F(n131_4),
    .I0(td_in[6]),
    .I1(td_in[7]),
    .I2(n518_4),
    .I3(n123_5) 
);
defparam n131_s1.INIT=16'h4000;
  LUT3 n272_s0 (
    .F(n272_3),
    .I0(n123_5),
    .I1(ff_pre_wr_cw),
    .I2(n131_4) 
);
defparam n272_s0.INIT=8'hF4;
  LUT3 n273_s0 (
    .F(n273_3),
    .I0(n273_4),
    .I1(ff_pre_wr_lsb),
    .I2(n123_5) 
);
defparam n273_s0.INIT=8'hAC;
  LUT4 n274_s0 (
    .F(n274_3),
    .I0(n274_6),
    .I1(ta_d[1]),
    .I2(ff_pre_wr_msb),
    .I3(n123_5) 
);
defparam n274_s0.INIT=16'h88F0;
  LUT3 n275_s0 (
    .F(n275_3),
    .I0(n275_4),
    .I1(ff_pre_wr_trigger),
    .I2(n123_5) 
);
defparam n275_s0.INIT=8'hAC;
  LUT4 n276_s0 (
    .F(n276_3),
    .I0(n518_4),
    .I1(td_in[7]),
    .I2(ff_pre_wr_d[7]),
    .I3(n123_5) 
);
defparam n276_s0.INIT=16'h44F0;
  LUT4 n277_s0 (
    .F(n277_3),
    .I0(n518_4),
    .I1(td_in[6]),
    .I2(ff_pre_wr_d[6]),
    .I3(n123_5) 
);
defparam n277_s0.INIT=16'h44F0;
  LUT4 n278_s0 (
    .F(n278_3),
    .I0(n518_4),
    .I1(td_in[5]),
    .I2(ff_pre_wr_d[5]),
    .I3(n123_5) 
);
defparam n278_s0.INIT=16'h44F0;
  LUT4 n279_s0 (
    .F(n279_3),
    .I0(n518_4),
    .I1(td_in[4]),
    .I2(ff_pre_wr_d[4]),
    .I3(n123_5) 
);
defparam n279_s0.INIT=16'h44F0;
  LUT4 n280_s0 (
    .F(n280_3),
    .I0(n518_4),
    .I1(td_in[3]),
    .I2(ff_pre_wr_d[3]),
    .I3(n123_5) 
);
defparam n280_s0.INIT=16'h44F0;
  LUT4 n281_s0 (
    .F(n281_3),
    .I0(n518_4),
    .I1(td_in[2]),
    .I2(ff_pre_wr_d[2]),
    .I3(n123_5) 
);
defparam n281_s0.INIT=16'h44F0;
  LUT4 n282_s0 (
    .F(n282_3),
    .I0(n518_4),
    .I1(td_in[1]),
    .I2(ff_pre_wr_d[1]),
    .I3(n123_5) 
);
defparam n282_s0.INIT=16'h44F0;
  LUT4 n283_s0 (
    .F(n283_3),
    .I0(n518_4),
    .I1(td_in[0]),
    .I2(ff_pre_wr_d[0]),
    .I3(n123_5) 
);
defparam n283_s0.INIT=16'h44F0;
  LUT2 w_c2_mode3_s (
    .F(w_c2_mode3),
    .I0(ff_m[0]),
    .I1(ff_m[1]) 
);
defparam w_c2_mode3_s.INIT=4'h7;
  LUT4 ff_sel_msb_wr_s3 (
    .F(ff_sel_msb_wr_8),
    .I0(n123_5),
    .I1(n502_4),
    .I2(ff_sel_msb_wr_9),
    .I3(n131_4) 
);
defparam ff_sel_msb_wr_s3.INIT=16'hFF80;
  LUT4 n273_s1 (
    .F(n273_4),
    .I0(ff_sel_msb_wr),
    .I1(n156_6),
    .I2(ta_d[0]),
    .I3(ta_d[1]) 
);
defparam n273_s1.INIT=16'hC500;
  LUT4 n275_s1 (
    .F(n275_4),
    .I0(ff_sel_msb_wr),
    .I1(ff_rw[0]),
    .I2(ff_rw[1]),
    .I3(n502_4) 
);
defparam n275_s1.INIT=16'hBC00;
  LUT2 ff_sel_msb_wr_s4 (
    .F(ff_sel_msb_wr_9),
    .I0(ff_rw[0]),
    .I1(ff_rw[1]) 
);
defparam ff_sel_msb_wr_s4.INIT=4'h8;
  LUT4 n274_s2 (
    .F(n274_6),
    .I0(ff_sel_msb_wr),
    .I1(td_in[5]),
    .I2(td_in[4]),
    .I3(ta_d[0]) 
);
defparam n274_s2.INIT=16'h30AA;
  LUT4 n284_s3 (
    .F(n284_8),
    .I0(n257_3),
    .I1(n123_5),
    .I2(ff_pre_wr_cw),
    .I3(n131_4) 
);
defparam n284_s3.INIT=16'h5510;
  LUT4 n285_s3 (
    .F(n285_8),
    .I0(n257_3),
    .I1(n273_4),
    .I2(ff_pre_wr_lsb),
    .I3(n123_5) 
);
defparam n285_s3.INIT=16'h4450;
  LUT4 n287_s3 (
    .F(n287_8),
    .I0(n257_3),
    .I1(n275_4),
    .I2(ff_pre_wr_trigger),
    .I3(n123_5) 
);
defparam n287_s3.INIT=16'h4450;
  LUT4 n166_s3 (
    .F(n166_7),
    .I0(td_in[4]),
    .I1(td_in[5]),
    .I2(ff_sel_msb_wr),
    .I3(n131_4) 
);
defparam n166_s3.INIT=16'h440F;
  LUT3 n286_s3 (
    .F(n286_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n274_3) 
);
defparam n286_s3.INIT=8'hB0;
  LUT3 n288_s3 (
    .F(n288_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n276_3) 
);
defparam n288_s3.INIT=8'hB0;
  LUT3 n289_s3 (
    .F(n289_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n277_3) 
);
defparam n289_s3.INIT=8'hB0;
  LUT3 n290_s3 (
    .F(n290_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n278_3) 
);
defparam n290_s3.INIT=8'hB0;
  LUT3 n291_s3 (
    .F(n291_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n279_3) 
);
defparam n291_s3.INIT=8'hB0;
  LUT3 n292_s3 (
    .F(n292_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n280_3) 
);
defparam n292_s3.INIT=8'hB0;
  LUT3 n293_s3 (
    .F(n293_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n281_3) 
);
defparam n293_s3.INIT=8'hB0;
  LUT3 n294_s3 (
    .F(n294_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n282_3) 
);
defparam n294_s3.INIT=8'hB0;
  LUT3 n295_s3 (
    .F(n295_8),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n283_3) 
);
defparam n295_s3.INIT=8'hB0;
  DFFCE ff_rw_0_s0 (
    .Q(ff_rw[0]),
    .D(td_in[4]),
    .CLK(clk),
    .CE(n131_4),
    .CLEAR(n20_6) 
);
  DFFCE ff_m_2_s0 (
    .Q(ff_m[2]),
    .D(td_in[3]),
    .CLK(clk),
    .CE(n428_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_m_1_s0 (
    .Q(ff_m[1]),
    .D(td_in[2]),
    .CLK(clk),
    .CE(n428_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_m_0_s0 (
    .Q(ff_m[0]),
    .D(td_in[1]),
    .CLK(clk),
    .CE(n428_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_bcd_s0 (
    .Q(w_c2_bcd),
    .D(td_in[0]),
    .CLK(clk),
    .CE(n428_3),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_cw_s0 (
    .Q(ff_pre_wr_cw),
    .D(n284_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_lsb_s0 (
    .Q(ff_pre_wr_lsb),
    .D(n285_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_msb_s0 (
    .Q(ff_pre_wr_msb),
    .D(n286_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_trigger_s0 (
    .Q(ff_pre_wr_trigger),
    .D(n287_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_7_s0 (
    .Q(ff_pre_wr_d[7]),
    .D(n288_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_6_s0 (
    .Q(ff_pre_wr_d[6]),
    .D(n289_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_5_s0 (
    .Q(ff_pre_wr_d[5]),
    .D(n290_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_4_s0 (
    .Q(ff_pre_wr_d[4]),
    .D(n291_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_3_s0 (
    .Q(ff_pre_wr_d[3]),
    .D(n292_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_2_s0 (
    .Q(ff_pre_wr_d[2]),
    .D(n293_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_1_s0 (
    .Q(ff_pre_wr_d[1]),
    .D(n294_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_pre_wr_d_0_s0 (
    .Q(ff_pre_wr_d[0]),
    .D(n295_8),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_cw_s0 (
    .Q(w_wr_cw2),
    .D(n272_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_lsb_s0 (
    .Q(w_wr_lsb2),
    .D(n273_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_msb_s0 (
    .Q(w_wr_msb2),
    .D(n274_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_trigger_s0 (
    .Q(w_wr_trigger2),
    .D(n275_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_7_s0 (
    .Q(w_wr_d2[7]),
    .D(n276_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_6_s0 (
    .Q(w_wr_d2[6]),
    .D(n277_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_5_s0 (
    .Q(w_wr_d2[5]),
    .D(n278_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_4_s0 (
    .Q(w_wr_d2[4]),
    .D(n279_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_3_s0 (
    .Q(w_wr_d2[3]),
    .D(n280_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_2_s0 (
    .Q(w_wr_d2[2]),
    .D(n281_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_1_s0 (
    .Q(w_wr_d2[1]),
    .D(n282_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_wr_d_0_s0 (
    .Q(w_wr_d2[0]),
    .D(n283_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_rw_1_s0 (
    .Q(ff_rw[1]),
    .D(td_in[5]),
    .CLK(clk),
    .CE(n131_4),
    .CLEAR(n20_6) 
);
  DFFCE ff_sel_msb_wr_s1 (
    .Q(ff_sel_msb_wr),
    .D(n166_7),
    .CLK(clk),
    .CE(ff_sel_msb_wr_8),
    .CLEAR(n20_6) 
);
defparam ff_sel_msb_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8253_control_0 */
module i8253_counter_0 (
  clk,
  n257_3,
  n20_6,
  w_wr_lsb2,
  w_wr_msb2,
  w_c2_mode3,
  w_wr_trigger2,
  ff_counter0_3_7,
  w_wr_cw2,
  ff_gate0,
  w_c2_bcd,
  gclk0,
  w_wr_d2,
  ff_m,
  ff_clk_generator,
  w_timer2_out
)
;
input clk;
input n257_3;
input n20_6;
input w_wr_lsb2;
input w_wr_msb2;
input w_c2_mode3;
input w_wr_trigger2;
input ff_counter0_3_7;
input w_wr_cw2;
input ff_gate0;
input w_c2_bcd;
input gclk0;
input [7:0] w_wr_d2;
input [2:0] ff_m;
input [0:0] ff_clk_generator;
output w_timer2_out;
wire n105_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n206_3;
wire n230_3;
wire n231_3;
wire n232_3;
wire n233_3;
wire n258_4;
wire ff_counter1_3_6;
wire ff_counter2_3_6;
wire ff_counter3_3_6;
wire ff_out0_7;
wire n105_4;
wire n105_5;
wire n153_4;
wire n154_4;
wire n178_4;
wire n179_4;
wire n204_4;
wire n205_4;
wire n231_4;
wire n232_4;
wire n258_5;
wire n258_6;
wire ff_counter3_3_7;
wire ff_count_en_10;
wire ff_out0_8;
wire n105_8;
wire n177_5;
wire n203_5;
wire n230_5;
wire n258_7;
wire ff_out0_9;
wire ff_out0_10;
wire n203_7;
wire ff_counter2_3_9;
wire n177_7;
wire n105_10;
wire n230_7;
wire n105_12;
wire n155_6;
wire ff_counter0_3_8;
wire n90_9;
wire ff_count_en_12;
wire ff_count_load;
wire ff_count_en;
wire ff_out0_4;
wire w_counter0_dec_1_3;
wire w_counter0_dec_2_3;
wire n31_13;
wire w_counter0_dec_0_6;
wire [3:0] ff_counter0_latch;
wire [3:0] ff_counter1_latch;
wire [3:0] ff_counter2_latch;
wire [3:0] ff_counter3_latch;
wire [3:0] ff_counter0;
wire [3:0] ff_counter1;
wire [3:0] ff_counter2;
wire [3:0] ff_counter3;
wire [3:0] w_counter0_dec;
wire VCC;
wire GND;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(w_wr_trigger2),
    .I1(n105_4),
    .I2(n105_5),
    .I3(ff_m[1]) 
);
defparam n105_s0.INIT=16'hEEF0;
  LUT4 n152_s0 (
    .F(n152_3),
    .I0(w_counter0_dec[3]),
    .I1(n31_13),
    .I2(ff_counter0_latch[3]),
    .I3(ff_count_load) 
);
defparam n152_s0.INIT=16'hF0BB;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(n153_4),
    .I1(ff_counter0_latch[2]),
    .I2(ff_count_load) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(n154_4),
    .I1(ff_counter0_latch[1]),
    .I2(ff_count_load) 
);
defparam n154_s0.INIT=8'hCA;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(w_counter0_dec[0]),
    .I1(n31_13),
    .I2(n155_6),
    .I3(ff_count_load) 
);
defparam n155_s0.INIT=16'hF0BB;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(ff_counter1_latch[3]),
    .I1(ff_counter1[3]),
    .I2(n177_7),
    .I3(ff_count_load) 
);
defparam n177_s0.INIT=16'hAA3C;
  LUT3 n178_s0 (
    .F(n178_3),
    .I0(n178_4),
    .I1(ff_counter1_latch[2]),
    .I2(ff_count_load) 
);
defparam n178_s0.INIT=8'hCA;
  LUT3 n179_s0 (
    .F(n179_3),
    .I0(n179_4),
    .I1(ff_counter1_latch[1]),
    .I2(ff_count_load) 
);
defparam n179_s0.INIT=8'hCA;
  LUT3 n180_s0 (
    .F(n180_3),
    .I0(ff_counter1_latch[0]),
    .I1(ff_counter1[0]),
    .I2(ff_count_load) 
);
defparam n180_s0.INIT=8'hA3;
  LUT3 n203_s0 (
    .F(n203_3),
    .I0(n203_7),
    .I1(ff_counter2_latch[3]),
    .I2(ff_count_load) 
);
defparam n203_s0.INIT=8'hCA;
  LUT3 n204_s0 (
    .F(n204_3),
    .I0(n204_4),
    .I1(ff_counter2_latch[2]),
    .I2(ff_count_load) 
);
defparam n204_s0.INIT=8'hCA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(n205_4),
    .I1(ff_counter2_latch[1]),
    .I2(ff_count_load) 
);
defparam n205_s0.INIT=8'hCA;
  LUT3 n206_s0 (
    .F(n206_3),
    .I0(ff_counter2_latch[0]),
    .I1(ff_counter2[0]),
    .I2(ff_count_load) 
);
defparam n206_s0.INIT=8'hA3;
  LUT4 n230_s0 (
    .F(n230_3),
    .I0(ff_counter3_latch[3]),
    .I1(ff_counter3[3]),
    .I2(n230_7),
    .I3(ff_count_load) 
);
defparam n230_s0.INIT=16'hAA3C;
  LUT3 n231_s0 (
    .F(n231_3),
    .I0(n231_4),
    .I1(ff_counter3_latch[2]),
    .I2(ff_count_load) 
);
defparam n231_s0.INIT=8'hCA;
  LUT3 n232_s0 (
    .F(n232_3),
    .I0(n232_4),
    .I1(ff_counter3_latch[1]),
    .I2(ff_count_load) 
);
defparam n232_s0.INIT=8'hCA;
  LUT3 n233_s0 (
    .F(n233_3),
    .I0(ff_counter3_latch[0]),
    .I1(ff_counter3[0]),
    .I2(ff_count_load) 
);
defparam n233_s0.INIT=8'hA3;
  LUT4 n258_s1 (
    .F(n258_4),
    .I0(n257_3),
    .I1(n258_5),
    .I2(ff_m[0]),
    .I3(n258_6) 
);
defparam n258_s1.INIT=16'hB0BB;
  LUT4 w_timer2_out_s (
    .F(w_timer2_out),
    .I0(ff_m[0]),
    .I1(ff_m[1]),
    .I2(n105_4),
    .I3(ff_out0_4) 
);
defparam w_timer2_out_s.INIT=16'hBF00;
  LUT3 ff_counter1_3_s2 (
    .F(ff_counter1_3_6),
    .I0(ff_count_load),
    .I1(n31_13),
    .I2(ff_counter0_3_8) 
);
defparam ff_counter1_3_s2.INIT=8'hB0;
  LUT3 ff_counter2_3_s2 (
    .F(ff_counter2_3_6),
    .I0(ff_counter2_3_9),
    .I1(ff_count_load),
    .I2(ff_counter1_3_6) 
);
defparam ff_counter2_3_s2.INIT=8'hE0;
  LUT3 ff_counter3_3_s2 (
    .F(ff_counter3_3_6),
    .I0(ff_counter3_3_7),
    .I1(ff_count_load),
    .I2(ff_counter2_3_6) 
);
defparam ff_counter3_3_s2.INIT=8'hE0;
  LUT4 ff_out0_s3 (
    .F(ff_out0_7),
    .I0(ff_counter0_3_7),
    .I1(ff_out0_8),
    .I2(w_wr_cw2),
    .I3(n257_3) 
);
defparam ff_out0_s3.INIT=16'hF222;
  LUT4 n105_s1 (
    .F(n105_4),
    .I0(n105_12),
    .I1(n105_10),
    .I2(ff_counter2_3_9),
    .I3(n105_8) 
);
defparam n105_s1.INIT=16'h4000;
  LUT3 n105_s2 (
    .F(n105_5),
    .I0(w_wr_trigger2),
    .I1(ff_gate0),
    .I2(ff_m[0]) 
);
defparam n105_s2.INIT=8'h3A;
  LUT3 n153_s1 (
    .F(n153_4),
    .I0(w_counter0_dec[2]),
    .I1(w_c2_bcd),
    .I2(n31_13) 
);
defparam n153_s1.INIT=8'hA3;
  LUT3 n154_s1 (
    .F(n154_4),
    .I0(w_counter0_dec[1]),
    .I1(w_c2_bcd),
    .I2(n31_13) 
);
defparam n154_s1.INIT=8'hA3;
  LUT4 n178_s1 (
    .F(n178_4),
    .I0(ff_counter1[3]),
    .I1(w_c2_bcd),
    .I2(ff_counter1[2]),
    .I3(n177_5) 
);
defparam n178_s1.INIT=16'h0BF0;
  LUT4 n179_s1 (
    .F(n179_4),
    .I0(w_c2_bcd),
    .I1(ff_counter2_3_9),
    .I2(ff_counter1[0]),
    .I3(ff_counter1[1]) 
);
defparam n179_s1.INIT=16'h7007;
  LUT4 n204_s1 (
    .F(n204_4),
    .I0(ff_counter2[3]),
    .I1(w_c2_bcd),
    .I2(ff_counter2[2]),
    .I3(n203_5) 
);
defparam n204_s1.INIT=16'h0BF0;
  LUT4 n205_s1 (
    .F(n205_4),
    .I0(w_c2_bcd),
    .I1(ff_counter3_3_7),
    .I2(ff_counter2[0]),
    .I3(ff_counter2[1]) 
);
defparam n205_s1.INIT=16'h7007;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(ff_counter3[3]),
    .I1(w_c2_bcd),
    .I2(ff_counter3[2]),
    .I3(n230_5) 
);
defparam n231_s1.INIT=16'h0BF0;
  LUT4 n232_s1 (
    .F(n232_4),
    .I0(w_c2_bcd),
    .I1(n105_10),
    .I2(ff_counter3[0]),
    .I3(ff_counter3[1]) 
);
defparam n232_s1.INIT=16'h7007;
  LUT4 n258_s2 (
    .F(n258_5),
    .I0(ff_out0_4),
    .I1(ff_m[2]),
    .I2(n258_7),
    .I3(ff_m[1]) 
);
defparam n258_s2.INIT=16'h0FBB;
  LUT2 n258_s3 (
    .F(n258_6),
    .I0(ff_m[1]),
    .I1(ff_m[2]) 
);
defparam n258_s3.INIT=4'h1;
  LUT4 ff_counter3_3_s3 (
    .F(ff_counter3_3_7),
    .I0(ff_counter2[0]),
    .I1(ff_counter2[1]),
    .I2(ff_counter2[2]),
    .I3(ff_counter2[3]) 
);
defparam ff_counter3_3_s3.INIT=16'h0001;
  LUT3 ff_count_en_s5 (
    .F(ff_count_en_10),
    .I0(w_wr_cw2),
    .I1(w_wr_msb2),
    .I2(w_wr_lsb2) 
);
defparam ff_count_en_s5.INIT=8'h01;
  LUT4 ff_out0_s4 (
    .F(ff_out0_8),
    .I0(ff_out0_9),
    .I1(n105_3),
    .I2(ff_out0_10),
    .I3(ff_m[2]) 
);
defparam ff_out0_s4.INIT=16'hB0BB;
  LUT3 n105_s5 (
    .F(n105_8),
    .I0(ff_counter0[2]),
    .I1(ff_counter0[3]),
    .I2(ff_counter3_3_7) 
);
defparam n105_s5.INIT=8'h10;
  LUT2 n177_s2 (
    .F(n177_5),
    .I0(ff_counter1[0]),
    .I1(ff_counter1[1]) 
);
defparam n177_s2.INIT=4'h1;
  LUT2 n203_s2 (
    .F(n203_5),
    .I0(ff_counter2[0]),
    .I1(ff_counter2[1]) 
);
defparam n203_s2.INIT=4'h1;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(ff_counter3[0]),
    .I1(ff_counter3[1]) 
);
defparam n230_s2.INIT=4'h1;
  LUT3 n258_s4 (
    .F(n258_7),
    .I0(ff_out0_4),
    .I1(ff_m[0]),
    .I2(n105_4) 
);
defparam n258_s4.INIT=8'h70;
  LUT3 ff_out0_s5 (
    .F(ff_out0_9),
    .I0(ff_m[1]),
    .I1(ff_m[0]),
    .I2(ff_m[2]) 
);
defparam ff_out0_s5.INIT=8'h40;
  LUT3 ff_out0_s6 (
    .F(ff_out0_10),
    .I0(ff_out0_4),
    .I1(ff_m[1]),
    .I2(n105_4) 
);
defparam ff_out0_s6.INIT=8'h0E;
  LUT4 n203_s3 (
    .F(n203_7),
    .I0(ff_counter2[2]),
    .I1(ff_counter2[0]),
    .I2(ff_counter2[1]),
    .I3(ff_counter2[3]) 
);
defparam n203_s3.INIT=16'hFE01;
  LUT4 ff_counter2_3_s4 (
    .F(ff_counter2_3_9),
    .I0(ff_counter1[2]),
    .I1(ff_counter1[3]),
    .I2(ff_counter1[0]),
    .I3(ff_counter1[1]) 
);
defparam ff_counter2_3_s4.INIT=16'h0001;
  LUT3 n177_s3 (
    .F(n177_7),
    .I0(ff_counter1[2]),
    .I1(ff_counter1[0]),
    .I2(ff_counter1[1]) 
);
defparam n177_s3.INIT=8'h01;
  LUT4 n105_s6 (
    .F(n105_10),
    .I0(ff_counter3[2]),
    .I1(ff_counter3[3]),
    .I2(ff_counter3[0]),
    .I3(ff_counter3[1]) 
);
defparam n105_s6.INIT=16'h0001;
  LUT3 n230_s3 (
    .F(n230_7),
    .I0(ff_counter3[2]),
    .I1(ff_counter3[0]),
    .I2(ff_counter3[1]) 
);
defparam n230_s3.INIT=8'h01;
  LUT4 n105_s7 (
    .F(n105_12),
    .I0(ff_m[0]),
    .I1(ff_m[1]),
    .I2(ff_counter0[0]),
    .I3(ff_counter0[1]) 
);
defparam n105_s7.INIT=16'hF70F;
  LUT4 n155_s2 (
    .F(n155_6),
    .I0(ff_m[0]),
    .I1(ff_m[1]),
    .I2(ff_counter0[0]),
    .I3(ff_counter0_latch[0]) 
);
defparam n155_s2.INIT=16'h7F80;
  LUT4 ff_counter0_3_s3 (
    .F(ff_counter0_3_8),
    .I0(ff_count_en),
    .I1(ff_count_load),
    .I2(ff_clk_generator[0]),
    .I3(gclk0) 
);
defparam ff_counter0_3_s3.INIT=16'h0E00;
  LUT3 n90_s4 (
    .F(n90_9),
    .I0(gclk0),
    .I1(ff_clk_generator[0]),
    .I2(n105_3) 
);
defparam n90_s4.INIT=8'h40;
  LUT4 ff_count_en_s6 (
    .F(ff_count_en_12),
    .I0(ff_count_en_10),
    .I1(n105_3),
    .I2(gclk0),
    .I3(ff_clk_generator[0]) 
);
defparam ff_count_en_s6.INIT=16'h0D00;
  DFFCE ff_count_load_s0 (
    .Q(ff_count_load),
    .D(n105_3),
    .CLK(clk),
    .CE(n257_3),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_latch_3_s0 (
    .Q(ff_counter0_latch[3]),
    .D(w_wr_d2[3]),
    .CLK(clk),
    .CE(w_wr_lsb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_latch_2_s0 (
    .Q(ff_counter0_latch[2]),
    .D(w_wr_d2[2]),
    .CLK(clk),
    .CE(w_wr_lsb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_latch_1_s0 (
    .Q(ff_counter0_latch[1]),
    .D(w_wr_d2[1]),
    .CLK(clk),
    .CE(w_wr_lsb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_latch_0_s0 (
    .Q(ff_counter0_latch[0]),
    .D(w_wr_d2[0]),
    .CLK(clk),
    .CE(w_wr_lsb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_latch_3_s0 (
    .Q(ff_counter1_latch[3]),
    .D(w_wr_d2[7]),
    .CLK(clk),
    .CE(w_wr_lsb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_latch_2_s0 (
    .Q(ff_counter1_latch[2]),
    .D(w_wr_d2[6]),
    .CLK(clk),
    .CE(w_wr_lsb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_latch_1_s0 (
    .Q(ff_counter1_latch[1]),
    .D(w_wr_d2[5]),
    .CLK(clk),
    .CE(w_wr_lsb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_latch_0_s0 (
    .Q(ff_counter1_latch[0]),
    .D(w_wr_d2[4]),
    .CLK(clk),
    .CE(w_wr_lsb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_latch_3_s0 (
    .Q(ff_counter2_latch[3]),
    .D(w_wr_d2[3]),
    .CLK(clk),
    .CE(w_wr_msb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_latch_2_s0 (
    .Q(ff_counter2_latch[2]),
    .D(w_wr_d2[2]),
    .CLK(clk),
    .CE(w_wr_msb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_latch_1_s0 (
    .Q(ff_counter2_latch[1]),
    .D(w_wr_d2[1]),
    .CLK(clk),
    .CE(w_wr_msb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_latch_0_s0 (
    .Q(ff_counter2_latch[0]),
    .D(w_wr_d2[0]),
    .CLK(clk),
    .CE(w_wr_msb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_latch_3_s0 (
    .Q(ff_counter3_latch[3]),
    .D(w_wr_d2[7]),
    .CLK(clk),
    .CE(w_wr_msb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_latch_2_s0 (
    .Q(ff_counter3_latch[2]),
    .D(w_wr_d2[6]),
    .CLK(clk),
    .CE(w_wr_msb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_latch_1_s0 (
    .Q(ff_counter3_latch[1]),
    .D(w_wr_d2[5]),
    .CLK(clk),
    .CE(w_wr_msb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_latch_0_s0 (
    .Q(ff_counter3_latch[0]),
    .D(w_wr_d2[4]),
    .CLK(clk),
    .CE(w_wr_msb2),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_3_s0 (
    .Q(ff_counter0[3]),
    .D(n152_3),
    .CLK(clk),
    .CE(ff_counter0_3_8),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_2_s0 (
    .Q(ff_counter0[2]),
    .D(n153_3),
    .CLK(clk),
    .CE(ff_counter0_3_8),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_1_s0 (
    .Q(ff_counter0[1]),
    .D(n154_3),
    .CLK(clk),
    .CE(ff_counter0_3_8),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter0_0_s0 (
    .Q(ff_counter0[0]),
    .D(n155_3),
    .CLK(clk),
    .CE(ff_counter0_3_8),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_3_s0 (
    .Q(ff_counter1[3]),
    .D(n177_3),
    .CLK(clk),
    .CE(ff_counter1_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_2_s0 (
    .Q(ff_counter1[2]),
    .D(n178_3),
    .CLK(clk),
    .CE(ff_counter1_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_1_s0 (
    .Q(ff_counter1[1]),
    .D(n179_3),
    .CLK(clk),
    .CE(ff_counter1_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter1_0_s0 (
    .Q(ff_counter1[0]),
    .D(n180_3),
    .CLK(clk),
    .CE(ff_counter1_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_3_s0 (
    .Q(ff_counter2[3]),
    .D(n203_3),
    .CLK(clk),
    .CE(ff_counter2_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_2_s0 (
    .Q(ff_counter2[2]),
    .D(n204_3),
    .CLK(clk),
    .CE(ff_counter2_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_1_s0 (
    .Q(ff_counter2[1]),
    .D(n205_3),
    .CLK(clk),
    .CE(ff_counter2_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter2_0_s0 (
    .Q(ff_counter2[0]),
    .D(n206_3),
    .CLK(clk),
    .CE(ff_counter2_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_3_s0 (
    .Q(ff_counter3[3]),
    .D(n230_3),
    .CLK(clk),
    .CE(ff_counter3_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_2_s0 (
    .Q(ff_counter3[2]),
    .D(n231_3),
    .CLK(clk),
    .CE(ff_counter3_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_1_s0 (
    .Q(ff_counter3[1]),
    .D(n232_3),
    .CLK(clk),
    .CE(ff_counter3_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_counter3_0_s0 (
    .Q(ff_counter3[0]),
    .D(n233_3),
    .CLK(clk),
    .CE(ff_counter3_3_6),
    .CLEAR(n20_6) 
);
  DFFCE ff_count_en_s1 (
    .Q(ff_count_en),
    .D(n90_9),
    .CLK(clk),
    .CE(ff_count_en_12),
    .CLEAR(n20_6) 
);
defparam ff_count_en_s1.INIT=1'b0;
  DFFCE ff_out0_s1 (
    .Q(ff_out0_4),
    .D(n258_4),
    .CLK(clk),
    .CE(ff_out0_7),
    .CLEAR(n20_6) 
);
  ALU w_counter0_dec_1_s (
    .SUM(w_counter0_dec[1]),
    .COUT(w_counter0_dec_1_3),
    .I0(ff_counter0[1]),
    .I1(w_c2_mode3),
    .I3(GND),
    .CIN(w_counter0_dec_0_6) 
);
defparam w_counter0_dec_1_s.ALU_MODE=0;
  ALU w_counter0_dec_2_s (
    .SUM(w_counter0_dec[2]),
    .COUT(w_counter0_dec_2_3),
    .I0(ff_counter0[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_counter0_dec_1_3) 
);
defparam w_counter0_dec_2_s.ALU_MODE=0;
  ALU w_counter0_dec_3_s (
    .SUM(w_counter0_dec[3]),
    .COUT(n31_13),
    .I0(ff_counter0[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_counter0_dec_2_3) 
);
defparam w_counter0_dec_3_s.ALU_MODE=0;
  ALU w_counter0_dec_0_s1 (
    .SUM(w_counter0_dec[0]),
    .COUT(w_counter0_dec_0_6),
    .I0(ff_counter0[0]),
    .I1(w_c2_mode3),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_counter0_dec_0_s1.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8253_counter_0 */
module i8253 (
  clk,
  n20_6,
  n518_4,
  n69_5,
  n_twr_d,
  ff_ioreq_9,
  n297_6,
  n502_4,
  ff_clk_generator,
  td_in,
  ta_d,
  ff_out0_4,
  ff_counter2_3_7,
  ff_counter3_3_7,
  n105_7,
  w_timer2_out,
  ff_m,
  ff_counter0
)
;
input clk;
input n20_6;
input n518_4;
input n69_5;
input n_twr_d;
input ff_ioreq_9;
input n297_6;
input n502_4;
input [0:0] ff_clk_generator;
input [7:0] td_in;
input [2:0] ta_d;
output ff_out0_4;
output ff_counter2_3_7;
output ff_counter3_3_7;
output n105_7;
output w_timer2_out;
output [1:0] ff_m;
output [3:0] ff_counter0;
wire gclk0;
wire w_c0_bcd;
wire w_wr_cw0;
wire w_wr_lsb0;
wire w_wr_msb0;
wire w_wr_trigger0;
wire n257_3;
wire w_c0_mode3;
wire n123_5;
wire n156_6;
wire ff_gate0;
wire ff_counter0_3_7;
wire w_c2_bcd;
wire w_wr_cw2;
wire w_wr_lsb2;
wire w_wr_msb2;
wire w_wr_trigger2;
wire w_c2_mode3;
wire [2:2] ff_m_0;
wire [7:0] w_wr_d0;
wire [2:0] ff_m_1;
wire [7:0] w_wr_d2;
wire VCC;
wire GND;
  i8253_clk_en u_clk0_en (
    .clk(clk),
    .n20_6(n20_6),
    .ff_clk_generator(ff_clk_generator[0]),
    .gclk0(gclk0)
);
  i8253_control u_control0 (
    .clk(clk),
    .n20_6(n20_6),
    .gclk0(gclk0),
    .n518_4(n518_4),
    .n69_5(n69_5),
    .n_twr_d(n_twr_d),
    .ff_ioreq_9(ff_ioreq_9),
    .td_in(td_in[7:0]),
    .ff_clk_generator(ff_clk_generator[0]),
    .ta_d(ta_d[2:0]),
    .w_c0_bcd(w_c0_bcd),
    .w_wr_cw0(w_wr_cw0),
    .w_wr_lsb0(w_wr_lsb0),
    .w_wr_msb0(w_wr_msb0),
    .w_wr_trigger0(w_wr_trigger0),
    .n257_3(n257_3),
    .w_c0_mode3(w_c0_mode3),
    .n123_5(n123_5),
    .n156_6(n156_6),
    .ff_m({ff_m_0[2],ff_m[1:0]}),
    .w_wr_d0(w_wr_d0[7:0])
);
  i8253_counter u_counter0 (
    .clk(clk),
    .n257_3(n257_3),
    .n20_6(n20_6),
    .w_wr_lsb0(w_wr_lsb0),
    .w_wr_msb0(w_wr_msb0),
    .w_c0_mode3(w_c0_mode3),
    .w_wr_trigger0(w_wr_trigger0),
    .n297_6(n297_6),
    .w_c0_bcd(w_c0_bcd),
    .gclk0(gclk0),
    .w_wr_cw0(w_wr_cw0),
    .w_wr_d0(w_wr_d0[7:0]),
    .ff_m({ff_m_0[2],ff_m[1:0]}),
    .ff_clk_generator(ff_clk_generator[0]),
    .ff_gate0(ff_gate0),
    .ff_out0_4(ff_out0_4),
    .ff_counter0_3_7(ff_counter0_3_7),
    .ff_counter2_3_7(ff_counter2_3_7),
    .ff_counter3_3_7(ff_counter3_3_7),
    .n105_7(n105_7),
    .ff_counter0(ff_counter0[3:0])
);
  i8253_control_0 u_control2 (
    .clk(clk),
    .n20_6(n20_6),
    .n257_3(n257_3),
    .n518_4(n518_4),
    .n123_5(n123_5),
    .n502_4(n502_4),
    .n156_6(n156_6),
    .gclk0(gclk0),
    .td_in(td_in[7:0]),
    .ta_d(ta_d[1:0]),
    .ff_clk_generator(ff_clk_generator[0]),
    .w_c2_bcd(w_c2_bcd),
    .w_wr_cw2(w_wr_cw2),
    .w_wr_lsb2(w_wr_lsb2),
    .w_wr_msb2(w_wr_msb2),
    .w_wr_trigger2(w_wr_trigger2),
    .w_c2_mode3(w_c2_mode3),
    .ff_m(ff_m_1[2:0]),
    .w_wr_d2(w_wr_d2[7:0])
);
  i8253_counter_0 u_counter2 (
    .clk(clk),
    .n257_3(n257_3),
    .n20_6(n20_6),
    .w_wr_lsb2(w_wr_lsb2),
    .w_wr_msb2(w_wr_msb2),
    .w_c2_mode3(w_c2_mode3),
    .w_wr_trigger2(w_wr_trigger2),
    .ff_counter0_3_7(ff_counter0_3_7),
    .w_wr_cw2(w_wr_cw2),
    .ff_gate0(ff_gate0),
    .w_c2_bcd(w_c2_bcd),
    .gclk0(gclk0),
    .w_wr_d2(w_wr_d2[7:0]),
    .ff_m(ff_m_1[2:0]),
    .ff_clk_generator(ff_clk_generator[0]),
    .w_timer2_out(w_timer2_out)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i8253 */
module tr_midi (
  clk,
  n20_6,
  n_twr_d,
  ff_ioreq_9,
  n515_4,
  n518_4,
  n69_5,
  n502_4,
  ta_d,
  td_in,
  ff_timer_intr_n,
  w_dtr_n,
  midi_out_d
)
;
input clk;
input n20_6;
input n_twr_d;
input ff_ioreq_9;
input n515_4;
input n518_4;
input n69_5;
input n502_4;
input [2:0] ta_d;
input [7:0] td_in;
output ff_timer_intr_n;
output w_dtr_n;
output midi_out_d;
wire n97_3;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n109_3;
wire w_clk_en;
wire n95_8;
wire n94_8;
wire n93_8;
wire n89_8;
wire n168_6;
wire n92_10;
wire n91_10;
wire n90_10;
wire n97_4;
wire n97_5;
wire n97_6;
wire n97_7;
wire n99_4;
wire n99_5;
wire n101_4;
wire n104_4;
wire n105_4;
wire n106_4;
wire n106_5;
wire n107_5;
wire n108_4;
wire n109_4;
wire ff_timer_intr_n_9;
wire n92_11;
wire n97_8;
wire n97_10;
wire n97_11;
wire n97_12;
wire n101_5;
wire n106_6;
wire n106_7;
wire n97_13;
wire n97_14;
wire n89_11;
wire ff_timer_intr_n_11;
wire n107_7;
wire n110_6;
wire n97_16;
wire n104_11;
wire n104_13;
wire ff_timer2_out;
wire n96_10;
wire n297_6;
wire ff_out0_4;
wire ff_counter2_3_7;
wire ff_counter3_3_7;
wire n105_7;
wire w_timer2_out;
wire [21:0] ff_clk_generator;
wire [1:0] ff_m;
wire [3:0] ff_counter0;
wire VCC;
wire GND;
  LUT4 n97_s0 (
    .F(n97_3),
    .I0(n97_4),
    .I1(n97_5),
    .I2(n97_6),
    .I3(n97_7) 
);
defparam n97_s0.INIT=16'h4000;
  LUT4 n98_s0 (
    .F(n98_3),
    .I0(n97_4),
    .I1(ff_clk_generator[21]),
    .I2(n97_7),
    .I3(n97_5) 
);
defparam n98_s0.INIT=16'h00BF;
  LUT4 n99_s0 (
    .F(n99_3),
    .I0(ff_clk_generator[18]),
    .I1(n99_4),
    .I2(ff_clk_generator[19]),
    .I3(n99_5) 
);
defparam n99_s0.INIT=16'hA53C;
  LUT2 n100_s0 (
    .F(n100_3),
    .I0(ff_clk_generator[18]),
    .I1(n99_5) 
);
defparam n100_s0.INIT=4'h6;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(ff_clk_generator[16]),
    .I1(n101_4),
    .I2(ff_clk_generator[17]),
    .I3(n99_4) 
);
defparam n101_s0.INIT=16'hE178;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(ff_clk_generator[16]),
    .I1(n101_4),
    .I2(n99_4) 
);
defparam n102_s0.INIT=8'h96;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_clk_generator[14]),
    .I1(w_clk_en),
    .I2(ff_clk_generator[15]),
    .I3(n104_3) 
);
defparam n103_s0.INIT=16'h781E;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(n104_4),
    .I1(n97_6),
    .I2(n104_11),
    .I3(n104_13) 
);
defparam n104_s0.INIT=16'h04FB;
  LUT2 n105_s0 (
    .F(n105_3),
    .I0(ff_clk_generator[13]),
    .I1(n105_4) 
);
defparam n105_s0.INIT=4'h6;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(n106_4),
    .I1(n106_5),
    .I2(ff_clk_generator[12]),
    .I3(w_clk_en) 
);
defparam n106_s0.INIT=16'hC3AD;
  LUT4 n107_s0 (
    .F(n107_3),
    .I0(n107_7),
    .I1(n107_5),
    .I2(ff_clk_generator[11]),
    .I3(w_clk_en) 
);
defparam n107_s0.INIT=16'h78C3;
  LUT4 n108_s0 (
    .F(n108_3),
    .I0(ff_clk_generator[8]),
    .I1(ff_clk_generator[9]),
    .I2(n108_4),
    .I3(ff_clk_generator[10]) 
);
defparam n108_s0.INIT=16'hF807;
  LUT4 n109_s0 (
    .F(n109_3),
    .I0(n109_4),
    .I1(ff_clk_generator[8]),
    .I2(ff_clk_generator[9]),
    .I3(w_clk_en) 
);
defparam n109_s0.INIT=16'hE13C;
  LUT4 w_clk_en_s67 (
    .F(w_clk_en),
    .I0(n97_5),
    .I1(n97_4),
    .I2(n97_7),
    .I3(n97_6) 
);
defparam w_clk_en_s67.INIT=16'hDF00;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_clk_generator[0]),
    .I1(ff_clk_generator[1]) 
);
defparam n95_s3.INIT=4'h6;
  LUT3 n94_s3 (
    .F(n94_8),
    .I0(ff_clk_generator[0]),
    .I1(ff_clk_generator[1]),
    .I2(ff_clk_generator[2]) 
);
defparam n94_s3.INIT=8'h78;
  LUT4 n93_s3 (
    .F(n93_8),
    .I0(ff_clk_generator[0]),
    .I1(ff_clk_generator[1]),
    .I2(ff_clk_generator[2]),
    .I3(ff_clk_generator[3]) 
);
defparam n93_s3.INIT=16'h7F80;
  LUT2 n89_s3 (
    .F(n89_8),
    .I0(ff_clk_generator[7]),
    .I1(n89_11) 
);
defparam n89_s3.INIT=4'h9;
  LUT2 n168_s2 (
    .F(n168_6),
    .I0(w_timer2_out),
    .I1(ff_timer2_out) 
);
defparam n168_s2.INIT=4'hB;
  LUT2 n92_s4 (
    .F(n92_10),
    .I0(ff_clk_generator[4]),
    .I1(n92_11) 
);
defparam n92_s4.INIT=4'h9;
  LUT3 n91_s4 (
    .F(n91_10),
    .I0(ff_clk_generator[4]),
    .I1(n92_11),
    .I2(ff_clk_generator[5]) 
);
defparam n91_s4.INIT=8'hE1;
  LUT4 n90_s4 (
    .F(n90_10),
    .I0(ff_clk_generator[4]),
    .I1(ff_clk_generator[5]),
    .I2(n92_11),
    .I3(ff_clk_generator[6]) 
);
defparam n90_s4.INIT=16'hFE01;
  LUT4 n97_s1 (
    .F(n97_4),
    .I0(n106_5),
    .I1(ff_clk_generator[12]),
    .I2(n97_8),
    .I3(n97_16) 
);
defparam n97_s1.INIT=16'h4F00;
  LUT2 n97_s2 (
    .F(n97_5),
    .I0(ff_clk_generator[20]),
    .I1(n97_10) 
);
defparam n97_s2.INIT=4'h6;
  LUT3 n97_s3 (
    .F(n97_6),
    .I0(n97_10),
    .I1(ff_clk_generator[20]),
    .I2(ff_clk_generator[21]) 
);
defparam n97_s3.INIT=8'hB4;
  LUT4 n97_s4 (
    .F(n97_7),
    .I0(n97_11),
    .I1(n97_12),
    .I2(ff_clk_generator[19]),
    .I3(n101_4) 
);
defparam n97_s4.INIT=16'h0C0A;
  LUT4 n99_s1 (
    .F(n99_4),
    .I0(n97_7),
    .I1(n97_5),
    .I2(n97_6),
    .I3(n97_4) 
);
defparam n99_s1.INIT=16'h0070;
  LUT4 n99_s2 (
    .F(n99_5),
    .I0(ff_clk_generator[16]),
    .I1(ff_clk_generator[17]),
    .I2(n101_4),
    .I3(n99_4) 
);
defparam n99_s2.INIT=16'hFE7F;
  LUT4 n101_s1 (
    .F(n101_4),
    .I0(n101_5),
    .I1(n106_4),
    .I2(ff_clk_generator[14]),
    .I3(ff_clk_generator[15]) 
);
defparam n101_s1.INIT=16'hD000;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(n106_5),
    .I1(ff_clk_generator[12]),
    .I2(n97_8) 
);
defparam n104_s1.INIT=8'hB0;
  LUT4 n105_s1 (
    .F(n105_4),
    .I0(n106_4),
    .I1(ff_clk_generator[12]),
    .I2(n106_5),
    .I3(w_clk_en) 
);
defparam n105_s1.INIT=16'h5331;
  LUT4 n106_s1 (
    .F(n106_4),
    .I0(ff_clk_generator[9]),
    .I1(ff_clk_generator[8]),
    .I2(ff_clk_generator[10]),
    .I3(ff_clk_generator[11]) 
);
defparam n106_s1.INIT=16'hF800;
  LUT4 n106_s2 (
    .F(n106_5),
    .I0(n92_11),
    .I1(n106_6),
    .I2(ff_clk_generator[7]),
    .I3(n106_7) 
);
defparam n106_s2.INIT=16'h4F00;
  LUT3 n107_s2 (
    .F(n107_5),
    .I0(ff_clk_generator[9]),
    .I1(ff_clk_generator[8]),
    .I2(ff_clk_generator[10]) 
);
defparam n107_s2.INIT=8'h07;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(n97_6),
    .I1(n104_11),
    .I2(n107_7) 
);
defparam n108_s1.INIT=8'h02;
  LUT2 n109_s1 (
    .F(n109_4),
    .I0(n89_11),
    .I1(ff_clk_generator[7]) 
);
defparam n109_s1.INIT=4'h4;
  LUT3 ff_timer_intr_n_s4 (
    .F(ff_timer_intr_n_9),
    .I0(n_twr_d),
    .I1(ta_d[2]),
    .I2(ff_ioreq_9) 
);
defparam ff_timer_intr_n_s4.INIT=8'h10;
  LUT4 n92_s5 (
    .F(n92_11),
    .I0(ff_clk_generator[0]),
    .I1(ff_clk_generator[1]),
    .I2(ff_clk_generator[2]),
    .I3(ff_clk_generator[3]) 
);
defparam n92_s5.INIT=16'h8000;
  LUT3 n97_s5 (
    .F(n97_8),
    .I0(n106_4),
    .I1(ff_clk_generator[12]),
    .I2(ff_clk_generator[13]) 
);
defparam n97_s5.INIT=8'h0E;
  LUT4 n97_s7 (
    .F(n97_10),
    .I0(n106_4),
    .I1(n101_5),
    .I2(n97_13),
    .I3(n97_14) 
);
defparam n97_s7.INIT=16'h4F00;
  LUT3 n97_s8 (
    .F(n97_11),
    .I0(ff_clk_generator[16]),
    .I1(ff_clk_generator[17]),
    .I2(ff_clk_generator[18]) 
);
defparam n97_s8.INIT=8'h10;
  LUT3 n97_s9 (
    .F(n97_12),
    .I0(ff_clk_generator[18]),
    .I1(ff_clk_generator[17]),
    .I2(ff_clk_generator[16]) 
);
defparam n97_s9.INIT=8'h40;
  LUT2 n101_s2 (
    .F(n101_5),
    .I0(ff_clk_generator[12]),
    .I1(ff_clk_generator[13]) 
);
defparam n101_s2.INIT=4'h1;
  LUT3 n106_s3 (
    .F(n106_6),
    .I0(ff_clk_generator[4]),
    .I1(ff_clk_generator[5]),
    .I2(ff_clk_generator[6]) 
);
defparam n106_s3.INIT=8'h01;
  LUT4 n106_s4 (
    .F(n106_7),
    .I0(ff_clk_generator[8]),
    .I1(ff_clk_generator[9]),
    .I2(ff_clk_generator[11]),
    .I3(ff_clk_generator[10]) 
);
defparam n106_s4.INIT=16'h0001;
  LUT4 n97_s10 (
    .F(n97_13),
    .I0(ff_clk_generator[14]),
    .I1(ff_clk_generator[15]),
    .I2(ff_clk_generator[16]),
    .I3(ff_clk_generator[17]) 
);
defparam n97_s10.INIT=16'h8000;
  LUT2 n97_s11 (
    .F(n97_14),
    .I0(ff_clk_generator[18]),
    .I1(ff_clk_generator[19]) 
);
defparam n97_s11.INIT=4'h1;
  LUT4 n89_s5 (
    .F(n89_11),
    .I0(n92_11),
    .I1(ff_clk_generator[4]),
    .I2(ff_clk_generator[5]),
    .I3(ff_clk_generator[6]) 
);
defparam n89_s5.INIT=16'h0001;
  LUT4 ff_timer_intr_n_s5 (
    .F(ff_timer_intr_n_11),
    .I0(ff_timer_intr_n_9),
    .I1(ta_d[1]),
    .I2(w_timer2_out),
    .I3(ff_timer2_out) 
);
defparam ff_timer_intr_n_s5.INIT=16'h8F88;
  LUT4 n107_s3 (
    .F(n107_7),
    .I0(ff_clk_generator[8]),
    .I1(ff_clk_generator[9]),
    .I2(n89_11),
    .I3(ff_clk_generator[7]) 
);
defparam n107_s3.INIT=16'h1011;
  LUT4 n110_s2 (
    .F(n110_6),
    .I0(n89_11),
    .I1(ff_clk_generator[7]),
    .I2(w_clk_en),
    .I3(ff_clk_generator[8]) 
);
defparam n110_s2.INIT=16'h40BF;
  LUT4 n97_s12 (
    .F(n97_16),
    .I0(ff_clk_generator[14]),
    .I1(ff_clk_generator[12]),
    .I2(ff_clk_generator[13]),
    .I3(ff_clk_generator[15]) 
);
defparam n97_s12.INIT=16'h5600;
  LUT4 n104_s6 (
    .F(n104_11),
    .I0(n97_4),
    .I1(ff_clk_generator[20]),
    .I2(n97_10),
    .I3(n97_7) 
);
defparam n104_s6.INIT=16'h1400;
  LUT4 n104_s7 (
    .F(n104_13),
    .I0(ff_clk_generator[14]),
    .I1(n106_4),
    .I2(ff_clk_generator[12]),
    .I3(ff_clk_generator[13]) 
);
defparam n104_s7.INIT=16'hAAA9;
  DFFC ff_clk_generator_21_s0 (
    .Q(ff_clk_generator[21]),
    .D(n97_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_20_s0 (
    .Q(ff_clk_generator[20]),
    .D(n98_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_19_s0 (
    .Q(ff_clk_generator[19]),
    .D(n99_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_18_s0 (
    .Q(ff_clk_generator[18]),
    .D(n100_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_17_s0 (
    .Q(ff_clk_generator[17]),
    .D(n101_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_16_s0 (
    .Q(ff_clk_generator[16]),
    .D(n102_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_15_s0 (
    .Q(ff_clk_generator[15]),
    .D(n103_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_14_s0 (
    .Q(ff_clk_generator[14]),
    .D(n104_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_13_s0 (
    .Q(ff_clk_generator[13]),
    .D(n105_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_12_s0 (
    .Q(ff_clk_generator[12]),
    .D(n106_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_11_s0 (
    .Q(ff_clk_generator[11]),
    .D(n107_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_10_s0 (
    .Q(ff_clk_generator[10]),
    .D(n108_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_9_s0 (
    .Q(ff_clk_generator[9]),
    .D(n109_3),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFC ff_clk_generator_8_s0 (
    .Q(ff_clk_generator[8]),
    .D(n110_6),
    .CLK(clk),
    .CLEAR(n20_6) 
);
  DFFCE ff_clk_generator_7_s0 (
    .Q(ff_clk_generator[7]),
    .D(n89_8),
    .CLK(clk),
    .CE(w_clk_en),
    .CLEAR(n20_6) 
);
  DFFCE ff_clk_generator_6_s0 (
    .Q(ff_clk_generator[6]),
    .D(n90_10),
    .CLK(clk),
    .CE(w_clk_en),
    .CLEAR(n20_6) 
);
  DFFCE ff_clk_generator_5_s0 (
    .Q(ff_clk_generator[5]),
    .D(n91_10),
    .CLK(clk),
    .CE(w_clk_en),
    .CLEAR(n20_6) 
);
  DFFCE ff_clk_generator_4_s0 (
    .Q(ff_clk_generator[4]),
    .D(n92_10),
    .CLK(clk),
    .CE(w_clk_en),
    .CLEAR(n20_6) 
);
  DFFCE ff_clk_generator_3_s0 (
    .Q(ff_clk_generator[3]),
    .D(n93_8),
    .CLK(clk),
    .CE(w_clk_en),
    .CLEAR(n20_6) 
);
  DFFCE ff_clk_generator_2_s0 (
    .Q(ff_clk_generator[2]),
    .D(n94_8),
    .CLK(clk),
    .CE(w_clk_en),
    .CLEAR(n20_6) 
);
  DFFCE ff_clk_generator_1_s0 (
    .Q(ff_clk_generator[1]),
    .D(n95_8),
    .CLK(clk),
    .CE(w_clk_en),
    .CLEAR(n20_6) 
);
  DFFCE ff_clk_generator_0_s0 (
    .Q(ff_clk_generator[0]),
    .D(n96_10),
    .CLK(clk),
    .CE(w_clk_en),
    .CLEAR(n20_6) 
);
  DFFP ff_timer2_out_s0 (
    .Q(ff_timer2_out),
    .D(w_timer2_out),
    .CLK(clk),
    .PRESET(n20_6) 
);
  DFFPE ff_timer_intr_n_s1 (
    .Q(ff_timer_intr_n),
    .D(n168_6),
    .CLK(clk),
    .CE(ff_timer_intr_n_11),
    .PRESET(n20_6) 
);
defparam ff_timer_intr_n_s1.INIT=1'b1;
  INV n96_s5 (
    .O(n96_10),
    .I(ff_clk_generator[0]) 
);
  i8251 u_8251 (
    .clk(clk),
    .n20_6(n20_6),
    .ff_out0_4(ff_out0_4),
    .n515_4(n515_4),
    .ff_timer_intr_n_9(ff_timer_intr_n_9),
    .ff_counter2_3_7(ff_counter2_3_7),
    .ff_counter3_3_7(ff_counter3_3_7),
    .n105_7(n105_7),
    .ff_ioreq_9(ff_ioreq_9),
    .n_twr_d(n_twr_d),
    .td_in(td_in[7:0]),
    .ff_m(ff_m[1:0]),
    .ff_counter0(ff_counter0[3:0]),
    .ta_d(ta_d[2:0]),
    .w_dtr_n(w_dtr_n),
    .midi_out_d(midi_out_d),
    .n297_6(n297_6)
);
  i8253 u_8253 (
    .clk(clk),
    .n20_6(n20_6),
    .n518_4(n518_4),
    .n69_5(n69_5),
    .n_twr_d(n_twr_d),
    .ff_ioreq_9(ff_ioreq_9),
    .n297_6(n297_6),
    .n502_4(n502_4),
    .ff_clk_generator(ff_clk_generator[0]),
    .td_in(td_in[7:0]),
    .ta_d(ta_d[2:0]),
    .ff_out0_4(ff_out0_4),
    .ff_counter2_3_7(ff_counter2_3_7),
    .ff_counter3_3_7(ff_counter3_3_7),
    .n105_7(n105_7),
    .w_timer2_out(w_timer2_out),
    .ff_m(ff_m[1:0]),
    .ff_counter0(ff_counter0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* tr_midi */
module msx_midi_inst (
  n544_5,
  n13_14,
  clk,
  n_tiorq_d,
  ff_ioreq_hold,
  n_twr_d,
  n515_4,
  n518_4,
  n69_5,
  n502_4,
  ta_d,
  ff_reset,
  td_in,
  ff_ioreq,
  ff_ioreq_13,
  n20_6,
  ff_timer_intr_n,
  w_dtr_n,
  midi_out_d
)
;
input n544_5;
input n13_14;
input clk;
input n_tiorq_d;
input ff_ioreq_hold;
input n_twr_d;
input n515_4;
input n518_4;
input n69_5;
input n502_4;
input [4:0] ta_d;
input [6:6] ff_reset;
input [7:0] td_in;
output ff_ioreq;
output ff_ioreq_13;
output n20_6;
output ff_timer_intr_n;
output w_dtr_n;
output midi_out_d;
wire ff_ioreq_9;
wire VCC;
wire GND;
  LUT4 ff_ioreq_s4 (
    .F(ff_ioreq_9),
    .I0(ta_d[3]),
    .I1(ta_d[4]),
    .I2(ff_ioreq),
    .I3(n544_5) 
);
defparam ff_ioreq_s4.INIT=16'h1000;
  LUT3 ff_ioreq_s6 (
    .F(ff_ioreq_13),
    .I0(n_tiorq_d),
    .I1(ff_ioreq_hold),
    .I2(ff_ioreq_9) 
);
defparam ff_ioreq_s6.INIT=8'hFB;
  DFFR ff_ioreq_s5 (
    .Q(ff_ioreq),
    .D(n13_14),
    .CLK(clk),
    .RESET(n20_6) 
);
defparam ff_ioreq_s5.INIT=1'b0;
  INV n20_s2 (
    .O(n20_6),
    .I(ff_reset[6]) 
);
  tr_midi u_tr_midi (
    .clk(clk),
    .n20_6(n20_6),
    .n_twr_d(n_twr_d),
    .ff_ioreq_9(ff_ioreq_9),
    .n515_4(n515_4),
    .n518_4(n518_4),
    .n69_5(n69_5),
    .n502_4(n502_4),
    .ta_d(ta_d[2:0]),
    .td_in(td_in[7:0]),
    .ff_timer_intr_n(ff_timer_intr_n),
    .w_dtr_n(w_dtr_n),
    .midi_out_d(midi_out_d)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_midi_inst */
module ip_pwm (
  clk,
  n20_6,
  ff_sound,
  tsnd_d
)
;
input clk;
input n20_6;
input [17:0] ff_sound;
output tsnd_d;
wire w_integ_0_3;
wire w_integ_1_3;
wire w_integ_2_3;
wire w_integ_3_3;
wire w_integ_4_3;
wire w_integ_5_3;
wire w_integ_6_3;
wire w_integ_7_3;
wire w_integ_8_3;
wire w_integ_9_3;
wire w_integ_10_3;
wire w_integ_11_3;
wire w_integ_12_3;
wire w_integ_13_3;
wire w_integ_14_3;
wire w_integ_15_3;
wire w_integ_16_3;
wire w_integ_18_9;
wire [17:0] ff_integ;
wire [17:0] w_integ;
wire VCC;
wire GND;
  DFFR ff_integ_16_s0 (
    .Q(ff_integ[16]),
    .D(w_integ[16]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_15_s0 (
    .Q(ff_integ[15]),
    .D(w_integ[15]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_14_s0 (
    .Q(ff_integ[14]),
    .D(w_integ[14]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_13_s0 (
    .Q(ff_integ[13]),
    .D(w_integ[13]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_12_s0 (
    .Q(ff_integ[12]),
    .D(w_integ[12]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_11_s0 (
    .Q(ff_integ[11]),
    .D(w_integ[11]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_10_s0 (
    .Q(ff_integ[10]),
    .D(w_integ[10]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_9_s0 (
    .Q(ff_integ[9]),
    .D(w_integ[9]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_8_s0 (
    .Q(ff_integ[8]),
    .D(w_integ[8]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_7_s0 (
    .Q(ff_integ[7]),
    .D(w_integ[7]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_6_s0 (
    .Q(ff_integ[6]),
    .D(w_integ[6]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_5_s0 (
    .Q(ff_integ[5]),
    .D(w_integ[5]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_4_s0 (
    .Q(ff_integ[4]),
    .D(w_integ[4]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_3_s0 (
    .Q(ff_integ[3]),
    .D(w_integ[3]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_2_s0 (
    .Q(ff_integ[2]),
    .D(w_integ[2]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_1_s0 (
    .Q(ff_integ[1]),
    .D(w_integ[1]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_0_s0 (
    .Q(ff_integ[0]),
    .D(w_integ[0]),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_out_s0 (
    .Q(tsnd_d),
    .D(w_integ_18_9),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_integ_17_s0 (
    .Q(ff_integ[17]),
    .D(w_integ[17]),
    .CLK(clk),
    .RESET(n20_6) 
);
  ALU w_integ_0_s (
    .SUM(w_integ[0]),
    .COUT(w_integ_0_3),
    .I0(ff_integ[0]),
    .I1(ff_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_integ_0_s.ALU_MODE=0;
  ALU w_integ_1_s (
    .SUM(w_integ[1]),
    .COUT(w_integ_1_3),
    .I0(ff_integ[1]),
    .I1(ff_sound[1]),
    .I3(GND),
    .CIN(w_integ_0_3) 
);
defparam w_integ_1_s.ALU_MODE=0;
  ALU w_integ_2_s (
    .SUM(w_integ[2]),
    .COUT(w_integ_2_3),
    .I0(ff_integ[2]),
    .I1(ff_sound[2]),
    .I3(GND),
    .CIN(w_integ_1_3) 
);
defparam w_integ_2_s.ALU_MODE=0;
  ALU w_integ_3_s (
    .SUM(w_integ[3]),
    .COUT(w_integ_3_3),
    .I0(ff_integ[3]),
    .I1(ff_sound[3]),
    .I3(GND),
    .CIN(w_integ_2_3) 
);
defparam w_integ_3_s.ALU_MODE=0;
  ALU w_integ_4_s (
    .SUM(w_integ[4]),
    .COUT(w_integ_4_3),
    .I0(ff_integ[4]),
    .I1(ff_sound[4]),
    .I3(GND),
    .CIN(w_integ_3_3) 
);
defparam w_integ_4_s.ALU_MODE=0;
  ALU w_integ_5_s (
    .SUM(w_integ[5]),
    .COUT(w_integ_5_3),
    .I0(ff_integ[5]),
    .I1(ff_sound[5]),
    .I3(GND),
    .CIN(w_integ_4_3) 
);
defparam w_integ_5_s.ALU_MODE=0;
  ALU w_integ_6_s (
    .SUM(w_integ[6]),
    .COUT(w_integ_6_3),
    .I0(ff_integ[6]),
    .I1(ff_sound[6]),
    .I3(GND),
    .CIN(w_integ_5_3) 
);
defparam w_integ_6_s.ALU_MODE=0;
  ALU w_integ_7_s (
    .SUM(w_integ[7]),
    .COUT(w_integ_7_3),
    .I0(ff_integ[7]),
    .I1(ff_sound[7]),
    .I3(GND),
    .CIN(w_integ_6_3) 
);
defparam w_integ_7_s.ALU_MODE=0;
  ALU w_integ_8_s (
    .SUM(w_integ[8]),
    .COUT(w_integ_8_3),
    .I0(ff_integ[8]),
    .I1(ff_sound[8]),
    .I3(GND),
    .CIN(w_integ_7_3) 
);
defparam w_integ_8_s.ALU_MODE=0;
  ALU w_integ_9_s (
    .SUM(w_integ[9]),
    .COUT(w_integ_9_3),
    .I0(ff_integ[9]),
    .I1(ff_sound[9]),
    .I3(GND),
    .CIN(w_integ_8_3) 
);
defparam w_integ_9_s.ALU_MODE=0;
  ALU w_integ_10_s (
    .SUM(w_integ[10]),
    .COUT(w_integ_10_3),
    .I0(ff_integ[10]),
    .I1(ff_sound[10]),
    .I3(GND),
    .CIN(w_integ_9_3) 
);
defparam w_integ_10_s.ALU_MODE=0;
  ALU w_integ_11_s (
    .SUM(w_integ[11]),
    .COUT(w_integ_11_3),
    .I0(ff_integ[11]),
    .I1(ff_sound[11]),
    .I3(GND),
    .CIN(w_integ_10_3) 
);
defparam w_integ_11_s.ALU_MODE=0;
  ALU w_integ_12_s (
    .SUM(w_integ[12]),
    .COUT(w_integ_12_3),
    .I0(ff_integ[12]),
    .I1(ff_sound[12]),
    .I3(GND),
    .CIN(w_integ_11_3) 
);
defparam w_integ_12_s.ALU_MODE=0;
  ALU w_integ_13_s (
    .SUM(w_integ[13]),
    .COUT(w_integ_13_3),
    .I0(ff_integ[13]),
    .I1(ff_sound[13]),
    .I3(GND),
    .CIN(w_integ_12_3) 
);
defparam w_integ_13_s.ALU_MODE=0;
  ALU w_integ_14_s (
    .SUM(w_integ[14]),
    .COUT(w_integ_14_3),
    .I0(ff_integ[14]),
    .I1(ff_sound[14]),
    .I3(GND),
    .CIN(w_integ_13_3) 
);
defparam w_integ_14_s.ALU_MODE=0;
  ALU w_integ_15_s (
    .SUM(w_integ[15]),
    .COUT(w_integ_15_3),
    .I0(ff_integ[15]),
    .I1(ff_sound[15]),
    .I3(GND),
    .CIN(w_integ_14_3) 
);
defparam w_integ_15_s.ALU_MODE=0;
  ALU w_integ_16_s (
    .SUM(w_integ[16]),
    .COUT(w_integ_16_3),
    .I0(ff_integ[16]),
    .I1(ff_sound[16]),
    .I3(GND),
    .CIN(w_integ_15_3) 
);
defparam w_integ_16_s.ALU_MODE=0;
  ALU w_integ_17_s1 (
    .SUM(w_integ[17]),
    .COUT(w_integ_18_9),
    .I0(ff_integ[17]),
    .I1(ff_sound[17]),
    .I3(GND),
    .CIN(w_integ_16_3) 
);
defparam w_integ_17_s1.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_pwm */
module tangcart_msx (
  n_treset,
  tclock,
  n_tsltsl,
  n_tmerq,
  n_tiorq,
  n_twr,
  n_trd,
  ta,
  tdir,
  td,
  tsnd,
  n_led,
  button,
  dip_sw,
  twait,
  tint,
  midi_out,
  midi_in
)
;
input n_treset;
input tclock;
input n_tsltsl;
input n_tmerq;
input n_tiorq;
input n_twr;
input n_trd;
input [15:0] ta;
output tdir;
inout [7:0] td;
output tsnd;
output [5:0] n_led;
input [1:0] button;
input [6:0] dip_sw;
output twait;
output tint;
output midi_out;
input midi_in;
wire n_treset_d;
wire tclock_d;
wire n_tsltsl_d;
wire n_tmerq_d;
wire n_tiorq_d;
wire n_twr_d;
wire n_trd_d;
wire n48_3;
wire n359_4;
wire td_0_7;
wire n83_5;
wire n94_4;
wire n93_4;
wire w_out_data_7_5;
wire w_out_data_7_6;
wire w_out_data_7_7;
wire w_out_data_7_8;
wire w_out_data_6_4;
wire w_out_data_6_5;
wire w_out_data_5_4;
wire w_out_data_5_5;
wire w_out_data_4_5;
wire w_out_data_4_6;
wire w_out_data_3_4;
wire w_out_data_3_5;
wire w_out_data_2_4;
wire w_out_data_2_5;
wire w_out_data_1_4;
wire w_out_data_1_5;
wire w_out_data_1_6;
wire w_out_data_0_5;
wire w_out_data_0_6;
wire n48_4;
wire td_0_8;
wire w_out_data_7_9;
wire w_out_data_7_10;
wire w_out_data_7_11;
wire w_out_data_7_12;
wire w_out_data_6_7;
wire w_out_data_6_8;
wire w_out_data_6_9;
wire w_out_data_6_10;
wire w_out_data_5_7;
wire w_out_data_5_8;
wire w_out_data_4_9;
wire w_out_data_3_7;
wire w_out_data_3_8;
wire w_out_data_2_7;
wire w_out_data_2_8;
wire w_out_data_1_7;
wire w_out_data_1_8;
wire w_out_data_1_9;
wire w_out_data_1_10;
wire w_out_data_1_11;
wire w_out_data_0_7;
wire w_out_data_0_8;
wire w_out_data_0_9;
wire w_out_data_0_10;
wire w_out_data_0_11;
wire w_out_data_7_13;
wire w_out_data_1_12;
wire w_out_data_0_12;
wire w_out_data_0_13;
wire w_out_data_4_14;
wire w_out_data_0_15;
wire w_out_data_4_16;
wire w_out_data_4_18;
wire tdir_d;
wire n63_10;
wire n67_10;
wire n65_7;
wire n66_8;
wire n105_11;
wire w_out_data_6_14;
wire w_out_data_5_11;
wire w_out_data_4_21;
wire w_out_data_3_11;
wire w_out_data_2_11;
wire n64_11;
wire tint_d;
wire twait_d;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n237_1;
wire n237_2;
wire n236_1;
wire n236_2;
wire n235_1;
wire n235_2;
wire n234_1;
wire n234_0_COUT;
wire n267_1;
wire n267_2;
wire n266_1;
wire n266_2;
wire n265_1;
wire n265_2;
wire n264_1;
wire n264_2;
wire n263_1;
wire n263_2;
wire n262_1;
wire n262_2;
wire n261_1;
wire n261_2;
wire n260_1;
wire n260_2;
wire n259_1;
wire n259_2;
wire n258_1;
wire n258_2;
wire n257_1;
wire n257_2;
wire n256_1;
wire n256_2;
wire n255_1;
wire n255_2;
wire n254_1;
wire n254_2;
wire n253_1;
wire n253_2;
wire n252_1;
wire n252_0_COUT;
wire n286_1;
wire n286_2;
wire n285_1;
wire n285_2;
wire n284_1;
wire n284_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n270_1;
wire n270_2;
wire n269_1;
wire n269_0_COUT;
wire n286_3;
wire n286_4;
wire n285_3;
wire n285_4;
wire n284_3;
wire n284_4;
wire n283_3;
wire n283_4;
wire n282_3;
wire n282_4;
wire n281_3;
wire n281_4;
wire n280_3;
wire n280_4;
wire n279_3;
wire n279_4;
wire n278_3;
wire n278_4;
wire n277_3;
wire n277_4;
wire n276_3;
wire n276_4;
wire n275_3;
wire n275_4;
wire n274_3;
wire n274_4;
wire n273_3;
wire n273_4;
wire n272_3;
wire n272_4;
wire n271_3;
wire n271_4;
wire n270_3;
wire n270_4;
wire n269_3;
wire n269_1_COUT;
wire n232_2;
wire n232_3;
wire n231_2;
wire n231_3;
wire n230_2;
wire n230_3;
wire n229_2;
wire n229_3;
wire n228_2;
wire n228_3;
wire n227_2;
wire n227_3;
wire n226_2;
wire n226_3;
wire n225_2;
wire n225_3;
wire n224_2;
wire n224_3;
wire n223_2;
wire n223_3;
wire n222_2;
wire n222_3;
wire n220_2;
wire n220_0_COUT;
wire n95_6;
wire clk;
wire n69_5;
wire n69_8;
wire n207_4;
wire n251_4;
wire n396_4;
wire n544_4;
wire n544_5;
wire ch1_ram_addr_4_14;
wire n163_6;
wire ch2_ram_addr_4_14;
wire n207_5;
wire ch3_ram_addr_4_14;
wire ch1_ram_addr_4_15;
wire n560_5;
wire o_RAM_Q_7_45;
wire o_RAM_Q_7_47;
wire o_RAM_Q_7_48;
wire o_RAM_Q_7_49;
wire o_RAM_Q_7_50;
wire n490_5;
wire n502_4;
wire n518_4;
wire o_RAM_Q_7_47_141;
wire o_RAM_Q_7_48_142;
wire o_RAM_Q_7_49_143;
wire o_RAM_Q_7_45_144;
wire o_RAM_Q_7_47_145;
wire o_RAM_Q_7_52;
wire n515_4;
wire n506_6;
wire w_rom_rdata_en;
wire w_rom_rdata_0_3;
wire n7_7;
wire w_ram_rdata_en;
wire w_ram_rdata;
wire w_ram_rdata_13;
wire w_io_dec_n_6;
wire w_io_dec_n_9;
wire ff_ioreq_hold;
wire n13_14;
wire w_opm_data_en;
wire ff_rom_rdata_5;
wire ff_rom_rdata_8;
wire w_rom_rdata_0_5;
wire w_rom_rdata_1_5;
wire w_rom_rdata_2_5;
wire w_rom_rdata_3_5;
wire w_rom_rdata_4_5;
wire w_rom_rdata_5_5;
wire w_rom_rdata_6_5;
wire w_rom_rdata_7_5;
wire n57_5;
wire w_cs_n_7;
wire n64_9;
wire write_busy;
wire reg_phase_ch6_c2;
wire timera_flag;
wire timerb_flag;
wire w_opm_int_n;
wire ff_ioreq;
wire ff_ioreq_13;
wire n20_6;
wire ff_timer_intr_n;
wire w_dtr_n;
wire midi_out_d;
wire tsnd_d;
wire [15:0] ta_d;
wire [7:0] td_in;
wire [7:0] w_out_data;
wire [6:0] ff_reset;
wire [2:0] ff_4mhz;
wire [17:0] ff_sound;
wire [3:0] ff_wait;
wire [0:0] w_rom_ma;
wire [10:0] w_scc_out;
wire [7:0] \ramstyle_block.wavedata_ram ;
wire [7:0] \ramstyle_block.wavedata_cpu ;
wire [7:0] \ramstyle_block.wavedata_ram_146 ;
wire [7:0] \ramstyle_block.wavedata_cpu_146 ;
wire [6:0] \ramstyle_block.wavedata_ram_147 ;
wire [6:0] \ramstyle_block.wavedata_cpu_147 ;
wire [6:0] \ramstyle_block.wavedata_ram_148 ;
wire [6:0] \ramstyle_block.wavedata_cpu_148 ;
wire [7:2] ch45_ram_q;
wire [0:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
wire [7:0] \FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] ;
wire [15:0] w_opll_out;
wire [7:0] w_ssg_data;
wire [11:0] w_ssg_out;
wire [13:0] w_dcsg_out;
wire [1:1] \FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain ;
wire [7:6] test;
wire [9:0] acc_opdata;
wire [15:0] w_opm_out_r;
wire [15:0] w_opm_out_l;
wire VCC;
wire GND;
  IBUF n_treset_ibuf (
    .O(n_treset_d),
    .I(n_treset) 
);
  IBUF tclock_ibuf (
    .O(tclock_d),
    .I(tclock) 
);
  IBUF n_tsltsl_ibuf (
    .O(n_tsltsl_d),
    .I(n_tsltsl) 
);
  IBUF n_tmerq_ibuf (
    .O(n_tmerq_d),
    .I(n_tmerq) 
);
  IBUF n_tiorq_ibuf (
    .O(n_tiorq_d),
    .I(n_tiorq) 
);
  IBUF n_twr_ibuf (
    .O(n_twr_d),
    .I(n_twr) 
);
  IBUF n_trd_ibuf (
    .O(n_trd_d),
    .I(n_trd) 
);
  IBUF ta_0_ibuf (
    .O(ta_d[0]),
    .I(ta[0]) 
);
  IBUF ta_1_ibuf (
    .O(ta_d[1]),
    .I(ta[1]) 
);
  IBUF ta_2_ibuf (
    .O(ta_d[2]),
    .I(ta[2]) 
);
  IBUF ta_3_ibuf (
    .O(ta_d[3]),
    .I(ta[3]) 
);
  IBUF ta_4_ibuf (
    .O(ta_d[4]),
    .I(ta[4]) 
);
  IBUF ta_5_ibuf (
    .O(ta_d[5]),
    .I(ta[5]) 
);
  IBUF ta_6_ibuf (
    .O(ta_d[6]),
    .I(ta[6]) 
);
  IBUF ta_7_ibuf (
    .O(ta_d[7]),
    .I(ta[7]) 
);
  IBUF ta_8_ibuf (
    .O(ta_d[8]),
    .I(ta[8]) 
);
  IBUF ta_9_ibuf (
    .O(ta_d[9]),
    .I(ta[9]) 
);
  IBUF ta_10_ibuf (
    .O(ta_d[10]),
    .I(ta[10]) 
);
  IBUF ta_11_ibuf (
    .O(ta_d[11]),
    .I(ta[11]) 
);
  IBUF ta_12_ibuf (
    .O(ta_d[12]),
    .I(ta[12]) 
);
  IBUF ta_13_ibuf (
    .O(ta_d[13]),
    .I(ta[13]) 
);
  IBUF ta_14_ibuf (
    .O(ta_d[14]),
    .I(ta[14]) 
);
  IBUF ta_15_ibuf (
    .O(ta_d[15]),
    .I(ta[15]) 
);
  IOBUF td_0_iobuf (
    .O(td_in[0]),
    .IO(td[0]),
    .I(w_out_data[0]),
    .OEN(td_0_7) 
);
  IOBUF td_1_iobuf (
    .O(td_in[1]),
    .IO(td[1]),
    .I(w_out_data[1]),
    .OEN(td_0_7) 
);
  IOBUF td_2_iobuf (
    .O(td_in[2]),
    .IO(td[2]),
    .I(w_out_data[2]),
    .OEN(td_0_7) 
);
  IOBUF td_3_iobuf (
    .O(td_in[3]),
    .IO(td[3]),
    .I(w_out_data[3]),
    .OEN(td_0_7) 
);
  IOBUF td_4_iobuf (
    .O(td_in[4]),
    .IO(td[4]),
    .I(w_out_data[4]),
    .OEN(td_0_7) 
);
  IOBUF td_5_iobuf (
    .O(td_in[5]),
    .IO(td[5]),
    .I(w_out_data[5]),
    .OEN(td_0_7) 
);
  IOBUF td_6_iobuf (
    .O(td_in[6]),
    .IO(td[6]),
    .I(w_out_data[6]),
    .OEN(td_0_7) 
);
  IOBUF td_7_iobuf (
    .O(td_in[7]),
    .IO(td[7]),
    .I(w_out_data[7]),
    .OEN(td_0_7) 
);
  OBUF tdir_obuf (
    .O(tdir),
    .I(tdir_d) 
);
  OBUF tsnd_obuf (
    .O(tsnd),
    .I(tsnd_d) 
);
  OBUF n_led_0_obuf (
    .O(n_led[0]),
    .I(GND) 
);
  OBUF n_led_1_obuf (
    .O(n_led[1]),
    .I(GND) 
);
  OBUF n_led_2_obuf (
    .O(n_led[2]),
    .I(GND) 
);
  OBUF n_led_3_obuf (
    .O(n_led[3]),
    .I(GND) 
);
  OBUF n_led_4_obuf (
    .O(n_led[4]),
    .I(GND) 
);
  OBUF n_led_5_obuf (
    .O(n_led[5]),
    .I(GND) 
);
  OBUF twait_obuf (
    .O(twait),
    .I(twait_d) 
);
  OBUF tint_obuf (
    .O(tint),
    .I(tint_d) 
);
  OBUF midi_out_obuf (
    .O(midi_out),
    .I(midi_out_d) 
);
  LUT4 w_out_data_7_s0 (
    .F(w_out_data[7]),
    .I0(w_out_data_7_5),
    .I1(w_out_data_7_6),
    .I2(w_out_data_7_7),
    .I3(w_out_data_7_8) 
);
defparam w_out_data_7_s0.INIT=16'hF077;
  LUT4 w_out_data_6_s0 (
    .F(w_out_data[6]),
    .I0(w_out_data_6_4),
    .I1(w_out_data_6_5),
    .I2(w_out_data_6_14),
    .I3(w_out_data_7_8) 
);
defparam w_out_data_6_s0.INIT=16'h0FBB;
  LUT4 w_out_data_5_s0 (
    .F(w_out_data[5]),
    .I0(w_out_data_5_4),
    .I1(w_out_data_5_5),
    .I2(w_out_data_5_11),
    .I3(w_out_data_7_8) 
);
defparam w_out_data_5_s0.INIT=16'h0F77;
  LUT4 w_out_data_4_s0 (
    .F(w_out_data[4]),
    .I0(w_out_data_4_14),
    .I1(w_out_data_4_5),
    .I2(w_out_data_4_6),
    .I3(w_out_data_4_21) 
);
defparam w_out_data_4_s0.INIT=16'h00BF;
  LUT3 w_out_data_3_s0 (
    .F(w_out_data[3]),
    .I0(w_out_data_3_4),
    .I1(w_out_data_3_5),
    .I2(w_out_data_3_11) 
);
defparam w_out_data_3_s0.INIT=8'h07;
  LUT3 w_out_data_2_s0 (
    .F(w_out_data[2]),
    .I0(w_out_data_2_4),
    .I1(w_out_data_2_5),
    .I2(w_out_data_2_11) 
);
defparam w_out_data_2_s0.INIT=8'h07;
  LUT4 w_out_data_1_s0 (
    .F(w_out_data[1]),
    .I0(w_out_data_1_4),
    .I1(w_out_data_1_5),
    .I2(w_out_data_1_6),
    .I3(w_out_data_7_8) 
);
defparam w_out_data_1_s0.INIT=16'hF0BB;
  LUT4 w_out_data_0_s0 (
    .F(w_out_data[0]),
    .I0(w_out_data_0_15),
    .I1(w_out_data_0_5),
    .I2(w_out_data_0_6),
    .I3(w_out_data_7_8) 
);
defparam w_out_data_0_s0.INIT=16'h0FBB;
  LUT2 n48_s0 (
    .F(n48_3),
    .I0(ff_reset[1]),
    .I1(n48_4) 
);
defparam n48_s0.INIT=4'hB;
  LUT4 n359_s1 (
    .F(n359_4),
    .I0(ff_4mhz[1]),
    .I1(ff_4mhz[0]),
    .I2(ff_4mhz[2]),
    .I3(ff_reset[6]) 
);
defparam n359_s1.INIT=16'h40FF;
  LUT4 td_0_s3 (
    .F(td_0_7),
    .I0(n_trd_d),
    .I1(ff_ioreq_hold),
    .I2(td_0_8),
    .I3(w_out_data_7_8) 
);
defparam td_0_s3.INIT=16'hBF00;
  LUT3 n83_s1 (
    .F(n83_5),
    .I0(ff_timer_intr_n),
    .I1(w_dtr_n),
    .I2(w_opm_int_n) 
);
defparam n83_s1.INIT=8'h7F;
  LUT2 n94_s0 (
    .F(n94_4),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]) 
);
defparam n94_s0.INIT=4'h6;
  LUT3 n93_s0 (
    .F(n93_4),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]) 
);
defparam n93_s0.INIT=8'h78;
  LUT4 w_out_data_7_s1 (
    .F(w_out_data_7_5),
    .I0(o_RAM_Q_7_45_144),
    .I1(ch3_ram_addr_4_14),
    .I2(w_rom_rdata_0_3),
    .I3(w_rom_rdata_7_5) 
);
defparam w_out_data_7_s1.INIT=16'h0777;
  LUT4 w_out_data_7_s2 (
    .F(w_out_data_7_6),
    .I0(ch45_ram_q[7]),
    .I1(w_out_data_7_9),
    .I2(w_out_data_7_10),
    .I3(w_out_data_7_11) 
);
defparam w_out_data_7_s2.INIT=16'h0007;
  LUT3 w_out_data_7_s3 (
    .F(w_out_data_7_7),
    .I0(w_out_data_7_12),
    .I1(w_ssg_data[7]),
    .I2(w_opm_data_en) 
);
defparam w_out_data_7_s3.INIT=8'hAC;
  LUT4 w_out_data_7_s4 (
    .F(w_out_data_7_8),
    .I0(n7_7),
    .I1(n163_6),
    .I2(w_rom_rdata_en),
    .I3(w_ram_rdata_en) 
);
defparam w_out_data_7_s4.INIT=16'h0007;
  LUT4 w_out_data_6_s1 (
    .F(w_out_data_6_4),
    .I0(\ramstyle_block.wavedata_cpu_146 [6]),
    .I1(\ramstyle_block.wavedata_ram_146 [6]),
    .I2(n207_4),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_out_data_6_s1.INIT=16'hAC00;
  LUT4 w_out_data_6_s2 (
    .F(w_out_data_6_5),
    .I0(w_out_data_6_7),
    .I1(w_out_data_6_8),
    .I2(w_out_data_6_9),
    .I3(w_out_data_6_10) 
);
defparam w_out_data_6_s2.INIT=16'h0001;
  LUT4 w_out_data_5_s1 (
    .F(w_out_data_5_4),
    .I0(ch45_ram_q[5]),
    .I1(w_out_data_7_9),
    .I2(w_out_data_5_7),
    .I3(w_out_data_5_8) 
);
defparam w_out_data_5_s1.INIT=16'h0007;
  LUT4 w_out_data_5_s2 (
    .F(w_out_data_5_5),
    .I0(o_RAM_Q_7_47),
    .I1(ch1_ram_addr_4_14),
    .I2(o_RAM_Q_7_47_145),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_out_data_5_s2.INIT=16'h0777;
  LUT3 w_out_data_4_s2 (
    .F(w_out_data_4_5),
    .I0(ch45_ram_q[4]),
    .I1(w_out_data_7_9),
    .I2(w_out_data_4_9) 
);
defparam w_out_data_4_s2.INIT=8'h70;
  LUT4 w_out_data_4_s3 (
    .F(w_out_data_4_6),
    .I0(o_RAM_Q_7_48),
    .I1(w_out_data_4_16),
    .I2(o_RAM_Q_7_47_141),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_out_data_4_s3.INIT=16'h0777;
  LUT4 w_out_data_3_s1 (
    .F(w_out_data_3_4),
    .I0(o_RAM_Q_7_49),
    .I1(w_out_data_4_16),
    .I2(o_RAM_Q_7_48_142),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_out_data_3_s1.INIT=16'h0777;
  LUT4 w_out_data_3_s2 (
    .F(w_out_data_3_5),
    .I0(ch45_ram_q[3]),
    .I1(w_out_data_7_9),
    .I2(w_out_data_3_7),
    .I3(w_out_data_3_8) 
);
defparam w_out_data_3_s2.INIT=16'h0700;
  LUT4 w_out_data_2_s1 (
    .F(w_out_data_2_4),
    .I0(o_RAM_Q_7_50),
    .I1(w_out_data_4_16),
    .I2(o_RAM_Q_7_49_143),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_out_data_2_s1.INIT=16'h0777;
  LUT4 w_out_data_2_s2 (
    .F(w_out_data_2_5),
    .I0(ch45_ram_q[2]),
    .I1(w_out_data_7_9),
    .I2(w_out_data_2_7),
    .I3(w_out_data_2_8) 
);
defparam w_out_data_2_s2.INIT=16'h0700;
  LUT4 w_out_data_1_s1 (
    .F(w_out_data_1_4),
    .I0(\ramstyle_block.wavedata_cpu_146 [1]),
    .I1(\ramstyle_block.wavedata_ram_146 [1]),
    .I2(n207_4),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_out_data_1_s1.INIT=16'hAC00;
  LUT4 w_out_data_1_s2 (
    .F(w_out_data_1_5),
    .I0(w_out_data_1_7),
    .I1(w_out_data_1_8),
    .I2(w_out_data_1_9),
    .I3(w_out_data_1_10) 
);
defparam w_out_data_1_s2.INIT=16'h0001;
  LUT3 w_out_data_1_s3 (
    .F(w_out_data_1_6),
    .I0(w_ssg_data[1]),
    .I1(w_out_data_1_11),
    .I2(w_opm_data_en) 
);
defparam w_out_data_1_s3.INIT=8'hCA;
  LUT4 w_out_data_0_s2 (
    .F(w_out_data_0_5),
    .I0(w_out_data_0_7),
    .I1(w_out_data_0_8),
    .I2(w_out_data_0_9),
    .I3(w_out_data_0_10) 
);
defparam w_out_data_0_s2.INIT=16'h0100;
  LUT3 w_out_data_0_s3 (
    .F(w_out_data_0_6),
    .I0(w_ssg_data[0]),
    .I1(w_out_data_0_11),
    .I2(w_opm_data_en) 
);
defparam w_out_data_0_s3.INIT=8'h35;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(ff_reset[2]),
    .I1(ff_reset[3]),
    .I2(ff_reset[4]),
    .I3(ff_reset[5]) 
);
defparam n48_s1.INIT=16'h0001;
  LUT4 td_0_s4 (
    .F(td_0_8),
    .I0(ta_d[2]),
    .I1(ta_d[3]),
    .I2(ta_d[4]),
    .I3(ch1_ram_addr_4_15) 
);
defparam td_0_s4.INIT=16'h1000;
  LUT3 w_out_data_7_s5 (
    .F(w_out_data_7_9),
    .I0(n_tsltsl_d),
    .I1(n544_4),
    .I2(w_io_dec_n_6) 
);
defparam w_out_data_7_s5.INIT=8'h40;
  LUT4 w_out_data_7_s6 (
    .F(w_out_data_7_10),
    .I0(\ramstyle_block.wavedata_cpu_146 [7]),
    .I1(\ramstyle_block.wavedata_ram_146 [7]),
    .I2(n207_4),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_out_data_7_s6.INIT=16'hAC00;
  LUT4 w_out_data_7_s7 (
    .F(w_out_data_7_11),
    .I0(\ramstyle_block.wavedata_cpu [7]),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(o_RAM_Q_7_45),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_out_data_7_s7.INIT=16'hAC00;
  LUT4 w_out_data_7_s8 (
    .F(w_out_data_7_12),
    .I0(w_out_data_7_13),
    .I1(write_busy),
    .I2(w_opm_data_en),
    .I3(test[6]) 
);
defparam w_out_data_7_s8.INIT=16'h0A0C;
  LUT4 w_out_data_6_s4 (
    .F(w_out_data_6_7),
    .I0(\ramstyle_block.wavedata_cpu_147 [6]),
    .I1(\ramstyle_block.wavedata_ram_147 [6]),
    .I2(o_RAM_Q_7_52),
    .I3(w_out_data_4_18) 
);
defparam w_out_data_6_s4.INIT=16'hAC00;
  LUT4 w_out_data_6_s5 (
    .F(w_out_data_6_8),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_ram [6]),
    .I2(o_RAM_Q_7_45),
    .I3(w_out_data_4_16) 
);
defparam w_out_data_6_s5.INIT=16'hAC00;
  LUT4 w_out_data_6_s6 (
    .F(w_out_data_6_9),
    .I0(\ramstyle_block.wavedata_cpu_148 [6]),
    .I1(\ramstyle_block.wavedata_ram_148 [6]),
    .I2(n396_4),
    .I3(w_out_data_7_9) 
);
defparam w_out_data_6_s6.INIT=16'hAC00;
  LUT2 w_out_data_6_s7 (
    .F(w_out_data_6_10),
    .I0(w_rom_rdata_0_3),
    .I1(w_rom_rdata_6_5) 
);
defparam w_out_data_6_s7.INIT=4'h8;
  LUT4 w_out_data_5_s4 (
    .F(w_out_data_5_7),
    .I0(\ramstyle_block.wavedata_cpu_146 [5]),
    .I1(\ramstyle_block.wavedata_ram_146 [5]),
    .I2(n207_4),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_out_data_5_s4.INIT=16'hAC00;
  LUT2 w_out_data_5_s5 (
    .F(w_out_data_5_8),
    .I0(w_rom_rdata_0_3),
    .I1(w_rom_rdata_5_5) 
);
defparam w_out_data_5_s5.INIT=4'h8;
  LUT3 w_out_data_4_s6 (
    .F(w_out_data_4_9),
    .I0(w_rom_rdata_4_5),
    .I1(w_rom_rdata_0_3),
    .I2(w_out_data_7_8) 
);
defparam w_out_data_4_s6.INIT=8'h07;
  LUT4 w_out_data_3_s4 (
    .F(w_out_data_3_7),
    .I0(\ramstyle_block.wavedata_cpu_147 [3]),
    .I1(\ramstyle_block.wavedata_ram_147 [3]),
    .I2(n251_4),
    .I3(w_out_data_4_18) 
);
defparam w_out_data_3_s4.INIT=16'hAC00;
  LUT3 w_out_data_3_s5 (
    .F(w_out_data_3_8),
    .I0(w_rom_rdata_3_5),
    .I1(w_rom_rdata_0_3),
    .I2(w_out_data_7_8) 
);
defparam w_out_data_3_s5.INIT=8'h07;
  LUT4 w_out_data_2_s4 (
    .F(w_out_data_2_7),
    .I0(\ramstyle_block.wavedata_cpu_147 [2]),
    .I1(\ramstyle_block.wavedata_ram_147 [2]),
    .I2(n251_4),
    .I3(w_out_data_4_18) 
);
defparam w_out_data_2_s4.INIT=16'hAC00;
  LUT3 w_out_data_2_s5 (
    .F(w_out_data_2_8),
    .I0(w_rom_rdata_2_5),
    .I1(w_rom_rdata_0_3),
    .I2(w_out_data_7_8) 
);
defparam w_out_data_2_s5.INIT=8'h07;
  LUT4 w_out_data_1_s4 (
    .F(w_out_data_1_7),
    .I0(\ramstyle_block.wavedata_cpu_147 [1]),
    .I1(\ramstyle_block.wavedata_ram_147 [1]),
    .I2(o_RAM_Q_7_52),
    .I3(w_out_data_4_18) 
);
defparam w_out_data_1_s4.INIT=16'hAC00;
  LUT4 w_out_data_1_s5 (
    .F(w_out_data_1_8),
    .I0(\ramstyle_block.wavedata_cpu [1]),
    .I1(\ramstyle_block.wavedata_ram [1]),
    .I2(o_RAM_Q_7_45),
    .I3(w_out_data_4_16) 
);
defparam w_out_data_1_s5.INIT=16'hAC00;
  LUT4 w_out_data_1_s6 (
    .F(w_out_data_1_9),
    .I0(\ramstyle_block.wavedata_cpu_148 [1]),
    .I1(\ramstyle_block.wavedata_ram_148 [1]),
    .I2(n396_4),
    .I3(w_out_data_7_9) 
);
defparam w_out_data_1_s6.INIT=16'hAC00;
  LUT2 w_out_data_1_s7 (
    .F(w_out_data_1_10),
    .I0(w_rom_rdata_0_3),
    .I1(w_rom_rdata_1_5) 
);
defparam w_out_data_1_s7.INIT=4'h8;
  LUT4 w_out_data_1_s8 (
    .F(w_out_data_1_11),
    .I0(timerb_flag),
    .I1(w_out_data_1_12),
    .I2(w_opm_data_en),
    .I3(test[6]) 
);
defparam w_out_data_1_s8.INIT=16'h0C0A;
  LUT4 w_out_data_0_s4 (
    .F(w_out_data_0_7),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_ram [0]),
    .I2(o_RAM_Q_7_45),
    .I3(ch1_ram_addr_4_14) 
);
defparam w_out_data_0_s4.INIT=16'hAC00;
  LUT4 w_out_data_0_s5 (
    .F(w_out_data_0_8),
    .I0(\ramstyle_block.wavedata_cpu_148 [0]),
    .I1(\ramstyle_block.wavedata_ram_148 [0]),
    .I2(n396_4),
    .I3(w_out_data_7_9) 
);
defparam w_out_data_0_s5.INIT=16'hAC00;
  LUT4 w_out_data_0_s6 (
    .F(w_out_data_0_9),
    .I0(\ramstyle_block.wavedata_cpu_146 [0]),
    .I1(\ramstyle_block.wavedata_ram_146 [0]),
    .I2(n207_4),
    .I3(ch2_ram_addr_4_14) 
);
defparam w_out_data_0_s6.INIT=16'hAC00;
  LUT4 w_out_data_0_s7 (
    .F(w_out_data_0_10),
    .I0(w_ram_rdata_13),
    .I1(w_ram_rdata),
    .I2(w_rom_rdata_0_3),
    .I3(w_rom_rdata_0_5) 
);
defparam w_out_data_0_s7.INIT=16'h0BBB;
  LUT4 w_out_data_0_s8 (
    .F(w_out_data_0_11),
    .I0(ff_rom_rdata_5),
    .I1(ff_rom_rdata_8),
    .I2(w_out_data_0_12),
    .I3(w_opm_data_en) 
);
defparam w_out_data_0_s8.INIT=16'hEEF0;
  LUT3 w_out_data_7_s9 (
    .F(w_out_data_7_13),
    .I0(reg_phase_ch6_c2),
    .I1(acc_opdata[7]),
    .I2(test[7]) 
);
defparam w_out_data_7_s9.INIT=8'hAC;
  LUT3 w_out_data_1_s9 (
    .F(w_out_data_1_12),
    .I0(acc_opdata[1]),
    .I1(acc_opdata[9]),
    .I2(test[7]) 
);
defparam w_out_data_1_s9.INIT=8'hCA;
  LUT3 w_out_data_0_s9 (
    .F(w_out_data_0_12),
    .I0(timera_flag),
    .I1(w_out_data_0_13),
    .I2(test[6]) 
);
defparam w_out_data_0_s9.INIT=8'hCA;
  LUT3 w_out_data_0_s10 (
    .F(w_out_data_0_13),
    .I0(acc_opdata[0]),
    .I1(acc_opdata[8]),
    .I2(test[7]) 
);
defparam w_out_data_0_s10.INIT=8'hCA;
  LUT4 w_out_data_4_s10 (
    .F(w_out_data_4_14),
    .I0(\ramstyle_block.wavedata_cpu_147 [4]),
    .I1(\ramstyle_block.wavedata_ram_147 [4]),
    .I2(n251_4),
    .I3(w_out_data_4_18) 
);
defparam w_out_data_4_s10.INIT=16'hAC00;
  LUT4 w_out_data_0_s11 (
    .F(w_out_data_0_15),
    .I0(\ramstyle_block.wavedata_cpu_147 [0]),
    .I1(\ramstyle_block.wavedata_ram_147 [0]),
    .I2(o_RAM_Q_7_52),
    .I3(ch3_ram_addr_4_14) 
);
defparam w_out_data_0_s11.INIT=16'hAC00;
  LUT4 w_out_data_4_s11 (
    .F(w_out_data_4_16),
    .I0(ta_d[6]),
    .I1(n163_6),
    .I2(n_tsltsl_d),
    .I3(ta_d[5]) 
);
defparam w_out_data_4_s11.INIT=16'h0004;
  LUT4 w_out_data_4_s12 (
    .F(w_out_data_4_18),
    .I0(ta_d[6]),
    .I1(n163_6),
    .I2(n_tsltsl_d),
    .I3(ta_d[5]) 
);
defparam w_out_data_4_s12.INIT=16'h0008;
  LUT4 tdir_d_s0 (
    .F(tdir_d),
    .I0(n_trd_d),
    .I1(ff_ioreq_hold),
    .I2(td_0_8),
    .I3(w_out_data_7_8) 
);
defparam tdir_d_s0.INIT=16'h40FF;
  LUT4 n63_s2 (
    .F(n63_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n63_s2.INIT=16'hEAAA;
  LUT4 n67_s2 (
    .F(n67_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n67_s2.INIT=16'h7FFF;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(n67_10),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]) 
);
defparam n65_s2.INIT=8'h78;
  LUT2 n66_s3 (
    .F(n66_8),
    .I0(n67_10),
    .I1(ff_wait[0]) 
);
defparam n66_s3.INIT=4'h7;
  LUT3 n105_s1 (
    .F(n105_11),
    .I0(ff_4mhz[0]),
    .I1(ff_4mhz[1]),
    .I2(ff_4mhz[2]) 
);
defparam n105_s1.INIT=8'h01;
  LUT2 w_out_data_6_s10 (
    .F(w_out_data_6_14),
    .I0(w_opm_data_en),
    .I1(w_ssg_data[6]) 
);
defparam w_out_data_6_s10.INIT=4'hB;
  LUT2 w_out_data_5_s7 (
    .F(w_out_data_5_11),
    .I0(w_opm_data_en),
    .I1(w_ssg_data[5]) 
);
defparam w_out_data_5_s7.INIT=4'hB;
  LUT3 w_out_data_4_s13 (
    .F(w_out_data_4_21),
    .I0(w_ssg_data[4]),
    .I1(w_opm_data_en),
    .I2(w_out_data_7_8) 
);
defparam w_out_data_4_s13.INIT=8'hD0;
  LUT3 w_out_data_3_s7 (
    .F(w_out_data_3_11),
    .I0(w_opm_data_en),
    .I1(w_out_data_7_8),
    .I2(w_ssg_data[3]) 
);
defparam w_out_data_3_s7.INIT=8'h8C;
  LUT3 w_out_data_2_s7 (
    .F(w_out_data_2_11),
    .I0(w_opm_data_en),
    .I1(w_out_data_7_8),
    .I2(w_ssg_data[2]) 
);
defparam w_out_data_2_s7.INIT=8'h8C;
  LUT4 n64_s4 (
    .F(n64_11),
    .I0(n67_10),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n64_s4.INIT=16'h7FD5;
  DFF ff_reset_5_s0 (
    .Q(ff_reset[5]),
    .D(ff_reset[4]),
    .CLK(clk) 
);
defparam ff_reset_5_s0.INIT=1'b0;
  DFF ff_reset_4_s0 (
    .Q(ff_reset[4]),
    .D(ff_reset[3]),
    .CLK(clk) 
);
defparam ff_reset_4_s0.INIT=1'b0;
  DFF ff_reset_3_s0 (
    .Q(ff_reset[3]),
    .D(ff_reset[2]),
    .CLK(clk) 
);
defparam ff_reset_3_s0.INIT=1'b0;
  DFF ff_reset_2_s0 (
    .Q(ff_reset[2]),
    .D(ff_reset[1]),
    .CLK(clk) 
);
defparam ff_reset_2_s0.INIT=1'b0;
  DFF ff_reset_1_s0 (
    .Q(ff_reset[1]),
    .D(ff_reset[0]),
    .CLK(clk) 
);
defparam ff_reset_1_s0.INIT=1'b0;
  DFF ff_reset_0_s0 (
    .Q(ff_reset[0]),
    .D(n_treset_d),
    .CLK(clk) 
);
defparam ff_reset_0_s0.INIT=1'b0;
  DFFR ff_int_s0 (
    .Q(tint_d),
    .D(n83_5),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_4mhz_2_s0 (
    .Q(ff_4mhz[2]),
    .D(n93_4),
    .CLK(clk),
    .RESET(n359_4) 
);
  DFFR ff_4mhz_1_s0 (
    .Q(ff_4mhz[1]),
    .D(n94_4),
    .CLK(clk),
    .RESET(n359_4) 
);
  DFFR ff_4mhz_0_s0 (
    .Q(ff_4mhz[0]),
    .D(n95_6),
    .CLK(clk),
    .RESET(n359_4) 
);
  DFFR ff_sound_17_s0 (
    .Q(ff_sound[17]),
    .D(n269_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_16_s0 (
    .Q(ff_sound[16]),
    .D(n270_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_15_s0 (
    .Q(ff_sound[15]),
    .D(n271_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_14_s0 (
    .Q(ff_sound[14]),
    .D(n272_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_13_s0 (
    .Q(ff_sound[13]),
    .D(n273_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_12_s0 (
    .Q(ff_sound[12]),
    .D(n274_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_11_s0 (
    .Q(ff_sound[11]),
    .D(n275_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_10_s0 (
    .Q(ff_sound[10]),
    .D(n276_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_9_s0 (
    .Q(ff_sound[9]),
    .D(n277_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_8_s0 (
    .Q(ff_sound[8]),
    .D(n278_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_7_s0 (
    .Q(ff_sound[7]),
    .D(n279_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_6_s0 (
    .Q(ff_sound[6]),
    .D(n280_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_5_s0 (
    .Q(ff_sound[5]),
    .D(n281_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_4_s0 (
    .Q(ff_sound[4]),
    .D(n282_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_3_s0 (
    .Q(ff_sound[3]),
    .D(n283_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_2_s0 (
    .Q(ff_sound[2]),
    .D(n284_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_1_s0 (
    .Q(ff_sound[1]),
    .D(n285_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFFR ff_sound_0_s0 (
    .Q(ff_sound[0]),
    .D(n286_3),
    .CLK(clk),
    .RESET(n20_6) 
);
  DFF ff_reset_6_s0 (
    .Q(ff_reset[6]),
    .D(n48_3),
    .CLK(clk) 
);
defparam ff_reset_6_s0.INIT=1'b0;
  DFFS ff_wait_4_s1 (
    .Q(twait_d),
    .D(n67_10),
    .CLK(clk),
    .SET(GND) 
);
defparam ff_wait_4_s1.INIT=1'b1;
  DFF ff_wait_3_s2 (
    .Q(ff_wait[3]),
    .D(n63_10),
    .CLK(clk) 
);
defparam ff_wait_3_s2.INIT=1'b0;
  DFF ff_wait_2_s2 (
    .Q(ff_wait[2]),
    .D(n64_11),
    .CLK(clk) 
);
defparam ff_wait_2_s2.INIT=1'b0;
  DFF ff_wait_1_s2 (
    .Q(ff_wait[1]),
    .D(n65_7),
    .CLK(clk) 
);
defparam ff_wait_1_s2.INIT=1'b0;
  DFF ff_wait_0_s2 (
    .Q(ff_wait[0]),
    .D(n66_8),
    .CLK(clk) 
);
defparam ff_wait_0_s2.INIT=1'b0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(w_opll_out[1]),
    .I1(w_ssg_out[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(w_opll_out[2]),
    .I1(w_ssg_out[1]),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(w_opll_out[3]),
    .I1(w_ssg_out[2]),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(w_opll_out[4]),
    .I1(w_ssg_out[3]),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(n232_2),
    .I1(w_ssg_out[4]),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(n231_2),
    .I1(w_ssg_out[5]),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(n230_2),
    .I1(w_ssg_out[6]),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(n229_2),
    .I1(w_ssg_out[7]),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(n228_2),
    .I1(w_ssg_out[8]),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(n227_2),
    .I1(w_ssg_out[9]),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(n226_2),
    .I1(w_ssg_out[10]),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(n225_2),
    .I1(w_ssg_out[11]),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(n224_2),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n237_s (
    .SUM(n237_1),
    .COUT(n237_2),
    .I0(n223_2),
    .I1(GND),
    .I3(GND),
    .CIN(n238_2) 
);
defparam n237_s.ALU_MODE=0;
  ALU n236_s (
    .SUM(n236_1),
    .COUT(n236_2),
    .I0(n222_2),
    .I1(GND),
    .I3(GND),
    .CIN(n237_2) 
);
defparam n236_s.ALU_MODE=0;
  ALU n235_s (
    .SUM(n235_1),
    .COUT(n235_2),
    .I0(n220_2),
    .I1(GND),
    .I3(GND),
    .CIN(n236_2) 
);
defparam n235_s.ALU_MODE=0;
  ALU n234_s (
    .SUM(n234_1),
    .COUT(n234_0_COUT),
    .I0(n220_2),
    .I1(GND),
    .I3(GND),
    .CIN(n235_2) 
);
defparam n234_s.ALU_MODE=0;
  ALU n267_s (
    .SUM(n267_1),
    .COUT(n267_2),
    .I0(n249_1),
    .I1(w_dcsg_out[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n267_s.ALU_MODE=0;
  ALU n266_s (
    .SUM(n266_1),
    .COUT(n266_2),
    .I0(n248_1),
    .I1(w_dcsg_out[1]),
    .I3(GND),
    .CIN(n267_2) 
);
defparam n266_s.ALU_MODE=0;
  ALU n265_s (
    .SUM(n265_1),
    .COUT(n265_2),
    .I0(n247_1),
    .I1(w_dcsg_out[2]),
    .I3(GND),
    .CIN(n266_2) 
);
defparam n265_s.ALU_MODE=0;
  ALU n264_s (
    .SUM(n264_1),
    .COUT(n264_2),
    .I0(n246_1),
    .I1(w_dcsg_out[3]),
    .I3(GND),
    .CIN(n265_2) 
);
defparam n264_s.ALU_MODE=0;
  ALU n263_s (
    .SUM(n263_1),
    .COUT(n263_2),
    .I0(n245_1),
    .I1(w_dcsg_out[4]),
    .I3(GND),
    .CIN(n264_2) 
);
defparam n263_s.ALU_MODE=0;
  ALU n262_s (
    .SUM(n262_1),
    .COUT(n262_2),
    .I0(n244_1),
    .I1(w_dcsg_out[5]),
    .I3(GND),
    .CIN(n263_2) 
);
defparam n262_s.ALU_MODE=0;
  ALU n261_s (
    .SUM(n261_1),
    .COUT(n261_2),
    .I0(n243_1),
    .I1(w_dcsg_out[6]),
    .I3(GND),
    .CIN(n262_2) 
);
defparam n261_s.ALU_MODE=0;
  ALU n260_s (
    .SUM(n260_1),
    .COUT(n260_2),
    .I0(n242_1),
    .I1(w_dcsg_out[7]),
    .I3(GND),
    .CIN(n261_2) 
);
defparam n260_s.ALU_MODE=0;
  ALU n259_s (
    .SUM(n259_1),
    .COUT(n259_2),
    .I0(n241_1),
    .I1(w_dcsg_out[8]),
    .I3(GND),
    .CIN(n260_2) 
);
defparam n259_s.ALU_MODE=0;
  ALU n258_s (
    .SUM(n258_1),
    .COUT(n258_2),
    .I0(n240_1),
    .I1(w_dcsg_out[9]),
    .I3(GND),
    .CIN(n259_2) 
);
defparam n258_s.ALU_MODE=0;
  ALU n257_s (
    .SUM(n257_1),
    .COUT(n257_2),
    .I0(n239_1),
    .I1(w_dcsg_out[10]),
    .I3(GND),
    .CIN(n258_2) 
);
defparam n257_s.ALU_MODE=0;
  ALU n256_s (
    .SUM(n256_1),
    .COUT(n256_2),
    .I0(n238_1),
    .I1(w_dcsg_out[11]),
    .I3(GND),
    .CIN(n257_2) 
);
defparam n256_s.ALU_MODE=0;
  ALU n255_s (
    .SUM(n255_1),
    .COUT(n255_2),
    .I0(n237_1),
    .I1(w_dcsg_out[12]),
    .I3(GND),
    .CIN(n256_2) 
);
defparam n255_s.ALU_MODE=0;
  ALU n254_s (
    .SUM(n254_1),
    .COUT(n254_2),
    .I0(n236_1),
    .I1(w_dcsg_out[13]),
    .I3(GND),
    .CIN(n255_2) 
);
defparam n254_s.ALU_MODE=0;
  ALU n253_s (
    .SUM(n253_1),
    .COUT(n253_2),
    .I0(n235_1),
    .I1(w_dcsg_out[13]),
    .I3(GND),
    .CIN(n254_2) 
);
defparam n253_s.ALU_MODE=0;
  ALU n252_s (
    .SUM(n252_1),
    .COUT(n252_0_COUT),
    .I0(n234_1),
    .I1(w_dcsg_out[13]),
    .I3(GND),
    .CIN(n253_2) 
);
defparam n252_s.ALU_MODE=0;
  ALU n286_s (
    .SUM(n286_1),
    .COUT(n286_2),
    .I0(w_opll_out[0]),
    .I1(w_opm_out_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n286_s.ALU_MODE=0;
  ALU n285_s (
    .SUM(n285_1),
    .COUT(n285_2),
    .I0(n250_1),
    .I1(w_opm_out_r[1]),
    .I3(GND),
    .CIN(n286_2) 
);
defparam n285_s.ALU_MODE=0;
  ALU n284_s (
    .SUM(n284_1),
    .COUT(n284_2),
    .I0(n267_1),
    .I1(w_opm_out_r[2]),
    .I3(GND),
    .CIN(n285_2) 
);
defparam n284_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(n266_1),
    .I1(w_opm_out_r[3]),
    .I3(GND),
    .CIN(n284_2) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(n265_1),
    .I1(w_opm_out_r[4]),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(n264_1),
    .I1(w_opm_out_r[5]),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(n263_1),
    .I1(w_opm_out_r[6]),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(n262_1),
    .I1(w_opm_out_r[7]),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(n261_1),
    .I1(w_opm_out_r[8]),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(n260_1),
    .I1(w_opm_out_r[9]),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(n259_1),
    .I1(w_opm_out_r[10]),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(n258_1),
    .I1(w_opm_out_r[11]),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(n257_1),
    .I1(w_opm_out_r[12]),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(n256_1),
    .I1(w_opm_out_r[13]),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(n255_1),
    .I1(w_opm_out_r[14]),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(n254_1),
    .I1(w_opm_out_r[15]),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n270_s (
    .SUM(n270_1),
    .COUT(n270_2),
    .I0(n253_1),
    .I1(w_opm_out_r[15]),
    .I3(GND),
    .CIN(n271_2) 
);
defparam n270_s.ALU_MODE=0;
  ALU n269_s (
    .SUM(n269_1),
    .COUT(n269_0_COUT),
    .I0(n252_1),
    .I1(w_opm_out_r[15]),
    .I3(GND),
    .CIN(n270_2) 
);
defparam n269_s.ALU_MODE=0;
  ALU n286_s0 (
    .SUM(n286_3),
    .COUT(n286_4),
    .I0(n286_1),
    .I1(w_opm_out_l[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n286_s0.ALU_MODE=0;
  ALU n285_s0 (
    .SUM(n285_3),
    .COUT(n285_4),
    .I0(n285_1),
    .I1(w_opm_out_l[1]),
    .I3(GND),
    .CIN(n286_4) 
);
defparam n285_s0.ALU_MODE=0;
  ALU n284_s0 (
    .SUM(n284_3),
    .COUT(n284_4),
    .I0(n284_1),
    .I1(w_opm_out_l[2]),
    .I3(GND),
    .CIN(n285_4) 
);
defparam n284_s0.ALU_MODE=0;
  ALU n283_s0 (
    .SUM(n283_3),
    .COUT(n283_4),
    .I0(n283_1),
    .I1(w_opm_out_l[3]),
    .I3(GND),
    .CIN(n284_4) 
);
defparam n283_s0.ALU_MODE=0;
  ALU n282_s0 (
    .SUM(n282_3),
    .COUT(n282_4),
    .I0(n282_1),
    .I1(w_opm_out_l[4]),
    .I3(GND),
    .CIN(n283_4) 
);
defparam n282_s0.ALU_MODE=0;
  ALU n281_s0 (
    .SUM(n281_3),
    .COUT(n281_4),
    .I0(n281_1),
    .I1(w_opm_out_l[5]),
    .I3(GND),
    .CIN(n282_4) 
);
defparam n281_s0.ALU_MODE=0;
  ALU n280_s0 (
    .SUM(n280_3),
    .COUT(n280_4),
    .I0(n280_1),
    .I1(w_opm_out_l[6]),
    .I3(GND),
    .CIN(n281_4) 
);
defparam n280_s0.ALU_MODE=0;
  ALU n279_s0 (
    .SUM(n279_3),
    .COUT(n279_4),
    .I0(n279_1),
    .I1(w_opm_out_l[7]),
    .I3(GND),
    .CIN(n280_4) 
);
defparam n279_s0.ALU_MODE=0;
  ALU n278_s0 (
    .SUM(n278_3),
    .COUT(n278_4),
    .I0(n278_1),
    .I1(w_opm_out_l[8]),
    .I3(GND),
    .CIN(n279_4) 
);
defparam n278_s0.ALU_MODE=0;
  ALU n277_s0 (
    .SUM(n277_3),
    .COUT(n277_4),
    .I0(n277_1),
    .I1(w_opm_out_l[9]),
    .I3(GND),
    .CIN(n278_4) 
);
defparam n277_s0.ALU_MODE=0;
  ALU n276_s0 (
    .SUM(n276_3),
    .COUT(n276_4),
    .I0(n276_1),
    .I1(w_opm_out_l[10]),
    .I3(GND),
    .CIN(n277_4) 
);
defparam n276_s0.ALU_MODE=0;
  ALU n275_s0 (
    .SUM(n275_3),
    .COUT(n275_4),
    .I0(n275_1),
    .I1(w_opm_out_l[11]),
    .I3(GND),
    .CIN(n276_4) 
);
defparam n275_s0.ALU_MODE=0;
  ALU n274_s0 (
    .SUM(n274_3),
    .COUT(n274_4),
    .I0(n274_1),
    .I1(w_opm_out_l[12]),
    .I3(GND),
    .CIN(n275_4) 
);
defparam n274_s0.ALU_MODE=0;
  ALU n273_s0 (
    .SUM(n273_3),
    .COUT(n273_4),
    .I0(n273_1),
    .I1(w_opm_out_l[13]),
    .I3(GND),
    .CIN(n274_4) 
);
defparam n273_s0.ALU_MODE=0;
  ALU n272_s0 (
    .SUM(n272_3),
    .COUT(n272_4),
    .I0(n272_1),
    .I1(w_opm_out_l[14]),
    .I3(GND),
    .CIN(n273_4) 
);
defparam n272_s0.ALU_MODE=0;
  ALU n271_s0 (
    .SUM(n271_3),
    .COUT(n271_4),
    .I0(n271_1),
    .I1(w_opm_out_l[15]),
    .I3(GND),
    .CIN(n272_4) 
);
defparam n271_s0.ALU_MODE=0;
  ALU n270_s0 (
    .SUM(n270_3),
    .COUT(n270_4),
    .I0(n270_1),
    .I1(w_opm_out_l[15]),
    .I3(GND),
    .CIN(n271_4) 
);
defparam n270_s0.ALU_MODE=0;
  ALU n269_s0 (
    .SUM(n269_3),
    .COUT(n269_1_COUT),
    .I0(n269_1),
    .I1(w_opm_out_l[15]),
    .I3(GND),
    .CIN(n270_4) 
);
defparam n269_s0.ALU_MODE=0;
  ALU n232_s (
    .SUM(n232_2),
    .COUT(n232_3),
    .I0(w_scc_out[0]),
    .I1(w_opll_out[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n232_s.ALU_MODE=0;
  ALU n231_s (
    .SUM(n231_2),
    .COUT(n231_3),
    .I0(w_scc_out[1]),
    .I1(w_opll_out[6]),
    .I3(GND),
    .CIN(n232_3) 
);
defparam n231_s.ALU_MODE=0;
  ALU n230_s (
    .SUM(n230_2),
    .COUT(n230_3),
    .I0(w_scc_out[2]),
    .I1(w_opll_out[7]),
    .I3(GND),
    .CIN(n231_3) 
);
defparam n230_s.ALU_MODE=0;
  ALU n229_s (
    .SUM(n229_2),
    .COUT(n229_3),
    .I0(w_scc_out[3]),
    .I1(w_opll_out[8]),
    .I3(GND),
    .CIN(n230_3) 
);
defparam n229_s.ALU_MODE=0;
  ALU n228_s (
    .SUM(n228_2),
    .COUT(n228_3),
    .I0(w_scc_out[4]),
    .I1(w_opll_out[9]),
    .I3(GND),
    .CIN(n229_3) 
);
defparam n228_s.ALU_MODE=0;
  ALU n227_s (
    .SUM(n227_2),
    .COUT(n227_3),
    .I0(w_scc_out[5]),
    .I1(w_opll_out[10]),
    .I3(GND),
    .CIN(n228_3) 
);
defparam n227_s.ALU_MODE=0;
  ALU n226_s (
    .SUM(n226_2),
    .COUT(n226_3),
    .I0(w_scc_out[6]),
    .I1(w_opll_out[11]),
    .I3(GND),
    .CIN(n227_3) 
);
defparam n226_s.ALU_MODE=0;
  ALU n225_s (
    .SUM(n225_2),
    .COUT(n225_3),
    .I0(w_scc_out[7]),
    .I1(w_opll_out[12]),
    .I3(GND),
    .CIN(n226_3) 
);
defparam n225_s.ALU_MODE=0;
  ALU n224_s (
    .SUM(n224_2),
    .COUT(n224_3),
    .I0(w_scc_out[8]),
    .I1(w_opll_out[13]),
    .I3(GND),
    .CIN(n225_3) 
);
defparam n224_s.ALU_MODE=0;
  ALU n223_s (
    .SUM(n223_2),
    .COUT(n223_3),
    .I0(w_scc_out[9]),
    .I1(w_opll_out[14]),
    .I3(GND),
    .CIN(n224_3) 
);
defparam n223_s.ALU_MODE=0;
  ALU n222_s (
    .SUM(n222_2),
    .COUT(n222_3),
    .I0(w_scc_out[10]),
    .I1(w_opll_out[15]),
    .I3(GND),
    .CIN(n223_3) 
);
defparam n222_s.ALU_MODE=0;
  ALU n220_s (
    .SUM(n220_2),
    .COUT(n220_0_COUT),
    .I0(w_scc_out[10]),
    .I1(w_opll_out[15]),
    .I3(GND),
    .CIN(n222_3) 
);
defparam n220_s.ALU_MODE=0;
  INV n95_s2 (
    .O(n95_6),
    .I(ff_4mhz[0]) 
);
  Gowin_PLL u_pll (
    .tclock_d(tclock_d),
    .clk(clk)
);
  ip_ikascc_wrapper u_scc (
    .clk(clk),
    .n20_6(n20_6),
    .n_tsltsl_d(n_tsltsl_d),
    .n_twr_d(n_twr_d),
    .w_cs_n_7(w_cs_n_7),
    .n105_11(n105_11),
    .w_io_dec_n_6(w_io_dec_n_6),
    .w_out_data_7_9(w_out_data_7_9),
    .n64_9(n64_9),
    .n_trd_d(n_trd_d),
    .n57_5(n57_5),
    .td_in(td_in[7:0]),
    .ta_d(ta_d[15:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .n69_5(n69_5),
    .n69_8(n69_8),
    .n207_4(n207_4),
    .n251_4(n251_4),
    .n396_4(n396_4),
    .n544_4(n544_4),
    .n544_5(n544_5),
    .ch1_ram_addr_4_14(ch1_ram_addr_4_14),
    .n163_6(n163_6),
    .ch2_ram_addr_4_14(ch2_ram_addr_4_14),
    .n207_5(n207_5),
    .ch3_ram_addr_4_14(ch3_ram_addr_4_14),
    .ch1_ram_addr_4_15(ch1_ram_addr_4_15),
    .n560_5(n560_5),
    .o_RAM_Q_7_45(o_RAM_Q_7_45),
    .o_RAM_Q_7_47(o_RAM_Q_7_47),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .n490_5(n490_5),
    .n502_4(n502_4),
    .n518_4(n518_4),
    .o_RAM_Q_7_47_86(o_RAM_Q_7_47_141),
    .o_RAM_Q_7_48_87(o_RAM_Q_7_48_142),
    .o_RAM_Q_7_49_88(o_RAM_Q_7_49_143),
    .o_RAM_Q_7_45_89(o_RAM_Q_7_45_144),
    .o_RAM_Q_7_47_90(o_RAM_Q_7_47_145),
    .o_RAM_Q_7_52(o_RAM_Q_7_52),
    .n515_4(n515_4),
    .n506_6(n506_6),
    .w_rom_rdata_en(w_rom_rdata_en),
    .w_rom_rdata_0_3(w_rom_rdata_0_3),
    .n7_7(n7_7),
    .w_ram_rdata_en(w_ram_rdata_en),
    .w_ram_rdata(w_ram_rdata),
    .w_ram_rdata_13(w_ram_rdata_13),
    .w_rom_ma(w_rom_ma[0]),
    .w_scc_out(w_scc_out[10:0]),
    .\ramstyle_block.wavedata_ram_0 (\ramstyle_block.wavedata_ram [0]),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram [1]),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram [6]),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram [7]),
    .\ramstyle_block.wavedata_cpu_0 (\ramstyle_block.wavedata_cpu [0]),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu [1]),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu [6]),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu [7]),
    .\ramstyle_block.wavedata_ram_0_92 (\ramstyle_block.wavedata_ram_146 [0]),
    .\ramstyle_block.wavedata_ram_1_93 (\ramstyle_block.wavedata_ram_146 [1]),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_146 [5]),
    .\ramstyle_block.wavedata_ram_6_94 (\ramstyle_block.wavedata_ram_146 [6]),
    .\ramstyle_block.wavedata_ram_7_95 (\ramstyle_block.wavedata_ram_146 [7]),
    .\ramstyle_block.wavedata_cpu_0_97 (\ramstyle_block.wavedata_cpu_146 [0]),
    .\ramstyle_block.wavedata_cpu_1_98 (\ramstyle_block.wavedata_cpu_146 [1]),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_146 [5]),
    .\ramstyle_block.wavedata_cpu_6_99 (\ramstyle_block.wavedata_cpu_146 [6]),
    .\ramstyle_block.wavedata_cpu_7_100 (\ramstyle_block.wavedata_cpu_146 [7]),
    .\ramstyle_block.wavedata_ram_0_102 (\ramstyle_block.wavedata_ram_147 [0]),
    .\ramstyle_block.wavedata_ram_1_103 (\ramstyle_block.wavedata_ram_147 [1]),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_147 [2]),
    .\ramstyle_block.wavedata_ram_3 (\ramstyle_block.wavedata_ram_147 [3]),
    .\ramstyle_block.wavedata_ram_4 (\ramstyle_block.wavedata_ram_147 [4]),
    .\ramstyle_block.wavedata_ram_6_104 (\ramstyle_block.wavedata_ram_147 [6]),
    .\ramstyle_block.wavedata_cpu_0_106 (\ramstyle_block.wavedata_cpu_147 [0]),
    .\ramstyle_block.wavedata_cpu_1_107 (\ramstyle_block.wavedata_cpu_147 [1]),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_147 [2]),
    .\ramstyle_block.wavedata_cpu_3 (\ramstyle_block.wavedata_cpu_147 [3]),
    .\ramstyle_block.wavedata_cpu_4 (\ramstyle_block.wavedata_cpu_147 [4]),
    .\ramstyle_block.wavedata_cpu_6_108 (\ramstyle_block.wavedata_cpu_147 [6]),
    .\ramstyle_block.wavedata_ram_0_110 (\ramstyle_block.wavedata_ram_148 [0]),
    .\ramstyle_block.wavedata_ram_1_111 (\ramstyle_block.wavedata_ram_148 [1]),
    .\ramstyle_block.wavedata_ram_6_112 (\ramstyle_block.wavedata_ram_148 [6]),
    .\ramstyle_block.wavedata_cpu_0_114 (\ramstyle_block.wavedata_cpu_148 [0]),
    .\ramstyle_block.wavedata_cpu_1_115 (\ramstyle_block.wavedata_cpu_148 [1]),
    .\ramstyle_block.wavedata_cpu_6_116 (\ramstyle_block.wavedata_cpu_148 [6]),
    .ch45_ram_q_2(ch45_ram_q[2]),
    .ch45_ram_q_3(ch45_ram_q[3]),
    .ch45_ram_q_4(ch45_ram_q[4]),
    .ch45_ram_q_5(ch45_ram_q[5]),
    .ch45_ram_q_7(ch45_ram_q[7])
);
  ip_ikaopll_wrapper u_opll (
    .clk(clk),
    .n20_6(n20_6),
    .n69_8(n69_8),
    .n506_6(n506_6),
    .n_tiorq_d(n_tiorq_d),
    .n105_11(n105_11),
    .n_twr_d(n_twr_d),
    .td_in(td_in[7:0]),
    .ta_d(ta_d[7:0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .w_io_dec_n_6(w_io_dec_n_6),
    .w_io_dec_n_9(w_io_dec_n_9),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7:0]),
    .w_opll_out(w_opll_out[15:0])
);
  ssg_inst u_ssg (
    .clk(clk),
    .n20_6(n20_6),
    .td_0_8(td_0_8),
    .n_tiorq_d(n_tiorq_d),
    .ff_ioreq_13(ff_ioreq_13),
    .ff_ioreq(ff_ioreq),
    .n502_4(n502_4),
    .n_twr_d(n_twr_d),
    .td_in(td_in[7:0]),
    .ff_reset(ff_reset[6]),
    .ta_d(ta_d[1:0]),
    .ff_ioreq_hold(ff_ioreq_hold),
    .n13_14(n13_14),
    .w_ssg_data(w_ssg_data[7:0]),
    .w_ssg_out(w_ssg_out[11:0])
);
  ip_dcsg_wrapper u_dcsg (
    .clk(clk),
    .n105_11(n105_11),
    .n20_6(n20_6),
    .n560_5(n560_5),
    .n207_5(n207_5),
    .w_io_dec_n_9(w_io_dec_n_9),
    .td_in(td_in[7:0]),
    .ta_d(ta_d[1:0]),
    .ff_4mhz(ff_4mhz[2:0]),
    .w_dcsg_out(w_dcsg_out[13:0])
);
  ip_ikaopm_wrapper u_opm (
    .clk(clk),
    .n_tsltsl_d(n_tsltsl_d),
    .n_tmerq_d(n_tmerq_d),
    .n_trd_d(n_trd_d),
    .n544_5(n544_5),
    .n490_5(n490_5),
    .n105_11(n105_11),
    .ta_d(ta_d[15:0]),
    .w_rom_ma(w_rom_ma[0]),
    .ff_reset(ff_reset[6]),
    .ff_4mhz(ff_4mhz[2:0]),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_busctrl.din_syncchain[1] [7:0]),
    .w_opm_data_en(w_opm_data_en),
    .ff_rom_rdata_5(ff_rom_rdata_5),
    .ff_rom_rdata_8(ff_rom_rdata_8),
    .w_rom_rdata_0_5(w_rom_rdata_0_5),
    .w_rom_rdata_1_5(w_rom_rdata_1_5),
    .w_rom_rdata_2_5(w_rom_rdata_2_5),
    .w_rom_rdata_3_5(w_rom_rdata_3_5),
    .w_rom_rdata_4_5(w_rom_rdata_4_5),
    .w_rom_rdata_5_5(w_rom_rdata_5_5),
    .w_rom_rdata_6_5(w_rom_rdata_6_5),
    .w_rom_rdata_7_5(w_rom_rdata_7_5),
    .n57_5(n57_5),
    .w_cs_n_7(w_cs_n_7),
    .n64_9(n64_9),
    .write_busy(write_busy),
    .reg_phase_ch6_c2(reg_phase_ch6_c2),
    .timera_flag(timera_flag),
    .timerb_flag(timerb_flag),
    .w_opm_int_n(w_opm_int_n),
    .\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_busctrl.wr_n_syncchain [1]),
    .test(test[7:6]),
    .acc_opdata_0(acc_opdata[0]),
    .acc_opdata_1(acc_opdata[1]),
    .acc_opdata_7(acc_opdata[7]),
    .acc_opdata_8(acc_opdata[8]),
    .acc_opdata_9(acc_opdata[9]),
    .w_opm_out_r(w_opm_out_r[15:0]),
    .w_opm_out_l(w_opm_out_l[15:0])
);
  msx_midi_inst u_msx_midi (
    .n544_5(n544_5),
    .n13_14(n13_14),
    .clk(clk),
    .n_tiorq_d(n_tiorq_d),
    .ff_ioreq_hold(ff_ioreq_hold),
    .n_twr_d(n_twr_d),
    .n515_4(n515_4),
    .n518_4(n518_4),
    .n69_5(n69_5),
    .n502_4(n502_4),
    .ta_d(ta_d[4:0]),
    .ff_reset(ff_reset[6]),
    .td_in(td_in[7:0]),
    .ff_ioreq(ff_ioreq),
    .ff_ioreq_13(ff_ioreq_13),
    .n20_6(n20_6),
    .ff_timer_intr_n(ff_timer_intr_n),
    .w_dtr_n(w_dtr_n),
    .midi_out_d(midi_out_d)
);
  ip_pwm u_pwm (
    .clk(clk),
    .n20_6(n20_6),
    .ff_sound(ff_sound[17:0]),
    .tsnd_d(tsnd_d)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangcart_msx */
