{
  "Top": "compute",
  "RtlTop": "compute",
  "RtlPrefix": "",
  "RtlSubPrefix": "compute_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "a",
          "name": "a",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "b",
          "name": "b",
          "usage": "data",
          "direction": "in"
        }]
    },
    "c": {
      "index": "2",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "c",
          "name": "c",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_ap_vld",
          "name": "c_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -setup=1",
      "config_cosim -wave_debug=0",
      "config_csim -clean=0",
      "config_csim -code_analyzer=0",
      "config_csim -setup=0",
      "config_export -format=ip_catalog",
      "config_sim -O=0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "compute"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "5 ~ 46349",
    "Latency": "4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "compute",
    "Version": "1.0",
    "DisplayName": "Compute",
    "Revision": "2114254613",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_compute_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/compute_c.cpp"],
    "TestBench": ["..\/..\/tb_compute.cpp"],
    "Vhdl": [
      "impl\/vhdl\/compute_compute_Pipeline_loop_i.vhd",
      "impl\/vhdl\/compute_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/compute_mul_32s_32s_64_2_1.vhd",
      "impl\/vhdl\/compute_mul_64s_64s_64_1_1.vhd",
      "impl\/vhdl\/compute.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_compute_Pipeline_loop_i.v",
      "impl\/verilog\/compute_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/compute_mul_32s_32s_64_2_1.v",
      "impl\/verilog\/compute_mul_64s_64s_64_1_1.v",
      "impl\/verilog\/compute.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/compute.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"a": "DATA"},
      "ports": ["a"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "b": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"b": "DATA"},
      "ports": ["b"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "c": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"c": "DATA"},
      "ports": ["c"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "c"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a": {
      "dir": "in",
      "width": "32"
    },
    "b": {
      "dir": "in",
      "width": "32"
    },
    "c": {
      "dir": "out",
      "width": "32"
    },
    "c_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "compute",
      "BindInstances": "mul_32s_32s_64_2_1_U5 mul_32s_32s_64_2_1_U6 result_fu_91_p2 icmp_ln6_fu_99_p2",
      "Instances": [{
          "ModuleName": "compute_Pipeline_loop_i",
          "InstanceName": "grp_compute_Pipeline_loop_i_fu_65",
          "BindInstances": "mul_64s_64s_64_1_1_U1 icmp_ln14_fu_74_p2 add_ln14_fu_79_p2"
        }]
    },
    "Info": {
      "compute_Pipeline_loop_i": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "compute_Pipeline_loop_i": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "20002",
          "LatencyWorst": "46343",
          "PipelineIIMin": "1",
          "PipelineIIMax": "46342",
          "PipelineII": "1 ~ 46342",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "17.540"
        },
        "Loops": [{
            "Name": "loop_i",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "46341",
            "Latency": "0 ~ 46341",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "11",
          "FF": "162",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "226",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "10006",
          "LatencyWorst": "46348",
          "PipelineIIMin": "5",
          "PipelineIIMax": "46349",
          "PipelineII": "5 ~ 46349",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "17.540"
        },
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "20",
          "FF": "723",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "515",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-10 19:53:04 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
