Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: vga_demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_demo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_demo"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/lsfr_8bit_rand_num_gen.v" into library work
Parsing module <lsfr_8bit_rand_num_gen>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_9.v" into library work
Parsing module <async_rom_9>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_8.v" into library work
Parsing module <async_rom_8>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_7.v" into library work
Parsing module <async_rom_7>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_6.v" into library work
Parsing module <async_rom_6>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_5.v" into library work
Parsing module <async_rom_5>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_4.v" into library work
Parsing module <async_rom_4>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_3.v" into library work
Parsing module <async_rom_3>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_2.v" into library work
Parsing module <async_rom_2>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom.v" into library work
Parsing module <async_rom>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/memory_mux.v" into library work
Parsing module <memory_mux>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/card_memory_4.v" into library work
Parsing module <card_memory_4>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/hvsync_generator.v" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" into library work
Parsing module <gameplay_sm>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v" into library work
Parsing module <ee201_debouncer>.
Analyzing Verilog file "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" into library work
Parsing module <vga_demo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_demo>.

Elaborating module <BUFGP>.

Elaborating module <BUF>.
WARNING:HDLCompiler:1127 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 27: Assignment to start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 40: Assignment to btn_clk ignored, since the identifier is never used

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/hvsync_generator.v" Line 34: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/hvsync_generator.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <ee201_debouncer(N_dc=23)>.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 145: Result of 32-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 162: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 175: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 181: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 195: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 201: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 236: Result of 24-bit expression is truncated to fit in 23-bit target.

Elaborating module <gameplay_sm>.
WARNING:HDLCompiler:1127 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 40: Assignment to QInit ignored, since the identifier is never used

Elaborating module <lsfr_8bit_rand_num_gen>.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/lsfr_8bit_rand_num_gen.v" Line 49: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/student/Desktop/EE201/ee201_final_project/lsfr_8bit_rand_num_gen.v" Line 40: Assignment to lfsr_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 85: Assignment to random_done ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 143: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 166: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 170: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 174: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 206: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 231: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 235: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" Line 252: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:189 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 92: Size mismatch in connection of port <state>. Formal port size is 10-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 122: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 124: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 126: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 128: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <card_memory_4>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/card_memory_4.v" Line 39: Empty module <card_memory_4> remains a black box.
WARNING:HDLCompiler:189 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 240: Size mismatch in connection of port <addrb>. Formal port size is 4-bit while actual signal size is 5-bit.

Elaborating module <memory_mux>.

Elaborating module <async_rom>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom.v" Line 39: Empty module <async_rom> remains a black box.

Elaborating module <async_rom_2>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_2.v" Line 39: Empty module <async_rom_2> remains a black box.

Elaborating module <async_rom_3>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_3.v" Line 39: Empty module <async_rom_3> remains a black box.

Elaborating module <async_rom_4>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_4.v" Line 39: Empty module <async_rom_4> remains a black box.

Elaborating module <async_rom_5>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_5.v" Line 39: Empty module <async_rom_5> remains a black box.

Elaborating module <async_rom_6>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_6.v" Line 39: Empty module <async_rom_6> remains a black box.

Elaborating module <async_rom_7>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_7.v" Line 39: Empty module <async_rom_7> remains a black box.

Elaborating module <async_rom_8>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_8.v" Line 39: Empty module <async_rom_8> remains a black box.

Elaborating module <async_rom_9>.
WARNING:HDLCompiler:1499 - "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/async_rom_9.v" Line 39: Empty module <async_rom_9> remains a black box.
WARNING:HDLCompiler:634 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 341: Net <SSD1[3]> does not have a driver.
WARNING:HDLCompiler:552 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" Line 232: Input port dina[5] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_demo>.
    Related source file is "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v".
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 65: Output port <DPB> of the instance <UP_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 65: Output port <MCEN> of the instance <UP_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 65: Output port <CCEN> of the instance <UP_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 67: Output port <DPB> of the instance <DOWN_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 67: Output port <MCEN> of the instance <DOWN_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 67: Output port <CCEN> of the instance <DOWN_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 69: Output port <DPB> of the instance <LEFT_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 69: Output port <MCEN> of the instance <LEFT_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 69: Output port <CCEN> of the instance <LEFT_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 71: Output port <DPB> of the instance <RIGHT_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 71: Output port <MCEN> of the instance <RIGHT_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 71: Output port <CCEN> of the instance <RIGHT_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 73: Output port <DPB> of the instance <CENTER_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 73: Output port <MCEN> of the instance <CENTER_debounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/vga_demo.v" line 73: Output port <CCEN> of the instance <CENTER_debounce> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <SSD1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SSD2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <selectRow>.
    Found 2-bit register for signal <selectCol>.
    Found 10-bit register for signal <positionX>.
    Found 10-bit register for signal <positionY>.
    Found 6-bit register for signal <index_Y>.
    Found 6-bit register for signal <index_X>.
    Found 1-bit register for signal <vga_b>.
    Found 1-bit register for signal <vga_g>.
    Found 1-bit register for signal <vga_r>.
    Found 28-bit register for signal <DIV_CLK>.
    Found 10-bit subtractor for signal <selectStartX> created at line 202.
    Found 10-bit subtractor for signal <selectStartY> created at line 203.
    Found 6-bit subtractor for signal <index_X[5]_GND_1_o_sub_200_OUT> created at line 284.
    Found 28-bit adder for signal <DIV_CLK[27]_GND_1_o_add_1_OUT> created at line 37.
    Found 2-bit adder for signal <selectRow[1]_GND_1_o_add_9_OUT> created at line 122.
    Found 2-bit adder for signal <selectCol[1]_GND_1_o_add_11_OUT> created at line 126.
    Found 11-bit adder for signal <n0349> created at line 138.
    Found 12-bit adder for signal <n0351> created at line 139.
    Found 11-bit adder for signal <n0449[10:0]> created at line 139.
    Found 12-bit adder for signal <n0355> created at line 139.
    Found 12-bit adder for signal <n0357> created at line 140.
    Found 12-bit adder for signal <n0456[11:0]> created at line 140.
    Found 13-bit adder for signal <n0362> created at line 140.
    Found 13-bit adder for signal <n0364> created at line 141.
    Found 12-bit adder for signal <n0463[11:0]> created at line 141.
    Found 13-bit adder for signal <n0369> created at line 141.
    Found 11-bit adder for signal <n0371> created at line 143.
    Found 12-bit adder for signal <n0373> created at line 144.
    Found 11-bit adder for signal <n0472[10:0]> created at line 144.
    Found 12-bit adder for signal <n0377> created at line 144.
    Found 12-bit adder for signal <n0379> created at line 145.
    Found 12-bit adder for signal <n0479[11:0]> created at line 145.
    Found 13-bit adder for signal <n0384> created at line 145.
    Found 13-bit adder for signal <n0386> created at line 146.
    Found 12-bit adder for signal <n0486[11:0]> created at line 146.
    Found 13-bit adder for signal <n0391> created at line 146.
    Found 10-bit adder for signal <boxX> created at line 204.
    Found 10-bit adder for signal <boxY> created at line 205.
    Found 10-bit adder for signal <boxX[9]_selectWidth[9]_add_133_OUT> created at line 207.
    Found 11-bit adder for signal <n0500[10:0]> created at line 207.
    Found 12-bit adder for signal <n0400> created at line 207.
    Found 11-bit adder for signal <n0504[10:0]> created at line 208.
    Found 10-bit adder for signal <boxX[9]_selectWidth[9]_add_140_OUT> created at line 208.
    Found 12-bit adder for signal <n0509[11:0]> created at line 208.
    Found 13-bit adder for signal <n0404> created at line 208.
    Found 10-bit adder for signal <boxY[9]_selectWidth[9]_add_150_OUT> created at line 209.
    Found 12-bit adder for signal <n0407> created at line 209.
    Found 10-bit adder for signal <boxY[9]_selectWidth[9]_add_157_OUT> created at line 210.
    Found 12-bit adder for signal <n0521[11:0]> created at line 210.
    Found 13-bit adder for signal <n0411> created at line 210.
    Found 12-bit adder for signal <_n0569> created at line 268.
    Found 13-bit adder for signal <_n0572> created at line 269.
    Found 14-bit adder for signal <_n0575> created at line 270.
    Found 6-bit adder for signal <index_Y[5]_GND_1_o_add_183_OUT> created at line 274.
    Found 12-bit adder for signal <_n0560> created at line 279.
    Found 13-bit adder for signal <_n0563> created at line 280.
    Found 14-bit adder for signal <_n0566> created at line 281.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_11_OUT<1:0>> created at line 124.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_13_OUT<1:0>> created at line 128.
    Found 9x2-bit multiplier for signal <width[8]_PWR_1_o_MuLt_41_OUT> created at line 140.
    Found 10x2-bit multiplier for signal <offset[9]_PWR_1_o_MuLt_47_OUT> created at line 141.
    Found 10x2-bit multiplier for signal <n0313> created at line 204.
    Found 10x2-bit multiplier for signal <n0314> created at line 205.
    Found 11x2-bit multiplier for signal <BUS_0056_PWR_1_o_MuLt_179_OUT> created at line 270.
    Found 16x8-bit Read Only RAM for signal <SSD_CATHODES>
    Found 1-bit 64-to-1 multiplexer for signal <index_X[5]_data[63]_Mux_204_o> created at line 297.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<3>> created at line 388.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<2>> created at line 388.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<1>> created at line 388.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<0>> created at line 388.
WARNING:Xst:737 - Found 1-bit latch for signal <tempCardAddr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tempCardAddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tempCardAddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tempCardAddr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0039> created at line 138
    Found 11-bit comparator greater for signal <GND_1_o_BUS_0004_LessThan_32_o> created at line 138
    Found 12-bit comparator lessequal for signal <n0045> created at line 139
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0008_LessThan_38_o> created at line 139
    Found 12-bit comparator lessequal for signal <n0052> created at line 140
    Found 13-bit comparator greater for signal <GND_1_o_BUS_0012_LessThan_45_o> created at line 140
    Found 13-bit comparator lessequal for signal <n0061> created at line 141
    Found 13-bit comparator greater for signal <GND_1_o_BUS_0016_LessThan_54_o> created at line 141
    Found 10-bit comparator lessequal for signal <n0067> created at line 143
    Found 11-bit comparator greater for signal <GND_1_o_BUS_0017_LessThan_57_o> created at line 143
    Found 12-bit comparator lessequal for signal <n0073> created at line 144
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0021_LessThan_63_o> created at line 144
    Found 12-bit comparator lessequal for signal <n0080> created at line 145
    Found 13-bit comparator greater for signal <GND_1_o_BUS_0025_LessThan_70_o> created at line 145
    Found 13-bit comparator lessequal for signal <n0087> created at line 146
    Found 13-bit comparator greater for signal <GND_1_o_BUS_0029_LessThan_79_o> created at line 146
    Found 10-bit comparator lessequal for signal <n0130> created at line 207
    Found 10-bit comparator greater for signal <CounterX[9]_boxX[9]_LessThan_135_o> created at line 207
    Found 10-bit comparator lessequal for signal <n0135> created at line 207
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0036_LessThan_139_o> created at line 207
    Found 10-bit comparator lessequal for signal <n0144> created at line 208
    Found 13-bit comparator greater for signal <GND_1_o_BUS_0040_LessThan_145_o> created at line 208
    Found 10-bit comparator greater for signal <CounterY[9]_boxY[9]_LessThan_152_o> created at line 209
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0045_LessThan_156_o> created at line 209
    Found 10-bit comparator lessequal for signal <n0162> created at line 210
    Found 13-bit comparator greater for signal <GND_1_o_BUS_0049_LessThan_162_o> created at line 210
    Found 10-bit comparator equal for signal <CounterY[9]_positionY[9]_equal_172_o> created at line 267
    Found 10-bit comparator equal for signal <CounterX[9]_positionX[9]_equal_189_o> created at line 278
    Found 12-bit comparator equal for signal <GND_1_o_GND_1_o_equal_192_o> created at line 279
    Found 13-bit comparator equal for signal <GND_1_o_GND_1_o_equal_195_o> created at line 280
    Found 14-bit comparator equal for signal <GND_1_o_GND_1_o_equal_199_o> created at line 281
    Found 12-bit comparator equal for signal <GND_1_o_GND_1_o_equal_175_o> created at line 268
    Found 13-bit comparator equal for signal <GND_1_o_GND_1_o_equal_178_o> created at line 269
    Found 14-bit comparator equal for signal <GND_1_o_GND_1_o_equal_182_o> created at line 270
    Summary:
	inferred   1 RAM(s).
	inferred   5 Multiplier(s).
	inferred  47 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  34 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <vga_demo> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "/home/student/Desktop/EE201/ee201_final_project/hvsync_generator.v".
    Found 10-bit register for signal <CounterY>.
    Found 10-bit register for signal <CounterX>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 10-bit adder for signal <CounterX[9]_GND_4_o_add_1_OUT> created at line 34.
    Found 10-bit adder for signal <CounterY[9]_GND_4_o_add_6_OUT> created at line 44.
    Found 10-bit comparator greater for signal <PWR_4_o_CounterX[9]_LessThan_12_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_4_o_LessThan_13_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_4_o_LessThan_16_o> created at line 58
    Found 10-bit comparator greater for signal <CounterY[9]_GND_4_o_LessThan_17_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <hvsync_generator> synthesized.

Synthesizing Unit <ee201_debouncer>.
    Related source file is "/home/student/Desktop/EE201/ee201_final_project/ee201_debounce_DPB_SCEN_CCEN_MCEN.v".
        N_dc = 23
    Set property "fsm_encoding = user" for signal <state>.
    Found 6-bit register for signal <state>.
    Found 23-bit register for signal <debounce_count>.
    Found 4-bit register for signal <MCEN_count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 13                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 23-bit adder for signal <debounce_count[22]_GND_5_o_add_2_OUT> created at line 162.
    Found 4-bit adder for signal <MCEN_count[3]_GND_5_o_add_5_OUT> created at line 175.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <ee201_debouncer> synthesized.

Synthesizing Unit <gameplay_sm>.
    Related source file is "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v".
        num_matches = 8
WARNING:Xst:647 - Input <CardSelectData<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/student/Desktop/EE201/ee201_final_project/gameplay_sm.v" line 79: Output port <lsfr_done> of the instance <rand_generator> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <NUM_MATCHES>.
    Found 10-bit register for signal <state>.
    Found 4-bit register for signal <CARD1>.
    Found 4-bit register for signal <CARD2>.
    Found 2-bit register for signal <state_counter>.
    Found 4-bit register for signal <nums_written>.
    Found 4-bit register for signal <address_count>.
    Found 2-bit register for signal <temp_count>.
    Found 1-bit register for signal <done_random>.
    Found 6-bit register for signal <dataOut>.
    Found 4-bit register for signal <dataLoc>.
    Found 64-bit register for signal <n0228[63:0]>.
    Found 4-bit register for signal <CARD1_loc>.
    Found 4-bit register for signal <CARD2_loc>.
    Found 1-bit register for signal <clock_counter<24>>.
    Found 1-bit register for signal <clock_counter<23>>.
    Found 1-bit register for signal <clock_counter<22>>.
    Found 1-bit register for signal <clock_counter<21>>.
    Found 1-bit register for signal <clock_counter<20>>.
    Found 1-bit register for signal <clock_counter<19>>.
    Found 1-bit register for signal <clock_counter<18>>.
    Found 1-bit register for signal <clock_counter<17>>.
    Found 1-bit register for signal <clock_counter<16>>.
    Found 1-bit register for signal <clock_counter<15>>.
    Found 1-bit register for signal <clock_counter<14>>.
    Found 1-bit register for signal <clock_counter<13>>.
    Found 1-bit register for signal <clock_counter<12>>.
    Found 1-bit register for signal <clock_counter<11>>.
    Found 1-bit register for signal <clock_counter<10>>.
    Found 1-bit register for signal <clock_counter<9>>.
    Found 1-bit register for signal <clock_counter<8>>.
    Found 1-bit register for signal <clock_counter<7>>.
    Found 1-bit register for signal <clock_counter<6>>.
    Found 1-bit register for signal <clock_counter<5>>.
    Found 1-bit register for signal <clock_counter<4>>.
    Found 1-bit register for signal <clock_counter<3>>.
    Found 1-bit register for signal <clock_counter<2>>.
    Found 1-bit register for signal <clock_counter<1>>.
    Found 1-bit register for signal <clock_counter<0>>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 20                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000001                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <address_count[3]_GND_6_o_add_64_OUT> created at line 143.
    Found 2-bit adder for signal <temp_count[1]_GND_6_o_add_80_OUT> created at line 170.
    Found 4-bit adder for signal <nums_written[3]_GND_6_o_add_82_OUT> created at line 174.
    Found 25-bit adder for signal <clock_counter[24]_GND_6_o_add_96_OUT> created at line 206.
    Found 2-bit adder for signal <state_counter[1]_GND_6_o_add_103_OUT> created at line 231.
    Found 4-bit adder for signal <NUM_MATCHES[3]_GND_6_o_add_105_OUT> created at line 235.
    Found 4-bit 16-to-1 multiplexer for signal <address_count[3]_addr[15][3]_wide_mux_79_OUT> created at line 167.
    Found 4-bit comparator lessequal for signal <GND_6_o_address_count[3]_LessThan_3_o> created at line 134
    Found 4-bit comparator equal for signal <addr[0][3]_random[3]_equal_4_o> created at line 137
    Found 4-bit comparator lessequal for signal <GND_6_o_address_count[3]_LessThan_5_o> created at line 134
    Found 4-bit comparator equal for signal <addr[1][3]_random[3]_equal_7_o> created at line 137
    Found 4-bit comparator lessequal for signal <GND_6_o_address_count[3]_LessThan_8_o> created at line 134
    Found 4-bit comparator equal for signal <addr[2][3]_random[3]_equal_10_o> created at line 137
    Found 4-bit comparator lessequal for signal <GND_6_o_address_count[3]_LessThan_11_o> created at line 134
    Found 4-bit comparator equal for signal <addr[3][3]_random[3]_equal_13_o> created at line 137
    Found 4-bit comparator lessequal for signal <GND_6_o_address_count[3]_LessThan_14_o> created at line 134
    Found 4-bit comparator equal for signal <addr[4][3]_random[3]_equal_16_o> created at line 137
    Found 4-bit comparator lessequal for signal <GND_6_o_address_count[3]_LessThan_17_o> created at line 134
    Found 4-bit comparator equal for signal <addr[5][3]_random[3]_equal_19_o> created at line 137
    Found 4-bit comparator lessequal for signal <GND_6_o_address_count[3]_LessThan_20_o> created at line 134
    Found 4-bit comparator equal for signal <addr[6][3]_random[3]_equal_22_o> created at line 137
    Found 4-bit comparator lessequal for signal <GND_6_o_address_count[3]_LessThan_23_o> created at line 134
    Found 4-bit comparator equal for signal <addr[7][3]_random[3]_equal_25_o> created at line 137
    Found 4-bit comparator lessequal for signal <PWR_6_o_address_count[3]_LessThan_26_o> created at line 134
    Found 4-bit comparator equal for signal <addr[8][3]_random[3]_equal_28_o> created at line 137
    Found 4-bit comparator lessequal for signal <PWR_6_o_address_count[3]_LessThan_29_o> created at line 134
    Found 4-bit comparator equal for signal <addr[9][3]_random[3]_equal_31_o> created at line 137
    Found 4-bit comparator lessequal for signal <PWR_6_o_address_count[3]_LessThan_32_o> created at line 134
    Found 4-bit comparator equal for signal <addr[10][3]_random[3]_equal_34_o> created at line 137
    Found 4-bit comparator lessequal for signal <PWR_6_o_address_count[3]_LessThan_35_o> created at line 134
    Found 4-bit comparator equal for signal <addr[11][3]_random[3]_equal_37_o> created at line 137
    Found 4-bit comparator lessequal for signal <PWR_6_o_address_count[3]_LessThan_38_o> created at line 134
    Found 4-bit comparator equal for signal <addr[12][3]_random[3]_equal_40_o> created at line 137
    Found 4-bit comparator lessequal for signal <PWR_6_o_address_count[3]_LessThan_41_o> created at line 134
    Found 4-bit comparator equal for signal <addr[13][3]_random[3]_equal_43_o> created at line 137
    Found 4-bit comparator lessequal for signal <PWR_6_o_address_count[3]_LessThan_44_o> created at line 134
    Found 4-bit comparator equal for signal <addr[14][3]_random[3]_equal_46_o> created at line 137
    Found 4-bit comparator equal for signal <n0143> created at line 211
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred  31 Comparator(s).
	inferred  67 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gameplay_sm> synthesized.

Synthesizing Unit <lsfr_8bit_rand_num_gen>.
    Related source file is "/home/student/Desktop/EE201/ee201_final_project/lsfr_8bit_rand_num_gen.v".
WARNING:Xst:653 - Signal <lsfr_done> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <counter>.
    Found 1-bit register for signal <lfsr<7>>.
    Found 1-bit register for signal <lfsr<6>>.
    Found 1-bit register for signal <lfsr<5>>.
    Found 1-bit register for signal <lfsr<4>>.
    Found 1-bit register for signal <lfsr<3>>.
    Found 1-bit register for signal <lfsr<2>>.
    Found 1-bit register for signal <lfsr<1>>.
    Found 1-bit register for signal <lfsr<0>>.
    Found 8-bit adder for signal <counter[7]_GND_7_o_add_4_OUT> created at line 49.
    Found 8-bit adder for signal <seed[7]_counter[7]_add_5_OUT> created at line 52.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lsfr_8bit_rand_num_gen> synthesized.

Synthesizing Unit <memory_mux>.
    Related source file is "/home/student/Desktop/EE201/ee201_final_project/memory_mux.v".
    Found 64-bit 12-to-1 multiplexer for signal <temp> created at line 86.
    Summary:
	inferred   1 Multiplexer(s).
Unit <memory_mux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 5
 10x2-bit multiplier                                   : 3
 11x2-bit multiplier                                   : 1
 9x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 67
 10-bit adder                                          : 8
 10-bit subtractor                                     : 2
 11-bit adder                                          : 6
 12-bit adder                                          : 16
 13-bit adder                                          : 10
 14-bit adder                                          : 2
 2-bit adder                                           : 2
 2-bit addsub                                          : 2
 23-bit adder                                          : 5
 25-bit adder                                          : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 8
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
# Registers                                            : 72
 1-bit register                                        : 40
 10-bit register                                       : 4
 2-bit register                                        : 4
 23-bit register                                       : 5
 28-bit register                                       : 1
 4-bit register                                        : 13
 6-bit register                                        : 3
 64-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 69
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 6
 11-bit comparator greater                             : 2
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 4
 13-bit comparator equal                               : 2
 13-bit comparator greater                             : 6
 13-bit comparator lessequal                           : 2
 14-bit comparator equal                               : 2
 4-bit comparator equal                                : 16
 4-bit comparator lessequal                            : 15
# Multiplexers                                         : 98
 1-bit 2-to-1 multiplexer                              : 50
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 64-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 3
 25-bit 2-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 29
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 12-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 6
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/card_memory_4.ngc>.
Reading core <ipcore_dir/async_rom.ngc>.
Reading core <ipcore_dir/async_rom_2.ngc>.
Reading core <ipcore_dir/async_rom_3.ngc>.
Reading core <ipcore_dir/async_rom_4.ngc>.
Reading core <ipcore_dir/async_rom_5.ngc>.
Reading core <ipcore_dir/async_rom_6.ngc>.
Reading core <ipcore_dir/async_rom_7.ngc>.
Reading core <ipcore_dir/async_rom_8.ngc>.
Reading core <ipcore_dir/async_rom_9.ngc>.
Loading core <card_memory_4> for timing and area information for instance <card_memory>.
Loading core <async_rom> for timing and area information for instance <mem1>.
Loading core <async_rom_2> for timing and area information for instance <mem2>.
Loading core <async_rom_3> for timing and area information for instance <mem3>.
Loading core <async_rom_4> for timing and area information for instance <mem4>.
Loading core <async_rom_5> for timing and area information for instance <mem5>.
Loading core <async_rom_6> for timing and area information for instance <mem6>.
Loading core <async_rom_7> for timing and area information for instance <mem7>.
Loading core <async_rom_8> for timing and area information for instance <mem8>.
Loading core <async_rom_9> for timing and area information for instance <mem9>.
WARNING:Xst:1710 - FF/Latch <positionY_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_4> (without init value) has a constant value of 1 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_3> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_2> (without init value) has a constant value of 1 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_1> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_4> (without init value) has a constant value of 1 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_3> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_2> (without init value) has a constant value of 1 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_1> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

Synthesizing (advanced) Unit <lsfr_8bit_rand_num_gen>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <lsfr_8bit_rand_num_gen> synthesized (advanced).

Synthesizing (advanced) Unit <vga_demo>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
The following registers are absorbed into counter <selectRow>: 1 register on signal <selectRow>.
The following registers are absorbed into counter <selectCol>: 1 register on signal <selectCol>.
The following registers are absorbed into counter <index_X>: 1 register on signal <index_X>.
The following registers are absorbed into counter <index_Y>: 1 register on signal <index_Y>.
	Multiplier <Mmult_n0313> in block <vga_demo> and adder/subtractor <Madd_boxX> in block <vga_demo> are combined into a MAC<Maddsub_n0313>.
	Multiplier <Mmult_n0314> in block <vga_demo> and adder/subtractor <Madd_boxY> in block <vga_demo> are combined into a MAC<Maddsub_n0314>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD_CATHODES> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SSD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Dp>            |          |
    -----------------------------------------------------------------------
Unit <vga_demo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 2
 8x2-to-10-bit MAC                                     : 2
# Multipliers                                          : 3
 5x2-bit multiplier                                    : 1
 8x2-bit multiplier                                    : 2
# Adders/Subtractors                                   : 55
 10-bit adder                                          : 4
 10-bit subtractor                                     : 2
 11-bit adder                                          : 6
 12-bit adder                                          : 14
 13-bit adder                                          : 10
 14-bit adder                                          : 2
 2-bit adder                                           : 2
 23-bit adder                                          : 5
 25-bit adder                                          : 1
 4-bit adder                                           : 8
 8-bit adder                                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 2-bit updown counter                                  : 2
 28-bit up counter                                     : 1
 6-bit down counter                                    : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 301
 Flip-Flops                                            : 301
# Comparators                                          : 69
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 6
 11-bit comparator greater                             : 2
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 4
 13-bit comparator equal                               : 2
 13-bit comparator greater                             : 6
 13-bit comparator lessequal                           : 2
 14-bit comparator equal                               : 2
 4-bit comparator equal                                : 16
 4-bit comparator lessequal                            : 15
# Multiplexers                                         : 102
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 64-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 25-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 28
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 12-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 6
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <positionY_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_4> (without init value) has a constant value of 1 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_3> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_2> (without init value) has a constant value of 1 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_1> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionY_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_4> (without init value) has a constant value of 1 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_3> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_2> (without init value) has a constant value of 1 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_1> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <positionX_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
Optimizing FSM <UP_debounce/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <DOWN_debounce/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <RIGHT_debounce/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <LEFT_debounce/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <CENTER_debounce/FSM_0> on signal <state[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 111100 | 111100
 100000 | 100000
 101100 | 101100
 100100 | 100100
 101101 | 101101
 100001 | 100001
 100010 | 100010
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <state_machine/FSM_1> on signal <state[1:10]> with user encoding.
--------------------------
 State      | Encoding
--------------------------
 0000000001 | 0000000001
 0000000010 | 0000000010
 0000000100 | 0000000100
 0000001000 | 0000001000
 0000010000 | 0000010000
 0000100000 | 0000100000
 0001000000 | 0001000000
 0010000000 | 0010000000
 0100000000 | 0100000000
 1000000000 | 1000000000
--------------------------
WARNING:Xst:2677 - Node <DIV_CLK_20> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_21> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_22> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_23> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_24> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_25> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_27> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    lfsr_7 in unit <lsfr_8bit_rand_num_gen>
    lfsr_0 in unit <lsfr_8bit_rand_num_gen>
    lfsr_1 in unit <lsfr_8bit_rand_num_gen>
    lfsr_3 in unit <lsfr_8bit_rand_num_gen>
    lfsr_4 in unit <lsfr_8bit_rand_num_gen>
    lfsr_2 in unit <lsfr_8bit_rand_num_gen>
    lfsr_5 in unit <lsfr_8bit_rand_num_gen>
    lfsr_6 in unit <lsfr_8bit_rand_num_gen>


Optimizing unit <vga_demo> ...

Optimizing unit <ee201_debouncer> ...

Optimizing unit <gameplay_sm> ...
WARNING:Xst:1710 - FF/Latch <state_counter_1> (without init value) has a constant value of 0 in block <gameplay_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_count_1> (without init value) has a constant value of 0 in block <gameplay_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_counter_1> (without init value) has a constant value of 0 in block <gameplay_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_count_1> (without init value) has a constant value of 0 in block <gameplay_sm>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lsfr_8bit_rand_num_gen> ...

Optimizing unit <hvsync_generator> ...

Optimizing unit <memory_mux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_demo, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 391
 Flip-Flops                                            : 391

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2049
#      BUF                         : 2
#      GND                         : 2
#      INV                         : 20
#      LUT1                        : 160
#      LUT2                        : 46
#      LUT3                        : 81
#      LUT4                        : 137
#      LUT5                        : 321
#      LUT6                        : 760
#      MUXCY                       : 237
#      MUXF7                       : 80
#      MUXF8                       : 4
#      VCC                         : 3
#      XORCY                       : 196
# FlipFlops/Latches                : 403
#      FD                          : 189
#      FDC                         : 63
#      FDCE                        : 10
#      FDE                         : 80
#      FDP                         : 9
#      FDR                         : 24
#      FDRE                        : 10
#      FDS                         : 6
#      LD                          : 4
#      LDC                         : 8
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 13
#      OBUF                        : 30
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             403  out of  18224     2%  
 Number of Slice LUTs:                 1525  out of   9112    16%  
    Number used as Logic:              1525  out of   9112    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1556
   Number with an unused Flip Flop:    1153  out of   1556    74%  
   Number with an unused LUT:            31  out of   1556     1%  
   Number of fully used LUT-FF pairs:   372  out of   1556    23%  
   Number of unique control sets:        40

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    232    18%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
Clock Signal                                                                                               | Clock buffer(FF name)                           | Load  |
-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
row4_col4_MUX_279_o(Mmux_row4_col4_MUX_279_o13:O)                                                          | NONE(*)(tempCardAddr_3)                         | 4     |
DIV_CLK_1                                                                                                  | BUFG                                            | 374   |
ClkPort                                                                                                    | BUFGP                                           | 20    |
Madd_n0369_cy<0>8                                                                                          | NONE(Msub_selectStartX1)                        | 4     |
state_machine/rand_generator/reset_seed[7]_AND_15_o(state_machine/rand_generator/reset_seed[7]_AND_15_o1:O)| NONE(*)(state_machine/rand_generator/lfsr_7_LDC)| 1     |
state_machine/rand_generator/reset_seed[7]_AND_29_o(state_machine/rand_generator/reset_seed[7]_AND_29_o1:O)| NONE(*)(state_machine/rand_generator/lfsr_0_LDC)| 1     |
state_machine/rand_generator/reset_seed[7]_AND_27_o(state_machine/rand_generator/reset_seed[7]_AND_27_o1:O)| NONE(*)(state_machine/rand_generator/lfsr_1_LDC)| 1     |
state_machine/rand_generator/reset_seed[7]_AND_23_o(state_machine/rand_generator/reset_seed[7]_AND_23_o1:O)| NONE(*)(state_machine/rand_generator/lfsr_3_LDC)| 1     |
state_machine/rand_generator/reset_seed[7]_AND_21_o(state_machine/rand_generator/reset_seed[7]_AND_21_o1:O)| NONE(*)(state_machine/rand_generator/lfsr_4_LDC)| 1     |
state_machine/rand_generator/reset_seed[7]_AND_25_o(state_machine/rand_generator/reset_seed[7]_AND_25_o1:O)| NONE(*)(state_machine/rand_generator/lfsr_2_LDC)| 1     |
state_machine/rand_generator/reset_seed[7]_AND_19_o(state_machine/rand_generator/reset_seed[7]_AND_19_o1:O)| NONE(*)(state_machine/rand_generator/lfsr_5_LDC)| 1     |
state_machine/rand_generator/reset_seed[7]_AND_17_o(state_machine/rand_generator/reset_seed[7]_AND_17_o1:O)| NONE(*)(state_machine/rand_generator/lfsr_6_LDC)| 1     |
-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.702ns (Maximum Frequency: 85.455MHz)
   Minimum input arrival time before clock: 6.662ns
   Maximum output required time after clock: 6.544ns
   Maximum combinational path delay: 5.456ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_1'
  Clock period: 11.702ns (frequency: 85.455MHz)
  Total number of paths / destination ports: 72564 / 521
-------------------------------------------------------------------------
Delay:               11.702ns (Levels of Logic = 7)
  Source:            Maddsub_n0313 (DSP)
  Destination:       vga_b (FF)
  Source Clock:      DIV_CLK_1 rising
  Destination Clock: DIV_CLK_1 rising

  Data Path: Maddsub_n0313 to vga_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P5      10   5.013   1.201  Maddsub_n0313 (Madd_boxX[9]_selectWidth[9]_add_140_OUT_lut<5>)
     LUT5:I0->O            4   0.203   0.684  Madd_n04041_xor<9>121 (Madd_n04041_xor<9>12)
     LUT4:I3->O            4   0.205   1.028  Madd_n0407_xor<8>11 (n0407<8>)
     LUT5:I0->O            1   0.203   0.000  Mcompar_GND_1_o_BUS_0040_LessThan_145_o_lut<4> (Mcompar_GND_1_o_BUS_0040_LessThan_145_o_lut<4>)
     MUXCY:S->O            2   0.366   0.721  Mcompar_GND_1_o_BUS_0040_LessThan_145_o_cy<4> (Mcompar_GND_1_o_BUS_0040_LessThan_145_o_cy<4>)
     LUT4:I2->O            1   0.203   0.684  Mmux_selectEn_PWR_1_o_MUX_363_o11 (Mmux_selectEn_PWR_1_o_MUX_363_o1)
     LUT6:I4->O            1   0.203   0.684  Mmux_selectEn_PWR_1_o_MUX_363_o13_SW1 (N67)
     LUT6:I4->O            1   0.203   0.000  Mmux_selectEn_PWR_1_o_MUX_363_o14 (selectEn_PWR_1_o_MUX_363_o)
     FDR:D                     0.102          vga_b
    ----------------------------------------
    Total                     11.702ns (6.701ns logic, 5.001ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 2.259ns (frequency: 442.723MHz)
  Total number of paths / destination ports: 210 / 20
-------------------------------------------------------------------------
Delay:               2.259ns (Levels of Logic = 20)
  Source:            DIV_CLK_1 (FF)
  Destination:       DIV_CLK_19 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: DIV_CLK_1 to DIV_CLK_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   0.830  DIV_CLK_1 (DIV_CLK_1)
     LUT1:I0->O            1   0.205   0.000  Mcount_DIV_CLK_cy<1>_rt (Mcount_DIV_CLK_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_DIV_CLK_cy<1> (Mcount_DIV_CLK_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<2> (Mcount_DIV_CLK_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<3> (Mcount_DIV_CLK_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<4> (Mcount_DIV_CLK_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<5> (Mcount_DIV_CLK_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<6> (Mcount_DIV_CLK_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<7> (Mcount_DIV_CLK_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<8> (Mcount_DIV_CLK_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<9> (Mcount_DIV_CLK_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<10> (Mcount_DIV_CLK_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<11> (Mcount_DIV_CLK_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<12> (Mcount_DIV_CLK_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<13> (Mcount_DIV_CLK_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<14> (Mcount_DIV_CLK_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<15> (Mcount_DIV_CLK_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<16> (Mcount_DIV_CLK_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<17> (Mcount_DIV_CLK_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_DIV_CLK_cy<18> (Mcount_DIV_CLK_cy<18>)
     XORCY:CI->O           1   0.180   0.000  Mcount_DIV_CLK_xor<19> (Result<19>)
     FDR:D                     0.102          DIV_CLK_19
    ----------------------------------------
    Total                      2.259ns (1.429ns logic, 0.830ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 435 / 206
-------------------------------------------------------------------------
Offset:              6.662ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       state_machine/addr_15_63 (FF)
  Destination Clock: DIV_CLK_1 rising

  Data Path: Sw0 to state_machine/addr_15_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             95   0.568   2.092  BUF2 (reset)
     LUT4:I0->O           64   0.203   1.639  state_machine/state__n0589_inv1 (state_machine/_n0589_inv)
     FDE:CE                    0.322          state_machine/addr_15_0
    ----------------------------------------
    Total                      6.662ns (2.315ns logic, 4.347ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.680ns (Levels of Logic = 2)
  Source:            Sw0 (PAD)
  Destination:       DIV_CLK_0 (FF)
  Destination Clock: ClkPort rising

  Data Path: Sw0 to DIV_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             95   0.568   1.844  BUF2 (reset)
     FDR:R                     0.430          DIV_CLK_0
    ----------------------------------------
    Total                      4.680ns (2.220ns logic, 2.460ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_machine/rand_generator/reset_seed[7]_AND_15_o'
  Total number of paths / destination ports: 15 / 1
-------------------------------------------------------------------------
Offset:              4.530ns (Levels of Logic = 10)
  Source:            Sw1 (PAD)
  Destination:       state_machine/rand_generator/lfsr_7_LDC (LATCH)
  Destination Clock: state_machine/rand_generator/reset_seed[7]_AND_15_o falling

  Data Path: Sw1 to state_machine/rand_generator/lfsr_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  Sw1_IBUF (Sw1_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<3> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<4> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<5> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<6> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<6>)
     XORCY:CI->O           3   0.180   0.651  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_xor<7> (state_machine/rand_generator/seed[7]_counter[7]_add_5_OUT<7>)
     LUT2:I1->O            2   0.205   0.616  state_machine/rand_generator/reset_seed[7]_AND_16_o1 (state_machine/rand_generator/reset_seed[7]_AND_16_o)
     LDC:CLR                   0.430          state_machine/rand_generator/lfsr_7_LDC
    ----------------------------------------
    Total                      4.530ns (2.507ns logic, 2.023ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_machine/rand_generator/reset_seed[7]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.185ns (Levels of Logic = 4)
  Source:            Sw0 (PAD)
  Destination:       state_machine/rand_generator/lfsr_0_LDC (LATCH)
  Destination Clock: state_machine/rand_generator/reset_seed[7]_AND_29_o falling

  Data Path: Sw0 to state_machine/rand_generator/lfsr_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  Sw0_IBUF (Sw0_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<0> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<0>)
     XORCY:LI->O           3   0.136   0.651  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_xor<0> (state_machine/rand_generator/seed[7]_counter[7]_add_5_OUT<0>)
     LUT2:I1->O            2   0.205   0.616  state_machine/rand_generator/reset_seed[7]_AND_30_o1 (state_machine/rand_generator/reset_seed[7]_AND_30_o)
     LDC:CLR                   0.430          state_machine/rand_generator/lfsr_0_LDC
    ----------------------------------------
    Total                      4.185ns (2.196ns logic, 1.989ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_machine/rand_generator/reset_seed[7]_AND_27_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 5)
  Source:            Sw0 (PAD)
  Destination:       state_machine/rand_generator/lfsr_1_LDC (LATCH)
  Destination Clock: state_machine/rand_generator/reset_seed[7]_AND_27_o falling

  Data Path: Sw0 to state_machine/rand_generator/lfsr_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  Sw0_IBUF (Sw0_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<0> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<0> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<0>)
     XORCY:CI->O           3   0.180   0.651  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_xor<1> (state_machine/rand_generator/seed[7]_counter[7]_add_5_OUT<1>)
     LUT2:I1->O            2   0.205   0.616  state_machine/rand_generator/reset_seed[7]_AND_28_o1 (state_machine/rand_generator/reset_seed[7]_AND_28_o)
     LDC:CLR                   0.430          state_machine/rand_generator/lfsr_1_LDC
    ----------------------------------------
    Total                      4.401ns (2.412ns logic, 1.989ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_machine/rand_generator/reset_seed[7]_AND_23_o'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              4.454ns (Levels of Logic = 6)
  Source:            Sw1 (PAD)
  Destination:       state_machine/rand_generator/lfsr_3_LDC (LATCH)
  Destination Clock: state_machine/rand_generator/reset_seed[7]_AND_23_o falling

  Data Path: Sw1 to state_machine/rand_generator/lfsr_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  Sw1_IBUF (Sw1_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2>)
     XORCY:CI->O           3   0.180   0.651  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_xor<3> (state_machine/rand_generator/seed[7]_counter[7]_add_5_OUT<3>)
     LUT2:I1->O            2   0.205   0.616  state_machine/rand_generator/reset_seed[7]_AND_24_o1 (state_machine/rand_generator/reset_seed[7]_AND_24_o)
     LDC:CLR                   0.430          state_machine/rand_generator/lfsr_3_LDC
    ----------------------------------------
    Total                      4.454ns (2.431ns logic, 2.023ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_machine/rand_generator/reset_seed[7]_AND_21_o'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              4.473ns (Levels of Logic = 7)
  Source:            Sw1 (PAD)
  Destination:       state_machine/rand_generator/lfsr_4_LDC (LATCH)
  Destination Clock: state_machine/rand_generator/reset_seed[7]_AND_21_o falling

  Data Path: Sw1 to state_machine/rand_generator/lfsr_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  Sw1_IBUF (Sw1_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<3> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<3>)
     XORCY:CI->O           3   0.180   0.651  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_xor<4> (state_machine/rand_generator/seed[7]_counter[7]_add_5_OUT<4>)
     LUT2:I1->O            2   0.205   0.616  state_machine/rand_generator/reset_seed[7]_AND_22_o1 (state_machine/rand_generator/reset_seed[7]_AND_22_o)
     LDC:CLR                   0.430          state_machine/rand_generator/lfsr_4_LDC
    ----------------------------------------
    Total                      4.473ns (2.450ns logic, 2.023ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_machine/rand_generator/reset_seed[7]_AND_25_o'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              4.435ns (Levels of Logic = 5)
  Source:            Sw1 (PAD)
  Destination:       state_machine/rand_generator/lfsr_2_LDC (LATCH)
  Destination Clock: state_machine/rand_generator/reset_seed[7]_AND_25_o falling

  Data Path: Sw1 to state_machine/rand_generator/lfsr_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  Sw1_IBUF (Sw1_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1>)
     XORCY:CI->O           3   0.180   0.651  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_xor<2> (state_machine/rand_generator/seed[7]_counter[7]_add_5_OUT<2>)
     LUT2:I1->O            2   0.205   0.616  state_machine/rand_generator/reset_seed[7]_AND_26_o1 (state_machine/rand_generator/reset_seed[7]_AND_26_o)
     LDC:CLR                   0.430          state_machine/rand_generator/lfsr_2_LDC
    ----------------------------------------
    Total                      4.435ns (2.412ns logic, 2.023ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_machine/rand_generator/reset_seed[7]_AND_19_o'
  Total number of paths / destination ports: 11 / 1
-------------------------------------------------------------------------
Offset:              4.492ns (Levels of Logic = 8)
  Source:            Sw1 (PAD)
  Destination:       state_machine/rand_generator/lfsr_5_LDC (LATCH)
  Destination Clock: state_machine/rand_generator/reset_seed[7]_AND_19_o falling

  Data Path: Sw1 to state_machine/rand_generator/lfsr_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  Sw1_IBUF (Sw1_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<3> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<4> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<4>)
     XORCY:CI->O           3   0.180   0.651  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_xor<5> (state_machine/rand_generator/seed[7]_counter[7]_add_5_OUT<5>)
     LUT2:I1->O            2   0.205   0.616  state_machine/rand_generator/reset_seed[7]_AND_20_o1 (state_machine/rand_generator/reset_seed[7]_AND_20_o)
     LDC:CLR                   0.430          state_machine/rand_generator/lfsr_5_LDC
    ----------------------------------------
    Total                      4.492ns (2.469ns logic, 2.023ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_machine/rand_generator/reset_seed[7]_AND_17_o'
  Total number of paths / destination ports: 13 / 1
-------------------------------------------------------------------------
Offset:              4.511ns (Levels of Logic = 9)
  Source:            Sw1 (PAD)
  Destination:       state_machine/rand_generator/lfsr_6_LDC (LATCH)
  Destination Clock: state_machine/rand_generator/reset_seed[7]_AND_17_o falling

  Data Path: Sw1 to state_machine/rand_generator/lfsr_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  Sw1_IBUF (Sw1_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<3> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<4> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<5> (state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_cy<5>)
     XORCY:CI->O           3   0.180   0.651  state_machine/rand_generator/Madd_seed[7]_counter[7]_add_5_OUT_xor<6> (state_machine/rand_generator/seed[7]_counter[7]_add_5_OUT<6>)
     LUT2:I1->O            2   0.205   0.616  state_machine/rand_generator/reset_seed[7]_AND_18_o1 (state_machine/rand_generator/reset_seed[7]_AND_18_o)
     LDC:CLR                   0.430          state_machine/rand_generator/lfsr_6_LDC
    ----------------------------------------
    Total                      4.511ns (2.488ns logic, 2.023ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 69 / 20
-------------------------------------------------------------------------
Offset:              6.544ns (Levels of Logic = 4)
  Source:            card_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (RAM)
  Destination:       Cg (PAD)
  Source Clock:      DIV_CLK_1 rising

  Data Path: card_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram to Cg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO8   10   1.850   1.201  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (doutb<3>)
     end scope: 'card_memory:doutb<3>'
     LUT5:I0->O            1   0.203   0.000  Mram_SSD_CATHODES113_G (N92)
     MUXF7:I1->O           1   0.140   0.579  Mram_SSD_CATHODES113 (Cg_OBUF)
     OBUF:I->O                 2.571          Cg_OBUF (Cg)
    ----------------------------------------
    Total                      6.544ns (4.764ns logic, 1.780ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 31 / 9
-------------------------------------------------------------------------
Offset:              6.124ns (Levels of Logic = 3)
  Source:            DIV_CLK_18 (FF)
  Destination:       Ca (PAD)
  Source Clock:      ClkPort rising

  Data Path: DIV_CLK_18 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   1.013  DIV_CLK_18 (DIV_CLK_18)
     LUT2:I0->O            6   0.203   1.109  Mram_SSD_CATHODES62 (Mram_SSD_CATHODES21)
     LUT6:I0->O            1   0.203   0.579  Mram_SSD_CATHODES23 (Cf_OBUF)
     OBUF:I->O                 2.571          Cf_OBUF (Cf)
    ----------------------------------------
    Total                      6.124ns (3.424ns logic, 2.700ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.456ns (Levels of Logic = 3)
  Source:            Sw1 (PAD)
  Destination:       An3 (PAD)

  Data Path: Sw1 to An3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  Sw1_IBUF (Sw1_IBUF)
     LUT3:I0->O            1   0.205   0.579  Mmux_An311 (An3_OBUF)
     OBUF:I->O                 2.571          An3_OBUF (An3)
    ----------------------------------------
    Total                      5.456ns (3.998ns logic, 1.458ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.259|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_1
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
ClkPort                                            |    1.946|         |         |         |
DIV_CLK_1                                          |   11.702|         |         |         |
row4_col4_MUX_279_o                                |         |    1.427|         |         |
state_machine/rand_generator/reset_seed[7]_AND_15_o|         |    3.924|         |         |
state_machine/rand_generator/reset_seed[7]_AND_17_o|         |    4.946|         |         |
state_machine/rand_generator/reset_seed[7]_AND_19_o|         |    3.802|         |         |
state_machine/rand_generator/reset_seed[7]_AND_21_o|         |    4.636|         |         |
state_machine/rand_generator/reset_seed[7]_AND_23_o|         |   10.199|         |         |
state_machine/rand_generator/reset_seed[7]_AND_25_o|         |   10.264|         |         |
state_machine/rand_generator/reset_seed[7]_AND_27_o|         |   10.873|         |         |
state_machine/rand_generator/reset_seed[7]_AND_29_o|         |   10.440|         |         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Madd_n0369_cy<0>8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |    6.462|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row4_col4_MUX_279_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    6.490|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_machine/rand_generator/reset_seed[7]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    3.638|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_machine/rand_generator/reset_seed[7]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    3.619|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_machine/rand_generator/reset_seed[7]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    3.600|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_machine/rand_generator/reset_seed[7]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    3.581|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_machine/rand_generator/reset_seed[7]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    3.562|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_machine/rand_generator/reset_seed[7]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    3.543|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_machine/rand_generator/reset_seed[7]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    3.524|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_machine/rand_generator/reset_seed[7]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |         |         |    3.308|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 46.50 secs
 
--> 


Total memory usage is 418296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  102 (   0 filtered)
Number of infos    :   18 (   0 filtered)

