# Vivado_Verilog-Projects

## Project 1
Division

## Project 2
Multiplexer

## Project 3
Addition

## Project 4
Half and Full Adder

## Project 5
Comparison

## Project 6
Multiplexer

## Project 7
D Latch

## Project 8
Register

## Project 9
Clock

## Project 10
Shift Register

## Project 11
Shift Register (SIPO)
