C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/carrylookahead_adder.sv {1 {vlog -work work -sv -stats=none C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/carrylookahead_adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module carrylookahead_adder

Top level modules:
	carrylookahead_adder

} {} {}} C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/lookaheadcarry_unit.sv {1 {vlog -work work -sv -stats=none C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/lookaheadcarry_unit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module lookaheadcarry_unit

Top level modules:
	lookaheadcarry_unit

} {} {}} C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv {2 {vlog -work work -sv -stats=none C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multi_adder
** Warning: C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder.sv(5): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	multi_adder

} {} {}} C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/full_adder.sv {1 {vlog -work work -sv -stats=none C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/full_adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}} C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/carrysave_adder.sv {1 {vlog -work work -sv -stats=none C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/carrysave_adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module carrysave_adder

Top level modules:
	carrysave_adder

} {} {}} C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/2000c/OneDrive/Documents/Code/VLSI/multi_adder/multi_adder_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multi_adder_tb

Top level modules:
	multi_adder_tb

} {} {}}
