
*** Running vivado
    with args -log design_1_top_module_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_module_0_2.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_top_module_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2418.316 ; gain = 114.992 ; free physical = 155 ; free virtual = 46943
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/arthur/gits/cryptolmap_hls/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_top_module_0_2
Command: synth_design -top design_1_top_module_0_2 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37699
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 3798.398 ; gain = 255.832 ; free physical = 168 ; free virtual = 29487
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_module_0_2' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_top_module_0_2/synth/design_1_top_module_0_2.vhd:99]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:11' bound to instance 'U0' of component 'top_module' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_top_module_0_2/synth/design_1_top_module_0_2.vhd:210]
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:57]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_control_s_axi' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_control_s_axi.vhd:12' bound to instance 'control_s_axi_U' of component 'top_module_control_s_axi' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:567]
INFO: [Synth 8-638] synthesizing module 'top_module_control_s_axi' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_control_s_axi.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'top_module_control_s_axi' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_control_s_axi.vhd:79]
INFO: [Synth 8-3491] module 'top_module_entry_proc' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_entry_proc.vhd:11' bound to instance 'entry_proc_U0' of component 'top_module_entry_proc' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:601]
INFO: [Synth 8-638] synthesizing module 'top_module_entry_proc' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_entry_proc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top_module_entry_proc' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_entry_proc.vhd:41]
INFO: [Synth 8-3491] module 'top_module_get_image_stream' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:11' bound to instance 'get_image_stream_U0' of component 'top_module_get_image_stream' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:629]
INFO: [Synth 8-638] synthesizing module 'top_module_get_image_stream' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:50]
INFO: [Synth 8-3491] module 'top_module_get_image_stream_Pipeline_VITIS_LOOP_17_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream_Pipeline_VITIS_LOOP_17_1.vhd:11' bound to instance 'grp_get_image_stream_Pipeline_VITIS_LOOP_17_1_fu_71' of component 'top_module_get_image_stream_Pipeline_VITIS_LOOP_17_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:179]
INFO: [Synth 8-638] synthesizing module 'top_module_get_image_stream_Pipeline_VITIS_LOOP_17_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream_Pipeline_VITIS_LOOP_17_1.vhd:36]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream_Pipeline_VITIS_LOOP_17_1.vhd:102]
INFO: [Synth 8-638] synthesizing module 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top_module_flow_control_loop_pipe_sequential_init' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top_module_get_image_stream_Pipeline_VITIS_LOOP_17_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream_Pipeline_VITIS_LOOP_17_1.vhd:36]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'top_module_regslice_both' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:13' bound to instance 'regslice_both_input_stream_V_data_V_U' of component 'top_module_regslice_both' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:202]
INFO: [Synth 8-638] synthesizing module 'top_module_regslice_both' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_regslice_both' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'top_module_regslice_both' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:13' bound to instance 'regslice_both_input_stream_V_keep_V_U' of component 'top_module_regslice_both' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:216]
INFO: [Synth 8-638] synthesizing module 'top_module_regslice_both__parameterized1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_regslice_both__parameterized1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'top_module_regslice_both' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:13' bound to instance 'regslice_both_input_stream_V_strb_V_U' of component 'top_module_regslice_both' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:230]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'top_module_regslice_both' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:13' bound to instance 'regslice_both_input_stream_V_user_V_U' of component 'top_module_regslice_both' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:244]
INFO: [Synth 8-638] synthesizing module 'top_module_regslice_both__parameterized3' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_regslice_both__parameterized3' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'top_module_regslice_both' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:13' bound to instance 'regslice_both_input_stream_V_last_V_U' of component 'top_module_regslice_both' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:258]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'top_module_regslice_both' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:13' bound to instance 'regslice_both_input_stream_V_id_V_U' of component 'top_module_regslice_both' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:272]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'top_module_regslice_both' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_regslice_both.vhd:13' bound to instance 'regslice_both_input_stream_V_dest_V_U' of component 'top_module_regslice_both' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:286]
INFO: [Synth 8-256] done synthesizing module 'top_module_get_image_stream' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_get_image_stream.vhd:50]
INFO: [Synth 8-3491] module 'top_module_sha256_64_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_64_s.vhd:11' bound to instance 'sha256_64_U0' of component 'top_module_sha256_64_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:666]
INFO: [Synth 8-638] synthesizing module 'top_module_sha256_64_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_64_s.vhd:51]
INFO: [Synth 8-3491] module 'top_module_sha256_top_64_256_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:11' bound to instance 'grp_sha256_top_64_256_s_fu_22' of component 'top_module_sha256_top_64_256_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_64_s.vhd:127]
INFO: [Synth 8-638] synthesizing module 'top_module_sha256_top_64_256_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:38]
INFO: [Synth 8-3491] module 'top_module_preProcessing' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing.vhd:11' bound to instance 'preProcessing_U0' of component 'top_module_preProcessing' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:428]
INFO: [Synth 8-638] synthesizing module 'top_module_preProcessing' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing.vhd:56]
INFO: [Synth 8-3491] module 'top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.vhd:11' bound to instance 'grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220' of component 'top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing.vhd:303]
INFO: [Synth 8-638] synthesizing module 'top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.vhd:33]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS.vhd:33]
INFO: [Synth 8-3491] module 'top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.vhd:11' bound to instance 'grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229' of component 'top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing.vhd:323]
INFO: [Synth 8-638] synthesizing module 'top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.vhd:63]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_module_preProcessing' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing.vhd:56]
INFO: [Synth 8-3491] module 'top_module_dup_strm' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dup_strm.vhd:11' bound to instance 'dup_strm_U0' of component 'top_module_dup_strm' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:471]
INFO: [Synth 8-638] synthesizing module 'top_module_dup_strm' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dup_strm.vhd:56]
INFO: [Synth 8-3491] module 'top_module_dup_strm_Pipeline_VITIS_LOOP_506_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dup_strm_Pipeline_VITIS_LOOP_506_1.vhd:11' bound to instance 'grp_dup_strm_Pipeline_VITIS_LOOP_506_1_fu_62' of component 'top_module_dup_strm_Pipeline_VITIS_LOOP_506_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dup_strm.vhd:159]
INFO: [Synth 8-638] synthesizing module 'top_module_dup_strm_Pipeline_VITIS_LOOP_506_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dup_strm_Pipeline_VITIS_LOOP_506_1.vhd:53]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dup_strm_Pipeline_VITIS_LOOP_506_1.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'top_module_dup_strm_Pipeline_VITIS_LOOP_506_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dup_strm_Pipeline_VITIS_LOOP_506_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_dup_strm' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dup_strm.vhd:56]
INFO: [Synth 8-3491] module 'top_module_generateMsgSchedule' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule.vhd:11' bound to instance 'generateMsgSchedule_U0' of component 'top_module_generateMsgSchedule' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:514]
INFO: [Synth 8-638] synthesizing module 'top_module_generateMsgSchedule' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule.vhd:43]
INFO: [Synth 8-3491] module 'top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.vhd:11' bound to instance 'grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222' of component 'top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule.vhd:302]
INFO: [Synth 8-638] synthesizing module 'top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mux_16_4_32_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mux_16_4_32_1_1.vhd:13' bound to instance 'mux_16_4_32_1_1_U75' of component 'top_module_mux_16_4_32_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.vhd:219]
INFO: [Synth 8-638] synthesizing module 'top_module_mux_16_4_32_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mux_16_4_32_1_1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'top_module_mux_16_4_32_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mux_16_4_32_1_1.vhd:56]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16.vhd:75]
INFO: [Synth 8-3491] module 'top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.vhd:11' bound to instance 'grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260' of component 'top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule.vhd:364]
INFO: [Synth 8-638] synthesizing module 'top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.vhd:43]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top_module_generateMsgSchedule' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generateMsgSchedule.vhd:43]
INFO: [Synth 8-3491] module 'top_module_sha256Digest_256_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_s.vhd:11' bound to instance 'sha256Digest_256_U0' of component 'top_module_sha256Digest_256_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:544]
INFO: [Synth 8-638] synthesizing module 'top_module_sha256Digest_256_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_s.vhd:48]
INFO: [Synth 8-3491] module 'top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.vhd:11' bound to instance 'grp_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS_fu_274' of component 'top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_s.vhd:231]
INFO: [Synth 8-638] synthesizing module 'top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.vhd:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mux_64_6_32_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mux_64_6_32_1_1.vhd:13' bound to instance 'mux_64_6_32_1_1_U131' of component 'top_module_mux_64_6_32_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.vhd:380]
INFO: [Synth 8-638] synthesizing module 'top_module_mux_64_6_32_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mux_64_6_32_1_1.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'top_module_mux_64_6_32_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mux_64_6_32_1_1.vhd:152]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_Pipeline_LOOP_SHA256_UPDATE_64_ROUNDS.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'top_module_sha256Digest_256_s' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256Digest_256_s.vhd:48]
INFO: [Synth 8-3491] module 'top_module_fifo_w512_d4097_D' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w512_d4097_D.vhd:13' bound to instance 'blk_strm_U' of component 'top_module_fifo_w512_d4097_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:579]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w512_d4097_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w512_d4097_D.vhd:39]
	Parameter MEM_STYLE bound to: distributed - type: string 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fifo_w512_d4097_D_ram' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w512_d4097_D.vhd:227' bound to instance 'U_top_module_fifo_w512_d4097_D_ram' of component 'top_module_fifo_w512_d4097_D_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w512_d4097_D.vhd:75]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w512_d4097_D_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w512_d4097_D.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w512_d4097_D_ram' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w512_d4097_D.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w512_d4097_D' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w512_d4097_D.vhd:39]
INFO: [Synth 8-3491] module 'top_module_fifo_w64_d32_D' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:13' bound to instance 'nblk_strm_U' of component 'top_module_fifo_w64_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:594]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w64_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:39]
	Parameter MEM_STYLE bound to: distributed - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fifo_w64_d32_D_ram' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:227' bound to instance 'U_top_module_fifo_w64_d32_D_ram' of component 'top_module_fifo_w64_d32_D_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:75]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w64_d32_D_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w64_d32_D_ram' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w64_d32_D' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:39]
INFO: [Synth 8-3491] module 'top_module_fifo_w1_d32_D' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:13' bound to instance 'end_nblk_strm_U' of component 'top_module_fifo_w1_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:609]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w1_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:39]
	Parameter MEM_STYLE bound to: distributed - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fifo_w1_d32_D_ram' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:227' bound to instance 'U_top_module_fifo_w1_d32_D_ram' of component 'top_module_fifo_w1_d32_D_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:75]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w1_d32_D_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w1_d32_D_ram' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w1_d32_D' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:39]
INFO: [Synth 8-3491] module 'top_module_fifo_w64_d32_D' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:13' bound to instance 'nblk_strm1_U' of component 'top_module_fifo_w64_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:624]
INFO: [Synth 8-3491] module 'top_module_fifo_w1_d32_D' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:13' bound to instance 'end_nblk_strm1_U' of component 'top_module_fifo_w1_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:639]
INFO: [Synth 8-3491] module 'top_module_fifo_w64_d32_D' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32_D.vhd:13' bound to instance 'nblk_strm2_U' of component 'top_module_fifo_w64_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:654]
INFO: [Synth 8-3491] module 'top_module_fifo_w1_d32_D' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d32_D.vhd:13' bound to instance 'end_nblk_strm2_U' of component 'top_module_fifo_w1_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:669]
INFO: [Synth 8-3491] module 'top_module_fifo_w32_d32_D' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d32_D.vhd:13' bound to instance 'w_strm_U' of component 'top_module_fifo_w32_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:684]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w32_d32_D' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d32_D.vhd:39]
	Parameter MEM_STYLE bound to: distributed - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fifo_w32_d32_D_ram' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d32_D.vhd:227' bound to instance 'U_top_module_fifo_w32_d32_D_ram' of component 'top_module_fifo_w32_d32_D_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d32_D.vhd:75]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w32_d32_D_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d32_D.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w32_d32_D_ram' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d32_D.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w32_d32_D' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d32_D.vhd:39]
INFO: [Synth 8-3491] module 'top_module_start_for_dup_strm_U0' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_dup_strm_U0.vhd:13' bound to instance 'start_for_dup_strm_U0_U' of component 'top_module_start_for_dup_strm_U0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:699]
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_dup_strm_U0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_dup_strm_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'top_module_start_for_dup_strm_U0_ShiftReg' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_dup_strm_U0.vhd:146' bound to instance 'U_top_module_start_for_dup_strm_U0_ShiftReg' of component 'top_module_start_for_dup_strm_U0_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_dup_strm_U0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_dup_strm_U0_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_dup_strm_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_dup_strm_U0_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_dup_strm_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_dup_strm_U0' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_dup_strm_U0.vhd:37]
INFO: [Synth 8-3491] module 'top_module_start_for_generateMsgSchedule_U0' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_generateMsgSchedule_U0.vhd:13' bound to instance 'start_for_generateMsgSchedule_U0_U' of component 'top_module_start_for_generateMsgSchedule_U0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:712]
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_generateMsgSchedule_U0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_generateMsgSchedule_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'top_module_start_for_generateMsgSchedule_U0_ShiftReg' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_generateMsgSchedule_U0.vhd:146' bound to instance 'U_top_module_start_for_generateMsgSchedule_U0_ShiftReg' of component 'top_module_start_for_generateMsgSchedule_U0_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_generateMsgSchedule_U0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_generateMsgSchedule_U0_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_generateMsgSchedule_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_generateMsgSchedule_U0_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_generateMsgSchedule_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_generateMsgSchedule_U0' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_generateMsgSchedule_U0.vhd:37]
INFO: [Synth 8-3491] module 'top_module_start_for_sha256Digest_256_U0' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256Digest_256_U0.vhd:13' bound to instance 'start_for_sha256Digest_256_U0_U' of component 'top_module_start_for_sha256Digest_256_U0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:725]
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_sha256Digest_256_U0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256Digest_256_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'top_module_start_for_sha256Digest_256_U0_ShiftReg' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256Digest_256_U0.vhd:146' bound to instance 'U_top_module_start_for_sha256Digest_256_U0_ShiftReg' of component 'top_module_start_for_sha256Digest_256_U0_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256Digest_256_U0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_sha256Digest_256_U0_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256Digest_256_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_sha256Digest_256_U0_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256Digest_256_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_sha256Digest_256_U0' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256Digest_256_U0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'top_module_sha256_top_64_256_s' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_top_64_256_s.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'top_module_sha256_64_s' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sha256_64_s.vhd:51]
INFO: [Synth 8-3491] module 'top_module_set_hash_stream' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:11' bound to instance 'set_hash_stream_U0' of component 'top_module_set_hash_stream' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:704]
INFO: [Synth 8-638] synthesizing module 'top_module_set_hash_stream' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:35]
INFO: [Synth 8-3491] module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_40_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_40_1.vhd:11' bound to instance 'grp_set_hash_stream_Pipeline_VITIS_LOOP_40_1_fu_48' of component 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_40_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:237]
INFO: [Synth 8-638] synthesizing module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_40_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_40_1.vhd:27]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_40_1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_40_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_40_1.vhd:27]
INFO: [Synth 8-3491] module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_44_2' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_44_2.vhd:11' bound to instance 'grp_set_hash_stream_Pipeline_VITIS_LOOP_44_2_fu_54' of component 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_44_2' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:251]
INFO: [Synth 8-638] synthesizing module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_44_2' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_44_2.vhd:25]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_44_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_44_2' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_44_2.vhd:25]
INFO: [Synth 8-3491] module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_49_3' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_49_3.vhd:11' bound to instance 'grp_set_hash_stream_Pipeline_VITIS_LOOP_49_3_fu_60' of component 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_49_3' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:263]
INFO: [Synth 8-638] synthesizing module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_49_3' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_49_3.vhd:25]
INFO: [Synth 8-3491] module 'top_module_flow_control_loop_pipe_sequential_init' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'top_module_flow_control_loop_pipe_sequential_init' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_49_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'top_module_set_hash_stream_Pipeline_VITIS_LOOP_49_3' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream_Pipeline_VITIS_LOOP_49_3.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fadd_32ns_32ns_32_2_full_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fadd_32ns_32ns_32_2_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_2_full_dsp_1_U181' of component 'top_module_fadd_32ns_32ns_32_2_full_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:275]
INFO: [Synth 8-638] synthesizing module 'top_module_fadd_32ns_32ns_32_2_full_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fadd_32ns_32ns_32_2_full_dsp_1.vhd:27]
INFO: [Synth 8-3491] module 'top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip.v:53' bound to instance 'top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u' of component 'top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fadd_32ns_32ns_32_2_full_dsp_1.vhd:53]
INFO: [Synth 8-6157] synthesizing module 'top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_fadd_32ns_32ns_32_2_full_dsp_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fadd_32ns_32ns_32_2_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fadd_32ns_32ns_32_2_full_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fadd_32ns_32ns_32_2_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_2_full_dsp_1_U182' of component 'top_module_fadd_32ns_32ns_32_2_full_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:290]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fdiv_32ns_32ns_32_6_no_dsp_1.vhd:9' bound to instance 'fdiv_32ns_32ns_32_6_no_dsp_1_U183' of component 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:305]
INFO: [Synth 8-638] synthesizing module 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fdiv_32ns_32ns_32_6_no_dsp_1.vhd:27]
INFO: [Synth 8-3491] module 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip.v:53' bound to instance 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u' of component 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fdiv_32ns_32ns_32_6_no_dsp_1.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fdiv_32ns_32ns_32_6_no_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fdiv_32ns_32ns_32_6_no_dsp_1.vhd:9' bound to instance 'fdiv_32ns_32ns_32_6_no_dsp_1_U184' of component 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:320]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_uitofp_32ns_32_2_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_uitofp_32ns_32_2_no_dsp_1.vhd:9' bound to instance 'uitofp_32ns_32_2_no_dsp_1_U185' of component 'top_module_uitofp_32ns_32_2_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:335]
INFO: [Synth 8-638] synthesizing module 'top_module_uitofp_32ns_32_2_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_uitofp_32ns_32_2_no_dsp_1.vhd:25]
INFO: [Synth 8-3491] module 'top_module_uitofp_32ns_32_2_no_dsp_1_ip' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_uitofp_32ns_32_2_no_dsp_1_ip.v:53' bound to instance 'top_module_uitofp_32ns_32_2_no_dsp_1_ip_u' of component 'top_module_uitofp_32ns_32_2_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_uitofp_32ns_32_2_no_dsp_1.vhd:46]
INFO: [Synth 8-6157] synthesizing module 'top_module_uitofp_32ns_32_2_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_uitofp_32ns_32_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_module_uitofp_32ns_32_2_no_dsp_1_ip' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_uitofp_32ns_32_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_uitofp_32ns_32_2_no_dsp_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_uitofp_32ns_32_2_no_dsp_1.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_uitofp_32ns_32_2_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_uitofp_32ns_32_2_no_dsp_1.vhd:9' bound to instance 'uitofp_32ns_32_2_no_dsp_1_U186' of component 'top_module_uitofp_32ns_32_2_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'top_module_set_hash_stream' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_set_hash_stream.vhd:35]
INFO: [Synth 8-3491] module 'top_module_logmap' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:11' bound to instance 'logmap_U0' of component 'top_module_logmap' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:726]
INFO: [Synth 8-638] synthesizing module 'top_module_logmap' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:49]
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:11' bound to instance 'grp_pow_generic_float_s_fu_246' of component 'top_module_pow_generic_float_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:610]
INFO: [Synth 8-638] synthesizing module 'top_module_pow_generic_float_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:25]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.vhd:10' bound to instance 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U' of component 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:612]
INFO: [Synth 8-638] synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.vhd:28]
	Parameter DataWidth bound to: 56 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.vhd:10' bound to instance 'pow_reduce_anonymous_namespace_log0_lut_table_array_U' of component 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:624]
INFO: [Synth 8-638] synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.vhd:28]
	Parameter DataWidth bound to: 52 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.vhd:10' bound to instance 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U' of component 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:636]
INFO: [Synth 8-638] synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.vhd:28]
	Parameter DataWidth bound to: 49 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.vhd:10' bound to instance 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U' of component 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:648]
INFO: [Synth 8-638] synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.vhd:28]
	Parameter DataWidth bound to: 44 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.vhd:10' bound to instance 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U' of component 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:660]
INFO: [Synth 8-638] synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.vhd:28]
	Parameter DataWidth bound to: 27 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.vhd:10' bound to instance 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U' of component 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:672]
INFO: [Synth 8-638] synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.vhd:10' bound to instance 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U' of component 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:684]
INFO: [Synth 8-638] synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 41 - type: integer 
	Parameter dout_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mul_6ns_41ns_47_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_6ns_41ns_47_1_1.vhd:7' bound to instance 'mul_6ns_41ns_47_1_1_U192' of component 'top_module_mul_6ns_41ns_47_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:696]
INFO: [Synth 8-638] synthesizing module 'top_module_mul_6ns_41ns_47_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_6ns_41ns_47_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mul_6ns_41ns_47_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_6ns_41ns_47_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 44 - type: integer 
	Parameter dout_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mul_6ns_44ns_50_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_6ns_44ns_50_1_1.vhd:7' bound to instance 'mul_6ns_44ns_50_1_1_U193' of component 'top_module_mul_6ns_44ns_50_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:708]
INFO: [Synth 8-638] synthesizing module 'top_module_mul_6ns_44ns_50_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_6ns_44ns_50_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mul_6ns_44ns_50_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_6ns_44ns_50_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 45 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mul_9s_45ns_52_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_9s_45ns_52_1_1.vhd:7' bound to instance 'mul_9s_45ns_52_1_1_U194' of component 'top_module_mul_9s_45ns_52_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:720]
INFO: [Synth 8-638] synthesizing module 'top_module_mul_9s_45ns_52_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_9s_45ns_52_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mul_9s_45ns_52_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_9s_45ns_52_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mul_10s_36s_36_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_10s_36s_36_1_1.vhd:7' bound to instance 'mul_10s_36s_36_1_1_U195' of component 'top_module_mul_10s_36s_36_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:732]
INFO: [Synth 8-638] synthesizing module 'top_module_mul_10s_36s_36_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_10s_36s_36_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mul_10s_36s_36_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_10s_36s_36_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 46 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mul_23ns_23ns_46_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_23ns_23ns_46_1_1.vhd:7' bound to instance 'mul_23ns_23ns_46_1_1_U196' of component 'top_module_mul_23ns_23ns_46_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:744]
INFO: [Synth 8-638] synthesizing module 'top_module_mul_23ns_23ns_46_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_23ns_23ns_46_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mul_23ns_23ns_46_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_23ns_23ns_46_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mul_25s_6ns_25_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_25s_6ns_25_1_1.vhd:7' bound to instance 'mul_25s_6ns_25_1_1_U197' of component 'top_module_mul_25s_6ns_25_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:756]
INFO: [Synth 8-638] synthesizing module 'top_module_mul_25s_6ns_25_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_25s_6ns_25_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mul_25s_6ns_25_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_25s_6ns_25_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 39 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 43 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mul_39ns_4ns_43_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_39ns_4ns_43_1_1.vhd:7' bound to instance 'mul_39ns_4ns_43_1_1_U198' of component 'top_module_mul_39ns_4ns_43_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:768]
INFO: [Synth 8-638] synthesizing module 'top_module_mul_39ns_4ns_43_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_39ns_4ns_43_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mul_39ns_4ns_43_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_39ns_4ns_43_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mul_18ns_18ns_36_1_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_18ns_18ns_36_1_1.vhd:7' bound to instance 'mul_18ns_18ns_36_1_1_U199' of component 'top_module_mul_18ns_18ns_36_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:780]
INFO: [Synth 8-638] synthesizing module 'top_module_mul_18ns_18ns_36_1_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_18ns_18ns_36_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mul_18ns_18ns_36_1_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mul_18ns_18ns_36_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'top_module_mac_muladd_13s_12ns_16s_25_4_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:59' bound to instance 'mac_muladd_13s_12ns_16s_25_4_1_U200' of component 'top_module_mac_muladd_13s_12ns_16s_25_4_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:792]
INFO: [Synth 8-638] synthesizing module 'top_module_mac_muladd_13s_12ns_16s_25_4_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:77]
INFO: [Synth 8-3491] module 'top_module_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:12' bound to instance 'top_module_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0_U' of component 'top_module_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'top_module_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_module_mac_muladd_13s_12ns_16s_25_4_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'top_module_pow_generic_float_s' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:25]
INFO: [Synth 8-3491] module 'top_module_pow_generic_float_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_pow_generic_float_s.vhd:11' bound to instance 'grp_pow_generic_float_s_fu_265' of component 'top_module_pow_generic_float_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:622]
INFO: [Synth 8-3491] module 'top_module_generic_modf_double_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s.vhd:11' bound to instance 'grp_generic_modf_double_s_fu_284' of component 'top_module_generic_modf_double_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:634]
INFO: [Synth 8-638] synthesizing module 'top_module_generic_modf_double_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s.vhd:24]
	Parameter DataWidth bound to: 52 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R.vhd:10' bound to instance 'mask_table_U' of component 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s.vhd:118]
INFO: [Synth 8-638] synthesizing module 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s_mask_table_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_module_generic_modf_double_s' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s.vhd:24]
INFO: [Synth 8-3491] module 'top_module_generic_modf_double_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s.vhd:11' bound to instance 'grp_generic_modf_double_s_fu_291' of component 'top_module_generic_modf_double_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:645]
INFO: [Synth 8-3491] module 'top_module_generic_modf_double_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s.vhd:11' bound to instance 'grp_generic_modf_double_s_fu_298' of component 'top_module_generic_modf_double_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:656]
INFO: [Synth 8-3491] module 'top_module_generic_modf_double_s' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_generic_modf_double_s.vhd:11' bound to instance 'grp_generic_modf_double_s_fu_305' of component 'top_module_generic_modf_double_s' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:667]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fptrunc_64ns_32_1_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fptrunc_64ns_32_1_no_dsp_1.vhd:9' bound to instance 'fptrunc_64ns_32_1_no_dsp_1_U220' of component 'top_module_fptrunc_64ns_32_1_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:678]
INFO: [Synth 8-638] synthesizing module 'top_module_fptrunc_64ns_32_1_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fptrunc_64ns_32_1_no_dsp_1.vhd:22]
INFO: [Synth 8-3491] module 'top_module_fptrunc_64ns_32_1_no_dsp_1_ip' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fptrunc_64ns_32_1_no_dsp_1_ip.v:53' bound to instance 'top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u' of component 'top_module_fptrunc_64ns_32_1_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fptrunc_64ns_32_1_no_dsp_1.vhd:39]
INFO: [Synth 8-6157] synthesizing module 'top_module_fptrunc_64ns_32_1_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fptrunc_64ns_32_1_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_module_fptrunc_64ns_32_1_no_dsp_1_ip' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fptrunc_64ns_32_1_no_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_fptrunc_64ns_32_1_no_dsp_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fptrunc_64ns_32_1_no_dsp_1.vhd:22]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fptrunc_64ns_32_1_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fptrunc_64ns_32_1_no_dsp_1.vhd:9' bound to instance 'fptrunc_64ns_32_1_no_dsp_1_U221' of component 'top_module_fptrunc_64ns_32_1_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:688]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fptrunc_64ns_32_1_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fptrunc_64ns_32_1_no_dsp_1.vhd:9' bound to instance 'fptrunc_64ns_32_1_no_dsp_1_U222' of component 'top_module_fptrunc_64ns_32_1_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:698]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fptrunc_64ns_32_1_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fptrunc_64ns_32_1_no_dsp_1.vhd:9' bound to instance 'fptrunc_64ns_32_1_no_dsp_1_U223' of component 'top_module_fptrunc_64ns_32_1_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:708]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fpext_32ns_64_1_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fpext_32ns_64_1_no_dsp_1.vhd:9' bound to instance 'fpext_32ns_64_1_no_dsp_1_U224' of component 'top_module_fpext_32ns_64_1_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:718]
INFO: [Synth 8-638] synthesizing module 'top_module_fpext_32ns_64_1_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fpext_32ns_64_1_no_dsp_1.vhd:22]
INFO: [Synth 8-3491] module 'top_module_fpext_32ns_64_1_no_dsp_1_ip' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fpext_32ns_64_1_no_dsp_1_ip.v:53' bound to instance 'top_module_fpext_32ns_64_1_no_dsp_1_ip_u' of component 'top_module_fpext_32ns_64_1_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fpext_32ns_64_1_no_dsp_1.vhd:39]
INFO: [Synth 8-6157] synthesizing module 'top_module_fpext_32ns_64_1_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fpext_32ns_64_1_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_module_fpext_32ns_64_1_no_dsp_1_ip' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_fpext_32ns_64_1_no_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_fpext_32ns_64_1_no_dsp_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fpext_32ns_64_1_no_dsp_1.vhd:22]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'top_module_fpext_32ns_64_1_no_dsp_1' declared at '/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fpext_32ns_64_1_no_dsp_1.vhd:9' bound to instance 'fpext_32ns_64_1_no_dsp_1_U225' of component 'top_module_fpext_32ns_64_1_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:728]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_dsub_64ns_64ns_64_4_full_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dsub_64ns_64ns_64_4_full_dsp_1.vhd:27]
INFO: [Synth 8-6157] synthesizing module 'top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_dsub_64ns_64ns_64_4_full_dsp_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dsub_64ns_64ns_64_4_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_dmul_64ns_64ns_64_4_max_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dmul_64ns_64ns_64_4_max_dsp_1.vhd:27]
INFO: [Synth 8-6157] synthesizing module 'top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_dmul_64ns_64ns_64_4_max_dsp_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_dmul_64ns_64ns_64_4_max_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_sitodp_32ns_64_2_no_dsp_1' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sitodp_32ns_64_2_no_dsp_1.vhd:25]
INFO: [Synth 8-6157] synthesizing module 'top_module_sitodp_32ns_64_2_no_dsp_1_ip' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_sitodp_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_module_sitodp_32ns_64_2_no_dsp_1_ip' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/ip/top_module_sitodp_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'top_module_sitodp_32ns_64_2_no_dsp_1' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_sitodp_32ns_64_2_no_dsp_1.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_module_logmap' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_logmap.vhd:49]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w32_d5_S' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d5_S.vhd:39]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w32_d5_S_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d5_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w32_d5_S_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d5_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w32_d5_S' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d5_S.vhd:39]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w64_d32768_A' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32768_A.vhd:39]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 32767 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w64_d32768_A_ram' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32768_A.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w64_d32768_A_ram' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32768_A.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w64_d32768_A' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d32768_A.vhd:39]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w64_d1_S' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d1_S.vhd:39]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w64_d1_S_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d1_S.vhd:164]
WARNING: [Synth 8-11358] null range expression ignored [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d1_S.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w64_d1_S_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d1_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w64_d1_S' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w64_d1_S.vhd:39]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w1_d1_S' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d1_S.vhd:39]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w1_d1_S_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d1_S.vhd:164]
WARNING: [Synth 8-11358] null range expression ignored [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d1_S.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w1_d1_S_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d1_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w1_d1_S' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d1_S.vhd:39]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w256_d1_S' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w256_d1_S.vhd:39]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w256_d1_S_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w256_d1_S.vhd:164]
WARNING: [Synth 8-11358] null range expression ignored [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w256_d1_S.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w256_d1_S_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w256_d1_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w256_d1_S' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w256_d1_S.vhd:39]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w1_d2_S' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d2_S.vhd:39]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w1_d2_S_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w1_d2_S_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w1_d2_S' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w1_d2_S.vhd:39]
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w32_d2_S' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d2_S.vhd:39]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_fifo_w32_d2_S_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w32_d2_S_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d2_S.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_module_fifo_w32_d2_S' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w32_d2_S.vhd:39]
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_sha256_64_U0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256_64_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_sha256_64_U0_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256_64_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_sha256_64_U0_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256_64_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_sha256_64_U0' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_sha256_64_U0.vhd:37]
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_set_hash_stream_U0' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_set_hash_stream_U0.vhd:37]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_module_start_for_set_hash_stream_U0_ShiftReg' [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_set_hash_stream_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_set_hash_stream_U0_ShiftReg' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_set_hash_stream_U0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top_module_start_for_set_hash_stream_U0' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_start_for_set_hash_stream_U0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'top_module' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_module_0_2' (0#1) [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_top_module_0_2/synth/design_1_top_module_0_2.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_control_s_axi.vhd:311]
WARNING: [Synth 8-7129] Port reset in module top_module_start_for_set_hash_stream_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_module_start_for_sha256_64_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_module_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_module_fifo_w1_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_module_fifo_w256_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module top_module_fifo_w256_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_module_fifo_w1_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module top_module_fifo_w1_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_module_fifo_w64_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module top_module_fifo_w64_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_module_fifo_w32_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized113 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized113 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized113 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized113 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized113 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized107 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized107 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.305 ; gain = 516.738 ; free physical = 180 ; free virtual = 27228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4059.305 ; gain = 516.738 ; free physical = 159 ; free virtual = 27122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4059.305 ; gain = 516.738 ; free physical = 159 ; free virtual = 27121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4059.305 ; gain = 0.000 ; free physical = 162 ; free virtual = 26828
INFO: [Netlist 29-17] Analyzing 4904 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_top_module_0_2/constraints/top_module_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4227.023 ; gain = 12.875 ; free physical = 173 ; free virtual = 25566
Finished Parsing XDC File [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ip/design_1_top_module_0_2/constraints/top_module_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/arthur/gits/testecyrpto/hw/hw.runs/design_1_top_module_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/arthur/gits/testecyrpto/hw/hw.runs/design_1_top_module_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4227.023 ; gain = 0.000 ; free physical = 177 ; free virtual = 25561
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 42 instances
  FDE => FDRE: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4232.961 ; gain = 5.938 ; free physical = 160 ; free virtual = 25205
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 4232.961 ; gain = 690.395 ; free physical = 226 ; free virtual = 24162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 4232.961 ; gain = 690.395 ; free physical = 224 ; free virtual = 24160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/arthur/gits/testecyrpto/hw/hw.runs/design_1_top_module_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 4232.961 ; gain = 690.395 ; free physical = 219 ; free virtual = 24159
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_module_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_module_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'len_reg_634_reg' and it is trimmed from '64' to '61' bits. [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_preProcessing.vhd:481]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'raddr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_fifo_w512_d4097_D.vhd:262]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '25' bits. [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '25' bits. [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '25' bits. [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/7e86/hdl/vhdl/top_module_mac_muladd_13s_12ns_16s_25_4_1.vhd:39]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_module_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_module_control_s_axi'
INFO: [Synth 8-6793] RAM ("top_module_fifo_w64_d32768_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 3 
INFO: [Synth 8-6793] RAM ("top_module_fifo_w64_d32768_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 3 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "top_module_fifo_w64_d32768_A_ram:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 4232.961 ; gain = 690.395 ; free physical = 159 ; free virtual = 24329
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_module_fadd_32ns_32ns_32_2_full_dsp_1:/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'top_module_fadd_32ns_32ns_32_2_full_dsp_1:/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'top_module_fadd_32ns_32ns_32_2_full_dsp_1:/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_module_fadd_32ns_32ns_32_2_full_dsp_1:/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_fadd_32ns_32ns_32_2_full_dsp_1:/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_module_fadd_32ns_32ns_32_2_full_dsp_1:/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized18) to 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized18) to 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'top_module_fdiv_32ns_32ns_32_6_no_dsp_1:/top_module_fdiv_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized18) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized18) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_uitofp_32ns_32_2_no_dsp_1:/top_module_uitofp_32ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_fptrunc_64ns_32_1_no_dsp_1:/top_module_fptrunc_64ns_32_1_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_fpext_32ns_64_1_no_dsp_1:/top_module_fpext_32ns_64_1_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_fpext_32ns_64_1_no_dsp_1:/top_module_fpext_32ns_64_1_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_module_fpext_32ns_64_1_no_dsp_1:/top_module_fpext_32ns_64_1_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_fpext_32ns_64_1_no_dsp_1:/top_module_fpext_32ns_64_1_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_fpext_32ns_64_1_no_dsp_1:/top_module_fpext_32ns_64_1_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_fpext_32ns_64_1_no_dsp_1:/top_module_fpext_32ns_64_1_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_module_dsub_64ns_64ns_64_4_full_dsp_1:/top_module_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized0) to 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized76) to 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized76) to 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_module_dmul_64ns_64ns_64_4_max_dsp_1:/top_module_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized76) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized76) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'top_module_sitodp_32ns_64_2_no_dsp_1:/top_module_sitodp_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/logmap_U0/regslice_both_output_stream_V_keep_V_U' (top_module_regslice_both__parameterized1) to 'U0/logmap_U0/regslice_both_output_stream_V_strb_V_U'
INFO: [Synth 8-223] decloning instance 'U0/logmap_U0/regslice_both_output_stream_V_user_V_U' (top_module_regslice_both__parameterized3) to 'U0/logmap_U0/regslice_both_output_stream_V_id_V_U'
INFO: [Synth 8-223] decloning instance 'U0/logmap_U0/regslice_both_output_stream_V_user_V_U' (top_module_regslice_both__parameterized3) to 'U0/logmap_U0/regslice_both_output_stream_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6793] RAM ("U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 3 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg"
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:30 . Memory (MB): peak = 4307.461 ; gain = 764.895 ; free physical = 10642 ; free virtual = 57770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:24 ; elapsed = 00:03:42 . Memory (MB): peak = 4653.414 ; gain = 1110.848 ; free physical = 10025 ; free virtual = 57219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : U0/i_12_3/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_12_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : U0/i_12_3/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_12_0 /Q[8]
      : U0/i_12_3/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_12_0 /Q[8]
      : U0/i_12_3/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_12_0 /Q[8]
      : U0/i_12_3/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_12_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:33 ; elapsed = 00:03:51 . Memory (MB): peak = 4745.445 ; gain = 1202.879 ; free physical = 9928 ; free virtual = 57127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/I (INV)
     2: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
    10: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
    12: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
    13: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
    14: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
    15: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
    16: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
    17: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /S (MUXCY)
    18: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut /O (LUT5)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:61440]
    19: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut /I4 (LUT5)
    20: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
Inferred a: "set_disable_timing -from I -to O U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0"
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U181/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/I (INV)
     2: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
    10: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
    12: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
    13: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
    14: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
    15: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
    16: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:28340]
    17: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /S (MUXCY)
    18: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut /O (LUT5)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:61440]
    19: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut /I4 (LUT5)
    20: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
Inferred a: "set_disable_timing -from I -to O U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0"
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
Found timing loop:
     0: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
      [/home/arthur/gits/testecyrpto/hw/hw.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd:27446]
     1: U0/\set_hash_stream_U0/fadd_32ns_32ns_32_2_full_dsp_1_U182/top_module_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/i_12_0/O (INV)
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_284/mask_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_284/mask_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_284/mask_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_291/mask_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_291/mask_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_291/mask_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_298/mask_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_298/mask_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_298/mask_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_305/mask_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_305/mask_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_generic_modf_double_s_fu_305/mask_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/msg_strm_U/U_top_module_fifo_w64_d32768_A_ram/mem_reg_bram_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:55 ; elapsed = 00:04:14 . Memory (MB): peak = 4878.688 ; gain = 1336.121 ; free physical = 9786 ; free virtual = 56998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:03 ; elapsed = 00:04:22 . Memory (MB): peak = 4878.688 ; gain = 1336.121 ; free physical = 9785 ; free virtual = 56997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:04 ; elapsed = 00:04:22 . Memory (MB): peak = 4878.688 ; gain = 1336.121 ; free physical = 9785 ; free virtual = 56997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:09 ; elapsed = 00:04:28 . Memory (MB): peak = 4878.688 ; gain = 1336.121 ; free physical = 9773 ; free virtual = 56991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:09 ; elapsed = 00:04:28 . Memory (MB): peak = 4878.688 ; gain = 1336.121 ; free physical = 9773 ; free virtual = 56991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:10 ; elapsed = 00:04:29 . Memory (MB): peak = 4878.688 ; gain = 1336.121 ; free physical = 9772 ; free virtual = 56991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:10 ; elapsed = 00:04:29 . Memory (MB): peak = 4878.688 ; gain = 1336.121 ; free physical = 9772 ; free virtual = 56991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e2_wrapper_680                               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_681               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_682               | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_683               | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_684               | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_685               | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_686               | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_674               | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_640                               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_641               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_642               | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_643               | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_644               | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_645               | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_646               | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_634               | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_600                               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_601               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_602               | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_603               | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_604               | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_605               | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_606               | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_594               | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_560                               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_561               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_562               | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_563               | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_564               | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_565               | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_566               | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_554               | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_520                               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_521               | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_522               | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_523               | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_524               | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_525               | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_526               | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_514               | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                                   | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0                   | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2                   | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3                   | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4                   | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5                   | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1                   | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_486               | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_478               | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_479               | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_407               | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2                   | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                   | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3                   | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_module_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0 | (C+(A'*B)')'       | 30     | 12     | 48     | -      | 25     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|top_module_pow_generic_float_s                    | A*B                | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A*B       | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_mul_18ns_18ns_36_1_1                   | Dynamic            | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 0    | 
|top_module_mul_23ns_23ns_46_1_1                   | A*B                | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_mul_23ns_23ns_46_1_1                   | PCIN>>17+A*B       | 23     | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B'               | 30     | 6      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B                | 17     | 4      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A*B       | 22     | 4      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B                | 17     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A*B       | 24     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A'*B'              | 10     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A'*B'              | 17     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A'*B'     | 17     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B''              | 10     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A*B''     | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|top_module_mac_muladd_13s_12ns_16s_25_4_1_DSP48_0 | (C+(A'*B)')'       | 30     | 12     | 48     | -      | 25     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|top_module_pow_generic_float_s                    | A*B                | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A*B       | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_mul_18ns_18ns_36_1_1                   | C+A*B              | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_module_mul_23ns_23ns_46_1_1                   | A*B                | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_mul_23ns_23ns_46_1_1                   | PCIN>>17+A*B       | 23     | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B'               | 30     | 6      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B                | 17     | 4      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A*B       | 22     | 4      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B                | 17     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A*B       | 24     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A'*B'              | 10     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A'*B'              | 17     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A'*B'     | 17     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B''              | 10     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|top_module_pow_generic_float_s                    | PCIN>>17+A*B''     | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_210                               | Dynamic            | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_201               | C+A*B              | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                   | Dynamic            | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0                   | C+A*B              | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   266|
|2     |DSP48E1         |    16|
|3     |DSP_ALU         |    76|
|6     |DSP_A_B_DATA    |    76|
|13    |DSP_C_DATA      |    76|
|15    |DSP_MULTIPLIER  |    76|
|17    |DSP_M_DATA      |    76|
|19    |DSP_OUTPUT      |    76|
|25    |DSP_PREADD      |    76|
|26    |DSP_PREADD_DATA |    76|
|29    |LUT1            |   502|
|30    |LUT2            |  2809|
|31    |LUT3            |  3692|
|32    |LUT4            |  2465|
|33    |LUT5            |  2215|
|34    |LUT6            | 12578|
|35    |MUXCY           |  2598|
|36    |MUXF7           |  4228|
|37    |MUXF8           |  2101|
|38    |RAM16X1D        |     6|
|39    |RAM32M          |     4|
|40    |RAM32M16        |     2|
|41    |RAM64M8         |  4672|
|42    |RAM64X1D        |    64|
|43    |RAMB18E2        |    18|
|50    |RAMB36E2        |    59|
|61    |SRL16E          |   148|
|62    |XORCY           |  2048|
|63    |FDE             |    10|
|64    |FDRE            | 11120|
|65    |FDSE            |   237|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:10 ; elapsed = 00:04:29 . Memory (MB): peak = 4878.688 ; gain = 1336.121 ; free physical = 9772 ; free virtual = 56991
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:38 ; elapsed = 00:03:57 . Memory (MB): peak = 4878.688 ; gain = 1162.465 ; free physical = 9769 ; free virtual = 56992
Synthesis Optimization Complete : Time (s): cpu = 00:04:10 ; elapsed = 00:04:29 . Memory (MB): peak = 4878.695 ; gain = 1336.121 ; free physical = 9769 ; free virtual = 56992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.9 . Memory (MB): peak = 4878.695 ; gain = 0.000 ; free physical = 9765 ; free virtual = 57273
INFO: [Netlist 29-17] Analyzing 16091 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_generic_modf_double_s_fu_284/mask_table_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_generic_modf_double_s_fu_284/mask_table_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_generic_modf_double_s_fu_291/mask_table_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_generic_modf_double_s_fu_291/mask_table_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_generic_modf_double_s_fu_298/mask_table_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_generic_modf_double_s_fu_298/mask_table_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_generic_modf_double_s_fu_305/mask_table_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_generic_modf_double_s_fu_305/mask_table_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log0_lut_table_array_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_246/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log0_lut_table_array_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/logmap_U0/grp_pow_generic_float_s_fu_265/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5075.617 ; gain = 0.000 ; free physical = 9540 ; free virtual = 57100
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5284 instances were transformed.
  (CARRY4) => CARRY8: 434 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 76 instances
  FDE => FDRE: 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 4672 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

Synth Design complete | Checksum: 1e63b50f
INFO: [Common 17-83] Releasing license: Synthesis
468 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:51 ; elapsed = 00:05:19 . Memory (MB): peak = 5075.617 ; gain = 2586.918 ; free physical = 9532 ; free virtual = 57101
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1875.786; main = 1875.786; forked = 268.521
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5859.109; main = 5075.621; forked = 980.418
INFO: [Common 17-1381] The checkpoint '/home/arthur/gits/testecyrpto/hw/hw.runs/design_1_top_module_0_2_synth_1/design_1_top_module_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_module_0_2, cache-ID = a55411e8e393957d
INFO: [Coretcl 2-1174] Renamed 996 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/arthur/gits/testecyrpto/hw/hw.runs/design_1_top_module_0_2_synth_1/design_1_top_module_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_module_0_2_utilization_synth.rpt -pb design_1_top_module_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 23:09:31 2023...
