<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1032" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1032{left:655px;bottom:68px;letter-spacing:0.1px;}
#t2_1032{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1032{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1032{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1032{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1032{left:69px;bottom:826px;letter-spacing:0.13px;}
#t7_1032{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t8_1032{left:69px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1032{left:69px;bottom:770px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#ta_1032{left:69px;bottom:745px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tb_1032{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1032{left:69px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_1032{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#te_1032{left:69px;bottom:671px;letter-spacing:-0.16px;word-spacing:-0.64px;}
#tf_1032{left:69px;bottom:654px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tg_1032{left:69px;bottom:629px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#th_1032{left:69px;bottom:613px;letter-spacing:-0.13px;word-spacing:-1.18px;}
#ti_1032{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tj_1032{left:69px;bottom:579px;letter-spacing:-0.15px;word-spacing:-1.38px;}
#tk_1032{left:69px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#tl_1032{left:69px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_1032{left:69px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tn_1032{left:294px;bottom:521px;}
#to_1032{left:304px;bottom:521px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#tp_1032{left:69px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_1032{left:668px;bottom:504px;letter-spacing:-0.12px;}
#tr_1032{left:686px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ts_1032{left:69px;bottom:480px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tt_1032{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_1032{left:69px;bottom:418px;letter-spacing:0.13px;}
#tv_1032{left:69px;bottom:396px;letter-spacing:-0.11px;}
#tw_1032{left:69px;bottom:371px;letter-spacing:-0.1px;}
#tx_1032{left:149px;bottom:370px;}
#ty_1032{left:161px;bottom:371px;letter-spacing:-0.12px;}
#tz_1032{left:90px;bottom:353px;letter-spacing:-0.11px;}
#t10_1032{left:117px;bottom:334px;letter-spacing:-0.11px;}
#t11_1032{left:69px;bottom:316px;letter-spacing:-0.11px;}
#t12_1032{left:69px;bottom:279px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t13_1032{left:69px;bottom:258px;letter-spacing:-0.18px;}
#t14_1032{left:210px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_1032{left:210px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1032{left:829px;bottom:237px;letter-spacing:-0.08px;}
#t17_1032{left:209px;bottom:220px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_1032{left:316px;bottom:220px;letter-spacing:-0.09px;}
#t19_1032{left:330px;bottom:220px;letter-spacing:-0.17px;}
#t1a_1032{left:69px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_1032{left:210px;bottom:199px;letter-spacing:-0.15px;}
#t1c_1032{left:74px;bottom:1059px;letter-spacing:-0.15px;}
#t1d_1032{left:215px;bottom:1059px;letter-spacing:-0.12px;}
#t1e_1032{left:353px;bottom:1059px;letter-spacing:-0.11px;}
#t1f_1032{left:353px;bottom:1043px;letter-spacing:-0.15px;}
#t1g_1032{left:413px;bottom:1059px;letter-spacing:-0.15px;}
#t1h_1032{left:413px;bottom:1043px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1i_1032{left:507px;bottom:1059px;letter-spacing:-0.12px;}
#t1j_1032{left:74px;bottom:1020px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1k_1032{left:215px;bottom:1020px;letter-spacing:-0.14px;}
#t1l_1032{left:353px;bottom:1020px;letter-spacing:-0.11px;}
#t1m_1032{left:413px;bottom:1020px;letter-spacing:-0.12px;}
#t1n_1032{left:507px;bottom:1020px;letter-spacing:-0.12px;}
#t1o_1032{left:74px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1p_1032{left:215px;bottom:998px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_1032{left:353px;bottom:998px;letter-spacing:-0.11px;}
#t1r_1032{left:413px;bottom:998px;letter-spacing:-0.12px;}
#t1s_1032{left:507px;bottom:998px;letter-spacing:-0.12px;}
#t1t_1032{left:74px;bottom:975px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_1032{left:215px;bottom:975px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_1032{left:353px;bottom:975px;letter-spacing:-0.1px;}
#t1w_1032{left:413px;bottom:975px;letter-spacing:-0.11px;}
#t1x_1032{left:507px;bottom:975px;letter-spacing:-0.11px;}
#t1y_1032{left:74px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1z_1032{left:215px;bottom:952px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t20_1032{left:353px;bottom:952px;letter-spacing:-0.11px;}
#t21_1032{left:413px;bottom:952px;letter-spacing:-0.12px;}
#t22_1032{left:507px;bottom:952px;letter-spacing:-0.11px;}
#t23_1032{left:74px;bottom:929px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t24_1032{left:215px;bottom:929px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t25_1032{left:353px;bottom:929px;letter-spacing:-0.11px;}
#t26_1032{left:413px;bottom:929px;letter-spacing:-0.12px;}
#t27_1032{left:507px;bottom:929px;letter-spacing:-0.12px;}
#t28_1032{left:74px;bottom:906px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t29_1032{left:215px;bottom:906px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_1032{left:353px;bottom:906px;letter-spacing:-0.11px;}
#t2b_1032{left:413px;bottom:906px;letter-spacing:-0.12px;}
#t2c_1032{left:507px;bottom:906px;letter-spacing:-0.11px;}
#t2d_1032{left:74px;bottom:883px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2e_1032{left:215px;bottom:883px;letter-spacing:-0.11px;}
#t2f_1032{left:353px;bottom:883px;letter-spacing:-0.09px;}
#t2g_1032{left:413px;bottom:883px;letter-spacing:-0.12px;}
#t2h_1032{left:507px;bottom:883px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_1032{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1032{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1032{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1032{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1032{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1032{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s7_1032{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1032{font-size:17px;font-family:Symbol_b5z;color:#000;}
.s9_1032{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1032" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1032Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1032" style="-webkit-user-select: none;"><object width="935" height="1210" data="1032/1032.svg" type="image/svg+xml" id="pdf1032" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1032" class="t s1_1032">FST/FSTP—Store Floating-Point Value </span>
<span id="t2_1032" class="t s2_1032">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1032" class="t s1_1032">3-436 </span><span id="t4_1032" class="t s1_1032">Vol. 2A </span>
<span id="t5_1032" class="t s3_1032">FST/FSTP—Store Floating-Point Value </span>
<span id="t6_1032" class="t s4_1032">Description </span>
<span id="t7_1032" class="t s5_1032">The FST instruction copies the value in the ST(0) register to the destination operand, which can be a memory loca- </span>
<span id="t8_1032" class="t s5_1032">tion or another register in the FPU register stack. When storing the value in memory, the value is converted to </span>
<span id="t9_1032" class="t s5_1032">single precision or double precision floating-point format. </span>
<span id="ta_1032" class="t s5_1032">The FSTP instruction performs the same operation as the FST instruction and then pops the register stack. To pop </span>
<span id="tb_1032" class="t s5_1032">the register stack, the processor marks the ST(0) register as empty and increments the stack pointer (TOP) by 1. </span>
<span id="tc_1032" class="t s5_1032">The FSTP instruction can also store values in memory in double extended-precision floating-point format. </span>
<span id="td_1032" class="t s5_1032">If the destination operand is a memory location, the operand specifies the address where the first byte of the desti- </span>
<span id="te_1032" class="t s5_1032">nation value is to be stored. If the destination operand is a register, the operand specifies a register in the register </span>
<span id="tf_1032" class="t s5_1032">stack relative to the top of the stack. </span>
<span id="tg_1032" class="t s5_1032">If the destination size is single precision or double precision, the significand of the value being stored is rounded to </span>
<span id="th_1032" class="t s5_1032">the width of the destination (according to the rounding mode specified by the RC field of the FPU control word), and </span>
<span id="ti_1032" class="t s5_1032">the exponent is converted to the width and bias of the destination format. If the value being stored is too large for </span>
<span id="tj_1032" class="t s5_1032">the destination format, a numeric overflow exception (#O) is generated and, if the exception is unmasked, no value </span>
<span id="tk_1032" class="t s5_1032">is stored in the destination operand. If the value being stored is a denormal value, the denormal exception (#D) is </span>
<span id="tl_1032" class="t s5_1032">not generated. This condition is simply signaled as a numeric underflow exception (#U) condition. </span>
<span id="tm_1032" class="t s5_1032">If the value being stored is ±0, ±</span><span id="tn_1032" class="t s6_1032">∞</span><span id="to_1032" class="t s5_1032">, or a NaN, the least-significant bits of the significand and the exponent are trun- </span>
<span id="tp_1032" class="t s5_1032">cated to fit the destination format. This operation preserves the value’s identity as a 0, </span><span id="tq_1032" class="t s6_1032">∞, </span><span id="tr_1032" class="t s5_1032">or NaN. </span>
<span id="ts_1032" class="t s5_1032">If the destination operand is a non-empty register, the invalid-operation exception is not generated. </span>
<span id="tt_1032" class="t s5_1032">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tu_1032" class="t s4_1032">Operation </span>
<span id="tv_1032" class="t s7_1032">DEST := ST(0); </span>
<span id="tw_1032" class="t s7_1032">IF Instruction </span><span id="tx_1032" class="t s8_1032">= </span><span id="ty_1032" class="t s7_1032">FSTP </span>
<span id="tz_1032" class="t s7_1032">THEN </span>
<span id="t10_1032" class="t s7_1032">PopRegisterStack; </span>
<span id="t11_1032" class="t s7_1032">FI; </span>
<span id="t12_1032" class="t s4_1032">FPU Flags Affected </span>
<span id="t13_1032" class="t s5_1032">C1 </span><span id="t14_1032" class="t s5_1032">Set to 0 if stack underflow occurred. </span>
<span id="t15_1032" class="t s5_1032">Indicates rounding direction of if the floating-point inexact exception (#P) is generated: 0 </span><span id="t16_1032" class="t s7_1032">:= </span>
<span id="t17_1032" class="t s5_1032">not roundup; 1 </span><span id="t18_1032" class="t s7_1032">:= </span><span id="t19_1032" class="t s5_1032">roundup. </span>
<span id="t1a_1032" class="t s5_1032">C0, C2, C3 </span><span id="t1b_1032" class="t s5_1032">Undefined. </span>
<span id="t1c_1032" class="t s9_1032">Opcode </span><span id="t1d_1032" class="t s9_1032">Instruction </span><span id="t1e_1032" class="t s9_1032">64-Bit </span>
<span id="t1f_1032" class="t s9_1032">Mode </span>
<span id="t1g_1032" class="t s9_1032">Compat/ </span>
<span id="t1h_1032" class="t s9_1032">Leg Mode </span>
<span id="t1i_1032" class="t s9_1032">Description </span>
<span id="t1j_1032" class="t s7_1032">D9 /2 </span><span id="t1k_1032" class="t s7_1032">FST m32fp </span><span id="t1l_1032" class="t s7_1032">Valid </span><span id="t1m_1032" class="t s7_1032">Valid </span><span id="t1n_1032" class="t s7_1032">Copy ST(0) to m32fp. </span>
<span id="t1o_1032" class="t s7_1032">DD /2 </span><span id="t1p_1032" class="t s7_1032">FST m64fp </span><span id="t1q_1032" class="t s7_1032">Valid </span><span id="t1r_1032" class="t s7_1032">Valid </span><span id="t1s_1032" class="t s7_1032">Copy ST(0) to m64fp. </span>
<span id="t1t_1032" class="t s7_1032">DD D0+i </span><span id="t1u_1032" class="t s7_1032">FST ST(i) </span><span id="t1v_1032" class="t s7_1032">Valid </span><span id="t1w_1032" class="t s7_1032">Valid </span><span id="t1x_1032" class="t s7_1032">Copy ST(0) to ST(i). </span>
<span id="t1y_1032" class="t s7_1032">D9 /3 </span><span id="t1z_1032" class="t s7_1032">FSTP m32fp </span><span id="t20_1032" class="t s7_1032">Valid </span><span id="t21_1032" class="t s7_1032">Valid </span><span id="t22_1032" class="t s7_1032">Copy ST(0) to m32fp and pop register stack. </span>
<span id="t23_1032" class="t s7_1032">DD /3 </span><span id="t24_1032" class="t s7_1032">FSTP m64fp </span><span id="t25_1032" class="t s7_1032">Valid </span><span id="t26_1032" class="t s7_1032">Valid </span><span id="t27_1032" class="t s7_1032">Copy ST(0) to m64fp and pop register stack. </span>
<span id="t28_1032" class="t s7_1032">DB /7 </span><span id="t29_1032" class="t s7_1032">FSTP m80fp </span><span id="t2a_1032" class="t s7_1032">Valid </span><span id="t2b_1032" class="t s7_1032">Valid </span><span id="t2c_1032" class="t s7_1032">Copy ST(0) to m80fp and pop register stack. </span>
<span id="t2d_1032" class="t s7_1032">DD D8+i </span><span id="t2e_1032" class="t s7_1032">FSTP ST(i) </span><span id="t2f_1032" class="t s7_1032">Valid </span><span id="t2g_1032" class="t s7_1032">Valid </span><span id="t2h_1032" class="t s7_1032">Copy ST(0) to ST(i) and pop register stack. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
