// Seed: 290222471
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign id_2 = 1'b0;
  assign id_2 = id_2;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri0 id_8
);
  wire id_10;
  module_0(
      id_10, id_10
  );
  always_latch @(posedge 1);
endmodule
