$date
  Wed Feb 21 02:04:32 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 32 ! data_in[31:0] $end
$var reg 32 " data_out[31:0] $end
$var integer 32 # read_adr $end
$var integer 32 $ write_adr $end
$var reg 1 % write_en $end
$scope module register_dut $end
$var reg 32 & data_in[31:0] $end
$var integer 32 ' read_adr $end
$var integer 32 ( write_adr $end
$var reg 1 ) write_en $end
$var reg 32 * data_out[31:0] $end
$upscope $end
$enddefinitions $end
#0
b00001010000010101010000010100000 !
b00000000000000000000000000000000 "
b0 #
b1 $
1%
b00001010000010101010000010100000 &
b0 '
b1 (
1)
b00000000000000000000000000000000 *
#10000000
0%
0)
#20000000
b00001010000010101010000010100000 "
b1 #
b1 '
b00001010000010101010000010100000 *
#30000000
