<?xml version="1.0" ?>
<tei>
	<teiHeader>
		<fileDesc xml:id="55000571"/>
	</teiHeader>
	<text xml:lang="en">
		<front>
<lb/>
	<note type="other">www.drexel.edu<lb/> DREXEL UNIVERSITY LIBRARIES<lb/> HOMEPAGE &gt;&gt;<lb/> DREXEL ARCHIVES &gt;&gt;<lb/></note>

	<note type="other">iDEA: Drexel E-repository and Archives &gt; Drexel Theses and Dissertations &gt; Drexel Theses and<lb/> Dissertations &gt; Singular value decomposition based pipeline architecture for MIMO communication<lb/> systems<lb/></note>

	<note type="other">Please use this identifier to cite or link to this item: http://hdl.handle.net<lb/> /1860/3305<lb/></note>
	
	<note type="other">File Description<lb/> Size Format<lb/> Wang_Yue.pdf<lb/> 5.13 MB Adobe PDF View/Open<lb/></note>

	<docTitle>
	<titlePart>Title: Singular value decomposition based pipeline architecture<lb/> for MIMO communication systems<lb/> </titlePart>
	</docTitle>
	
	<byline>
	<docAuthor>Authors: Wang, Yue<lb/></docAuthor>
	</byline>

	<keyword>Keywords: Computer engineering<lb/> Computer architecture<lb/> Mimo Systems<lb/></keyword>

	<date>Issue Date: 12-Jul-2010<lb/></date>

	<div type="abstract">Abstract: This thesis presents a design, implementation and<lb/> performance benchmark of custom hardware for<lb/> computing Singular Value Decomposition (SVD) of the<lb/> radio communication channel characteristic matrix.<lb/> Software Defined Radio (SDR) is a concept in which the<lb/> radio transceiver is implemented by software programs<lb/> running on a processor. SVD of the channel characteristic<lb/> matrix is used in pre-coding, equalization and<lb/> beamforming for Multiple Input Multiple Output (MIMO)<lb/> and Orthogonal Frequency Division Modulation (OFDM)<lb/> communication systems (e.g., IEEE 802.11n). Since SVD<lb/> is computationally intensive, it may require custom<lb/> hardware to reduce the computing time. The pipeline<lb/> processor developed in this thesis is suitable for computing<lb/> the SVD of a sequence of 2 × 2 matrices. A stream of 2×2<lb/> matrices is sent to the custom hardware, which returns the<lb/> corresponding streams of singular values and unitary<lb/> matrices. The architecture is based on the two sided Jacobi<lb/> method utilizing Coordinate Rotation Digital Computer<lb/> (CORDIC) algorithms. A 2×2 SVD prototype was<lb/> implemented on Field-Programmable Gate Array (FPGA)<lb/> for SDR applications. The 2×2 SVD prototype design can<lb/> output the singular values and the corresponding unitary<lb/> matrices in pipeline while operating at a data rate of 324<lb/> MHz on a Virtex 6 (xc6vlx240t-lff1156) FPGA. The<lb/> prototype design consists of fifty-five CORDIC cores which<lb/> takes 32 percent of available logic on the FPGA. It achieves<lb/> the optimal pipeline rate equaled to the maximum<lb/> iDEA: Drexel E-repository and Archives: Singular value decompositio. ..<lb/> </div>

	<ptr type="web">http://dspace.library.drexel.edu/handle/1860/3305<lb/></ptr>

	<note type="page">1 of 2<lb/></note>

	<note type="other">10-06-2011 16:39</note>

		</front>
	</text>
</tei>
