{"hands_on_practices": [{"introduction": "Understanding gate propagation delay begins with the fundamental skill of calculating the total delay along a specific signal path. In any real-world digital circuit, a change at an input doesn't instantaneously appear at the output. This exercise [@problem_id:1939407] provides practice in tracing a signal through a simple combinational logic network and summing the delays of the individual gates to find the total time required for an input change to propagate to the final output. This is a cornerstone of timing analysis, essential for determining the maximum operating speed of a circuit.", "problem": "In the design of a specialized high-speed data path arbiter, a critical control signal $F$ is generated based on four inputs: $A$, $B$, $C$, and $D$. The logical relationship is defined by the Boolean expression $F = (A+B) \\cdot (C+D)$. The circuit is implemented using a network of standard two-input logic gates. Based on the technology library being used, the propagation delay for any two-input OR gate is $t_{p,\\text{OR}} = 1.35$ nanoseconds (ns), and the propagation delay for any two-input AND gate is $t_{p,\\text{AND}} = 0.95$ ns.\n\nFor a correct timing analysis, it is essential to determine the time it takes for a change in an input to affect the final output. Calculate the total propagation delay, in nanoseconds (ns), from the moment input signal $B$ changes its state to the moment the output $F$ is guaranteed to be stable and reflect this change.", "solution": "We are given the Boolean function $F=(A+B)\\cdot(C+D)$ implemented with two-input gates. Let the intermediate nodes be defined as $X=A+B$ (two-input OR) and $Y=C+D$ (two-input OR), with the final output $F=X\\cdot Y$ (two-input AND).\n\nA propagation delay from an input to the output is the sum of gate delays along a sensitized path from that input to the output. For a change at input $B$ to affect $F$, the path is\n$$B \\rightarrow X=A+B \\rightarrow F=X\\cdot Y.$$\nThis path traverses one OR gate and then one AND gate.\n\nFor the change at $B$ to be reflected at $F$, the other input of the AND gate must be at the non-controlling value. Since the controlling value for AND is $0$, we require $Y=C+D=1$ held stable during the transition; this sensitizes the path so that changes in $X$ propagate to $F$.\n\nTherefore, the total propagation delay from $B$ to $F$ is the sum of the propagation delays of the OR gate generating $X$ and the AND gate generating $F$:\n$$t_{B\\to F}=t_{p,\\text{OR}}+t_{p,\\text{AND}}.$$\nSubstituting the given values,\n$$t_{B\\to F}=1.35+0.95=2.30.$$\nThe required unit is nanoseconds, so the numerical value is $2.30$.", "answer": "$$\\boxed{2.30}$$", "id": "1939407"}, {"introduction": "Building upon the basic concept of delay, it's crucial to recognize that propagation delays are not always uniform. A gate's response time can differ for a rising output transition (low-to-high, $t_{pLH}$) versus a falling one (high-to-low, $t_{pHL}$). This practice problem [@problem_id:1939384] explores how these asymmetric delays can affect the timing of a signal passing through a gate, potentially shortening or lengthening a pulse. Mastering this concept is vital for designing high-speed systems where precise pulse widths are critical for correct operation.", "problem": "In the design of a digital signal processing unit, a two-input AND gate is used to control the passage of a data pulse. One input of the gate, designated `A`, is connected to a static 'enable' signal which is held at a constant logic '1'. The other input, `B`, receives a single rectangular pulse. The pulse at input `B` is initially at logic '0', transitions to logic '1' at the precise moment $t = 50.15$ ns, and transitions back to logic '0' at $t = 200.65$ ns.\n\nThe AND gate is not ideal and exhibits different propagation delays for its output transitions. The low-to-high propagation delay ($t_{pLH}$) is specified as $15.52$ ns, and the high-to-low propagation delay ($t_{pHL}$) is $10.81$ ns.\n\nCalculate the total time duration for which the output of the AND gate remains at logic '1'. Provide your answer in nanoseconds (ns), rounded to three significant figures.", "solution": "Let the output be denoted by $Y(t)$ and the pulse input by $B(t)$. For an AND gate with $A=1$, the output follows $B$ subject to the gateâ€™s propagation delays.\n\nWhen $B$ transitions from low to high at time $t_{rB}$, the output transitions from low to high at\n$$\nt_{rY} = t_{rB} + t_{pLH}.\n$$\nWhen $B$ transitions from high to low at time $t_{fB}$, the output transitions from high to low at\n$$\nt_{fY} = t_{fB} + t_{pHL}.\n$$\nTherefore, the duration for which the output remains high is\n$$\nT_{YH} = t_{fY} - t_{rY} = (t_{fB} - t_{rB}) + (t_{pHL} - t_{pLH}).\n$$\nWith $t_{rB} = 50.15\\,\\mathrm{ns}$, $t_{fB} = 200.65\\,\\mathrm{ns}$, $t_{pLH} = 15.52\\,\\mathrm{ns}$, and $t_{pHL} = 10.81\\,\\mathrm{ns}$, compute\n$$\nt_{fB} - t_{rB} = 200.65\\,\\mathrm{ns} - 50.15\\,\\mathrm{ns} = 150.50\\,\\mathrm{ns},\n$$\n$$\nt_{pHL} - t_{pLH} = 10.81\\,\\mathrm{ns} - 15.52\\,\\mathrm{ns} = -4.71\\,\\mathrm{ns}.\n$$\nThus,\n$$\nT_{YH} = 150.50\\,\\mathrm{ns} + (-4.71\\,\\mathrm{ns}) = 145.79\\,\\mathrm{ns}.\n$$\nRounded to three significant figures, this is $146\\,\\mathrm{ns}$.", "answer": "$$\\boxed{146}$$", "id": "1939384"}, {"introduction": "Differences in path delays can lead to more than just signal distortion; they can cause temporary, incorrect outputs known as hazards or glitches. This hands-on exercise [@problem_id:1939414] delves into a common scenario where a \"race condition\" between two signal paths creates a static hazard in a Sum-of-Products circuit. By calculating the duration of this unwanted glitch, you will gain insight into how these timing issues arise and why they must be identified and eliminated to ensure the reliability of digital logic designs.", "problem": "A digital logic circuit is designed to implement the Boolean function $F(A, B, C) = AB + \\bar{A}C$. The circuit is constructed using a standard two-level Sum-of-Products architecture: the complement $\\bar{A}$ is generated by a single NOT gate fed by input $A$. The outputs of two separate 2-input AND gates compute the product terms ($AB$ and $\\bar{A}C$), and their outputs are then fed into a single 2-input OR gate to produce the final output $F$.\n\nThe propagation delays for the gates are given as:\n- NOT gate: $t_{p,\\text{NOT}} = 2.1 \\text{ ns}$\n- 2-input AND gate: $t_{p,\\text{AND}} = 3.5 \\text{ ns}$\n- 2-input OR gate: $t_{p,\\text{OR}} = 4.2 \\text{ ns}$\n\nConsider a scenario where the inputs $B$ and $C$ are held stable at logic '1'. At time $t=0$, the input $A$ transitions from logic '1' to logic '0'. Due to the differing propagation delays along the signal paths, a temporary, unwanted pulse, known as a static hazard or glitch, appears at the output $F$.\n\nCalculate the time duration of this glitch. Express your final answer in nanoseconds (ns), rounded to two significant figures.", "solution": "We analyze the two signal paths from input $A$ to the OR gate with $B=1$ and $C=1$ held constant. Let the gate propagation delays be denoted symbolically by $t_{\\text{NOT}}$, $t_{\\text{AND}}$, and $t_{\\text{OR}}$.\n\nBefore $t=0$, $A=1$, so $AB=1$ and $\\bar{A}C=0$, hence $F=1$. At $t=0$, $A$ transitions $1 \\to 0$.\n\nPath 1 (term $AB$): The input $A$ directly drives a 2-input AND with $B=1$. The product $AB$ transitions $1 \\to 0$ at the OR input after the AND delay\n$$\nt_{AB,\\text{OR-in}}=t_{\\text{AND}}.\n$$\nIncluding the OR gate, the corresponding falling transition at the output $F$ would occur at\n$$\nt_{\\text{fall at }F}=t_{\\text{AND}}+t_{\\text{OR}}.\n$$\n\nPath 2 (term $\\bar{A}C$): The input $A$ first passes through the NOT gate, so $\\bar{A}$ becomes $1$ after $t_{\\text{NOT}}$, and then the 2-input AND with $C=1$ produces $\\bar{A}C$ transitioning $0 \\to 1$ at the OR input after an additional $t_{\\text{AND}}$:\n$$\nt_{\\bar{A}C,\\text{OR-in}}=t_{\\text{NOT}}+t_{\\text{AND}}.\n$$\nIncluding the OR gate, the corresponding rising transition at the output $F$ would occur at\n$$\nt_{\\text{rise at }F}=t_{\\text{NOT}}+t_{\\text{AND}}+t_{\\text{OR}}.\n$$\n\nBetween the times $t_{\\text{AND}}$ and $t_{\\text{NOT}}+t_{\\text{AND}}$, both product terms at the OR inputs are $0$, so the logical OR value at its input is $0$ over the interval\n$$\n\\Delta t_{\\text{OR-in}}=\\left(t_{\\text{NOT}}+t_{\\text{AND}}\\right)-t_{\\text{AND}}=t_{\\text{NOT}}.\n$$\nThe OR gate adds the same delay $t_{\\text{OR}}$ to both the falling and rising transitions, which shifts the glitch in time but does not change its duration. Therefore, the output glitch width at $F$ is\n$$\n\\Delta t=t_{\\text{NOT}}.\n$$\n\nSubstituting the given numerical value $t_{\\text{NOT}}=2.1\\ \\text{ns}$ and rounding to two significant figures yields\n$$\n\\Delta t=2.1\\ \\text{ns}.\n$$", "answer": "$$\\boxed{2.1}$$", "id": "1939414"}]}