
combineduc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000089c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000004  00800060  0000089c  00000930  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000036  00800064  00800064  00000934  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000934  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000d8  00000000  00000000  00000964  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000fd4  00000000  00000000  00000a3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000054c  00000000  00000000  00001a10  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000064a  00000000  00000000  00001f5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000020c  00000000  00000000  000025a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000069a  00000000  00000000  000027b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000007d8  00000000  00000000  00002e4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000d8  00000000  00000000  00003626  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2c c0       	rjmp	.+88     	; 0x5e <__vector_2>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	5a c3       	rjmp	.+1716   	; 0x6c4 <__vector_7>
  10:	75 c3       	rjmp	.+1770   	; 0x6fc <__vector_8>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d1 e0       	ldi	r29, 0x01	; 1
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ec e9       	ldi	r30, 0x9C	; 156
  3a:	f8 e0       	ldi	r31, 0x08	; 8
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a4 36       	cpi	r26, 0x64	; 100
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	20 e0       	ldi	r18, 0x00	; 0
  4a:	a4 e6       	ldi	r26, 0x64	; 100
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	aa 39       	cpi	r26, 0x9A	; 154
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	ca d1       	rcall	.+916    	; 0x3ee <main>
  5a:	1e c4       	rjmp	.+2108   	; 0x898 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <__vector_2>:
}

/**
 *  Interrupt Service Routine for Pin Change in PCIE (PORTB).
 */
ISR(PCINT_vect) {
  5e:	1f 92       	push	r1
  60:	0f 92       	push	r0
  62:	0f b6       	in	r0, 0x3f	; 63
  64:	0f 92       	push	r0
  66:	11 24       	eor	r1, r1
  68:	2f 93       	push	r18
  6a:	3f 93       	push	r19
  6c:	4f 93       	push	r20
  6e:	5f 93       	push	r21
  70:	6f 93       	push	r22
  72:	7f 93       	push	r23
  74:	8f 93       	push	r24
  76:	9f 93       	push	r25
  78:	af 93       	push	r26
  7a:	bf 93       	push	r27
  7c:	ef 93       	push	r30
  7e:	ff 93       	push	r31
	// isolate changed pins
	uint8_t changed = SPI_S_PIN_REG ^ prev_pin_b;
  80:	26 b3       	in	r18, 0x16	; 22
  82:	30 91 68 00 	lds	r19, 0x0068
  86:	32 27       	eor	r19, r18
	
	switch (cur_state) {
  88:	20 91 6c 00 	lds	r18, 0x006C
  8c:	22 30       	cpi	r18, 0x02	; 2
  8e:	71 f1       	breq	.+92     	; 0xec <__vector_2+0x8e>
  90:	18 f4       	brcc	.+6      	; 0x98 <__vector_2+0x3a>
  92:	21 30       	cpi	r18, 0x01	; 1
  94:	41 f0       	breq	.+16     	; 0xa6 <__vector_2+0x48>
  96:	4c c1       	rjmp	.+664    	; 0x330 <__stack+0x1d1>
  98:	23 30       	cpi	r18, 0x03	; 3
  9a:	09 f4       	brne	.+2      	; 0x9e <__vector_2+0x40>
  9c:	5b c0       	rjmp	.+182    	; 0x154 <__vector_2+0xf6>
  9e:	24 30       	cpi	r18, 0x04	; 4
  a0:	09 f4       	brne	.+2      	; 0xa4 <__vector_2+0x46>
  a2:	9b c0       	rjmp	.+310    	; 0x1da <__stack+0x7b>
  a4:	45 c1       	rjmp	.+650    	; 0x330 <__stack+0x1d1>
		// handshake initiated
		case StartHandshake:
			if (changed & _BV(SPI_S_CLK)) {
  a6:	34 ff       	sbrs	r19, 4
  a8:	43 c1       	rjmp	.+646    	; 0x330 <__stack+0x1d1>
	// re-enable interrupts
	//	sei();
}

void serviceHandshakeStart(void) {
	if (prev_pin_b & _BV(SPI_S_CLK)) {
  aa:	80 91 68 00 	lds	r24, 0x0068
  ae:	84 fd       	sbrc	r24, 4
  b0:	3f c1       	rjmp	.+638    	; 0x330 <__stack+0x1d1>
		
	} else {
		// LOW to HIGH transition - sample
		
		// if data-in is high, handshake has started
		if (!!(SPI_S_DI_REG & _BV(SPI_S_DI))) {
  b2:	ce 9b       	sbis	0x19, 6	; 25
  b4:	04 c0       	rjmp	.+8      	; 0xbe <__vector_2+0x60>
			hs_started = 1;
  b6:	81 e0       	ldi	r24, 0x01	; 1
  b8:	80 93 6b 00 	sts	0x006B, r24
  bc:	39 c1       	rjmp	.+626    	; 0x330 <__stack+0x1d1>
		} else {
			// if data-in is low, handshake is completing
			if (hs_started) {
  be:	80 91 6b 00 	lds	r24, 0x006B
  c2:	88 23       	and	r24, r24
  c4:	09 f4       	brne	.+2      	; 0xc8 <__vector_2+0x6a>
  c6:	34 c1       	rjmp	.+616    	; 0x330 <__stack+0x1d1>
				cur_state = EndHandshake;
  c8:	82 e0       	ldi	r24, 0x02	; 2
  ca:	80 93 6c 00 	sts	0x006C, r24
				
				// set slave selects as inputs
				SPI_S_DDR	&= ~_BV(SPI_F_B_DIR);
  ce:	bb 98       	cbi	0x17, 3	; 23
				SPI_S_DDR	&= ~_BV(SPI_F_L_DIR);
  d0:	b9 98       	cbi	0x17, 1	; 23
				
				// SPI pull-up resistors
				SPI_S_PORT	|= _BV(SS_F_BELOW);			// slave select from below
  d2:	c3 9a       	sbi	0x18, 3	; 24
				SPI_S_PORT	|= _BV(SS_F_LEFT);			// slave select from left
  d4:	c1 9a       	sbi	0x18, 1	; 24
				
				// previous port values associated with pull-ups
				prev_pin_b	|= _BV(SS_F_BELOW);			// initialized to high
  d6:	80 91 68 00 	lds	r24, 0x0068
  da:	88 60       	ori	r24, 0x08	; 8
  dc:	80 93 68 00 	sts	0x0068, r24
				prev_pin_b	|= _BV(SS_F_LEFT);			// "slave select" pulls low
  e0:	80 91 68 00 	lds	r24, 0x0068
  e4:	82 60       	ori	r24, 0x02	; 2
  e6:	80 93 68 00 	sts	0x0068, r24
  ea:	22 c1       	rjmp	.+580    	; 0x330 <__stack+0x1d1>
			}
			break;
			
		// handshake completing
		case EndHandshake:
			if (changed & _BV(SPI_S_CLK)) {
  ec:	34 ff       	sbrs	r19, 4
  ee:	20 c1       	rjmp	.+576    	; 0x330 <__stack+0x1d1>
		}
	}
}

void serviceHandshakeEnd(void) {
	if (prev_pin_b & _BV(SPI_S_CLK)) {
  f0:	80 91 68 00 	lds	r24, 0x0068
  f4:	84 ff       	sbrs	r24, 4
  f6:	28 c0       	rjmp	.+80     	; 0x148 <__vector_2+0xea>
		// HIGH to LOW transition - change state
		
		if (hs_ended) {
  f8:	80 91 6a 00 	lds	r24, 0x006A
  fc:	88 23       	and	r24, r24
  fe:	09 f4       	brne	.+2      	; 0x102 <__vector_2+0xa4>
 100:	17 c1       	rjmp	.+558    	; 0x330 <__stack+0x1d1>
/**
 *	Initializes pins and registers for software SPI-slave implementation
 */
void initSPISlave(void) {
	
	cur_state = SpiSlave;
 102:	83 e0       	ldi	r24, 0x03	; 3
 104:	80 93 6c 00 	sts	0x006C, r24
	
	// SPI signal directions
	SPI_S_DDR	 &= ~_BV(SPI_S_CLK_DIR);	// set slave clock as input
 108:	bc 98       	cbi	0x17, 4	; 23
	SPI_S_DI_DDR &= ~_BV(SPI_S_DI_DIR);		// set slave DI as input
 10a:	d6 98       	cbi	0x1a, 6	; 26
	SPI_S_DDR	 &= ~_BV(SPI_F_B_DIR);		// set slave selects as inputs
 10c:	bb 98       	cbi	0x17, 3	; 23
	SPI_S_DDR	 &= ~_BV(SPI_F_L_DIR);
 10e:	b9 98       	cbi	0x17, 1	; 23
	
	// SPI pull-up resistors
	SPI_S_PORT |= _BV(SS_F_BELOW);			// slave select from below
 110:	c3 9a       	sbi	0x18, 3	; 24
	SPI_S_PORT |= _BV(SS_F_LEFT);			// slave select from left
 112:	c1 9a       	sbi	0x18, 1	; 24
	
	// previous port values associated with pull-ups
	prev_pin_b |= _BV(SS_F_BELOW);			// initialized to high
 114:	80 91 68 00 	lds	r24, 0x0068
 118:	88 60       	ori	r24, 0x08	; 8
 11a:	80 93 68 00 	sts	0x0068, r24
	prev_pin_b |= _BV(SS_F_LEFT);			// "slave select" pulls low
 11e:	80 91 68 00 	lds	r24, 0x0068
 122:	82 60       	ori	r24, 0x02	; 2
 124:	80 93 68 00 	sts	0x0068, r24
	
	// enable pin change interrupts (PCI)
	GIMSK	  |= _BV(SPI_S_INT_PORT);		// SPI slave interrupt port
 128:	8b b7       	in	r24, 0x3b	; 59
 12a:	80 61       	ori	r24, 0x10	; 16
 12c:	8b bf       	out	0x3b, r24	; 59
	GIMSK	  |= _BV(SPI_CLK_INT_PRT);		// SPI slave clock interrupt port
 12e:	8b b7       	in	r24, 0x3b	; 59
 130:	80 62       	ori	r24, 0x20	; 32
 132:	8b bf       	out	0x3b, r24	; 59
	SPI_PCMSK |= _BV(SPI_S_CLK_PCINT);		// SPI slave clock
 134:	82 b5       	in	r24, 0x22	; 34
 136:	80 61       	ori	r24, 0x10	; 16
 138:	82 bd       	out	0x22, r24	; 34
	SPI_PCMSK |= _BV(SPI_F_B_PCINT);		// slave select from below
 13a:	82 b5       	in	r24, 0x22	; 34
 13c:	88 60       	ori	r24, 0x08	; 8
 13e:	82 bd       	out	0x22, r24	; 34
	SPI_PCMSK |= _BV(SPI_F_L_PCINT);		// slave select from left
 140:	82 b5       	in	r24, 0x22	; 34
 142:	82 60       	ori	r24, 0x02	; 2
 144:	82 bd       	out	0x22, r24	; 34
 146:	f4 c0       	rjmp	.+488    	; 0x330 <__stack+0x1d1>
		}
	} else {
		// LOW to HIGH transition - sample
		
		// if data-in is high, handshake has ended
		if (!!(SPI_S_DI_REG & _BV(SPI_S_DI))) {
 148:	ce 9b       	sbis	0x19, 6	; 25
 14a:	f2 c0       	rjmp	.+484    	; 0x330 <__stack+0x1d1>
			hs_ended = 1;
 14c:	81 e0       	ldi	r24, 0x01	; 1
 14e:	80 93 6a 00 	sts	0x006A, r24
 152:	ee c0       	rjmp	.+476    	; 0x330 <__stack+0x1d1>
	}
}

void serviceSpiSlaveTransmission(uint8_t changedPins) {
	
	if (changedPins & _BV(SS_F_BELOW)) {
 154:	33 ff       	sbrs	r19, 3
 156:	0f c0       	rjmp	.+30     	; 0x176 <__stack+0x17>
		
		// trigger from below
		if (prev_pin_b & _BV(SS_F_BELOW)) {
 158:	80 91 68 00 	lds	r24, 0x0068
 15c:	83 ff       	sbrs	r24, 3
 15e:	07 c0       	rjmp	.+14     	; 0x16e <__stack+0xf>
			// transmission started, remove SS_F_LEFT interrupt
			trig_f_below = 1;
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	80 93 67 00 	sts	0x0067, r24
			SPI_PCMSK &= ~_BV(SPI_F_L_PCINT);
 166:	82 b5       	in	r24, 0x22	; 34
 168:	8d 7f       	andi	r24, 0xFD	; 253
 16a:	82 bd       	out	0x22, r24	; 34
 16c:	e1 c0       	rjmp	.+450    	; 0x330 <__stack+0x1d1>
			}
#endif
			
		} else {
			// end of receive
			rx_completed = 1;
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	80 93 65 00 	sts	0x0065, r24
 174:	dd c0       	rjmp	.+442    	; 0x330 <__stack+0x1d1>
		}
	} else if (changedPins & _BV(SS_F_LEFT)) {
 176:	31 ff       	sbrs	r19, 1
 178:	0f c0       	rjmp	.+30     	; 0x198 <__stack+0x39>
		
		// trigger from left
		if (prev_pin_b & _BV(SS_F_LEFT)) {
 17a:	80 91 68 00 	lds	r24, 0x0068
 17e:	81 ff       	sbrs	r24, 1
 180:	07 c0       	rjmp	.+14     	; 0x190 <__stack+0x31>
			// transmission started, remove SS_F_BELOW interrupt
			trig_f_left = 1;
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	80 93 66 00 	sts	0x0066, r24
			SPI_PCMSK &= ~_BV(SPI_F_B_PCINT);
 188:	82 b5       	in	r24, 0x22	; 34
 18a:	87 7f       	andi	r24, 0xF7	; 247
 18c:	82 bd       	out	0x22, r24	; 34
 18e:	d0 c0       	rjmp	.+416    	; 0x330 <__stack+0x1d1>
			}
#endif
			
		} else {
			// end of receive
			rx_completed = 1;
 190:	81 e0       	ldi	r24, 0x01	; 1
 192:	80 93 65 00 	sts	0x0065, r24
 196:	cc c0       	rjmp	.+408    	; 0x330 <__stack+0x1d1>
		}
	} else if (changedPins & _BV(SPI_S_CLK)) {
 198:	34 ff       	sbrs	r19, 4
 19a:	ca c0       	rjmp	.+404    	; 0x330 <__stack+0x1d1>
		
		// SPI mode 0: CPOL = 0, CPHA = 0
		if (prev_pin_b & _BV(SPI_S_CLK)) {
 19c:	20 91 68 00 	lds	r18, 0x0068
 1a0:	24 fd       	sbrc	r18, 4
 1a2:	c6 c0       	rjmp	.+396    	; 0x330 <__stack+0x1d1>
			}
#endif
			
		} else {
			// LOW to HIGH - sample
			if (s_data_in_pos--) {
 1a4:	20 91 61 00 	lds	r18, 0x0061
 1a8:	3f ef       	ldi	r19, 0xFF	; 255
 1aa:	32 0f       	add	r19, r18
 1ac:	30 93 61 00 	sts	0x0061, r19
 1b0:	22 23       	and	r18, r18
 1b2:	09 f4       	brne	.+2      	; 0x1b6 <__stack+0x57>
 1b4:	bd c0       	rjmp	.+378    	; 0x330 <__stack+0x1d1>
				spi_s_data_in |= (!!(SPI_S_DI_REG & _BV(SPI_S_DI)) << s_data_in_pos);
 1b6:	49 b3       	in	r20, 0x19	; 25
 1b8:	30 91 61 00 	lds	r19, 0x0061
 1bc:	20 91 69 00 	lds	r18, 0x0069
 1c0:	46 fb       	bst	r20, 6
 1c2:	88 27       	eor	r24, r24
 1c4:	80 f9       	bld	r24, 0
 1c6:	90 e0       	ldi	r25, 0x00	; 0
 1c8:	02 c0       	rjmp	.+4      	; 0x1ce <__stack+0x6f>
 1ca:	88 0f       	add	r24, r24
 1cc:	99 1f       	adc	r25, r25
 1ce:	3a 95       	dec	r19
 1d0:	e2 f7       	brpl	.-8      	; 0x1ca <__stack+0x6b>
 1d2:	82 2b       	or	r24, r18
 1d4:	80 93 69 00 	sts	0x0069, r24
 1d8:	ab c0       	rjmp	.+342    	; 0x330 <__stack+0x1d1>
void serviceMasterHandshake(uint8_t changedPins) {
	
	uint8_t from_above = 0;
	uint8_t from_right = 0;
	
	if (changedPins & _BV(SS_T_ABOVE)) {
 1da:	36 ff       	sbrs	r19, 6
 1dc:	0a c0       	rjmp	.+20     	; 0x1f2 <__stack+0x93>
		if (prev_pin_b & _BV(SS_T_ABOVE)) {
 1de:	90 91 68 00 	lds	r25, 0x0068
 1e2:	96 fb       	bst	r25, 6
 1e4:	99 27       	eor	r25, r25
 1e6:	90 f9       	bld	r25, 0
 1e8:	81 e0       	ldi	r24, 0x01	; 1
 1ea:	89 27       	eor	r24, r25
		}
		
	}
	
	// start handshake
	if (from_above || from_right) {
 1ec:	09 f4       	brne	.+2      	; 0x1f0 <__stack+0x91>
 1ee:	a0 c0       	rjmp	.+320    	; 0x330 <__stack+0x1d1>
 1f0:	07 c0       	rjmp	.+14     	; 0x200 <__stack+0xa1>
		} else {
			// LOW to HIGH - start handshake
			
			from_above = 1;
		}
	} else if (changedPins & _BV(SS_T_RIGHT)) {
 1f2:	35 ff       	sbrs	r19, 5
 1f4:	9d c0       	rjmp	.+314    	; 0x330 <__stack+0x1d1>
		if (prev_pin_b & _BV(SS_T_RIGHT)) {
 1f6:	80 91 68 00 	lds	r24, 0x0068
		}
		
	}
	
	// start handshake
	if (from_above || from_right) {
 1fa:	85 fd       	sbrc	r24, 5
 1fc:	99 c0       	rjmp	.+306    	; 0x330 <__stack+0x1d1>
	}
}

void serviceMasterHandshake(uint8_t changedPins) {
	
	uint8_t from_above = 0;
 1fe:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	// start handshake
	if (from_above || from_right) {
		
		SPI_M_DO_REG |= _BV(SPI_M_DO);
 200:	df 9a       	sbi	0x1b, 7	; 27
		SPI_M_DO_REG |= _BV(SPI_M_CLK);
 202:	db 9a       	sbi	0x1b, 3	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 204:	e3 ef       	ldi	r30, 0xF3	; 243
 206:	f1 e0       	ldi	r31, 0x01	; 1
 208:	31 97       	sbiw	r30, 0x01	; 1
 20a:	f1 f7       	brne	.-4      	; 0x208 <__stack+0xa9>
 20c:	00 c0       	rjmp	.+0      	; 0x20e <__stack+0xaf>
 20e:	00 00       	nop
		_delay_ms(m_clk_ms);
		SPI_M_DO_REG &= ~_BV(SPI_M_CLK);
 210:	db 98       	cbi	0x1b, 3	; 27
		SPI_M_DO_REG &= ~_BV(SPI_M_DO);
 212:	df 98       	cbi	0x1b, 7	; 27
 214:	e3 ef       	ldi	r30, 0xF3	; 243
 216:	f1 e0       	ldi	r31, 0x01	; 1
 218:	31 97       	sbiw	r30, 0x01	; 1
 21a:	f1 f7       	brne	.-4      	; 0x218 <__stack+0xb9>
 21c:	00 c0       	rjmp	.+0      	; 0x21e <__stack+0xbf>
 21e:	00 00       	nop
		_delay_ms(m_clk_ms);
		
		SPI_M_DO_REG |= _BV(SPI_M_CLK);
 220:	db 9a       	sbi	0x1b, 3	; 27
 222:	e3 ef       	ldi	r30, 0xF3	; 243
 224:	f1 e0       	ldi	r31, 0x01	; 1
 226:	31 97       	sbiw	r30, 0x01	; 1
 228:	f1 f7       	brne	.-4      	; 0x226 <__stack+0xc7>
 22a:	00 c0       	rjmp	.+0      	; 0x22c <__stack+0xcd>
 22c:	00 00       	nop
		_delay_ms(m_clk_ms);
		SPI_M_DO_REG &= ~_BV(SPI_M_CLK);
 22e:	db 98       	cbi	0x1b, 3	; 27
 230:	e3 ef       	ldi	r30, 0xF3	; 243
 232:	f1 e0       	ldi	r31, 0x01	; 1
 234:	31 97       	sbiw	r30, 0x01	; 1
 236:	f1 f7       	brne	.-4      	; 0x234 <__stack+0xd5>
 238:	00 c0       	rjmp	.+0      	; 0x23a <__stack+0xdb>
 23a:	00 00       	nop
		_delay_ms(m_clk_ms);
		
		SPI_M_DO_REG |= _BV(SPI_M_DO);
 23c:	df 9a       	sbi	0x1b, 7	; 27
		SPI_M_DO_REG |= _BV(SPI_M_CLK);
 23e:	db 9a       	sbi	0x1b, 3	; 27
		
		// set corresponding slave select as output
		uint8_t slave = _BV((from_above) ? (SPI_T_A_DIR) : (SPI_T_R_DIR));
 240:	88 23       	and	r24, r24
 242:	11 f0       	breq	.+4      	; 0x248 <__stack+0xe9>
 244:	40 e4       	ldi	r20, 0x40	; 64
 246:	01 c0       	rjmp	.+2      	; 0x24a <__stack+0xeb>
 248:	40 e2       	ldi	r20, 0x20	; 32
		SPI_M_DDR	 |= slave;
 24a:	87 b3       	in	r24, 0x17	; 23
 24c:	84 2b       	or	r24, r20
 24e:	87 bb       	out	0x17, r24	; 23
		
		// pull HIGH to prepare for tx
		SPI_M_PORT	 |= slave;
 250:	88 b3       	in	r24, 0x18	; 24
 252:	84 2b       	or	r24, r20
 254:	88 bb       	out	0x18, r24	; 24
 256:	83 ef       	ldi	r24, 0xF3	; 243
 258:	91 e0       	ldi	r25, 0x01	; 1
 25a:	01 97       	sbiw	r24, 0x01	; 1
 25c:	f1 f7       	brne	.-4      	; 0x25a <__stack+0xfb>
 25e:	00 c0       	rjmp	.+0      	; 0x260 <__stack+0x101>
 260:	00 00       	nop
		_delay_ms(m_clk_ms);
		
		SPI_M_DO_REG  &= ~_BV(SPI_M_CLK);
 262:	db 98       	cbi	0x1b, 3	; 27
		SPI_M_DO_REG &= ~_BV(SPI_M_DO);
 264:	df 98       	cbi	0x1b, 7	; 27
 266:	e3 ef       	ldi	r30, 0xF3	; 243
 268:	f1 e0       	ldi	r31, 0x01	; 1
 26a:	31 97       	sbiw	r30, 0x01	; 1
 26c:	f1 f7       	brne	.-4      	; 0x26a <__stack+0x10b>
 26e:	00 c0       	rjmp	.+0      	; 0x270 <__stack+0x111>
 270:	00 00       	nop
void sendVector(uint8_t newBlockDirection) {
	
	//	cur_state = SpiMaster;
	
	
	TOGGLE_STATUS;
 272:	9b b3       	in	r25, 0x1b	; 27
 274:	81 e0       	ldi	r24, 0x01	; 1
 276:	89 27       	eor	r24, r25
 278:	8b bb       	out	0x1b, r24	; 27
 27a:	83 ef       	ldi	r24, 0xF3	; 243
 27c:	91 e0       	ldi	r25, 0x01	; 1
 27e:	01 97       	sbiw	r24, 0x01	; 1
 280:	f1 f7       	brne	.-4      	; 0x27e <__stack+0x11f>
 282:	00 c0       	rjmp	.+0      	; 0x284 <__stack+0x125>
 284:	00 00       	nop
	_delay_ms(m_clk_ms);
	TOGGLE_STATUS;
 286:	9b b3       	in	r25, 0x1b	; 27
 288:	81 e0       	ldi	r24, 0x01	; 1
 28a:	89 27       	eor	r24, r25
 28c:	8b bb       	out	0x1b, r24	; 27
 28e:	e3 ef       	ldi	r30, 0xF3	; 243
 290:	f1 e0       	ldi	r31, 0x01	; 1
 292:	31 97       	sbiw	r30, 0x01	; 1
 294:	f1 f7       	brne	.-4      	; 0x292 <__stack+0x133>
 296:	00 c0       	rjmp	.+0      	; 0x298 <__stack+0x139>
 298:	00 00       	nop
	_delay_ms(m_clk_ms);
	TOGGLE_STATUS;
 29a:	9b b3       	in	r25, 0x1b	; 27
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	89 27       	eor	r24, r25
 2a0:	8b bb       	out	0x1b, r24	; 27
 2a2:	83 ef       	ldi	r24, 0xF3	; 243
 2a4:	91 e0       	ldi	r25, 0x01	; 1
 2a6:	01 97       	sbiw	r24, 0x01	; 1
 2a8:	f1 f7       	brne	.-4      	; 0x2a6 <__stack+0x147>
 2aa:	00 c0       	rjmp	.+0      	; 0x2ac <__stack+0x14d>
 2ac:	00 00       	nop
	_delay_ms(m_clk_ms);
	TOGGLE_STATUS;
 2ae:	9b b3       	in	r25, 0x1b	; 27
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	89 27       	eor	r24, r25
 2b4:	8b bb       	out	0x1b, r24	; 27
 2b6:	e3 ef       	ldi	r30, 0xF3	; 243
 2b8:	f1 e0       	ldi	r31, 0x01	; 1
 2ba:	31 97       	sbiw	r30, 0x01	; 1
 2bc:	f1 f7       	brne	.-4      	; 0x2ba <__stack+0x15b>
 2be:	00 c0       	rjmp	.+0      	; 0x2c0 <__stack+0x161>
 2c0:	00 00       	nop
	_delay_ms(m_clk_ms);
	
	
	// pull slave select LOW to signal tx start
	SPI_M_PORT &= ~newBlockDirection;
 2c2:	88 b3       	in	r24, 0x18	; 24
 2c4:	94 2f       	mov	r25, r20
 2c6:	90 95       	com	r25
 2c8:	89 23       	and	r24, r25
 2ca:	88 bb       	out	0x18, r24	; 24
	
	// put bits on data out line
	while (m_data_out_pos--) {
 2cc:	80 91 60 00 	lds	r24, 0x0060
 2d0:	9f ef       	ldi	r25, 0xFF	; 255
 2d2:	98 0f       	add	r25, r24
 2d4:	90 93 60 00 	sts	0x0060, r25
 2d8:	88 23       	and	r24, r24
 2da:	21 f1       	breq	.+72     	; 0x324 <__stack+0x1c5>
		SPI_M_DO_REG = (SPI_M_DO_REG & ~_BV(SPI_M_DO)) | (((i2c_addr >> m_data_out_pos) & 0b00000001) << SPI_M_DO);
 2dc:	2b b3       	in	r18, 0x1b	; 27
 2de:	80 91 64 00 	lds	r24, 0x0064
 2e2:	30 91 60 00 	lds	r19, 0x0060
 2e6:	90 e0       	ldi	r25, 0x00	; 0
 2e8:	02 c0       	rjmp	.+4      	; 0x2ee <__stack+0x18f>
 2ea:	95 95       	asr	r25
 2ec:	87 95       	ror	r24
 2ee:	3a 95       	dec	r19
 2f0:	e2 f7       	brpl	.-8      	; 0x2ea <__stack+0x18b>
 2f2:	80 fb       	bst	r24, 0
 2f4:	27 f9       	bld	r18, 7
 2f6:	2b bb       	out	0x1b, r18	; 27
		
		// pulse clock
		SPI_M_DO_REG |= _BV(SPI_M_CLK);
 2f8:	db 9a       	sbi	0x1b, 3	; 27
 2fa:	83 ef       	ldi	r24, 0xF3	; 243
 2fc:	91 e0       	ldi	r25, 0x01	; 1
 2fe:	01 97       	sbiw	r24, 0x01	; 1
 300:	f1 f7       	brne	.-4      	; 0x2fe <__stack+0x19f>
 302:	00 c0       	rjmp	.+0      	; 0x304 <__stack+0x1a5>
 304:	00 00       	nop
		_delay_ms(m_clk_ms);
		SPI_M_DO_REG &= ~_BV(SPI_M_CLK);
 306:	db 98       	cbi	0x1b, 3	; 27
 308:	e3 ef       	ldi	r30, 0xF3	; 243
 30a:	f1 e0       	ldi	r31, 0x01	; 1
 30c:	31 97       	sbiw	r30, 0x01	; 1
 30e:	f1 f7       	brne	.-4      	; 0x30c <__stack+0x1ad>
 310:	00 c0       	rjmp	.+0      	; 0x312 <__stack+0x1b3>
 312:	00 00       	nop
	
	// pull slave select LOW to signal tx start
	SPI_M_PORT &= ~newBlockDirection;
	
	// put bits on data out line
	while (m_data_out_pos--) {
 314:	80 91 60 00 	lds	r24, 0x0060
 318:	9f ef       	ldi	r25, 0xFF	; 255
 31a:	98 0f       	add	r25, r24
 31c:	90 93 60 00 	sts	0x0060, r25
 320:	81 11       	cpse	r24, r1
 322:	dc cf       	rjmp	.-72     	; 0x2dc <__stack+0x17d>
		SPI_M_DO_REG &= ~_BV(SPI_M_CLK);
		_delay_ms(m_clk_ms);
	}
	
	// reset position
	m_data_out_pos = 8;
 324:	88 e0       	ldi	r24, 0x08	; 8
 326:	80 93 60 00 	sts	0x0060, r24
	
	// pull HIGH to signal end of tx
	SPI_M_PORT |= newBlockDirection;
 32a:	88 b3       	in	r24, 0x18	; 24
 32c:	48 2b       	or	r20, r24
 32e:	48 bb       	out	0x18, r20	; 24
		default:
			break;
	}
	
	// set i2c address if vector byte received
	if (rx_completed) {
 330:	80 91 65 00 	lds	r24, 0x0065
 334:	88 23       	and	r24, r24
 336:	09 f4       	brne	.+2      	; 0x33a <__stack+0x1db>
 338:	40 c0       	rjmp	.+128    	; 0x3ba <__stack+0x25b>
		// reset positions
#ifdef SPI_S_DO
		s_data_out_pos = 8;
#endif
		
		s_data_in_pos = 8;
 33a:	88 e0       	ldi	r24, 0x08	; 8
 33c:	80 93 61 00 	sts	0x0061, r24
		
		// assign address from transmitted byte (vector)
		// position structure: bits [2:0] are x-coord, [6:3] are y-coord
		// set x-coord [2:0], increment if triggered from the left
		i2c_addr |= (spi_s_data_in & 0b00000111) + (trig_f_left);
 340:	80 91 69 00 	lds	r24, 0x0069
 344:	20 91 66 00 	lds	r18, 0x0066
 348:	90 91 64 00 	lds	r25, 0x0064
 34c:	87 70       	andi	r24, 0x07	; 7
 34e:	82 0f       	add	r24, r18
 350:	89 2b       	or	r24, r25
 352:	80 93 64 00 	sts	0x0064, r24
		
		// set y-coord [6:3], increment if triggered from below
		i2c_addr |= (spi_s_data_in & 0b01111000) + (trig_f_below << 3);
 356:	80 91 69 00 	lds	r24, 0x0069
 35a:	20 91 67 00 	lds	r18, 0x0067
 35e:	90 91 64 00 	lds	r25, 0x0064
 362:	22 0f       	add	r18, r18
 364:	22 0f       	add	r18, r18
 366:	22 0f       	add	r18, r18
 368:	88 77       	andi	r24, 0x78	; 120
 36a:	82 0f       	add	r24, r18
 36c:	89 2b       	or	r24, r25
 36e:	80 93 64 00 	sts	0x0064, r24
	//	spi_s_data_in = 0;
	//	i2c_addr = 0;
	//	rx_completed = 0;
	#endif
	#ifdef MCU_461
	PORTA &= 0b11001001;
 372:	8b b3       	in	r24, 0x1b	; 27
 374:	89 7c       	andi	r24, 0xC9	; 201
 376:	8b bb       	out	0x1b, r24	; 27
	PORTA |= ((i2c_addr << 1) & 0b00000110);
 378:	9b b3       	in	r25, 0x1b	; 27
 37a:	80 91 64 00 	lds	r24, 0x0064
 37e:	88 0f       	add	r24, r24
 380:	86 70       	andi	r24, 0x06	; 6
 382:	89 2b       	or	r24, r25
 384:	8b bb       	out	0x1b, r24	; 27
	PORTA |= ((i2c_addr << 1) & 0b00110000);
 386:	9b b3       	in	r25, 0x1b	; 27
 388:	80 91 64 00 	lds	r24, 0x0064
 38c:	88 0f       	add	r24, r24
 38e:	80 73       	andi	r24, 0x30	; 48
 390:	89 2b       	or	r24, r25
 392:	8b bb       	out	0x1b, r24	; 27
		
		// set y-coord [6:3], increment if triggered from below
		i2c_addr |= (spi_s_data_in & 0b01111000) + (trig_f_below << 3);
		
		showAddress();
		setup_i2c(i2c_addr);
 394:	80 91 64 00 	lds	r24, 0x0064
 398:	06 d1       	rcall	.+524    	; 0x5a6 <setup_i2c>
void initSPIMaster(void) {
	
	// disable interrupts for setup
	//	cli();
	
	cur_state = SpiMasterHandshake;
 39a:	84 e0       	ldi	r24, 0x04	; 4
 39c:	80 93 6c 00 	sts	0x006C, r24
	
	// SPI master signal directions
	SPI_M_DO_DDR |= _BV(SPI_M_CLK_DIR);		// set master clock as output
 3a0:	d7 9a       	sbi	0x1a, 7	; 26
	SPI_M_DO_DDR |= _BV(SPI_M_DO_DIR);		// set master DO as output
 3a2:	d7 9a       	sbi	0x1a, 7	; 26
	
	// set slave-selects temporarily as inputs to "listen"
	// for new block presence
	SPI_M_DDR	 &= ~_BV(SPI_T_A_DIR);
 3a4:	be 98       	cbi	0x17, 6	; 23
	SPI_M_DDR	 &= ~_BV(SPI_T_R_DIR);
 3a6:	bd 98       	cbi	0x17, 5	; 23
	
	// enable pin change interrupts (PCI)
	GIMSK		 |= _BV(SPI_M_INT_PORT);	// SPI interrupt port
 3a8:	8b b7       	in	r24, 0x3b	; 59
 3aa:	80 62       	ori	r24, 0x20	; 32
 3ac:	8b bf       	out	0x3b, r24	; 59
	SPI_PCMSK	 |= _BV(SPI_T_A_PCINT);		// SPI slave select to-right intrpt
 3ae:	82 b5       	in	r24, 0x22	; 34
 3b0:	80 64       	ori	r24, 0x40	; 64
 3b2:	82 bd       	out	0x22, r24	; 34
	SPI_PCMSK	 |= _BV(SPI_T_R_PCINT);		// SPI slave select to-above intrpt
 3b4:	82 b5       	in	r24, 0x22	; 34
 3b6:	80 62       	ori	r24, 0x20	; 32
 3b8:	82 bd       	out	0x22, r24	; 34
//		GIMSK &= ~_BV(PCIE);			// PORTB
//		return;
	}
	
	// update history
	prev_pin_b = SPI_S_PIN_REG;
 3ba:	86 b3       	in	r24, 0x16	; 22
 3bc:	80 93 68 00 	sts	0x0068, r24
}
 3c0:	ff 91       	pop	r31
 3c2:	ef 91       	pop	r30
 3c4:	bf 91       	pop	r27
 3c6:	af 91       	pop	r26
 3c8:	9f 91       	pop	r25
 3ca:	8f 91       	pop	r24
 3cc:	7f 91       	pop	r23
 3ce:	6f 91       	pop	r22
 3d0:	5f 91       	pop	r21
 3d2:	4f 91       	pop	r20
 3d4:	3f 91       	pop	r19
 3d6:	2f 91       	pop	r18
 3d8:	0f 90       	pop	r0
 3da:	0f be       	out	0x3f, r0	; 63
 3dc:	0f 90       	pop	r0
 3de:	1f 90       	pop	r1
 3e0:	18 95       	reti

000003e2 <WDT_off>:

void WDT_off(void) //disable watchdog timer may be 461 specific
{
	//_WDR(); //atmel docs
	/* Clear WDRF in MCUSR */
	MCUSR = 0x00;
 3e2:	14 be       	out	0x34, r1	; 52
	/* Write logical one to WDCE and WDE */
	WDTCR |= (1<<WDCE) | (1<<WDE);
 3e4:	81 b5       	in	r24, 0x21	; 33
 3e6:	88 61       	ori	r24, 0x18	; 24
 3e8:	81 bd       	out	0x21, r24	; 33
	/* Turn off WDT */
	WDTCR = 0x00;
 3ea:	11 bc       	out	0x21, r1	; 33
 3ec:	08 95       	ret

000003ee <main>:
}

int main(void) {
 3ee:	cf 93       	push	r28
	
	WDT_off(); 
 3f0:	f8 df       	rcall	.-16     	; 0x3e2 <WDT_off>
	DDRA |= _BV(PD3);
	DDRA |= _BV(STATUS_LED);
	DDRA |= _BV(ERROR_LED);
	#endif
	#ifdef MCU_461
	DDRA |= _BV(PA1);
 3f2:	d1 9a       	sbi	0x1a, 1	; 26
	DDRA |= _BV(PA2);
 3f4:	d2 9a       	sbi	0x1a, 2	; 26
	DDRA |= _BV(PA4);
 3f6:	d4 9a       	sbi	0x1a, 4	; 26
	DDRA |= _BV(PA5);
 3f8:	d5 9a       	sbi	0x1a, 5	; 26
	DDRA |= _BV(STATUS_LED);
 3fa:	d0 9a       	sbi	0x1a, 0	; 26
	DDRA |= _BV(ERROR_LED);
 3fc:	d3 9a       	sbi	0x1a, 3	; 26
		_delay_ms(25);
		PORTD &= ~_BV(PD0 + i);
	}
	#endif
	#ifdef MCU_461
	PORTA |= _BV(PA1);
 3fe:	d9 9a       	sbi	0x1b, 1	; 27
 400:	89 e6       	ldi	r24, 0x69	; 105
 402:	98 e1       	ldi	r25, 0x18	; 24
 404:	01 97       	sbiw	r24, 0x01	; 1
 406:	f1 f7       	brne	.-4      	; 0x404 <main+0x16>
 408:	00 c0       	rjmp	.+0      	; 0x40a <main+0x1c>
 40a:	00 00       	nop
	_delay_ms(25);
	PORTA |= _BV(PA2);
 40c:	da 9a       	sbi	0x1b, 2	; 27
 40e:	e9 e6       	ldi	r30, 0x69	; 105
 410:	f8 e1       	ldi	r31, 0x18	; 24
 412:	31 97       	sbiw	r30, 0x01	; 1
 414:	f1 f7       	brne	.-4      	; 0x412 <main+0x24>
 416:	00 c0       	rjmp	.+0      	; 0x418 <main+0x2a>
 418:	00 00       	nop
	_delay_ms(25);
	PORTA |= _BV(PA4);
 41a:	dc 9a       	sbi	0x1b, 4	; 27
 41c:	89 e6       	ldi	r24, 0x69	; 105
 41e:	98 e1       	ldi	r25, 0x18	; 24
 420:	01 97       	sbiw	r24, 0x01	; 1
 422:	f1 f7       	brne	.-4      	; 0x420 <main+0x32>
 424:	00 c0       	rjmp	.+0      	; 0x426 <main+0x38>
 426:	00 00       	nop
	_delay_ms(25);
	PORTA |= _BV(PA5);
 428:	dd 9a       	sbi	0x1b, 5	; 27
 42a:	e9 e6       	ldi	r30, 0x69	; 105
 42c:	f8 e1       	ldi	r31, 0x18	; 24
 42e:	31 97       	sbiw	r30, 0x01	; 1
 430:	f1 f7       	brne	.-4      	; 0x42e <main+0x40>
 432:	00 c0       	rjmp	.+0      	; 0x434 <main+0x46>
 434:	00 00       	nop
	_delay_ms(25);
	PORTA &= ~_BV(PA1);
 436:	d9 98       	cbi	0x1b, 1	; 27
 438:	89 e6       	ldi	r24, 0x69	; 105
 43a:	98 e1       	ldi	r25, 0x18	; 24
 43c:	01 97       	sbiw	r24, 0x01	; 1
 43e:	f1 f7       	brne	.-4      	; 0x43c <main+0x4e>
 440:	00 c0       	rjmp	.+0      	; 0x442 <main+0x54>
 442:	00 00       	nop
	_delay_ms(25);
	PORTA &= ~_BV(PA2);
 444:	da 98       	cbi	0x1b, 2	; 27
 446:	e9 e6       	ldi	r30, 0x69	; 105
 448:	f8 e1       	ldi	r31, 0x18	; 24
 44a:	31 97       	sbiw	r30, 0x01	; 1
 44c:	f1 f7       	brne	.-4      	; 0x44a <main+0x5c>
 44e:	00 c0       	rjmp	.+0      	; 0x450 <main+0x62>
 450:	00 00       	nop
	_delay_ms(25);
	PORTA &= ~_BV(PA4);
 452:	dc 98       	cbi	0x1b, 4	; 27
 454:	89 e6       	ldi	r24, 0x69	; 105
 456:	98 e1       	ldi	r25, 0x18	; 24
 458:	01 97       	sbiw	r24, 0x01	; 1
 45a:	f1 f7       	brne	.-4      	; 0x458 <main+0x6a>
 45c:	00 c0       	rjmp	.+0      	; 0x45e <main+0x70>
 45e:	00 00       	nop
	_delay_ms(25);
	PORTA &= ~_BV(PA5);
 460:	dd 98       	cbi	0x1b, 5	; 27
 462:	e9 e6       	ldi	r30, 0x69	; 105
 464:	f8 e1       	ldi	r31, 0x18	; 24
 466:	31 97       	sbiw	r30, 0x01	; 1
 468:	f1 f7       	brne	.-4      	; 0x466 <main+0x78>
 46a:	00 c0       	rjmp	.+0      	; 0x46c <main+0x7e>
 46c:	00 00       	nop
/**
 *	Initializes pins and registers for handshake protocol
 */
void initHandshake(void) {
	
	cur_state = StartHandshake;
 46e:	81 e0       	ldi	r24, 0x01	; 1
 470:	80 93 6c 00 	sts	0x006C, r24

	// SPI signal directions
	SPI_S_DDR	 &= ~_BV(SPI_S_CLK_DIR);	// set slave clock as input
 474:	bc 98       	cbi	0x17, 4	; 23
	SPI_S_DI_DDR &= ~_BV(SPI_S_DI_DIR);		// set slave DI as input
 476:	d6 98       	cbi	0x1a, 6	; 26
	
	// set slave selects temporarily as outputs to "announce" new block presence
	SPI_S_DDR	 |= _BV(SPI_F_B_DIR);
 478:	bb 9a       	sbi	0x17, 3	; 23
	SPI_S_DDR	 |= _BV(SPI_F_L_DIR);
 47a:	b9 9a       	sbi	0x17, 1	; 23
	
	// start slave selects low
	SPI_S_PORT	 &= ~_BV(SS_F_BELOW);
 47c:	c3 98       	cbi	0x18, 3	; 24
	SPI_S_PORT	 &= ~_BV(SS_F_LEFT);
 47e:	c1 98       	cbi	0x18, 1	; 24
	
	// enable pin change interrupts (PCI)
	GIMSK		 |= _BV(SPI_S_INT_PORT);	// SPI slave interrupt port
 480:	8b b7       	in	r24, 0x3b	; 59
 482:	80 61       	ori	r24, 0x10	; 16
 484:	8b bf       	out	0x3b, r24	; 59
	GIMSK		 |= _BV(SPI_CLK_INT_PRT);	// SPI slave clock interrupt port
 486:	8b b7       	in	r24, 0x3b	; 59
 488:	80 62       	ori	r24, 0x20	; 32
 48a:	8b bf       	out	0x3b, r24	; 59
	SPI_PCMSK	 |= _BV(SPI_S_CLK_PCINT);	// SPI slave clock
 48c:	82 b5       	in	r24, 0x22	; 34
 48e:	80 61       	ori	r24, 0x10	; 16
 490:	82 bd       	out	0x22, r24	; 34
	
	sei();									// enable interrupts
 492:	78 94       	sei

void waitForCompletedHandshake(void) {
	uint8_t left = 1;
	
	// bring SS_F_LEFT or SS_F_BELOW to HIGH
	SPI_S_PORT |= _BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 494:	c1 9a       	sbi	0x18, 1	; 24
 496:	89 e6       	ldi	r24, 0x69	; 105
 498:	98 e1       	ldi	r25, 0x18	; 24
 49a:	01 97       	sbiw	r24, 0x01	; 1
 49c:	f1 f7       	brne	.-4      	; 0x49a <main+0xac>
 49e:	00 c0       	rjmp	.+0      	; 0x4a0 <main+0xb2>
 4a0:	00 00       	nop
	
	// master processor may be busy
	_delay_ms(25);
	
	// spin until handshake has been recognized
	while (cur_state == StartHandshake && !hs_started) {
 4a2:	80 91 6c 00 	lds	r24, 0x006C
 4a6:	81 30       	cpi	r24, 0x01	; 1
 4a8:	19 f5       	brne	.+70     	; 0x4f0 <main+0x102>
 4aa:	80 91 6b 00 	lds	r24, 0x006B
 4ae:	81 11       	cpse	r24, r1
 4b0:	1f c0       	rjmp	.+62     	; 0x4f0 <main+0x102>
	_delay_ms(25);
	#endif
}

void waitForCompletedHandshake(void) {
	uint8_t left = 1;
 4b2:	81 e0       	ldi	r24, 0x01	; 1
		
		// re-eneable clock pin change interrupt
		SPI_PCMSK |= _BV(SPI_S_CLK_PCINT);
		
		// toggle to other input select
		left = !left;
 4b4:	61 e0       	ldi	r22, 0x01	; 1
		
		// bring SS_F_LEFT or SS_F_BELOW to HIGH
		SPI_S_PORT |= _BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 4b6:	52 e0       	ldi	r21, 0x02	; 2
		
		// re-eneable clock pin change interrupt
		SPI_PCMSK |= _BV(SPI_S_CLK_PCINT);
		
		// toggle to other input select
		left = !left;
 4b8:	40 e0       	ldi	r20, 0x00	; 0
		
		// bring SS_F_LEFT or SS_F_BELOW to HIGH
		SPI_S_PORT |= _BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 4ba:	38 e0       	ldi	r19, 0x08	; 8
	
	// spin until handshake has been recognized
	while (cur_state == StartHandshake && !hs_started) {

		// disable clock pin change interrupt
		SPI_PCMSK &= ~_BV(SPI_S_CLK_PCINT);
 4bc:	92 b5       	in	r25, 0x22	; 34
 4be:	9f 7e       	andi	r25, 0xEF	; 239
 4c0:	92 bd       	out	0x22, r25	; 34
		
		// bring SS_F_LEFT or SS_F_BELOW back down LOW
		SPI_S_PORT &= ~_BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 4c2:	98 b3       	in	r25, 0x18	; 24
 4c4:	81 11       	cpse	r24, r1
 4c6:	20 c0       	rjmp	.+64     	; 0x508 <main+0x11a>
 4c8:	2e c0       	rjmp	.+92     	; 0x526 <main+0x138>
		
		// toggle to other input select
		left = !left;
		
		// bring SS_F_LEFT or SS_F_BELOW to HIGH
		SPI_S_PORT |= _BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 4ca:	92 2b       	or	r25, r18
 4cc:	98 bb       	out	0x18, r25	; 24
 4ce:	e9 e6       	ldi	r30, 0x69	; 105
 4d0:	f8 e1       	ldi	r31, 0x18	; 24
 4d2:	31 97       	sbiw	r30, 0x01	; 1
 4d4:	f1 f7       	brne	.-4      	; 0x4d2 <main+0xe4>
 4d6:	00 c0       	rjmp	.+0      	; 0x4d8 <main+0xea>
 4d8:	00 00       	nop
		
		// master processor may be busy
		_delay_ms(25);
		
		TOGGLE_ERROR;
 4da:	9b b3       	in	r25, 0x1b	; 27
 4dc:	93 27       	eor	r25, r19
 4de:	9b bb       	out	0x1b, r25	; 27
	
	// master processor may be busy
	_delay_ms(25);
	
	// spin until handshake has been recognized
	while (cur_state == StartHandshake && !hs_started) {
 4e0:	90 91 6c 00 	lds	r25, 0x006C
 4e4:	91 30       	cpi	r25, 0x01	; 1
 4e6:	21 f4       	brne	.+8      	; 0x4f0 <main+0x102>
 4e8:	90 91 6b 00 	lds	r25, 0x006B
 4ec:	99 23       	and	r25, r25
 4ee:	31 f3       	breq	.-52     	; 0x4bc <main+0xce>
	startupSequence();

	initHandshake();
	waitForCompletedHandshake();

	PORTA &= 0b11000000;
 4f0:	8b b3       	in	r24, 0x1b	; 27
 4f2:	80 7c       	andi	r24, 0xC0	; 192
 4f4:	8b bb       	out	0x1b, r24	; 27
	
	while (loop_i2c()) {
		TOGGLE_STATUS;
 4f6:	c1 e0       	ldi	r28, 0x01	; 1
	initHandshake();
	waitForCompletedHandshake();

	PORTA &= 0b11000000;
	
	while (loop_i2c()) {
 4f8:	03 c0       	rjmp	.+6      	; 0x500 <main+0x112>
		TOGGLE_STATUS;
 4fa:	8b b3       	in	r24, 0x1b	; 27
 4fc:	8c 27       	eor	r24, r28
 4fe:	8b bb       	out	0x1b, r24	; 27
	initHandshake();
	waitForCompletedHandshake();

	PORTA &= 0b11000000;
	
	while (loop_i2c()) {
 500:	60 d0       	rcall	.+192    	; 0x5c2 <loop_i2c>
 502:	89 2b       	or	r24, r25
 504:	d1 f7       	brne	.-12     	; 0x4fa <main+0x10c>
 506:	1e c0       	rjmp	.+60     	; 0x544 <main+0x156>

		// disable clock pin change interrupt
		SPI_PCMSK &= ~_BV(SPI_S_CLK_PCINT);
		
		// bring SS_F_LEFT or SS_F_BELOW back down LOW
		SPI_S_PORT &= ~_BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 508:	9d 7f       	andi	r25, 0xFD	; 253
 50a:	98 bb       	out	0x18, r25	; 24
 50c:	e9 e6       	ldi	r30, 0x69	; 105
 50e:	f8 e1       	ldi	r31, 0x18	; 24
 510:	31 97       	sbiw	r30, 0x01	; 1
 512:	f1 f7       	brne	.-4      	; 0x510 <main+0x122>
 514:	00 c0       	rjmp	.+0      	; 0x516 <main+0x128>
 516:	00 00       	nop
		
		// give more time to finish
		_delay_ms(25);
		
		// re-eneable clock pin change interrupt
		SPI_PCMSK |= _BV(SPI_S_CLK_PCINT);
 518:	82 b5       	in	r24, 0x22	; 34
 51a:	80 61       	ori	r24, 0x10	; 16
 51c:	82 bd       	out	0x22, r24	; 34
		
		// toggle to other input select
		left = !left;
		
		// bring SS_F_LEFT or SS_F_BELOW to HIGH
		SPI_S_PORT |= _BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 51e:	28 b3       	in	r18, 0x18	; 24
		
		// re-eneable clock pin change interrupt
		SPI_PCMSK |= _BV(SPI_S_CLK_PCINT);
		
		// toggle to other input select
		left = !left;
 520:	84 2f       	mov	r24, r20
		
		// bring SS_F_LEFT or SS_F_BELOW to HIGH
		SPI_S_PORT |= _BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 522:	93 2f       	mov	r25, r19
 524:	d2 cf       	rjmp	.-92     	; 0x4ca <main+0xdc>

		// disable clock pin change interrupt
		SPI_PCMSK &= ~_BV(SPI_S_CLK_PCINT);
		
		// bring SS_F_LEFT or SS_F_BELOW back down LOW
		SPI_S_PORT &= ~_BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 526:	97 7f       	andi	r25, 0xF7	; 247
 528:	98 bb       	out	0x18, r25	; 24
 52a:	89 e6       	ldi	r24, 0x69	; 105
 52c:	98 e1       	ldi	r25, 0x18	; 24
 52e:	01 97       	sbiw	r24, 0x01	; 1
 530:	f1 f7       	brne	.-4      	; 0x52e <main+0x140>
 532:	00 c0       	rjmp	.+0      	; 0x534 <main+0x146>
 534:	00 00       	nop
		
		// give more time to finish
		_delay_ms(25);
		
		// re-eneable clock pin change interrupt
		SPI_PCMSK |= _BV(SPI_S_CLK_PCINT);
 536:	82 b5       	in	r24, 0x22	; 34
 538:	80 61       	ori	r24, 0x10	; 16
 53a:	82 bd       	out	0x22, r24	; 34
		
		// toggle to other input select
		left = !left;
		
		// bring SS_F_LEFT or SS_F_BELOW to HIGH
		SPI_S_PORT |= _BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 53c:	28 b3       	in	r18, 0x18	; 24
		
		// re-eneable clock pin change interrupt
		SPI_PCMSK |= _BV(SPI_S_CLK_PCINT);
		
		// toggle to other input select
		left = !left;
 53e:	86 2f       	mov	r24, r22
		
		// bring SS_F_LEFT or SS_F_BELOW to HIGH
		SPI_S_PORT |= _BV((left) ? (SS_F_LEFT) : (SS_F_BELOW));
 540:	95 2f       	mov	r25, r21
 542:	c3 cf       	rjmp	.-122    	; 0x4ca <main+0xdc>
 544:	87 e8       	ldi	r24, 0x87	; 135
 546:	93 e1       	ldi	r25, 0x13	; 19
 548:	01 97       	sbiw	r24, 0x01	; 1
 54a:	f1 f7       	brne	.-4      	; 0x548 <main+0x15a>
 54c:	00 c0       	rjmp	.+0      	; 0x54e <main+0x160>
 54e:	00 00       	nop
	while (loop_i2c()) {
		TOGGLE_STATUS;
	}
	_delay_ms(20);
	return 0; // never reached
}
 550:	80 e0       	ldi	r24, 0x00	; 0
 552:	90 e0       	ldi	r25, 0x00	; 0
 554:	cf 91       	pop	r28
 556:	08 95       	ret

00000558 <receiveEvent_i2c>:
  }
}

void receiveEvent_i2c(uint8_t HowMany) //this runs when a write is detected for address 
{                                  //flow is slave_write then state_# then value. 3 bytes to changes omething
    switch (State_i2c)
 558:	80 91 99 00 	lds	r24, 0x0099
 55c:	82 30       	cpi	r24, 0x02	; 2
 55e:	39 f0       	breq	.+14     	; 0x56e <receiveEvent_i2c+0x16>
 560:	83 30       	cpi	r24, 0x03	; 3
 562:	19 f0       	breq	.+6      	; 0x56a <receiveEvent_i2c+0x12>
 564:	81 30       	cpi	r24, 0x01	; 1
 566:	71 f4       	brne	.+28     	; 0x584 <receiveEvent_i2c+0x2c>
 568:	07 c0       	rjmp	.+14     	; 0x578 <receiveEvent_i2c+0x20>
    {
	  case 3: //reset
		
		usiTwiReceiveByte(); //trash 3rd byte
 56a:	75 d0       	rcall	.+234    	; 0x656 <usiTwiReceiveByte>
		break;
 56c:	08 95       	ret
      case 2: //changing slave address
        usiTwiSlaveInit(usiTwiReceiveByte());
 56e:	73 d0       	rcall	.+230    	; 0x656 <usiTwiReceiveByte>
 570:	4d d0       	rcall	.+154    	; 0x60c <usiTwiSlaveInit>
        State_i2c = 0;
 572:	10 92 99 00 	sts	0x0099, r1
        break;
 576:	08 95       	ret
      case 1: //setting a new function
        Block_Function = usiTwiReceiveByte();
 578:	6e d0       	rcall	.+220    	; 0x656 <usiTwiReceiveByte>
 57a:	80 93 62 00 	sts	0x0062, r24
        State_i2c = 0;
 57e:	10 92 99 00 	sts	0x0099, r1
        break;
 582:	08 95       	ret
      case 0: //setting a new state, default
      default:       
        State_i2c = usiTwiReceiveByte();
 584:	68 d0       	rcall	.+208    	; 0x656 <usiTwiReceiveByte>
 586:	80 93 99 00 	sts	0x0099, r24
 58a:	08 95       	ret

0000058c <Demo_Function_Select>:
void setup_i2c(uint8_t slave_add);
int loop_i2c();

void Demo_Function_Select()
{
	Block_Function = ((PINA >>1) & 0b00000111); //port A inputs 1,2,3
 58c:	89 b3       	in	r24, 0x19	; 25
 58e:	86 95       	lsr	r24
 590:	87 70       	andi	r24, 0x07	; 7
 592:	80 93 62 00 	sts	0x0062, r24
 596:	08 95       	ret

00000598 <requestEvent_i2c>:
	WDTCR = 0x08;
}

void requestEvent_i2c()  //this runs when a read is detected for address
{  
  switch (State_i2c)
 598:	80 91 99 00 	lds	r24, 0x0099
  {
  case 0: //reading the function, default
  default:
	Demo_Function_Select();
 59c:	f7 df       	rcall	.-18     	; 0x58c <Demo_Function_Select>
    usiTwiTransmitByte(Block_Function);
 59e:	80 91 62 00 	lds	r24, 0x0062
 5a2:	49 d0       	rcall	.+146    	; 0x636 <usiTwiTransmitByte>
 5a4:	08 95       	ret

000005a6 <setup_i2c>:
    }
}

void I2C_setup(uint8_t slave_add)
{
     usiTwiSlaveInit(slave_add);
 5a6:	32 d0       	rcall	.+100    	; 0x60c <usiTwiSlaveInit>


void setup_i2c(uint8_t slave_add) 
{
     I2C_setup(slave_add);
     usi_onReceiverPtr = receiveEvent_i2c;
 5a8:	8c ea       	ldi	r24, 0xAC	; 172
 5aa:	92 e0       	ldi	r25, 0x02	; 2
 5ac:	90 93 96 00 	sts	0x0096, r25
 5b0:	80 93 95 00 	sts	0x0095, r24
     usi_onRequestPtr = requestEvent_i2c;
 5b4:	8c ec       	ldi	r24, 0xCC	; 204
 5b6:	92 e0       	ldi	r25, 0x02	; 2
 5b8:	90 93 94 00 	sts	0x0094, r25
 5bc:	80 93 93 00 	sts	0x0093, r24
 5c0:	08 95       	ret

000005c2 <loop_i2c>:

}

int loop_i2c() 
{
	if(State_i2c==3)
 5c2:	80 91 99 00 	lds	r24, 0x0099
 5c6:	83 30       	cpi	r24, 0x03	; 3
 5c8:	29 f4       	brne	.+10     	; 0x5d4 <loop_i2c+0x12>
	{
		State_i2c = 0;
 5ca:	10 92 99 00 	sts	0x0099, r1
		return(false);
 5ce:	80 e0       	ldi	r24, 0x00	; 0
 5d0:	90 e0       	ldi	r25, 0x00	; 0
 5d2:	08 95       	ret
	}
    {
		if (!usi_onReceiverPtr)
 5d4:	80 91 95 00 	lds	r24, 0x0095
 5d8:	90 91 96 00 	lds	r25, 0x0096
 5dc:	89 2b       	or	r24, r25
 5de:	69 f0       	breq	.+26     	; 0x5fa <loop_i2c+0x38>
		{
			// no onReceive callback, nothing to do...
			return(true);
		}
		if (!(USISR & ( 1 << USIPF )))
 5e0:	75 9b       	sbis	0x0e, 5	; 14
 5e2:	0e c0       	rjmp	.+28     	; 0x600 <loop_i2c+0x3e>
		{
			// Stop not detected
			return(true);
		}
		uint8_t amount = usiTwiAmountDataInReceiveBuffer();
 5e4:	54 d0       	rcall	.+168    	; 0x68e <usiTwiAmountDataInReceiveBuffer>
		if (amount == 0)
 5e6:	88 23       	and	r24, r24
 5e8:	71 f0       	breq	.+28     	; 0x606 <loop_i2c+0x44>
		{
			// no data in buffer
			return(true);
		}
		usi_onReceiverPtr(amount);
 5ea:	e0 91 95 00 	lds	r30, 0x0095
 5ee:	f0 91 96 00 	lds	r31, 0x0096
 5f2:	09 95       	icall
		return(true);
 5f4:	81 e0       	ldi	r24, 0x01	; 1
 5f6:	90 e0       	ldi	r25, 0x00	; 0
 5f8:	08 95       	ret
	}
    {
		if (!usi_onReceiverPtr)
		{
			// no onReceive callback, nothing to do...
			return(true);
 5fa:	81 e0       	ldi	r24, 0x01	; 1
 5fc:	90 e0       	ldi	r25, 0x00	; 0
 5fe:	08 95       	ret
		}
		if (!(USISR & ( 1 << USIPF )))
		{
			// Stop not detected
			return(true);
 600:	81 e0       	ldi	r24, 0x01	; 1
 602:	90 e0       	ldi	r25, 0x00	; 0
 604:	08 95       	ret
		}
		uint8_t amount = usiTwiAmountDataInReceiveBuffer();
		if (amount == 0)
		{
			// no data in buffer
			return(true);
 606:	81 e0       	ldi	r24, 0x01	; 1
 608:	90 e0       	ldi	r25, 0x00	; 0
		}
		usi_onReceiverPtr(amount);
		return(true);
	}
 60a:	08 95       	ret

0000060c <usiTwiSlaveInit>:
void
flushTwiBuffers(
  void
)
{
  rxTail = 0;
 60c:	10 92 7f 00 	sts	0x007F, r1
  rxHead = 0;
 610:	10 92 80 00 	sts	0x0080, r1
  txTail = 0;
 614:	10 92 6d 00 	sts	0x006D, r1
  txHead = 0;
 618:	10 92 6e 00 	sts	0x006E, r1
)
{

  flushTwiBuffers( );

  slaveAddress = ownAddress;
 61c:	80 93 92 00 	sts	0x0092, r24
  // low when a start condition is detected or a counter overflow (only
  // for USIWM1, USIWM0 = 11).  This inserts a wait state.  SCL is released
  // by the ISRs (USI_START_vect and USI_OVERFLOW_vect).

  // Set SCL and SDA as output
  DDR_USI |= ( 1 << PORT_USI_SCL ) | ( 1 << PORT_USI_SDA );
 620:	87 b3       	in	r24, 0x17	; 23
 622:	85 60       	ori	r24, 0x05	; 5
 624:	87 bb       	out	0x17, r24	; 23
 
  // set SCL high
  PORT_USI |= ( 1 << PORT_USI_SCL );
 626:	c2 9a       	sbi	0x18, 2	; 24

  // set SDA high
  PORT_USI |= ( 1 << PORT_USI_SDA );
 628:	c0 9a       	sbi	0x18, 0	; 24

  // Set SDA as input
  DDR_USI &= ~( 1 << PORT_USI_SDA );
 62a:	b8 98       	cbi	0x17, 0	; 23

  USICR =
 62c:	88 ea       	ldi	r24, 0xA8	; 168
 62e:	8d b9       	out	0x0d, r24	; 13
       // no toggle clock-port pin
       ( 0 << USITC );

  // clear all interrupt flags and reset overflow counter

  USISR = ( 1 << USI_START_COND_INT ) | ( 1 << USIOIF ) | ( 1 << USIPF ) | ( 1 << USIDC );
 630:	80 ef       	ldi	r24, 0xF0	; 240
 632:	8e b9       	out	0x0e, r24	; 14
 634:	08 95       	ret

00000636 <usiTwiTransmitByte>:
{

  uint8_t tmphead;

  // calculate buffer index
  tmphead = ( txHead + 1 ) & TWI_TX_BUFFER_MASK;
 636:	20 91 6e 00 	lds	r18, 0x006E
 63a:	2f 5f       	subi	r18, 0xFF	; 255
 63c:	2f 70       	andi	r18, 0x0F	; 15

  // wait for free space in buffer
  while ( tmphead == txTail );
 63e:	90 91 6d 00 	lds	r25, 0x006D
 642:	29 17       	cp	r18, r25
 644:	e1 f3       	breq	.-8      	; 0x63e <usiTwiTransmitByte+0x8>

  // store data in buffer
  txBuf[ tmphead ] = data;
 646:	e2 2f       	mov	r30, r18
 648:	f0 e0       	ldi	r31, 0x00	; 0
 64a:	e1 59       	subi	r30, 0x91	; 145
 64c:	ff 4f       	sbci	r31, 0xFF	; 255
 64e:	80 83       	st	Z, r24

  // store new index
  txHead = tmphead;
 650:	20 93 6e 00 	sts	0x006E, r18
 654:	08 95       	ret

00000656 <usiTwiReceiveByte>:
  void
)
{

  // wait for Rx data
  while ( rxHead == rxTail );
 656:	90 91 80 00 	lds	r25, 0x0080
 65a:	80 91 7f 00 	lds	r24, 0x007F
 65e:	98 17       	cp	r25, r24
 660:	d1 f3       	breq	.-12     	; 0x656 <usiTwiReceiveByte>

  // calculate buffer index
  rxTail = ( rxTail + 1 ) & TWI_RX_BUFFER_MASK;
 662:	80 91 7f 00 	lds	r24, 0x007F
 666:	8f 5f       	subi	r24, 0xFF	; 255
 668:	8f 70       	andi	r24, 0x0F	; 15
 66a:	80 93 7f 00 	sts	0x007F, r24

  // return data from the buffer.
  return rxBuf[ rxTail ];
 66e:	e0 91 7f 00 	lds	r30, 0x007F
 672:	f0 e0       	ldi	r31, 0x00	; 0
 674:	ef 57       	subi	r30, 0x7F	; 127
 676:	ff 4f       	sbci	r31, 0xFF	; 255

} // end usiTwiReceiveByte
 678:	80 81       	ld	r24, Z
 67a:	08 95       	ret

0000067c <usiTwiDataInReceiveBuffer>:
  void
)
{

  // return 0 (false) if the receive buffer is empty
  return rxHead != rxTail;
 67c:	20 91 80 00 	lds	r18, 0x0080
 680:	90 91 7f 00 	lds	r25, 0x007F
 684:	81 e0       	ldi	r24, 0x01	; 1
 686:	29 13       	cpse	r18, r25
 688:	01 c0       	rjmp	.+2      	; 0x68c <usiTwiDataInReceiveBuffer+0x10>
 68a:	80 e0       	ldi	r24, 0x00	; 0

} // end usiTwiDataInReceiveBuffer
 68c:	08 95       	ret

0000068e <usiTwiAmountDataInReceiveBuffer>:

uint8_t usiTwiAmountDataInReceiveBuffer(void)
{
    if (rxHead == rxTail)
 68e:	90 91 80 00 	lds	r25, 0x0080
 692:	80 91 7f 00 	lds	r24, 0x007F
 696:	98 17       	cp	r25, r24
 698:	99 f0       	breq	.+38     	; 0x6c0 <usiTwiAmountDataInReceiveBuffer+0x32>
    {
        return 0;
    }
    if (rxHead < rxTail)
 69a:	90 91 80 00 	lds	r25, 0x0080
 69e:	80 91 7f 00 	lds	r24, 0x007F
 6a2:	98 17       	cp	r25, r24
 6a4:	38 f4       	brcc	.+14     	; 0x6b4 <usiTwiAmountDataInReceiveBuffer+0x26>
    {
        // Is there a better way ?
        return ((int8_t)rxHead - (int8_t)rxTail) + TWI_RX_BUFFER_SIZE;
 6a6:	80 91 80 00 	lds	r24, 0x0080
 6aa:	90 91 7f 00 	lds	r25, 0x007F
 6ae:	80 5f       	subi	r24, 0xF0	; 240
 6b0:	89 1b       	sub	r24, r25
 6b2:	08 95       	ret
    }
    return rxHead - rxTail;
 6b4:	80 91 80 00 	lds	r24, 0x0080
 6b8:	90 91 7f 00 	lds	r25, 0x007F
 6bc:	89 1b       	sub	r24, r25
 6be:	08 95       	ret

uint8_t usiTwiAmountDataInReceiveBuffer(void)
{
    if (rxHead == rxTail)
    {
        return 0;
 6c0:	80 e0       	ldi	r24, 0x00	; 0
    {
        // Is there a better way ?
        return ((int8_t)rxHead - (int8_t)rxTail) + TWI_RX_BUFFER_SIZE;
    }
    return rxHead - rxTail;
}
 6c2:	08 95       	ret

000006c4 <__vector_7>:
                            USI Start Condition ISR

********************************************************************************/

ISR( USI_START_VECTOR )
{
 6c4:	1f 92       	push	r1
 6c6:	0f 92       	push	r0
 6c8:	0f b6       	in	r0, 0x3f	; 63
 6ca:	0f 92       	push	r0
 6cc:	11 24       	eor	r1, r1
 6ce:	8f 93       	push	r24
  // This triggers on second write, but claims to the callback there is only *one* byte in buffer
  USI_RECEIVE_CALLBACK();
  */

  // set default starting conditions for new TWI package
  overflowState = USI_SLAVE_CHECK_ADDRESS;
 6d0:	10 92 91 00 	sts	0x0091, r1

  // set SDA as input
  DDR_USI &= ~( 1 << PORT_USI_SDA );
 6d4:	b8 98       	cbi	0x17, 0	; 23
  // wait for SCL to go low to ensure the Start Condition has completed (the
  // start detector will hold SCL low ) - if a Stop Condition arises then leave
  // the interrupt to prevent waiting forever - don't use USISR to test for Stop
  // Condition as in Application Note AVR312 because the Stop Condition Flag is
  // going to be set from the last TWI sequence
  while (
 6d6:	b2 9b       	sbis	0x16, 2	; 22
 6d8:	02 c0       	rjmp	.+4      	; 0x6de <__vector_7+0x1a>
       // SCL his high
       ( PIN_USI & ( 1 << PIN_USI_SCL ) ) &&
 6da:	b0 9b       	sbis	0x16, 0	; 22
 6dc:	fc cf       	rjmp	.-8      	; 0x6d6 <__vector_7+0x12>
       // and SDA is low
       !( ( PIN_USI & ( 1 << PIN_USI_SDA ) ) )
  );


  if ( !( PIN_USI & ( 1 << PIN_USI_SDA ) ) )
 6de:	b0 99       	sbic	0x16, 0	; 22
 6e0:	03 c0       	rjmp	.+6      	; 0x6e8 <__vector_7+0x24>
  {

    // a Stop Condition did not occur

    USICR =
 6e2:	88 ef       	ldi	r24, 0xF8	; 248
 6e4:	8d b9       	out	0x0d, r24	; 13
 6e6:	02 c0       	rjmp	.+4      	; 0x6ec <__vector_7+0x28>
  }
  else
  {
    // a Stop Condition did occur

    USICR =
 6e8:	88 ea       	ldi	r24, 0xA8	; 168
 6ea:	8d b9       	out	0x0d, r24	; 13
         // no toggle clock-port pin
         ( 0 << USITC );

  } // end if

  USISR =
 6ec:	80 ef       	ldi	r24, 0xF0	; 240
 6ee:	8e b9       	out	0x0e, r24	; 14
       ( 1 << USIPF ) |( 1 << USIDC ) |
       // set USI to sample 8 bits (count 16 external SCL pin toggles)
       ( 0x0 << USICNT0);


} // end ISR( USI_START_VECTOR )
 6f0:	8f 91       	pop	r24
 6f2:	0f 90       	pop	r0
 6f4:	0f be       	out	0x3f, r0	; 63
 6f6:	0f 90       	pop	r0
 6f8:	1f 90       	pop	r1
 6fa:	18 95       	reti

000006fc <__vector_8>:
Only disabled when waiting for a new Start Condition.

********************************************************************************/

ISR( USI_OVERFLOW_VECTOR )
{
 6fc:	1f 92       	push	r1
 6fe:	0f 92       	push	r0
 700:	0f b6       	in	r0, 0x3f	; 63
 702:	0f 92       	push	r0
 704:	11 24       	eor	r1, r1
 706:	2f 93       	push	r18
 708:	3f 93       	push	r19
 70a:	4f 93       	push	r20
 70c:	5f 93       	push	r21
 70e:	6f 93       	push	r22
 710:	7f 93       	push	r23
 712:	8f 93       	push	r24
 714:	9f 93       	push	r25
 716:	af 93       	push	r26
 718:	bf 93       	push	r27
 71a:	cf 93       	push	r28
 71c:	df 93       	push	r29
 71e:	ef 93       	push	r30
 720:	ff 93       	push	r31

  switch ( overflowState )
 722:	80 91 91 00 	lds	r24, 0x0091
 726:	82 30       	cpi	r24, 0x02	; 2
 728:	09 f4       	brne	.+2      	; 0x72c <__vector_8+0x30>
 72a:	73 c0       	rjmp	.+230    	; 0x812 <__vector_8+0x116>
 72c:	28 f4       	brcc	.+10     	; 0x738 <__vector_8+0x3c>
 72e:	88 23       	and	r24, r24
 730:	59 f0       	breq	.+22     	; 0x748 <__vector_8+0x4c>
 732:	81 30       	cpi	r24, 0x01	; 1
 734:	a1 f1       	breq	.+104    	; 0x79e <__vector_8+0xa2>
 736:	9d c0       	rjmp	.+314    	; 0x872 <__vector_8+0x176>
 738:	84 30       	cpi	r24, 0x04	; 4
 73a:	09 f4       	brne	.+2      	; 0x73e <__vector_8+0x42>
 73c:	72 c0       	rjmp	.+228    	; 0x822 <__vector_8+0x126>
 73e:	38 f1       	brcs	.+78     	; 0x78e <__vector_8+0x92>
 740:	85 30       	cpi	r24, 0x05	; 5
 742:	09 f4       	brne	.+2      	; 0x746 <__vector_8+0x4a>
 744:	75 c0       	rjmp	.+234    	; 0x830 <__vector_8+0x134>
 746:	95 c0       	rjmp	.+298    	; 0x872 <__vector_8+0x176>
  {

    // Address mode: check address and send ACK (and next USI_SLAVE_SEND_DATA) if OK,
    // else reset USI
    case USI_SLAVE_CHECK_ADDRESS:
      if ( ( USIDR == 0 ) || ( ( USIDR >> 1 ) == slaveAddress) )
 748:	8f b1       	in	r24, 0x0f	; 15
 74a:	88 23       	and	r24, r24
 74c:	31 f0       	breq	.+12     	; 0x75a <__vector_8+0x5e>
 74e:	9f b1       	in	r25, 0x0f	; 15
 750:	96 95       	lsr	r25
 752:	80 91 92 00 	lds	r24, 0x0092
 756:	98 13       	cpse	r25, r24
 758:	15 c0       	rjmp	.+42     	; 0x784 <__vector_8+0x88>
      {
         // callback
         if(_onTwiDataRequest) _onTwiDataRequest();
 75a:	e0 91 97 00 	lds	r30, 0x0097
 75e:	f0 91 98 00 	lds	r31, 0x0098
 762:	30 97       	sbiw	r30, 0x00	; 0
 764:	09 f0       	breq	.+2      	; 0x768 <__vector_8+0x6c>
 766:	09 95       	icall
         if ( USIDR & 0x01 )
 768:	78 9b       	sbis	0x0f, 0	; 15
 76a:	04 c0       	rjmp	.+8      	; 0x774 <__vector_8+0x78>
        {
          overflowState = USI_SLAVE_SEND_DATA;
 76c:	81 e0       	ldi	r24, 0x01	; 1
 76e:	80 93 91 00 	sts	0x0091, r24
 772:	03 c0       	rjmp	.+6      	; 0x77a <__vector_8+0x7e>
        }
        else
        {
          overflowState = USI_SLAVE_REQUEST_DATA;
 774:	84 e0       	ldi	r24, 0x04	; 4
 776:	80 93 91 00 	sts	0x0091, r24
        } // end if
        SET_USI_TO_SEND_ACK( );
 77a:	1f b8       	out	0x0f, r1	; 15
 77c:	b8 9a       	sbi	0x17, 0	; 23
 77e:	8e e7       	ldi	r24, 0x7E	; 126
 780:	8e b9       	out	0x0e, r24	; 14
 782:	77 c0       	rjmp	.+238    	; 0x872 <__vector_8+0x176>
      }
      else
      {
        SET_USI_TO_TWI_START_CONDITION_MODE( );
 784:	88 ea       	ldi	r24, 0xA8	; 168
 786:	8d b9       	out	0x0d, r24	; 13
 788:	80 e7       	ldi	r24, 0x70	; 112
 78a:	8e b9       	out	0x0e, r24	; 14
 78c:	72 c0       	rjmp	.+228    	; 0x872 <__vector_8+0x176>
      break;

    // Master write data mode: check reply and goto USI_SLAVE_SEND_DATA if OK,
    // else reset USI
    case USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA:
      if ( USIDR )
 78e:	8f b1       	in	r24, 0x0f	; 15
 790:	88 23       	and	r24, r24
 792:	29 f0       	breq	.+10     	; 0x79e <__vector_8+0xa2>
      {
        // if NACK, the master does not want more data
        SET_USI_TO_TWI_START_CONDITION_MODE( );
 794:	88 ea       	ldi	r24, 0xA8	; 168
 796:	8d b9       	out	0x0d, r24	; 13
 798:	80 e7       	ldi	r24, 0x70	; 112
 79a:	8e b9       	out	0x0e, r24	; 14
        return;
 79c:	6a c0       	rjmp	.+212    	; 0x872 <__vector_8+0x176>
      // master sent an ACK

    // copy data from buffer to USIDR and set USI to shift byte
    // next USI_SLAVE_REQUEST_REPLY_FROM_SEND_DATA
    case USI_SLAVE_SEND_DATA:
      USI_REQUEST_CALLBACK();
 79e:	80 91 95 00 	lds	r24, 0x0095
 7a2:	90 91 96 00 	lds	r25, 0x0096
 7a6:	89 2b       	or	r24, r25
 7a8:	51 f0       	breq	.+20     	; 0x7be <__vector_8+0xc2>
 7aa:	68 df       	rcall	.-304    	; 0x67c <usiTwiDataInReceiveBuffer>
 7ac:	88 23       	and	r24, r24
 7ae:	39 f0       	breq	.+14     	; 0x7be <__vector_8+0xc2>
 7b0:	c0 91 95 00 	lds	r28, 0x0095
 7b4:	d0 91 96 00 	lds	r29, 0x0096
 7b8:	6a df       	rcall	.-300    	; 0x68e <usiTwiAmountDataInReceiveBuffer>
 7ba:	fe 01       	movw	r30, r28
 7bc:	09 95       	icall
 7be:	e0 91 93 00 	lds	r30, 0x0093
 7c2:	f0 91 94 00 	lds	r31, 0x0094
 7c6:	30 97       	sbiw	r30, 0x00	; 0
 7c8:	09 f0       	breq	.+2      	; 0x7cc <__vector_8+0xd0>
 7ca:	09 95       	icall
      // Get data from Buffer
      if ( txHead != txTail )
 7cc:	90 91 6e 00 	lds	r25, 0x006E
 7d0:	80 91 6d 00 	lds	r24, 0x006D
 7d4:	98 17       	cp	r25, r24
 7d6:	a1 f0       	breq	.+40     	; 0x800 <__vector_8+0x104>
      {
        txTail = ( txTail + 1 ) & TWI_TX_BUFFER_MASK;
 7d8:	80 91 6d 00 	lds	r24, 0x006D
 7dc:	8f 5f       	subi	r24, 0xFF	; 255
 7de:	8f 70       	andi	r24, 0x0F	; 15
 7e0:	80 93 6d 00 	sts	0x006D, r24
        USIDR = txBuf[ txTail ];
 7e4:	e0 91 6d 00 	lds	r30, 0x006D
 7e8:	f0 e0       	ldi	r31, 0x00	; 0
 7ea:	e1 59       	subi	r30, 0x91	; 145
 7ec:	ff 4f       	sbci	r31, 0xFF	; 255
 7ee:	80 81       	ld	r24, Z
 7f0:	8f b9       	out	0x0f, r24	; 15
        // the buffer is empty
        SET_USI_TO_READ_ACK( ); // This might be neccessary sometimes see http://www.avrfreaks.net/index.php?name=PNphpBB2&file=viewtopic&p=805227#805227
        SET_USI_TO_TWI_START_CONDITION_MODE( );
        return;
      } // end if
      overflowState = USI_SLAVE_REQUEST_REPLY_FROM_SEND_DATA;
 7f2:	82 e0       	ldi	r24, 0x02	; 2
 7f4:	80 93 91 00 	sts	0x0091, r24
      SET_USI_TO_SEND_DATA( );
 7f8:	b8 9a       	sbi	0x17, 0	; 23
 7fa:	80 e7       	ldi	r24, 0x70	; 112
 7fc:	8e b9       	out	0x0e, r24	; 14
      break;
 7fe:	39 c0       	rjmp	.+114    	; 0x872 <__vector_8+0x176>
        USIDR = txBuf[ txTail ];
      }
      else
      {
        // the buffer is empty
        SET_USI_TO_READ_ACK( ); // This might be neccessary sometimes see http://www.avrfreaks.net/index.php?name=PNphpBB2&file=viewtopic&p=805227#805227
 800:	b8 98       	cbi	0x17, 0	; 23
 802:	1f b8       	out	0x0f, r1	; 15
 804:	8e e7       	ldi	r24, 0x7E	; 126
 806:	8e b9       	out	0x0e, r24	; 14
        SET_USI_TO_TWI_START_CONDITION_MODE( );
 808:	88 ea       	ldi	r24, 0xA8	; 168
 80a:	8d b9       	out	0x0d, r24	; 13
 80c:	80 e7       	ldi	r24, 0x70	; 112
 80e:	8e b9       	out	0x0e, r24	; 14
        return;
 810:	30 c0       	rjmp	.+96     	; 0x872 <__vector_8+0x176>
      break;

    // set USI to sample reply from master
    // next USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA
    case USI_SLAVE_REQUEST_REPLY_FROM_SEND_DATA:
      overflowState = USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA;
 812:	83 e0       	ldi	r24, 0x03	; 3
 814:	80 93 91 00 	sts	0x0091, r24
      SET_USI_TO_READ_ACK( );
 818:	b8 98       	cbi	0x17, 0	; 23
 81a:	1f b8       	out	0x0f, r1	; 15
 81c:	8e e7       	ldi	r24, 0x7E	; 126
 81e:	8e b9       	out	0x0e, r24	; 14
      break;
 820:	28 c0       	rjmp	.+80     	; 0x872 <__vector_8+0x176>

    // Master read data mode: set USI to sample data from master, next
    // USI_SLAVE_GET_DATA_AND_SEND_ACK
    case USI_SLAVE_REQUEST_DATA:
      overflowState = USI_SLAVE_GET_DATA_AND_SEND_ACK;
 822:	85 e0       	ldi	r24, 0x05	; 5
 824:	80 93 91 00 	sts	0x0091, r24
      SET_USI_TO_READ_DATA( );
 828:	b8 98       	cbi	0x17, 0	; 23
 82a:	80 e7       	ldi	r24, 0x70	; 112
 82c:	8e b9       	out	0x0e, r24	; 14
      break;
 82e:	21 c0       	rjmp	.+66     	; 0x872 <__vector_8+0x176>
    // copy data from USIDR and send ACK
    // next USI_SLAVE_REQUEST_DATA
    case USI_SLAVE_GET_DATA_AND_SEND_ACK:
      // put data into buffer
      // Not necessary, but prevents warnings
      rxHead = ( rxHead + 1 ) & TWI_RX_BUFFER_MASK;
 830:	80 91 80 00 	lds	r24, 0x0080
 834:	8f 5f       	subi	r24, 0xFF	; 255
 836:	8f 70       	andi	r24, 0x0F	; 15
 838:	80 93 80 00 	sts	0x0080, r24
      // check buffer size
      if (rxHead == rxTail) {
 83c:	90 91 80 00 	lds	r25, 0x0080
 840:	80 91 7f 00 	lds	r24, 0x007F
 844:	98 13       	cpse	r25, r24
 846:	07 c0       	rjmp	.+14     	; 0x856 <__vector_8+0x15a>
        // overrun
        rxHead = (rxHead + TWI_RX_BUFFER_SIZE - 1) & TWI_RX_BUFFER_MASK;
 848:	80 91 80 00 	lds	r24, 0x0080
 84c:	81 5f       	subi	r24, 0xF1	; 241
 84e:	8f 70       	andi	r24, 0x0F	; 15
 850:	80 93 80 00 	sts	0x0080, r24
 854:	07 c0       	rjmp	.+14     	; 0x864 <__vector_8+0x168>
      } else {
        rxBuf[ rxHead ] = USIDR;
 856:	e0 91 80 00 	lds	r30, 0x0080
 85a:	8f b1       	in	r24, 0x0f	; 15
 85c:	f0 e0       	ldi	r31, 0x00	; 0
 85e:	ef 57       	subi	r30, 0x7F	; 127
 860:	ff 4f       	sbci	r31, 0xFF	; 255
 862:	80 83       	st	Z, r24
      }
      // next USI_SLAVE_REQUEST_DATA
      overflowState = USI_SLAVE_REQUEST_DATA;
 864:	84 e0       	ldi	r24, 0x04	; 4
 866:	80 93 91 00 	sts	0x0091, r24
      SET_USI_TO_SEND_ACK( );
 86a:	1f b8       	out	0x0f, r1	; 15
 86c:	b8 9a       	sbi	0x17, 0	; 23
 86e:	8e e7       	ldi	r24, 0x7E	; 126
 870:	8e b9       	out	0x0e, r24	; 14
      break;

  } // end switch

} // end ISR( USI_OVERFLOW_VECTOR )
 872:	ff 91       	pop	r31
 874:	ef 91       	pop	r30
 876:	df 91       	pop	r29
 878:	cf 91       	pop	r28
 87a:	bf 91       	pop	r27
 87c:	af 91       	pop	r26
 87e:	9f 91       	pop	r25
 880:	8f 91       	pop	r24
 882:	7f 91       	pop	r23
 884:	6f 91       	pop	r22
 886:	5f 91       	pop	r21
 888:	4f 91       	pop	r20
 88a:	3f 91       	pop	r19
 88c:	2f 91       	pop	r18
 88e:	0f 90       	pop	r0
 890:	0f be       	out	0x3f, r0	; 63
 892:	0f 90       	pop	r0
 894:	1f 90       	pop	r1
 896:	18 95       	reti

00000898 <_exit>:
 898:	f8 94       	cli

0000089a <__stop_program>:
 89a:	ff cf       	rjmp	.-2      	; 0x89a <__stop_program>
