##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_tester_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_tester_IntClock:R)
		5.2::Critical Path Report for (UART_tester_IntClock:R vs. UART_tester_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                  | Frequency: 57.78 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_tester_IntClock       | Frequency: 55.65 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_tester_IntClock  41666.7          24359       N/A              N/A         N/A              N/A         N/A              N/A         
UART_tester_IntClock  UART_tester_IntClock  2.16667e+006     2148697     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
Tx_1(0)_PAD     32193         UART_tester_IntClock:R       
scl(0)_PAD:out  25439         CyBUS_CLK(fixed-function):R  
sda(0)_PAD:out  25435         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.78 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24359p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13838
-------------------------------------   ----- 
End-of-path arrival time (ps)           13838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2009   2009  24359  RISE       1
\UART_tester:BUART:rx_postpoll\/main_1         macrocell6      5629   7638  24359  RISE       1
\UART_tester:BUART:rx_postpoll\/q              macrocell6      3350  10988  24359  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13838  24359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_tester_IntClock
**************************************************
Clock: UART_tester_IntClock
Frequency: 55.65 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_tester:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_counter_load\/main_0  macrocell5    5694   6944  2148697  RISE       1
\UART_tester:BUART:rx_counter_load\/q       macrocell5    3350  10294  2148697  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/load   count7cell    2316  12609  2148697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_tester_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24359p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13838
-------------------------------------   ----- 
End-of-path arrival time (ps)           13838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2009   2009  24359  RISE       1
\UART_tester:BUART:rx_postpoll\/main_1         macrocell6      5629   7638  24359  RISE       1
\UART_tester:BUART:rx_postpoll\/q              macrocell6      3350  10988  24359  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13838  24359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_tester_IntClock:R vs. UART_tester_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_tester:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_counter_load\/main_0  macrocell5    5694   6944  2148697  RISE       1
\UART_tester:BUART:rx_counter_load\/q       macrocell5    3350  10294  2148697  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/load   count7cell    2316  12609  2148697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24359p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13838
-------------------------------------   ----- 
End-of-path arrival time (ps)           13838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2009   2009  24359  RISE       1
\UART_tester:BUART:rx_postpoll\/main_1         macrocell6      5629   7638  24359  RISE       1
\UART_tester:BUART:rx_postpoll\/q              macrocell6      3350  10988  24359  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13838  24359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:rx_state_2\/main_8
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 29929p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8228
-------------------------------------   ---- 
End-of-path arrival time (ps)           8228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2009   2009  24359  RISE       1
\UART_tester:BUART:rx_state_2\/main_8  macrocell18   6219   8228  29929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:rx_state_0\/main_9
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 29938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2009   2009  24359  RISE       1
\UART_tester:BUART:rx_state_0\/main_9  macrocell15   6210   8219  29938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:pollcount_1\/main_3
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 30505p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2009   2009  24359  RISE       1
\UART_tester:BUART:pollcount_1\/main_3  macrocell21   5642   7651  30505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:pollcount_0\/main_2
Capture Clock  : \UART_tester:BUART:pollcount_0\/clock_0
Path slack     : 30519p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2009   2009  24359  RISE       1
\UART_tester:BUART:pollcount_0\/main_2  macrocell22   5629   7638  30519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:rx_status_3\/main_6
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 30519p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2009   2009  24359  RISE       1
\UART_tester:BUART:rx_status_3\/main_6  macrocell23   5629   7638  30519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:rx_last\/main_0
Capture Clock  : \UART_tester:BUART:rx_last\/clock_0
Path slack     : 30519p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2009   2009  24359  RISE       1
\UART_tester:BUART:rx_last\/main_0  macrocell24   5629   7638  30519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_tester:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_counter_load\/main_0  macrocell5    5694   6944  2148697  RISE       1
\UART_tester:BUART:rx_counter_load\/q       macrocell5    3350  10294  2148697  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/load   count7cell    2316  12609  2148697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149455p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11022
-------------------------------------   ----- 
End-of-path arrival time (ps)           11022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q                      macrocell10     1250   1250  2149455  RISE       1
\UART_tester:BUART:counter_load_not\/main_0           macrocell2      4189   5439  2149455  RISE       1
\UART_tester:BUART:counter_load_not\/q                macrocell2      3350   8789  2149455  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2233  11022  2149455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152588p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  2148697  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6819   8069  2152588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_tester:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_tester:BUART:sTX:TxSts\/clock
Path slack     : 2153341p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153341  RISE       1
\UART_tester:BUART:tx_status_0\/main_3                 macrocell3      3626   7206  2153341  RISE       1
\UART_tester:BUART:tx_status_0\/q                      macrocell3      3350  10556  2153341  RISE       1
\UART_tester:BUART:sTX:TxSts\/status_0                 statusicell1    2269  12825  2153341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_tester:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q                macrocell11     1250   1250  2149649  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5451   6701  2153955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  2154396  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5011   6261  2154396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_tester:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q                macrocell10     1250   1250  2149455  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4858   6108  2154549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154559p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q                macrocell15     1250   1250  2150600  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4847   6097  2154559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_tester:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_tester:BUART:sRX:RxSts\/clock
Path slack     : 2154585p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154585  RISE       1
\UART_tester:BUART:rx_status_4\/main_1                 macrocell7      2320   5900  2154585  RISE       1
\UART_tester:BUART:rx_status_4\/q                      macrocell7      3350   9250  2154585  RISE       1
\UART_tester:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11581  2154585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_0
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2154789p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_status_3\/main_0   macrocell23   7118   8368  2154789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2155661p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_0  macrocell16   6246   7496  2155661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_0
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2155661p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_state_2\/main_0    macrocell18   6246   7496  2155661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_tester:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155661p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/main_0  macrocell20   6246   7496  2155661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_tester:BUART:tx_state_0\/main_3
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2155950p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153341  RISE       1
\UART_tester:BUART:tx_state_0\/main_3                  macrocell11     3626   7206  2155950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_0
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2156213p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_state_0\/main_0    macrocell15   5694   6944  2156213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_0
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2156213p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148697  RISE       1
\UART_tester:BUART:rx_state_3\/main_0    macrocell17   5694   6944  2156213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_load_fifo\/q
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156395p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_load_fifo\/q            macrocell16     1250   1250  2154861  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5892   7142  2156395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:txn\/main_2
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2156449p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q  macrocell11   1250   1250  2149649  RISE       1
\UART_tester:BUART:txn\/main_2    macrocell9    5458   6708  2156449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:tx_state_1\/main_1
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2156449p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q       macrocell11   1250   1250  2149649  RISE       1
\UART_tester:BUART:tx_state_1\/main_1  macrocell10   5458   6708  2156449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:tx_state_0\/main_1
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2156450p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q       macrocell11   1250   1250  2149649  RISE       1
\UART_tester:BUART:tx_state_0\/main_1  macrocell11   5457   6707  2156450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_tester:BUART:txn\/main_3
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2156537p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156537  RISE       1
\UART_tester:BUART:txn\/main_3                macrocell9      2249   6619  2156537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_tester:BUART:pollcount_0\/main_0
Capture Clock  : \UART_tester:BUART:pollcount_0\/clock_0
Path slack     : 2156548p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156548  RISE       1
\UART_tester:BUART:pollcount_0\/main_0        macrocell22   4668   6608  2156548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_tester:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150526  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3651   3841  2156816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_2
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2157008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2154396  RISE       1
\UART_tester:BUART:rx_status_3\/main_2  macrocell23   4898   6148  2157008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_1\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_8
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2157022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_1\/q      macrocell21   1250   1250  2152305  RISE       1
\UART_tester:BUART:rx_state_0\/main_8  macrocell15   4885   6135  2157022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:txn\/main_1
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2157047p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q  macrocell10   1250   1250  2149455  RISE       1
\UART_tester:BUART:txn\/main_1    macrocell9    4860   6110  2157047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:tx_state_1\/main_0
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2157047p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q       macrocell10   1250   1250  2149455  RISE       1
\UART_tester:BUART:tx_state_1\/main_0  macrocell10   4860   6110  2157047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_tester:BUART:pollcount_1\/main_0
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 2157084p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156548  RISE       1
\UART_tester:BUART:pollcount_1\/main_0        macrocell21   4133   6073  2157084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_1
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2157236p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q        macrocell15   1250   1250  2150600  RISE       1
\UART_tester:BUART:rx_status_3\/main_1  macrocell23   4671   5921  2157236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:tx_state_2\/main_0
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2157718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q       macrocell10   1250   1250  2149455  RISE       1
\UART_tester:BUART:tx_state_2\/main_0  macrocell12   4189   5439  2157718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_tester:BUART:tx_bitclk\/clock_0
Path slack     : 2157718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q      macrocell10   1250   1250  2149455  RISE       1
\UART_tester:BUART:tx_bitclk\/main_0  macrocell13   4189   5439  2157718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_tester:BUART:pollcount_1\/main_1
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 2157826p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157826  RISE       1
\UART_tester:BUART:pollcount_1\/main_1        macrocell21   3390   5330  2157826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_tester:BUART:pollcount_0\/main_1
Capture Clock  : \UART_tester:BUART:pollcount_0\/clock_0
Path slack     : 2157836p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157826  RISE       1
\UART_tester:BUART:pollcount_0\/main_1        macrocell22   3381   5321  2157836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2157874p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  2154396  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_2  macrocell16   4033   5283  2157874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_2
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2157874p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2154396  RISE       1
\UART_tester:BUART:rx_state_2\/main_2   macrocell18   4033   5283  2157874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:tx_state_2\/main_1
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2157911p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q       macrocell11   1250   1250  2149649  RISE       1
\UART_tester:BUART:tx_state_2\/main_1  macrocell12   3995   5245  2157911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_tester:BUART:tx_bitclk\/clock_0
Path slack     : 2157911p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q      macrocell11   1250   1250  2149649  RISE       1
\UART_tester:BUART:tx_bitclk\/main_1  macrocell13   3995   5245  2157911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_1\/q
Path End       : \UART_tester:BUART:pollcount_1\/main_2
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 2157917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_1\/q       macrocell21   1250   1250  2152305  RISE       1
\UART_tester:BUART:pollcount_1\/main_2  macrocell21   3990   5240  2157917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2158094p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q         macrocell15   1250   1250  2150600  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_1  macrocell16   3813   5063  2158094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_1
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158094p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q       macrocell15   1250   1250  2150600  RISE       1
\UART_tester:BUART:rx_state_2\/main_1  macrocell18   3813   5063  2158094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_tester:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158094p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q               macrocell15   1250   1250  2150600  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/main_1  macrocell20   3813   5063  2158094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:tx_state_0\/main_2
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2158109p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150526  RISE       1
\UART_tester:BUART:tx_state_0\/main_2               macrocell11     4858   5048  2158109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:tx_state_1\/main_2
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2158111p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150526  RISE       1
\UART_tester:BUART:tx_state_1\/main_2               macrocell10     4856   5046  2158111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_1
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158115p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q       macrocell15   1250   1250  2150600  RISE       1
\UART_tester:BUART:rx_state_0\/main_1  macrocell15   3791   5041  2158115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_1
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158115p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q       macrocell15   1250   1250  2150600  RISE       1
\UART_tester:BUART:rx_state_3\/main_1  macrocell17   3791   5041  2158115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:tx_state_0\/main_0
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2158250p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q       macrocell10   1250   1250  2149455  RISE       1
\UART_tester:BUART:tx_state_0\/main_0  macrocell11   3656   4906  2158250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_tester:BUART:rx_state_0\/main_7
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158397p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158397  RISE       1
\UART_tester:BUART:rx_state_0\/main_7         macrocell15   2820   4760  2158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_tester:BUART:rx_state_3\/main_7
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158397p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158397  RISE       1
\UART_tester:BUART:rx_state_3\/main_7         macrocell17   2820   4760  2158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_tester:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158397  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_7       macrocell16   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_tester:BUART:rx_state_2\/main_7
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158397  RISE       1
\UART_tester:BUART:rx_state_2\/main_7         macrocell18   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_tester:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158418  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_6       macrocell16   2799   4739  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_tester:BUART:rx_state_2\/main_6
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158418  RISE       1
\UART_tester:BUART:rx_state_2\/main_6         macrocell18   2799   4739  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_tester:BUART:rx_state_0\/main_6
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158418  RISE       1
\UART_tester:BUART:rx_state_0\/main_6         macrocell15   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_tester:BUART:rx_state_3\/main_6
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158418  RISE       1
\UART_tester:BUART:rx_state_3\/main_6         macrocell17   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_tester:BUART:rx_state_0\/main_5
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_tester:BUART:rx_state_0\/main_5         macrocell15   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_tester:BUART:rx_state_3\/main_5
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_tester:BUART:rx_state_3\/main_5         macrocell17   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_tester:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_5       macrocell16   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_tester:BUART:rx_state_2\/main_5
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_tester:BUART:rx_state_2\/main_5         macrocell18   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_2
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2154396  RISE       1
\UART_tester:BUART:rx_state_0\/main_2   macrocell15   3472   4722  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_2
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2154396  RISE       1
\UART_tester:BUART:rx_state_3\/main_2   macrocell17   3472   4722  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_3
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q        macrocell17   1250   1250  2151803  RISE       1
\UART_tester:BUART:rx_status_3\/main_3  macrocell23   3471   4721  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_4
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2158443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q        macrocell18   1250   1250  2151807  RISE       1
\UART_tester:BUART:rx_status_3\/main_4  macrocell23   3464   4714  2158443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_1\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_5
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2158465p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_1\/q       macrocell21   1250   1250  2152305  RISE       1
\UART_tester:BUART:rx_status_3\/main_5  macrocell23   3442   4692  2158465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_0\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_10
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158469p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_0\/q       macrocell22   1250   1250  2152933  RISE       1
\UART_tester:BUART:rx_state_0\/main_10  macrocell15   3437   4687  2158469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:tx_state_2\/main_2
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150526  RISE       1
\UART_tester:BUART:tx_state_2\/main_2               macrocell12     4178   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_tester:BUART:tx_bitclk\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150526  RISE       1
\UART_tester:BUART:tx_bitclk\/main_2                macrocell13     4178   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_tester:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_tester:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158880p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158880  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/main_2   macrocell19   2336   4276  2158880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_tester:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_tester:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156548  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/main_0   macrocell19   2336   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_tester:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_tester:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157826  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/main_1   macrocell19   2329   4269  2158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:tx_state_0\/main_4
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2158919p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q       macrocell12   1250   1250  2150657  RISE       1
\UART_tester:BUART:tx_state_0\/main_4  macrocell11   2988   4238  2158919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:tx_state_2\/main_3
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2158920p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q       macrocell12   1250   1250  2150657  RISE       1
\UART_tester:BUART:tx_state_2\/main_3  macrocell12   2987   4237  2158920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_tester:BUART:tx_bitclk\/clock_0
Path slack     : 2158920p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q      macrocell12   1250   1250  2150657  RISE       1
\UART_tester:BUART:tx_bitclk\/main_3  macrocell13   2987   4237  2158920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_last\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_9
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2159042p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_last\/q          macrocell24   1250   1250  2159042  RISE       1
\UART_tester:BUART:rx_state_2\/main_9  macrocell18   2865   4115  2159042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_bitclk\/q
Path End       : \UART_tester:BUART:txn\/main_6
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2159043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_bitclk\/q  macrocell13   1250   1250  2159043  RISE       1
\UART_tester:BUART:txn\/main_6   macrocell9    2864   4114  2159043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_bitclk\/q
Path End       : \UART_tester:BUART:tx_state_1\/main_5
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2159043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_bitclk\/q        macrocell13   1250   1250  2159043  RISE       1
\UART_tester:BUART:tx_state_1\/main_5  macrocell10   2864   4114  2159043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_bitclk\/q
Path End       : \UART_tester:BUART:tx_state_0\/main_5
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2159047p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_bitclk\/q        macrocell13   1250   1250  2159043  RISE       1
\UART_tester:BUART:tx_state_0\/main_5  macrocell11   2860   4110  2159047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_bitclk\/q
Path End       : \UART_tester:BUART:tx_state_2\/main_5
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2159047p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_bitclk\/q        macrocell13   1250   1250  2159043  RISE       1
\UART_tester:BUART:tx_state_2\/main_5  macrocell12   2859   4109  2159047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:txn\/main_4
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2159049p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q  macrocell12   1250   1250  2150657  RISE       1
\UART_tester:BUART:txn\/main_4    macrocell9    2858   4108  2159049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:tx_state_1\/main_3
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2159049p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q       macrocell12   1250   1250  2150657  RISE       1
\UART_tester:BUART:tx_state_1\/main_3  macrocell10   2858   4108  2159049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_0\/q
Path End       : \UART_tester:BUART:pollcount_0\/main_3
Capture Clock  : \UART_tester:BUART:pollcount_0\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_0\/q       macrocell22   1250   1250  2152933  RISE       1
\UART_tester:BUART:pollcount_0\/main_3  macrocell22   2814   4064  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_0\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_7
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_0\/q       macrocell22   1250   1250  2152933  RISE       1
\UART_tester:BUART:rx_status_3\/main_7  macrocell23   2814   4064  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_0\/q
Path End       : \UART_tester:BUART:pollcount_1\/main_4
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_0\/q       macrocell22   1250   1250  2152933  RISE       1
\UART_tester:BUART:pollcount_1\/main_4  macrocell21   2813   4063  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2159310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q         macrocell17   1250   1250  2151803  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_3  macrocell16   2597   3847  2159310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_3
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2159310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q       macrocell17   1250   1250  2151803  RISE       1
\UART_tester:BUART:rx_state_2\/main_3  macrocell18   2597   3847  2159310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_tester:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q               macrocell17   1250   1250  2151803  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/main_2  macrocell20   2597   3847  2159310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_3
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q       macrocell17   1250   1250  2151803  RISE       1
\UART_tester:BUART:rx_state_0\/main_3  macrocell15   2588   3838  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_3
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q       macrocell17   1250   1250  2151803  RISE       1
\UART_tester:BUART:rx_state_3\/main_3  macrocell17   2588   3838  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_4
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q       macrocell18   1250   1250  2151807  RISE       1
\UART_tester:BUART:rx_state_0\/main_4  macrocell15   2584   3834  2159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_4
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q       macrocell18   1250   1250  2151807  RISE       1
\UART_tester:BUART:rx_state_3\/main_4  macrocell17   2584   3834  2159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q         macrocell18   1250   1250  2151807  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_4  macrocell16   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_4
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q       macrocell18   1250   1250  2151807  RISE       1
\UART_tester:BUART:rx_state_2\/main_4  macrocell18   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_tester:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q               macrocell18   1250   1250  2151807  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/main_3  macrocell20   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:txn\/q
Path End       : \UART_tester:BUART:txn\/main_0
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2159369p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:txn\/q       macrocell9    1250   1250  2159369  RISE       1
\UART_tester:BUART:txn\/main_0  macrocell9    2538   3788  2159369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_tester:BUART:txn\/main_5
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2160422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2734
-------------------------------------   ---- 
End-of-path arrival time (ps)           2734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160422  RISE       1
\UART_tester:BUART:txn\/main_5                      macrocell9      2544   2734  2160422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_tester:BUART:tx_state_1\/main_4
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2160422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2734
-------------------------------------   ---- 
End-of-path arrival time (ps)           2734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160422  RISE       1
\UART_tester:BUART:tx_state_1\/main_4               macrocell10     2544   2734  2160422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_tester:BUART:tx_state_2\/main_4
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2160430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2727
-------------------------------------   ---- 
End-of-path arrival time (ps)           2727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160422  RISE       1
\UART_tester:BUART:tx_state_2\/main_4               macrocell12     2537   2727  2160430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_status_3\/q
Path End       : \UART_tester:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_tester:BUART:sRX:RxSts\/clock
Path slack     : 2162049p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_status_3\/q       macrocell23    1250   1250  2162049  RISE       1
\UART_tester:BUART:sRX:RxSts\/status_3  statusicell2   2868   4118  2162049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

