Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -o fsm_tb.exe --prj /home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/code/fsm/fsm.sim/sim_1/behav/fsm_tb.prj -top work.fsm_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/code/fsm/fsm.srcs/sources_1/new/fsm.vhd" into library work
Parsing VHDL file "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/code/fsm/fsm.srcs/sim_1/new/fsm_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95420 KB
Fuse CPU Usage: 1430 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity fsm [fsm_default]
Compiling architecture behavioral of entity fsm_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable fsm_tb.exe
Fuse Memory Usage: 661004 KB
Fuse CPU Usage: 1460 ms
GCC CPU Usage: 840 ms
