

================================================================
== Vitis HLS Report for 'gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3'
================================================================
* Date:           Thu Apr 27 10:30:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|      655|  0.235 us|  3.275 us|   47|  655|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_10_2_VITIS_LOOP_14_3  |       45|      653|        10|          2|          1|  19 ~ 323|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_load"   --->   Operation 16 'read' 'c_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_ln18_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln18"   --->   Operation 17 'read' 'add_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln10_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln10_1"   --->   Operation 19 'read' 'zext_ln10_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln10_1_cast = zext i5 %zext_ln10_1_read"   --->   Operation 20 'zext' 'zext_ln10_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 %zext_ln10_1_cast, i64 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 1, i5 %k"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.25ns)   --->   "%icmp_ln10 = icmp_eq  i9 %indvar_flatten_load, i9 %bound_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 28 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.40ns)   --->   "%add_ln10 = add i9 %indvar_flatten_load, i9 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 29 'add' 'add_ln10' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc21, void %for.inc24.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 30 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.98ns)   --->   "%add_ln10_1 = add i64 %i_load, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 33 'add' 'add_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.11ns)   --->   "%icmp_ln14 = icmp_eq  i5 %k_load, i5 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 34 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%select_ln10 = select i1 %icmp_ln14, i5 1, i5 %k_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 35 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %select_ln10" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 36 'zext' 'zext_ln18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.40ns)   --->   "%add_ln18_3 = add i9 %add_ln18_read, i9 %zext_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 37 'add' 'add_ln18_3' <Predicate = (!icmp_ln10)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.02ns)   --->   "%store_ln14 = store i9 %add_ln10, i9 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 38 'store' 'store_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 39 [1/1] (0.77ns)   --->   "%select_ln10_1 = select i1 %icmp_ln14, i64 %add_ln10_1, i64 %i_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 39 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %select_ln10_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 40 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln18, i4 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 41 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i64 %select_ln10_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 42 'trunc' 'trunc_ln18_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln18_1, i2 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 43 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_1 = add i9 %p_shl2, i9 %p_shl3" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 44 'add' 'add_ln18_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.22> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (2.44ns) (root node of TernaryAdder)   --->   "%add_ln18_2 = add i9 %add_ln18_1, i9 %zext_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 45 'add' 'add_ln18_2' <Predicate = (!icmp_ln10)> <Delay = 2.44> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.22> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i9 %add_ln18_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 46 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 47 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.66ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 48 'load' 'A_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 49 [1/1] (1.33ns)   --->   "%add_ln14 = add i5 %select_ln10, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 49 'add' 'add_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.02ns)   --->   "%store_ln14 = store i64 %select_ln10_1, i64 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.02>
ST_3 : Operation 51 [1/1] (1.02ns)   --->   "%store_ln14 = store i5 %add_ln14, i5 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 51 'store' 'store_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.02>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 52 [1/2] (2.66ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 52 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 53 [5/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 53 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 54 [4/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 54 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 55 [3/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 55 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i9 %add_ln18_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 56 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln18_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 57 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [2/2] (2.66ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 58 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 59 [2/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 59 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 60 [1/2] (2.66ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 60 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 61 [1/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 61 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.78>
ST_10 : Operation 62 [1/1] (1.78ns)   --->   "%sub_ln18 = sub i32 %A_load, i32 %mul_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 62 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_14_3_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 323, i64 0"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 66 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (2.66ns)   --->   "%store_ln18 = store i32 %sub_ln18, i9 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 68 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [8]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [15]  (1.03 ns)

 <State 2>: 3.32ns
The critical path consists of the following:
	'load' operation ('k_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14) on local variable 'k' [26]  (0 ns)
	'icmp' operation ('icmp_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14) [31]  (1.12 ns)
	'select' operation ('select_ln10', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10) [32]  (0.795 ns)
	'add' operation ('add_ln18_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [44]  (1.4 ns)

 <State 3>: 3.22ns
The critical path consists of the following:
	'select' operation ('select_ln10_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10) [34]  (0.775 ns)
	'add' operation ('add_ln18_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [39]  (0 ns)
	'add' operation ('add_ln18_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [41]  (2.44 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('A_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) on array 'A' [49]  (2.66 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [50]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [50]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [50]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [50]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [50]  (3.35 ns)

 <State 10>: 1.78ns
The critical path consists of the following:
	'sub' operation ('sub_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) [51]  (1.78 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18) of variable 'sub_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18 on array 'A' [52]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
