/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[68];
  assign celloutsig_1_5z = ~celloutsig_1_1z;
  assign celloutsig_1_18z = ~celloutsig_1_14z;
  reg [2:0] _03_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_7z[9], celloutsig_0_0z, celloutsig_0_5z };
  assign out_data[34:32] = _03_;
  assign celloutsig_1_8z = celloutsig_1_7z[16:5] < { celloutsig_1_7z[4:2], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[139] & ~(celloutsig_1_0z);
  assign celloutsig_1_14z = celloutsig_1_5z & ~(celloutsig_1_3z);
  assign celloutsig_1_2z = { in_data[119:109], celloutsig_1_1z } % { 1'h1, in_data[127:117] };
  assign celloutsig_1_9z = { in_data[181:177], celloutsig_1_8z, celloutsig_1_6z } % { 1'h1, celloutsig_1_7z[9:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_15z[4:2] % { 1'h1, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_2z[8] ? { celloutsig_1_2z[2], celloutsig_1_5z, celloutsig_1_1z } : { celloutsig_1_2z[6:5], celloutsig_1_3z };
  assign celloutsig_1_3z = in_data[115:110] != celloutsig_1_2z[8:3];
  assign celloutsig_0_9z = ~ celloutsig_0_3z[10:7];
  assign celloutsig_0_1z = { in_data[81:77], celloutsig_0_0z } | in_data[93:88];
  assign celloutsig_0_5z = | { in_data[72:71], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[63:60], celloutsig_0_1z } - in_data[25:16];
  assign celloutsig_1_7z = { celloutsig_1_2z[4], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z } - in_data[136:120];
  assign celloutsig_0_2z = { in_data[9:8], celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_15z = celloutsig_1_9z - { celloutsig_1_9z[5:3], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z[2:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } - in_data[43:30];
  assign celloutsig_1_0z = ~((in_data[140] & in_data[170]) | in_data[174]);
  assign celloutsig_1_4z = ~((in_data[131] & celloutsig_1_0z) | celloutsig_1_3z);
  assign { out_data[128], out_data[98:96], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z };
endmodule
