{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520377565114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520377565148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 18:06:04 2018 " "Processing started: Tue Mar 06 18:06:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520377565148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377565148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377565166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520377568714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520377568714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520377587502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377587502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520377587559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377587559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520377587618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377587618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520377587671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377587671 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "stall_F Project.v(81) " "Verilog HDL error at Project.v(81): object \"stall_F\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587711 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alufunc_A Project.v(119) " "Verilog HDL error at Project.v(119): object \"alufunc_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587712 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin1_A Project.v(119) " "Verilog HDL error at Project.v(119): object \"aluin1_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587712 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin2_A Project.v(119) " "Verilog HDL error at Project.v(119): object \"aluin2_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587712 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alufunc_A Project.v(120) " "Verilog HDL error at Project.v(120): object \"alufunc_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 120 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587712 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin1_A Project.v(121) " "Verilog HDL error at Project.v(121): object \"aluin1_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 121 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin2_A Project.v(121) " "Verilog HDL error at Project.v(121): object \"aluin2_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 121 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin1_A Project.v(122) " "Verilog HDL error at Project.v(122): object \"aluin1_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 122 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin2_A Project.v(122) " "Verilog HDL error at Project.v(122): object \"aluin2_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 122 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin1_A Project.v(123) " "Verilog HDL error at Project.v(123): object \"aluin1_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 123 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587714 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin2_A Project.v(123) " "Verilog HDL error at Project.v(123): object \"aluin2_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 123 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587714 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin1_A Project.v(124) " "Verilog HDL error at Project.v(124): object \"aluin1_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 124 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587714 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin2_A Project.v(124) " "Verilog HDL error at Project.v(124): object \"aluin2_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 124 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587714 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin1_A Project.v(125) " "Verilog HDL error at Project.v(125): object \"aluin1_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 125 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587714 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin2_A Project.v(125) " "Verilog HDL error at Project.v(125): object \"aluin2_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 125 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587714 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin1_A Project.v(126) " "Verilog HDL error at Project.v(126): object \"aluin1_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 126 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587715 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin2_A Project.v(126) " "Verilog HDL error at Project.v(126): object \"aluin2_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 126 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587715 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin1_A Project.v(127) " "Verilog HDL error at Project.v(127): object \"aluin1_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 127 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587715 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluin2_A Project.v(127) " "Verilog HDL error at Project.v(127): object \"aluin2_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v" 127 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520377587715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520377588866 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 06 18:06:28 2018 " "Processing ended: Tue Mar 06 18:06:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520377588866 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520377588866 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520377588866 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520377588866 ""}
