
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_mae_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul8u_pwr_0_391_mae_00_0000.v) [C](mul8u_pwr_0_391_mae_00_0000.c) |
| mul8u_pwr_0_390_mae_00_0002 | 0.125 | 2 | 6.25 | 0.0052957238 |  [Verilog](mul8u_pwr_0_390_mae_00_0002.v) [C](mul8u_pwr_0_390_mae_00_0002.c) |
| mul8u_pwr_0_380_mae_00_0014 | 0.90625 | 10 | 19.53125 | 0.0331777901 |  [Verilog](mul8u_pwr_0_380_mae_00_0014.v) [C](mul8u_pwr_0_380_mae_00_0014.c) |
| mul8u_pwr_0_349_mae_00_0097 | 6.35156 | 34 | 51.7578125 | 0.2009192796 |  [Verilog](mul8u_pwr_0_349_mae_00_0097.v) [C](mul8u_pwr_0_349_mae_00_0097.c) |
| mul8u_pwr_0_301_mae_00_0518 | 33.94019 | 187 | 84.9609375 | 1.2218503865 |  [Verilog](mul8u_pwr_0_301_mae_00_0518.v) [C](mul8u_pwr_0_301_mae_00_0518.c) |
| mul8u_pwr_0_164_mae_00_2737 | 179.35489 | 888 | 98.5977172852 | 6.2697124694 |  [Verilog](mul8u_pwr_0_164_mae_00_2737.v) [C](mul8u_pwr_0_164_mae_00_2737.c) |
| mul8u_pwr_0_052_mae_01_5265 | 1000.41376 | 4173 | 99.1409301758 | 21.9450561904 |  [Verilog](mul8u_pwr_0_052_mae_01_5265.v) [C](mul8u_pwr_0_052_mae_01_5265.c) |
| mul8u_pwr_0_000_mae_08_0380 | 5267.7977 | 16513 | 99.7894287109 | 126.976937328 |  [Verilog](mul8u_pwr_0_000_mae_08_0380.v) [C](mul8u_pwr_0_000_mae_08_0380.c) |
| mul8u_pwr_0_000_mae_16_4265 | 10765.26596 | 33411 | 99.9206542969 | 273.171936268 |  [Verilog](mul8u_pwr_0_000_mae_16_4265.v) [C](mul8u_pwr_0_000_mae_16_4265.c) |

Parameters
--------------
![Parameters figure](fig.png)
         