
Project_drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e68  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  08007ff8  08007ff8  00008ff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084a0  080084a0  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  080084a0  080084a0  000094a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084a8  080084a8  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084a8  080084a8  000094a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084ac  080084ac  000094ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080084b0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d8  2**0
                  CONTENTS
 10 .bss          00000248  200001d8  200001d8  0000a1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000420  20000420  0000a1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a347  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026a6  00000000  00000000  0001454f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c58  00000000  00000000  00016bf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000912  00000000  00000000  00017850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002370f  00000000  00000000  00018162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d3a2  00000000  00000000  0003b871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9be5  00000000  00000000  00048c13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001127f8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000043a0  00000000  00000000  0011283c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  00116bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007fe0 	.word	0x08007fe0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08007fe0 	.word	0x08007fe0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	601a      	str	r2, [r3, #0]
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f023 0210 	bic.w	r2, r3, #16
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	605a      	str	r2, [r3, #4]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d101      	bne.n	8000ef6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e000      	b.n	8000ef8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d101      	bne.n	8000f1c <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e000      	b.n	8000f1e <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	b083      	sub	sp, #12
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	330c      	adds	r3, #12
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b085      	sub	sp, #20
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	330c      	adds	r3, #12
 8000f56:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	78fa      	ldrb	r2, [r7, #3]
 8000f5c:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f5e:	bf00      	nop
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr

08000f6a <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
 8000f72:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	691a      	ldr	r2, [r3, #16]
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	bf0c      	ite	eq
 8000f82:	2301      	moveq	r3, #1
 8000f84:	2300      	movne	r3, #0
 8000f86:	b2db      	uxtb	r3, r3
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	683a      	ldr	r2, [r7, #0]
 8000fa2:	619a      	str	r2, [r3, #24]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	041a      	lsls	r2, r3, #16
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	619a      	str	r2, [r3, #24]
}
 8000fc2:	bf00      	nop
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
	...

08000fd0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000fd8:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000fdc:	4907      	ldr	r1, [pc, #28]	@ (8000ffc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fe6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4013      	ands	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fee:	68fb      	ldr	r3, [r7, #12]
}
 8000ff0:	bf00      	nop
 8000ff2:	3714      	adds	r7, #20
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	40023800 	.word	0x40023800

08001000 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001008:	4b08      	ldr	r3, [pc, #32]	@ (800102c <LL_APB1_GRP1_EnableClock+0x2c>)
 800100a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800100c:	4907      	ldr	r1, [pc, #28]	@ (800102c <LL_APB1_GRP1_EnableClock+0x2c>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4313      	orrs	r3, r2
 8001012:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001014:	4b05      	ldr	r3, [pc, #20]	@ (800102c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001016:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4013      	ands	r3, r2
 800101c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800101e:	68fb      	ldr	r3, [r7, #12]
}
 8001020:	bf00      	nop
 8001022:	3714      	adds	r7, #20
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	40023800 	.word	0x40023800

08001030 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b090      	sub	sp, #64	@ 0x40
 8001034:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001036:	f107 0318 	add.w	r3, r7, #24
 800103a:	2228      	movs	r2, #40	@ 0x28
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f004 faea 	bl	8005618 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]
 8001052:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001054:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001058:	f7ff ffd2 	bl	8001000 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800105c:	2002      	movs	r0, #2
 800105e:	f7ff ffb7 	bl	8000fd0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001062:	2004      	movs	r0, #4
 8001064:	f7ff ffb4 	bl	8000fd0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001068:	2001      	movs	r0, #1
 800106a:	f7ff ffb1 	bl	8000fd0 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800106e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001072:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001074:	2302      	movs	r3, #2
 8001076:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001080:	2300      	movs	r3, #0
 8001082:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001084:	2305      	movs	r3, #5
 8001086:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	463b      	mov	r3, r7
 800108a:	4619      	mov	r1, r3
 800108c:	4841      	ldr	r0, [pc, #260]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 800108e:	f002 fc56 	bl	800393e <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001096:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800109a:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800109c:	2300      	movs	r3, #0
 800109e:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80010a0:	2302      	movs	r3, #2
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80010a4:	2301      	movs	r3, #1
 80010a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80010a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80010ae:	2318      	movs	r3, #24
 80010b0:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80010b2:	2300      	movs	r3, #0
 80010b4:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80010ba:	230a      	movs	r3, #10
 80010bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80010be:	f107 0318 	add.w	r3, r7, #24
 80010c2:	4619      	mov	r1, r3
 80010c4:	4834      	ldr	r0, [pc, #208]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010c6:	f002 fe18 	bl	8003cfa <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80010ca:	2100      	movs	r1, #0
 80010cc:	4832      	ldr	r0, [pc, #200]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010ce:	f7ff fef3 	bl	8000eb8 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80010d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010d6:	4831      	ldr	r0, [pc, #196]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 80010d8:	f7ff ff6a 	bl	8000fb0 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80010dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010e0:	482c      	ldr	r0, [pc, #176]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010e2:	f7ff ff65 	bl	8000fb0 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80010e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010ea:	482d      	ldr	r0, [pc, #180]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 80010ec:	f7ff ff60 	bl	8000fb0 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 80010f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80010f6:	2301      	movs	r3, #1
 80010f8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80010fa:	2303      	movs	r3, #3
 80010fc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 8001106:	463b      	mov	r3, r7
 8001108:	4619      	mov	r1, r3
 800110a:	4822      	ldr	r0, [pc, #136]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 800110c:	f002 fc17 	bl	800393e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001114:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001116:	2301      	movs	r3, #1
 8001118:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 8001126:	463b      	mov	r3, r7
 8001128:	4619      	mov	r1, r3
 800112a:	481c      	ldr	r0, [pc, #112]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 800112c:	f002 fc07 	bl	800393e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001130:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001134:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001136:	2301      	movs	r3, #1
 8001138:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8001146:	463b      	mov	r3, r7
 8001148:	4619      	mov	r1, r3
 800114a:	4815      	ldr	r0, [pc, #84]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800114c:	f002 fbf7 	bl	800393e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8001150:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001154:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001156:	2300      	movs	r3, #0
 8001158:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800115a:	2301      	movs	r3, #1
 800115c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480e      	ldr	r0, [pc, #56]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001164:	f002 fbeb 	bl	800393e <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001168:	480b      	ldr	r0, [pc, #44]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 800116a:	f7ff fe95 	bl	8000e98 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800116e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001172:	4808      	ldr	r0, [pc, #32]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001174:	f7ff ff0e 	bl	8000f94 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8001178:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800117c:	4808      	ldr	r0, [pc, #32]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800117e:	f7ff ff09 	bl	8000f94 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8001182:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001188:	f7ff ff04 	bl	8000f94 <LL_GPIO_SetOutputPin>
}
 800118c:	bf00      	nop
 800118e:	3740      	adds	r7, #64	@ 0x40
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40020400 	.word	0x40020400
 8001198:	40003800 	.word	0x40003800
 800119c:	40020800 	.word	0x40020800
 80011a0:	40020000 	.word	0x40020000

080011a4 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80011aa:	f7ff ff41 	bl	8001030 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80011ae:	482e      	ldr	r0, [pc, #184]	@ (8001268 <BNO080_Initialization+0xc4>)
 80011b0:	f004 f8ea 	bl	8005388 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80011b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011b8:	482c      	ldr	r0, [pc, #176]	@ (800126c <BNO080_Initialization+0xc8>)
 80011ba:	f7ff feeb 	bl	8000f94 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80011be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c2:	482b      	ldr	r0, [pc, #172]	@ (8001270 <BNO080_Initialization+0xcc>)
 80011c4:	f7ff fee6 	bl	8000f94 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80011c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011cc:	4829      	ldr	r0, [pc, #164]	@ (8001274 <BNO080_Initialization+0xd0>)
 80011ce:	f7ff feef 	bl	8000fb0 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80011d2:	20c8      	movs	r0, #200	@ 0xc8
 80011d4:	f001 fcfa 	bl	8002bcc <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80011d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011dc:	4825      	ldr	r0, [pc, #148]	@ (8001274 <BNO080_Initialization+0xd0>)
 80011de:	f7ff fed9 	bl	8000f94 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80011e2:	f000 fb25 	bl	8001830 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80011e6:	f000 fb23 	bl	8001830 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011ea:	f000 fb45 	bl	8001878 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80011ee:	f000 fb1f 	bl	8001830 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011f2:	f000 fb41 	bl	8001878 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80011f6:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <BNO080_Initialization+0xd4>)
 80011f8:	22f9      	movs	r2, #249	@ 0xf9
 80011fa:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80011fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <BNO080_Initialization+0xd4>)
 80011fe:	2200      	movs	r2, #0
 8001200:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8001202:	2102      	movs	r1, #2
 8001204:	2002      	movs	r0, #2
 8001206:	f000 fba7 	bl	8001958 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 800120a:	f000 fb11 	bl	8001830 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 800120e:	f000 fb33 	bl	8001878 <BNO080_receivePacket>
 8001212:	4603      	mov	r3, r0
 8001214:	2b01      	cmp	r3, #1
 8001216:	d11b      	bne.n	8001250 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <BNO080_Initialization+0xd8>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4619      	mov	r1, r3
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <BNO080_Initialization+0xd8>)
 8001220:	785b      	ldrb	r3, [r3, #1]
 8001222:	461a      	mov	r2, r3
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <BNO080_Initialization+0xd8>)
 8001226:	789b      	ldrb	r3, [r3, #2]
 8001228:	4618      	mov	r0, r3
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <BNO080_Initialization+0xd8>)
 800122c:	78db      	ldrb	r3, [r3, #3]
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	4603      	mov	r3, r0
 8001232:	4813      	ldr	r0, [pc, #76]	@ (8001280 <BNO080_Initialization+0xdc>)
 8001234:	f004 f8a8 	bl	8005388 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <BNO080_Initialization+0xd4>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2bf8      	cmp	r3, #248	@ 0xf8
 800123e:	d107      	bne.n	8001250 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001240:	4b0d      	ldr	r3, [pc, #52]	@ (8001278 <BNO080_Initialization+0xd4>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4619      	mov	r1, r3
 8001246:	480f      	ldr	r0, [pc, #60]	@ (8001284 <BNO080_Initialization+0xe0>)
 8001248:	f004 f89e 	bl	8005388 <iprintf>
			return (0);
 800124c:	2300      	movs	r3, #0
 800124e:	e007      	b.n	8001260 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <BNO080_Initialization+0xd4>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	22f8      	movs	r2, #248	@ 0xf8
 8001256:	4619      	mov	r1, r3
 8001258:	480b      	ldr	r0, [pc, #44]	@ (8001288 <BNO080_Initialization+0xe4>)
 800125a:	f004 f895 	bl	8005388 <iprintf>
	return (1); //Something went wrong
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	08007ff8 	.word	0x08007ff8
 800126c:	40020400 	.word	0x40020400
 8001270:	40020000 	.word	0x40020000
 8001274:	40020800 	.word	0x40020800
 8001278:	200001f8 	.word	0x200001f8
 800127c:	200001f4 	.word	0x200001f4
 8001280:	0800800c 	.word	0x0800800c
 8001284:	08008024 	.word	0x08008024
 8001288:	08008044 	.word	0x08008044

0800128c <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 8001296:	bf00      	nop
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <SPI2_SendByte+0x40>)
 800129a:	f7ff fe33 	bl	8000f04 <LL_SPI_IsActiveFlag_TXE>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f9      	beq.n	8001298 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	4619      	mov	r1, r3
 80012a8:	4808      	ldr	r0, [pc, #32]	@ (80012cc <SPI2_SendByte+0x40>)
 80012aa:	f7ff fe4c 	bl	8000f46 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80012ae:	bf00      	nop
 80012b0:	4806      	ldr	r0, [pc, #24]	@ (80012cc <SPI2_SendByte+0x40>)
 80012b2:	f7ff fe14 	bl	8000ede <LL_SPI_IsActiveFlag_RXNE>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f9      	beq.n	80012b0 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80012bc:	4803      	ldr	r0, [pc, #12]	@ (80012cc <SPI2_SendByte+0x40>)
 80012be:	f7ff fe34 	bl	8000f2a <LL_SPI_ReceiveData8>
 80012c2:	4603      	mov	r3, r0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40003800 	.word	0x40003800

080012d0 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80012d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012d8:	4811      	ldr	r0, [pc, #68]	@ (8001320 <BNO080_dataAvailable+0x50>)
 80012da:	f7ff fe46 	bl	8000f6a <LL_GPIO_IsInputPinSet>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d101      	bne.n	80012e8 <BNO080_dataAvailable+0x18>
		return (0);
 80012e4:	2300      	movs	r3, #0
 80012e6:	e019      	b.n	800131c <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 80012e8:	f000 fac6 	bl	8001878 <BNO080_receivePacket>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d113      	bne.n	800131a <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 80012f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <BNO080_dataAvailable+0x54>)
 80012f4:	789b      	ldrb	r3, [r3, #2]
 80012f6:	2b03      	cmp	r3, #3
 80012f8:	d107      	bne.n	800130a <BNO080_dataAvailable+0x3a>
 80012fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <BNO080_dataAvailable+0x58>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2bfb      	cmp	r3, #251	@ 0xfb
 8001300:	d103      	bne.n	800130a <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8001302:	f000 f82f 	bl	8001364 <BNO080_parseInputReport>
			return (1);
 8001306:	2301      	movs	r3, #1
 8001308:	e008      	b.n	800131c <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 800130a:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <BNO080_dataAvailable+0x54>)
 800130c:	789b      	ldrb	r3, [r3, #2]
 800130e:	2b02      	cmp	r3, #2
 8001310:	d103      	bne.n	800131a <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8001312:	f000 f80b 	bl	800132c <BNO080_parseCommandReport>
			return (1);
 8001316:	2301      	movs	r3, #1
 8001318:	e000      	b.n	800131c <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40020800 	.word	0x40020800
 8001324:	200001f4 	.word	0x200001f4
 8001328:	200001f8 	.word	0x200001f8

0800132c <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8001332:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <BNO080_parseCommandReport+0x30>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2bf1      	cmp	r3, #241	@ 0xf1
 8001338:	d109      	bne.n	800134e <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 800133a:	4b08      	ldr	r3, [pc, #32]	@ (800135c <BNO080_parseCommandReport+0x30>)
 800133c:	789b      	ldrb	r3, [r3, #2]
 800133e:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	2b07      	cmp	r3, #7
 8001344:	d103      	bne.n	800134e <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 8001346:	4b05      	ldr	r3, [pc, #20]	@ (800135c <BNO080_parseCommandReport+0x30>)
 8001348:	795a      	ldrb	r2, [r3, #5]
 800134a:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <BNO080_parseCommandReport+0x34>)
 800134c:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	200001f8 	.word	0x200001f8
 8001360:	200002b8 	.word	0x200002b8

08001364 <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 8001364:	b480      	push	{r7}
 8001366:	b087      	sub	sp, #28
 8001368:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 800136a:	4b98      	ldr	r3, [pc, #608]	@ (80015cc <BNO080_parseInputReport+0x268>)
 800136c:	785b      	ldrb	r3, [r3, #1]
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	b21a      	sxth	r2, r3
 8001372:	4b96      	ldr	r3, [pc, #600]	@ (80015cc <BNO080_parseInputReport+0x268>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	b21b      	sxth	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 800137c:	8a3b      	ldrh	r3, [r7, #16]
 800137e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001382:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8001384:	8a3b      	ldrh	r3, [r7, #16]
 8001386:	3b04      	subs	r3, #4
 8001388:	b29b      	uxth	r3, r3
 800138a:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 800138c:	4b90      	ldr	r3, [pc, #576]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 800138e:	791b      	ldrb	r3, [r3, #4]
 8001390:	061a      	lsls	r2, r3, #24
 8001392:	4b8f      	ldr	r3, [pc, #572]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001394:	78db      	ldrb	r3, [r3, #3]
 8001396:	041b      	lsls	r3, r3, #16
 8001398:	431a      	orrs	r2, r3
 800139a:	4b8d      	ldr	r3, [pc, #564]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 800139c:	789b      	ldrb	r3, [r3, #2]
 800139e:	021b      	lsls	r3, r3, #8
 80013a0:	4313      	orrs	r3, r2
 80013a2:	4a8b      	ldr	r2, [pc, #556]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013a4:	7852      	ldrb	r2, [r2, #1]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	4a8a      	ldr	r2, [pc, #552]	@ (80015d4 <BNO080_parseInputReport+0x270>)
 80013aa:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 80013ac:	4b88      	ldr	r3, [pc, #544]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013ae:	79db      	ldrb	r3, [r3, #7]
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 80013b6:	4b86      	ldr	r3, [pc, #536]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013b8:	7a9b      	ldrb	r3, [r3, #10]
 80013ba:	021b      	lsls	r3, r3, #8
 80013bc:	b21a      	sxth	r2, r3
 80013be:	4b84      	ldr	r3, [pc, #528]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013c0:	7a5b      	ldrb	r3, [r3, #9]
 80013c2:	b21b      	sxth	r3, r3
 80013c4:	4313      	orrs	r3, r2
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 80013ca:	4b81      	ldr	r3, [pc, #516]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013cc:	7b1b      	ldrb	r3, [r3, #12]
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	4b7f      	ldr	r3, [pc, #508]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013d4:	7adb      	ldrb	r3, [r3, #11]
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	4313      	orrs	r3, r2
 80013da:	b21b      	sxth	r3, r3
 80013dc:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 80013de:	4b7c      	ldr	r3, [pc, #496]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013e0:	7b9b      	ldrb	r3, [r3, #14]
 80013e2:	021b      	lsls	r3, r3, #8
 80013e4:	b21a      	sxth	r2, r3
 80013e6:	4b7a      	ldr	r3, [pc, #488]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80013e8:	7b5b      	ldrb	r3, [r3, #13]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 80013fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80013fe:	2b0e      	cmp	r3, #14
 8001400:	dd09      	ble.n	8001416 <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8001402:	4b73      	ldr	r3, [pc, #460]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001404:	7c1b      	ldrb	r3, [r3, #16]
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	b21a      	sxth	r2, r3
 800140a:	4b71      	ldr	r3, [pc, #452]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 800140c:	7bdb      	ldrb	r3, [r3, #15]
 800140e:	b21b      	sxth	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	b21b      	sxth	r3, r3
 8001414:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 8001416:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800141a:	2b10      	cmp	r3, #16
 800141c:	dd09      	ble.n	8001432 <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 800141e:	4b6c      	ldr	r3, [pc, #432]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001420:	7c9b      	ldrb	r3, [r3, #18]
 8001422:	021b      	lsls	r3, r3, #8
 8001424:	b21a      	sxth	r2, r3
 8001426:	4b6a      	ldr	r3, [pc, #424]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001428:	7c5b      	ldrb	r3, [r3, #17]
 800142a:	b21b      	sxth	r3, r3
 800142c:	4313      	orrs	r3, r2
 800142e:	b21b      	sxth	r3, r3
 8001430:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 8001432:	4b67      	ldr	r3, [pc, #412]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001434:	795b      	ldrb	r3, [r3, #5]
 8001436:	2b1e      	cmp	r3, #30
 8001438:	dc46      	bgt.n	80014c8 <BNO080_parseInputReport+0x164>
 800143a:	2b00      	cmp	r3, #0
 800143c:	f340 80bf 	ble.w	80015be <BNO080_parseInputReport+0x25a>
 8001440:	3b01      	subs	r3, #1
 8001442:	2b1d      	cmp	r3, #29
 8001444:	f200 80bb 	bhi.w	80015be <BNO080_parseInputReport+0x25a>
 8001448:	a201      	add	r2, pc, #4	@ (adr r2, 8001450 <BNO080_parseInputReport+0xec>)
 800144a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800144e:	bf00      	nop
 8001450:	080014cf 	.word	0x080014cf
 8001454:	08001507 	.word	0x08001507
 8001458:	08001523 	.word	0x08001523
 800145c:	080014eb 	.word	0x080014eb
 8001460:	0800153f 	.word	0x0800153f
 8001464:	080015bf 	.word	0x080015bf
 8001468:	080015bf 	.word	0x080015bf
 800146c:	0800153f 	.word	0x0800153f
 8001470:	080015bf 	.word	0x080015bf
 8001474:	080015bf 	.word	0x080015bf
 8001478:	080015bf 	.word	0x080015bf
 800147c:	080015bf 	.word	0x080015bf
 8001480:	080015bf 	.word	0x080015bf
 8001484:	080015bf 	.word	0x080015bf
 8001488:	080015bf 	.word	0x080015bf
 800148c:	080015bf 	.word	0x080015bf
 8001490:	08001567 	.word	0x08001567
 8001494:	080015bf 	.word	0x080015bf
 8001498:	0800156f 	.word	0x0800156f
 800149c:	080015bf 	.word	0x080015bf
 80014a0:	080015bf 	.word	0x080015bf
 80014a4:	080015bf 	.word	0x080015bf
 80014a8:	080015bf 	.word	0x080015bf
 80014ac:	080015bf 	.word	0x080015bf
 80014b0:	080015bf 	.word	0x080015bf
 80014b4:	080015bf 	.word	0x080015bf
 80014b8:	080015bf 	.word	0x080015bf
 80014bc:	080015bf 	.word	0x080015bf
 80014c0:	080015bf 	.word	0x080015bf
 80014c4:	08001579 	.word	0x08001579
 80014c8:	2bf1      	cmp	r3, #241	@ 0xf1
 80014ca:	d06d      	beq.n	80015a8 <BNO080_parseInputReport+0x244>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80014cc:	e077      	b.n	80015be <BNO080_parseInputReport+0x25a>
			accelAccuracy = status;
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	4b41      	ldr	r3, [pc, #260]	@ (80015d8 <BNO080_parseInputReport+0x274>)
 80014d4:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 80014d6:	4a41      	ldr	r2, [pc, #260]	@ (80015dc <BNO080_parseInputReport+0x278>)
 80014d8:	89bb      	ldrh	r3, [r7, #12]
 80014da:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 80014dc:	4a40      	ldr	r2, [pc, #256]	@ (80015e0 <BNO080_parseInputReport+0x27c>)
 80014de:	897b      	ldrh	r3, [r7, #10]
 80014e0:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 80014e2:	4a40      	ldr	r2, [pc, #256]	@ (80015e4 <BNO080_parseInputReport+0x280>)
 80014e4:	893b      	ldrh	r3, [r7, #8]
 80014e6:	8013      	strh	r3, [r2, #0]
			break;
 80014e8:	e069      	b.n	80015be <BNO080_parseInputReport+0x25a>
			accelLinAccuracy = status;
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	4b3e      	ldr	r3, [pc, #248]	@ (80015e8 <BNO080_parseInputReport+0x284>)
 80014f0:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 80014f2:	4a3e      	ldr	r2, [pc, #248]	@ (80015ec <BNO080_parseInputReport+0x288>)
 80014f4:	89bb      	ldrh	r3, [r7, #12]
 80014f6:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 80014f8:	4a3d      	ldr	r2, [pc, #244]	@ (80015f0 <BNO080_parseInputReport+0x28c>)
 80014fa:	897b      	ldrh	r3, [r7, #10]
 80014fc:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 80014fe:	4a3d      	ldr	r2, [pc, #244]	@ (80015f4 <BNO080_parseInputReport+0x290>)
 8001500:	893b      	ldrh	r3, [r7, #8]
 8001502:	8013      	strh	r3, [r2, #0]
			break;
 8001504:	e05b      	b.n	80015be <BNO080_parseInputReport+0x25a>
			gyroAccuracy = status;
 8001506:	7bfb      	ldrb	r3, [r7, #15]
 8001508:	b29a      	uxth	r2, r3
 800150a:	4b3b      	ldr	r3, [pc, #236]	@ (80015f8 <BNO080_parseInputReport+0x294>)
 800150c:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 800150e:	4a3b      	ldr	r2, [pc, #236]	@ (80015fc <BNO080_parseInputReport+0x298>)
 8001510:	89bb      	ldrh	r3, [r7, #12]
 8001512:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8001514:	4a3a      	ldr	r2, [pc, #232]	@ (8001600 <BNO080_parseInputReport+0x29c>)
 8001516:	897b      	ldrh	r3, [r7, #10]
 8001518:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 800151a:	4a3a      	ldr	r2, [pc, #232]	@ (8001604 <BNO080_parseInputReport+0x2a0>)
 800151c:	893b      	ldrh	r3, [r7, #8]
 800151e:	8013      	strh	r3, [r2, #0]
			break;
 8001520:	e04d      	b.n	80015be <BNO080_parseInputReport+0x25a>
			magAccuracy = status;
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	b29a      	uxth	r2, r3
 8001526:	4b38      	ldr	r3, [pc, #224]	@ (8001608 <BNO080_parseInputReport+0x2a4>)
 8001528:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 800152a:	4a38      	ldr	r2, [pc, #224]	@ (800160c <BNO080_parseInputReport+0x2a8>)
 800152c:	89bb      	ldrh	r3, [r7, #12]
 800152e:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001530:	4a37      	ldr	r2, [pc, #220]	@ (8001610 <BNO080_parseInputReport+0x2ac>)
 8001532:	897b      	ldrh	r3, [r7, #10]
 8001534:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 8001536:	4a37      	ldr	r2, [pc, #220]	@ (8001614 <BNO080_parseInputReport+0x2b0>)
 8001538:	893b      	ldrh	r3, [r7, #8]
 800153a:	8013      	strh	r3, [r2, #0]
			break;
 800153c:	e03f      	b.n	80015be <BNO080_parseInputReport+0x25a>
			quatAccuracy = status;
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	b29a      	uxth	r2, r3
 8001542:	4b35      	ldr	r3, [pc, #212]	@ (8001618 <BNO080_parseInputReport+0x2b4>)
 8001544:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 8001546:	4a35      	ldr	r2, [pc, #212]	@ (800161c <BNO080_parseInputReport+0x2b8>)
 8001548:	89bb      	ldrh	r3, [r7, #12]
 800154a:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 800154c:	4a34      	ldr	r2, [pc, #208]	@ (8001620 <BNO080_parseInputReport+0x2bc>)
 800154e:	897b      	ldrh	r3, [r7, #10]
 8001550:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 8001552:	4a34      	ldr	r2, [pc, #208]	@ (8001624 <BNO080_parseInputReport+0x2c0>)
 8001554:	893b      	ldrh	r3, [r7, #8]
 8001556:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 8001558:	4a33      	ldr	r2, [pc, #204]	@ (8001628 <BNO080_parseInputReport+0x2c4>)
 800155a:	8afb      	ldrh	r3, [r7, #22]
 800155c:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 800155e:	4a33      	ldr	r2, [pc, #204]	@ (800162c <BNO080_parseInputReport+0x2c8>)
 8001560:	8abb      	ldrh	r3, [r7, #20]
 8001562:	8013      	strh	r3, [r2, #0]
			break;
 8001564:	e02b      	b.n	80015be <BNO080_parseInputReport+0x25a>
			stepCount = data3; //Bytes 8/9
 8001566:	4a32      	ldr	r2, [pc, #200]	@ (8001630 <BNO080_parseInputReport+0x2cc>)
 8001568:	893b      	ldrh	r3, [r7, #8]
 800156a:	8013      	strh	r3, [r2, #0]
			break;
 800156c:	e027      	b.n	80015be <BNO080_parseInputReport+0x25a>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 800156e:	4b18      	ldr	r3, [pc, #96]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001570:	7a5a      	ldrb	r2, [r3, #9]
 8001572:	4b30      	ldr	r3, [pc, #192]	@ (8001634 <BNO080_parseInputReport+0x2d0>)
 8001574:	701a      	strb	r2, [r3, #0]
			break;
 8001576:	e022      	b.n	80015be <BNO080_parseInputReport+0x25a>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 8001578:	4b15      	ldr	r3, [pc, #84]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 800157a:	7a9a      	ldrb	r2, [r3, #10]
 800157c:	4b2e      	ldr	r3, [pc, #184]	@ (8001638 <BNO080_parseInputReport+0x2d4>)
 800157e:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001580:	2300      	movs	r3, #0
 8001582:	74fb      	strb	r3, [r7, #19]
 8001584:	e00c      	b.n	80015a0 <BNO080_parseInputReport+0x23c>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 8001586:	7cfb      	ldrb	r3, [r7, #19]
 8001588:	f103 020b 	add.w	r2, r3, #11
 800158c:	4b2b      	ldr	r3, [pc, #172]	@ (800163c <BNO080_parseInputReport+0x2d8>)
 800158e:	6819      	ldr	r1, [r3, #0]
 8001590:	7cfb      	ldrb	r3, [r7, #19]
 8001592:	440b      	add	r3, r1
 8001594:	490e      	ldr	r1, [pc, #56]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 8001596:	5c8a      	ldrb	r2, [r1, r2]
 8001598:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 800159a:	7cfb      	ldrb	r3, [r7, #19]
 800159c:	3301      	adds	r3, #1
 800159e:	74fb      	strb	r3, [r7, #19]
 80015a0:	7cfb      	ldrb	r3, [r7, #19]
 80015a2:	2b08      	cmp	r3, #8
 80015a4:	d9ef      	bls.n	8001586 <BNO080_parseInputReport+0x222>
			break;
 80015a6:	e00a      	b.n	80015be <BNO080_parseInputReport+0x25a>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80015a8:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80015aa:	79db      	ldrb	r3, [r3, #7]
 80015ac:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	2b07      	cmp	r3, #7
 80015b2:	d103      	bne.n	80015bc <BNO080_parseInputReport+0x258>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 80015b4:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <BNO080_parseInputReport+0x26c>)
 80015b6:	7a9a      	ldrb	r2, [r3, #10]
 80015b8:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <BNO080_parseInputReport+0x2dc>)
 80015ba:	701a      	strb	r2, [r3, #0]
			break;
 80015bc:	bf00      	nop
}
 80015be:	bf00      	nop
 80015c0:	371c      	adds	r7, #28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	200001f4 	.word	0x200001f4
 80015d0:	200001f8 	.word	0x200001f8
 80015d4:	200002ac 	.word	0x200002ac
 80015d8:	20000284 	.word	0x20000284
 80015dc:	2000027e 	.word	0x2000027e
 80015e0:	20000280 	.word	0x20000280
 80015e4:	20000282 	.word	0x20000282
 80015e8:	2000028c 	.word	0x2000028c
 80015ec:	20000286 	.word	0x20000286
 80015f0:	20000288 	.word	0x20000288
 80015f4:	2000028a 	.word	0x2000028a
 80015f8:	20000294 	.word	0x20000294
 80015fc:	2000028e 	.word	0x2000028e
 8001600:	20000290 	.word	0x20000290
 8001604:	20000292 	.word	0x20000292
 8001608:	2000029c 	.word	0x2000029c
 800160c:	20000296 	.word	0x20000296
 8001610:	20000298 	.word	0x20000298
 8001614:	2000029a 	.word	0x2000029a
 8001618:	200002a8 	.word	0x200002a8
 800161c:	2000029e 	.word	0x2000029e
 8001620:	200002a0 	.word	0x200002a0
 8001624:	200002a2 	.word	0x200002a2
 8001628:	200002a4 	.word	0x200002a4
 800162c:	200002a6 	.word	0x200002a6
 8001630:	200002aa 	.word	0x200002aa
 8001634:	200002b0 	.word	0x200002b0
 8001638:	200002b1 	.word	0x200002b1
 800163c:	200002b4 	.word	0x200002b4
 8001640:	200002b8 	.word	0x200002b8

08001644 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <BNO080_getQuatI+0x24>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	b21b      	sxth	r3, r3
 800164e:	4a07      	ldr	r2, [pc, #28]	@ (800166c <BNO080_getQuatI+0x28>)
 8001650:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001654:	b2d2      	uxtb	r2, r2
 8001656:	4611      	mov	r1, r2
 8001658:	4618      	mov	r0, r3
 800165a:	f000 f861 	bl	8001720 <BNO080_qToFloat>
 800165e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001662:	eeb0 0a67 	vmov.f32	s0, s15
 8001666:	bd80      	pop	{r7, pc}
 8001668:	2000029e 	.word	0x2000029e
 800166c:	20000000 	.word	0x20000000

08001670 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 8001674:	4b07      	ldr	r3, [pc, #28]	@ (8001694 <BNO080_getQuatJ+0x24>)
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	b21b      	sxth	r3, r3
 800167a:	4a07      	ldr	r2, [pc, #28]	@ (8001698 <BNO080_getQuatJ+0x28>)
 800167c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f000 f84b 	bl	8001720 <BNO080_qToFloat>
 800168a:	eef0 7a40 	vmov.f32	s15, s0
}
 800168e:	eeb0 0a67 	vmov.f32	s0, s15
 8001692:	bd80      	pop	{r7, pc}
 8001694:	200002a0 	.word	0x200002a0
 8001698:	20000000 	.word	0x20000000

0800169c <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 80016a0:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <BNO080_getQuatK+0x24>)
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	4a07      	ldr	r2, [pc, #28]	@ (80016c4 <BNO080_getQuatK+0x28>)
 80016a8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	4611      	mov	r1, r2
 80016b0:	4618      	mov	r0, r3
 80016b2:	f000 f835 	bl	8001720 <BNO080_qToFloat>
 80016b6:	eef0 7a40 	vmov.f32	s15, s0
}
 80016ba:	eeb0 0a67 	vmov.f32	s0, s15
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	200002a2 	.word	0x200002a2
 80016c4:	20000000 	.word	0x20000000

080016c8 <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <BNO080_getQuatReal+0x24>)
 80016ce:	881b      	ldrh	r3, [r3, #0]
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	4a07      	ldr	r2, [pc, #28]	@ (80016f0 <BNO080_getQuatReal+0x28>)
 80016d4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	4611      	mov	r1, r2
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f81f 	bl	8001720 <BNO080_qToFloat>
 80016e2:	eef0 7a40 	vmov.f32	s15, s0
}
 80016e6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	200002a4 	.word	0x200002a4
 80016f0:	20000000 	.word	0x20000000

080016f4 <BNO080_getQuatRadianAccuracy>:

//Return the rotation vector accuracy
float BNO080_getQuatRadianAccuracy()
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
 80016f8:	4b07      	ldr	r3, [pc, #28]	@ (8001718 <BNO080_getQuatRadianAccuracy+0x24>)
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	4a07      	ldr	r2, [pc, #28]	@ (800171c <BNO080_getQuatRadianAccuracy+0x28>)
 8001700:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001704:	b2d2      	uxtb	r2, r2
 8001706:	4611      	mov	r1, r2
 8001708:	4618      	mov	r0, r3
 800170a:	f000 f809 	bl	8001720 <BNO080_qToFloat>
 800170e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001712:	eeb0 0a67 	vmov.f32	s0, s15
 8001716:	bd80      	pop	{r7, pc}
 8001718:	200002a6 	.word	0x200002a6
 800171c:	20000000 	.word	0x20000000

08001720 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	ed2d 8b02 	vpush	{d8}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	460a      	mov	r2, r1
 800172e:	80fb      	strh	r3, [r7, #6]
 8001730:	4613      	mov	r3, r2
 8001732:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8001734:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001738:	ee07 3a90 	vmov	s15, r3
 800173c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001740:	797b      	ldrb	r3, [r7, #5]
 8001742:	425b      	negs	r3, r3
 8001744:	ee07 3a90 	vmov	s15, r3
 8001748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800174c:	eef0 0a67 	vmov.f32	s1, s15
 8001750:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001754:	f005 fe1c 	bl	8007390 <powf>
 8001758:	eef0 7a40 	vmov.f32	s15, s0
 800175c:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001760:	eeb0 0a67 	vmov.f32	s0, s15
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	ecbd 8b02 	vpop	{d8}
 800176c:	bd80      	pop	{r7, pc}

0800176e <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	4603      	mov	r3, r0
 8001776:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 8001778:	88fb      	ldrh	r3, [r7, #6]
 800177a:	2200      	movs	r2, #0
 800177c:	4619      	mov	r1, r3
 800177e:	2005      	movs	r0, #5
 8001780:	f000 f804 	bl	800178c <BNO080_setFeatureCommand>
}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
 8001798:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 800179a:	4b24      	ldr	r3, [pc, #144]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 800179c:	22fd      	movs	r2, #253	@ 0xfd
 800179e:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80017a0:	4a22      	ldr	r2, [pc, #136]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80017a6:	4b21      	ldr	r3, [pc, #132]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80017ac:	4b1f      	ldr	r3, [pc, #124]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 80017b2:	4b1e      	ldr	r3, [pc, #120]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017be:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	0a1b      	lsrs	r3, r3, #8
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b19      	ldr	r3, [pc, #100]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017c8:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	0c1b      	lsrs	r3, r3, #16
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	4b16      	ldr	r3, [pc, #88]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017d2:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	0e1b      	lsrs	r3, r3, #24
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4b14      	ldr	r3, [pc, #80]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017dc:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 80017de:	4b13      	ldr	r3, [pc, #76]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 80017e4:	4b11      	ldr	r3, [pc, #68]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 80017ea:	4b10      	ldr	r3, [pc, #64]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 80017f0:	4b0e      	ldr	r3, [pc, #56]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	4b0c      	ldr	r3, [pc, #48]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 80017fc:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	0a1b      	lsrs	r3, r3, #8
 8001802:	b2da      	uxtb	r2, r3
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 8001806:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b07      	ldr	r3, [pc, #28]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 8001810:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	0e1b      	lsrs	r3, r3, #24
 8001816:	b2da      	uxtb	r2, r3
 8001818:	4b04      	ldr	r3, [pc, #16]	@ (800182c <BNO080_setFeatureCommand+0xa0>)
 800181a:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 800181c:	2111      	movs	r1, #17
 800181e:	2002      	movs	r0, #2
 8001820:	f000 f89a 	bl	8001958 <BNO080_sendPacket>
}
 8001824:	bf00      	nop
 8001826:	3710      	adds	r7, #16
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	200001f8 	.word	0x200001f8

08001830 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001836:	2300      	movs	r3, #0
 8001838:	607b      	str	r3, [r7, #4]
 800183a:	e00c      	b.n	8001856 <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 800183c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001840:	480b      	ldr	r0, [pc, #44]	@ (8001870 <BNO080_waitForSPI+0x40>)
 8001842:	f7ff fb92 	bl	8000f6a <LL_GPIO_IsInputPinSet>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d101      	bne.n	8001850 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 800184c:	2301      	movs	r3, #1
 800184e:	e00a      	b.n	8001866 <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3301      	adds	r3, #1
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800185c:	d1ee      	bne.n	800183c <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 800185e:	4805      	ldr	r0, [pc, #20]	@ (8001874 <BNO080_waitForSPI+0x44>)
 8001860:	f003 fdfa 	bl	8005458 <puts>
	return (0);
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40020800 	.word	0x40020800
 8001874:	08008090 	.word	0x08008090

08001878 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 800187e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001882:	4831      	ldr	r0, [pc, #196]	@ (8001948 <BNO080_receivePacket+0xd0>)
 8001884:	f7ff fb71 	bl	8000f6a <LL_GPIO_IsInputPinSet>
 8001888:	4603      	mov	r3, r0
 800188a:	2b01      	cmp	r3, #1
 800188c:	d101      	bne.n	8001892 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 800188e:	2300      	movs	r3, #0
 8001890:	e056      	b.n	8001940 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 8001892:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001896:	482d      	ldr	r0, [pc, #180]	@ (800194c <BNO080_receivePacket+0xd4>)
 8001898:	f7ff fb8a 	bl	8000fb0 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 800189c:	2000      	movs	r0, #0
 800189e:	f7ff fcf5 	bl	800128c <SPI2_SendByte>
 80018a2:	4603      	mov	r3, r0
 80018a4:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 80018a6:	2000      	movs	r0, #0
 80018a8:	f7ff fcf0 	bl	800128c <SPI2_SendByte>
 80018ac:	4603      	mov	r3, r0
 80018ae:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 80018b0:	2000      	movs	r0, #0
 80018b2:	f7ff fceb 	bl	800128c <SPI2_SendByte>
 80018b6:	4603      	mov	r3, r0
 80018b8:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7ff fce6 	bl	800128c <SPI2_SendByte>
 80018c0:	4603      	mov	r3, r0
 80018c2:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 80018c4:	4a22      	ldr	r2, [pc, #136]	@ (8001950 <BNO080_receivePacket+0xd8>)
 80018c6:	7b7b      	ldrb	r3, [r7, #13]
 80018c8:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 80018ca:	4a21      	ldr	r2, [pc, #132]	@ (8001950 <BNO080_receivePacket+0xd8>)
 80018cc:	7b3b      	ldrb	r3, [r7, #12]
 80018ce:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 80018d0:	4a1f      	ldr	r2, [pc, #124]	@ (8001950 <BNO080_receivePacket+0xd8>)
 80018d2:	7afb      	ldrb	r3, [r7, #11]
 80018d4:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 80018d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001950 <BNO080_receivePacket+0xd8>)
 80018d8:	7abb      	ldrb	r3, [r7, #10]
 80018da:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 80018dc:	7b3b      	ldrb	r3, [r7, #12]
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	b21a      	sxth	r2, r3
 80018e2:	7b7b      	ldrb	r3, [r7, #13]
 80018e4:	b21b      	sxth	r3, r3
 80018e6:	4313      	orrs	r3, r2
 80018e8:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 80018ea:	893b      	ldrh	r3, [r7, #8]
 80018ec:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80018f0:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 80018f2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d101      	bne.n	80018fe <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 80018fa:	2300      	movs	r3, #0
 80018fc:	e020      	b.n	8001940 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 80018fe:	893b      	ldrh	r3, [r7, #8]
 8001900:	3b04      	subs	r3, #4
 8001902:	b29b      	uxth	r3, r3
 8001904:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001906:	2300      	movs	r3, #0
 8001908:	81fb      	strh	r3, [r7, #14]
 800190a:	e00e      	b.n	800192a <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 800190c:	20ff      	movs	r0, #255	@ 0xff
 800190e:	f7ff fcbd 	bl	800128c <SPI2_SendByte>
 8001912:	4603      	mov	r3, r0
 8001914:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001916:	89fb      	ldrh	r3, [r7, #14]
 8001918:	2b7f      	cmp	r3, #127	@ 0x7f
 800191a:	d803      	bhi.n	8001924 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 800191c:	89fb      	ldrh	r3, [r7, #14]
 800191e:	490d      	ldr	r1, [pc, #52]	@ (8001954 <BNO080_receivePacket+0xdc>)
 8001920:	79fa      	ldrb	r2, [r7, #7]
 8001922:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001924:	89fb      	ldrh	r3, [r7, #14]
 8001926:	3301      	adds	r3, #1
 8001928:	81fb      	strh	r3, [r7, #14]
 800192a:	89fa      	ldrh	r2, [r7, #14]
 800192c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001930:	429a      	cmp	r2, r3
 8001932:	dbeb      	blt.n	800190c <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001934:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001938:	4804      	ldr	r0, [pc, #16]	@ (800194c <BNO080_receivePacket+0xd4>)
 800193a:	f7ff fb2b 	bl	8000f94 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 800193e:	2301      	movs	r3, #1
}
 8001940:	4618      	mov	r0, r3
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40020800 	.word	0x40020800
 800194c:	40020400 	.word	0x40020400
 8001950:	200001f4 	.word	0x200001f4
 8001954:	200001f8 	.word	0x200001f8

08001958 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	460a      	mov	r2, r1
 8001962:	71fb      	strb	r3, [r7, #7]
 8001964:	4613      	mov	r3, r2
 8001966:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8001968:	79bb      	ldrb	r3, [r7, #6]
 800196a:	3304      	adds	r3, #4
 800196c:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 800196e:	f7ff ff5f 	bl	8001830 <BNO080_waitForSPI>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d101      	bne.n	800197c <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8001978:	2300      	movs	r3, #0
 800197a:	e032      	b.n	80019e2 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 800197c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001980:	481a      	ldr	r0, [pc, #104]	@ (80019ec <BNO080_sendPacket+0x94>)
 8001982:	f7ff fb15 	bl	8000fb0 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8001986:	7bbb      	ldrb	r3, [r7, #14]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fc7f 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 800198e:	7bbb      	ldrb	r3, [r7, #14]
 8001990:	121b      	asrs	r3, r3, #8
 8001992:	b2db      	uxtb	r3, r3
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fc79 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fc75 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	4a12      	ldr	r2, [pc, #72]	@ (80019f0 <BNO080_sendPacket+0x98>)
 80019a6:	5cd2      	ldrb	r2, [r2, r3]
 80019a8:	1c51      	adds	r1, r2, #1
 80019aa:	b2c8      	uxtb	r0, r1
 80019ac:	4910      	ldr	r1, [pc, #64]	@ (80019f0 <BNO080_sendPacket+0x98>)
 80019ae:	54c8      	strb	r0, [r1, r3]
 80019b0:	4610      	mov	r0, r2
 80019b2:	f7ff fc6b 	bl	800128c <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 80019b6:	2300      	movs	r3, #0
 80019b8:	73fb      	strb	r3, [r7, #15]
 80019ba:	e008      	b.n	80019ce <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
 80019be:	4a0d      	ldr	r2, [pc, #52]	@ (80019f4 <BNO080_sendPacket+0x9c>)
 80019c0:	5cd3      	ldrb	r3, [r2, r3]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff fc62 	bl	800128c <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
 80019ca:	3301      	adds	r3, #1
 80019cc:	73fb      	strb	r3, [r7, #15]
 80019ce:	7bfa      	ldrb	r2, [r7, #15]
 80019d0:	79bb      	ldrb	r3, [r7, #6]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d3f2      	bcc.n	80019bc <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 80019d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019da:	4804      	ldr	r0, [pc, #16]	@ (80019ec <BNO080_sendPacket+0x94>)
 80019dc:	f7ff fada 	bl	8000f94 <LL_GPIO_SetOutputPin>

	return (1);
 80019e0:	2301      	movs	r3, #1
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40020400 	.word	0x40020400
 80019f0:	20000278 	.word	0x20000278
 80019f4:	200001f8 	.word	0x200001f8

080019f8 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	ed93 7a00 	vldr	s14, [r3]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	edd3 7a00 	vldr	s15, [r3]
 8001a0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3304      	adds	r3, #4
 8001a14:	edd3 6a00 	vldr	s13, [r3]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3304      	adds	r3, #4
 8001a1c:	edd3 7a00 	vldr	s15, [r3]
 8001a20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3308      	adds	r3, #8
 8001a2c:	edd3 6a00 	vldr	s13, [r3]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3308      	adds	r3, #8
 8001a34:	edd3 7a00 	vldr	s15, [r3]
 8001a38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	330c      	adds	r3, #12
 8001a44:	edd3 6a00 	vldr	s13, [r3]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	330c      	adds	r3, #12
 8001a4c:	edd3 7a00 	vldr	s15, [r3]
 8001a50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a58:	eeb0 0a67 	vmov.f32	s0, s15
 8001a5c:	f000 f90e 	bl	8001c7c <invSqrt>
 8001a60:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	edd3 7a00 	vldr	s15, [r3]
 8001a6a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a72:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	edd3 7a00 	vldr	s15, [r3]
 8001a7e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a86:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	3308      	adds	r3, #8
 8001a8e:	edd3 7a00 	vldr	s15, [r3]
 8001a92:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a9a:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	330c      	adds	r3, #12
 8001aa2:	edd3 7a00 	vldr	s15, [r3]
 8001aa6:	ed97 7a07 	vldr	s14, [r7, #28]
 8001aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aae:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8001ab2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ab6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001abe:	edd7 6a06 	vldr	s13, [r7, #24]
 8001ac2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ac6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ace:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001ad2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ad6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001ada:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ade:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ae2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ae6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001aee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001af2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001af6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001afa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001afe:	eef0 0a67 	vmov.f32	s1, s15
 8001b02:	eeb0 0a66 	vmov.f32	s0, s13
 8001b06:	f005 fc41 	bl	800738c <atan2f>
 8001b0a:	eef0 7a40 	vmov.f32	s15, s0
 8001b0e:	4b55      	ldr	r3, [pc, #340]	@ (8001c64 <Quaternion_Update+0x26c>)
 8001b10:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8001b14:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b18:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b20:	edd7 6a06 	vldr	s13, [r7, #24]
 8001b24:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b30:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b34:	eeb0 0a67 	vmov.f32	s0, s15
 8001b38:	f005 fbfc 	bl	8007334 <asinf>
 8001b3c:	eef0 7a40 	vmov.f32	s15, s0
 8001b40:	eef1 7a67 	vneg.f32	s15, s15
 8001b44:	4b48      	ldr	r3, [pc, #288]	@ (8001c68 <Quaternion_Update+0x270>)
 8001b46:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8001b4a:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b56:	edd7 6a04 	vldr	s13, [r7, #16]
 8001b5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b66:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b6a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b6e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001b72:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b76:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b7e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b82:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b8e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b96:	eef0 0a67 	vmov.f32	s1, s15
 8001b9a:	eeb0 0a66 	vmov.f32	s0, s13
 8001b9e:	f005 fbf5 	bl	800738c <atan2f>
 8001ba2:	eef0 7a40 	vmov.f32	s15, s0
 8001ba6:	4b31      	ldr	r3, [pc, #196]	@ (8001c6c <Quaternion_Update+0x274>)
 8001ba8:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8001bac:	4b2d      	ldr	r3, [pc, #180]	@ (8001c64 <Quaternion_Update+0x26c>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001c70 <Quaternion_Update+0x278>
 8001bb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bba:	4b2a      	ldr	r3, [pc, #168]	@ (8001c64 <Quaternion_Update+0x26c>)
 8001bbc:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8001bc0:	4b29      	ldr	r3, [pc, #164]	@ (8001c68 <Quaternion_Update+0x270>)
 8001bc2:	edd3 7a00 	vldr	s15, [r3]
 8001bc6:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001c70 <Quaternion_Update+0x278>
 8001bca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bce:	4b26      	ldr	r3, [pc, #152]	@ (8001c68 <Quaternion_Update+0x270>)
 8001bd0:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8001bd4:	4b25      	ldr	r3, [pc, #148]	@ (8001c6c <Quaternion_Update+0x274>)
 8001bd6:	edd3 7a00 	vldr	s15, [r3]
 8001bda:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001c70 <Quaternion_Update+0x278>
 8001bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be2:	4b22      	ldr	r3, [pc, #136]	@ (8001c6c <Quaternion_Update+0x274>)
 8001be4:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8001be8:	4b20      	ldr	r3, [pc, #128]	@ (8001c6c <Quaternion_Update+0x274>)
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf6:	db0a      	blt.n	8001c0e <Quaternion_Update+0x216>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8001bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c6c <Quaternion_Update+0x274>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001c74 <Quaternion_Update+0x27c>
 8001c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c06:	4b19      	ldr	r3, [pc, #100]	@ (8001c6c <Quaternion_Update+0x274>)
 8001c08:	edc3 7a00 	vstr	s15, [r3]
 8001c0c:	e007      	b.n	8001c1e <Quaternion_Update+0x226>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8001c0e:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <Quaternion_Update+0x274>)
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	eef1 7a67 	vneg.f32	s15, s15
 8001c18:	4b14      	ldr	r3, [pc, #80]	@ (8001c6c <Quaternion_Update+0x274>)
 8001c1a:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8001c1e:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <Quaternion_Update+0x26c>)
 8001c20:	edd3 7a00 	vldr	s15, [r3]
 8001c24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c2c:	db0a      	blt.n	8001c44 <Quaternion_Update+0x24c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8001c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c64 <Quaternion_Update+0x26c>)
 8001c30:	edd3 7a00 	vldr	s15, [r3]
 8001c34:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001c78 <Quaternion_Update+0x280>
 8001c38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c3c:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <Quaternion_Update+0x26c>)
 8001c3e:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8001c42:	e00b      	b.n	8001c5c <Quaternion_Update+0x264>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8001c44:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <Quaternion_Update+0x26c>)
 8001c46:	edd3 7a00 	vldr	s15, [r3]
 8001c4a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001c78 <Quaternion_Update+0x280>
 8001c4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c52:	eef1 7a67 	vneg.f32	s15, s15
 8001c56:	4b03      	ldr	r3, [pc, #12]	@ (8001c64 <Quaternion_Update+0x26c>)
 8001c58:	edc3 7a00 	vstr	s15, [r3]
}
 8001c5c:	bf00      	nop
 8001c5e:	3720      	adds	r7, #32
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	200002c0 	.word	0x200002c0
 8001c68:	200002bc 	.word	0x200002bc
 8001c6c:	200002c4 	.word	0x200002c4
 8001c70:	42652ee1 	.word	0x42652ee1
 8001c74:	43b40000 	.word	0x43b40000
 8001c78:	43340000 	.word	0x43340000

08001c7c <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8001c86:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c8a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c92:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8001c9a:	f107 0310 	add.w	r3, r7, #16
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	105a      	asrs	r2, r3, #1
 8001ca6:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <invSqrt+0x74>)
 8001ca8:	1a9b      	subs	r3, r3, r2
 8001caa:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8001cac:	f107 030c 	add.w	r3, r7, #12
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001cb4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cc0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cc8:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001ccc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cd0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cd8:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	ee07 3a90 	vmov	s15, r3
}
 8001ce2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce6:	371c      	adds	r7, #28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	5f3759df 	.word	0x5f3759df

08001cf4 <LL_GPIO_ResetOutputPin>:
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	041a      	lsls	r2, r3, #16
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	619a      	str	r2, [r3, #24]
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
	...

08001d14 <LL_AHB1_GRP1_EnableClock>:
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001d1c:	4b08      	ldr	r3, [pc, #32]	@ (8001d40 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d20:	4907      	ldr	r1, [pc, #28]	@ (8001d40 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001d28:	4b05      	ldr	r3, [pc, #20]	@ (8001d40 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d32:	68fb      	ldr	r3, [r7, #12]
}
 8001d34:	bf00      	nop
 8001d36:	3714      	adds	r7, #20
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	40023800 	.word	0x40023800

08001d44 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4a:	463b      	mov	r3, r7
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]
 8001d58:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001d5a:	2080      	movs	r0, #128	@ 0x80
 8001d5c:	f7ff ffda 	bl	8001d14 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001d60:	2004      	movs	r0, #4
 8001d62:	f7ff ffd7 	bl	8001d14 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d66:	2002      	movs	r0, #2
 8001d68:	f7ff ffd4 	bl	8001d14 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d6c:	2001      	movs	r0, #1
 8001d6e:	f7ff ffd1 	bl	8001d14 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_9);
 8001d72:	f240 2107 	movw	r1, #519	@ 0x207
 8001d76:	4826      	ldr	r0, [pc, #152]	@ (8001e10 <MX_GPIO_Init+0xcc>)
 8001d78:	f7ff ffbc 	bl	8001cf4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12);
 8001d7c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d80:	4824      	ldr	r0, [pc, #144]	@ (8001e14 <MX_GPIO_Init+0xd0>)
 8001d82:	f7ff ffb7 	bl	8001cf4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001d86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d8a:	4823      	ldr	r0, [pc, #140]	@ (8001e18 <MX_GPIO_Init+0xd4>)
 8001d8c:	f7ff ffb2 	bl	8001cf4 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_9;
 8001d90:	f240 2307 	movw	r3, #519	@ 0x207
 8001d94:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d96:	2301      	movs	r3, #1
 8001d98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da6:	463b      	mov	r3, r7
 8001da8:	4619      	mov	r1, r3
 8001daa:	4819      	ldr	r0, [pc, #100]	@ (8001e10 <MX_GPIO_Init+0xcc>)
 8001dac:	f001 fdc7 	bl	800393e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8001db0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001db4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001db6:	2301      	movs	r3, #1
 8001db8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc6:	463b      	mov	r3, r7
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4812      	ldr	r0, [pc, #72]	@ (8001e14 <MX_GPIO_Init+0xd0>)
 8001dcc:	f001 fdb7 	bl	800393e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001dd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dd4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dde:	463b      	mov	r3, r7
 8001de0:	4619      	mov	r1, r3
 8001de2:	480b      	ldr	r0, [pc, #44]	@ (8001e10 <MX_GPIO_Init+0xcc>)
 8001de4:	f001 fdab 	bl	800393e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001de8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dee:	2301      	movs	r3, #1
 8001df0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfe:	463b      	mov	r3, r7
 8001e00:	4619      	mov	r1, r3
 8001e02:	4805      	ldr	r0, [pc, #20]	@ (8001e18 <MX_GPIO_Init+0xd4>)
 8001e04:	f001 fd9b 	bl	800393e <LL_GPIO_Init>

}
 8001e08:	bf00      	nop
 8001e0a:	3718      	adds	r7, #24
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40020800 	.word	0x40020800
 8001e14:	40020400 	.word	0x40020400
 8001e18:	40020000 	.word	0x40020000

08001e1c <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f043 0201 	orr.w	r2, r3, #1
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	601a      	str	r2, [r3, #0]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1a      	ldr	r2, [r3, #32]
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	621a      	str	r2, [r3, #32]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a1a      	ldr	r2, [r3, #32]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	401a      	ands	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	621a      	str	r2, [r3, #32]
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b089      	sub	sp, #36	@ 0x24
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	330c      	adds	r3, #12
 8001e8e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	e853 3f00 	ldrex	r3, [r3]
 8001e96:	60bb      	str	r3, [r7, #8]
   return(result);
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	f043 0320 	orr.w	r3, r3, #32
 8001e9e:	61fb      	str	r3, [r7, #28]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	330c      	adds	r3, #12
 8001ea4:	69fa      	ldr	r2, [r7, #28]
 8001ea6:	61ba      	str	r2, [r7, #24]
 8001ea8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001eaa:	6979      	ldr	r1, [r7, #20]
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	e841 2300 	strex	r3, r2, [r1]
 8001eb2:	613b      	str	r3, [r7, #16]
   return(result);
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1e7      	bne.n	8001e8a <LL_USART_EnableIT_RXNE+0x8>
}
 8001eba:	bf00      	nop
 8001ebc:	bf00      	nop
 8001ebe:	3724      	adds	r7, #36	@ 0x24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001ed4:	78fa      	ldrb	r2, [r7, #3]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	605a      	str	r2, [r3, #4]
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
	...

08001ee8 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
	for(int i=0; i<len; i++)
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	e00d      	b.n	8001f16 <_write+0x2e>
	{
		LL_USART_TransmitData8(USART6, *(p+i));
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	68ba      	ldr	r2, [r7, #8]
 8001efe:	4413      	add	r3, r2
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	4619      	mov	r1, r3
 8001f04:	4808      	ldr	r0, [pc, #32]	@ (8001f28 <_write+0x40>)
 8001f06:	f7ff ffdf 	bl	8001ec8 <LL_USART_TransmitData8>
		HAL_Delay(1);
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f000 fe5e 	bl	8002bcc <HAL_Delay>
	for(int i=0; i<len; i++)
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	3301      	adds	r3, #1
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	dbed      	blt.n	8001efa <_write+0x12>
	}
	return len;
 8001f1e:	687b      	ldr	r3, [r7, #4]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40011400 	.word	0x40011400

08001f2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f2c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f30:	b08c      	sub	sp, #48	@ 0x30
 8001f32:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
	int cnt =0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	61fb      	str	r3, [r7, #28]
	float f = 1.234;
 8001f38:	4b40      	ldr	r3, [pc, #256]	@ (800203c <main+0x110>)
 8001f3a:	61bb      	str	r3, [r7, #24]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f3c:	f000 fdd4 	bl	8002ae8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f40:	f000 f88c 	bl	800205c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f44:	f7ff fefe 	bl	8001d44 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001f48:	f000 fbf0 	bl	800272c <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001f4c:	f000 fd42 	bl	80029d4 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 8001f50:	f000 f938 	bl	80021c4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 8001f54:	483a      	ldr	r0, [pc, #232]	@ (8002040 <main+0x114>)
 8001f56:	f7ff ff61 	bl	8001e1c <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3,LL_TIM_CHANNEL_CH4);
 8001f5a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f5e:	4838      	ldr	r0, [pc, #224]	@ (8002040 <main+0x114>)
 8001f60:	f7ff ff6c 	bl	8001e3c <LL_TIM_CC_EnableChannel>
  TIM3->PSC = 2000; // buzzer pwm
 8001f64:	4b36      	ldr	r3, [pc, #216]	@ (8002040 <main+0x114>)
 8001f66:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001f6a:	629a      	str	r2, [r3, #40]	@ 0x28
  //TIM3->CCR4 = TIM3->ARR/2; // PWM Width
  HAL_Delay(500);
 8001f6c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f70:	f000 fe2c 	bl	8002bcc <HAL_Delay>
  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001f74:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f78:	4831      	ldr	r0, [pc, #196]	@ (8002040 <main+0x114>)
 8001f7a:	f7ff ff70 	bl	8001e5e <LL_TIM_CC_DisableChannel>

  LL_USART_EnableIT_RXNE(USART6);
 8001f7e:	4831      	ldr	r0, [pc, #196]	@ (8002044 <main+0x118>)
 8001f80:	f7ff ff7f 	bl	8001e82 <LL_USART_EnableIT_RXNE>


  BNO080_Initialization();
 8001f84:	f7ff f90e 	bl	80011a4 <BNO080_Initialization>
  BNO080_enableRotationVector(2500); // 400Hz
 8001f88:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001f8c:	f7ff fbef 	bl	800176e <BNO080_enableRotationVector>
//		{
//		case '0': LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2);
//		break;
//		}
//	}
	 if(BNO080_dataAvailable() == 1)
 8001f90:	f7ff f99e 	bl	80012d0 <BNO080_dataAvailable>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d1fa      	bne.n	8001f90 <main+0x64>
	 {
		 q[0] = BNO080_getQuatI();
 8001f9a:	f7ff fb53 	bl	8001644 <BNO080_getQuatI>
 8001f9e:	eef0 7a40 	vmov.f32	s15, s0
 8001fa2:	edc7 7a01 	vstr	s15, [r7, #4]
		 q[1] = BNO080_getQuatJ();
 8001fa6:	f7ff fb63 	bl	8001670 <BNO080_getQuatJ>
 8001faa:	eef0 7a40 	vmov.f32	s15, s0
 8001fae:	edc7 7a02 	vstr	s15, [r7, #8]
		 q[2] = BNO080_getQuatK();
 8001fb2:	f7ff fb73 	bl	800169c <BNO080_getQuatK>
 8001fb6:	eef0 7a40 	vmov.f32	s15, s0
 8001fba:	edc7 7a03 	vstr	s15, [r7, #12]
		 q[3] = BNO080_getQuatReal();
 8001fbe:	f7ff fb83 	bl	80016c8 <BNO080_getQuatReal>
 8001fc2:	eef0 7a40 	vmov.f32	s15, s0
 8001fc6:	edc7 7a04 	vstr	s15, [r7, #16]
		 quatRadianAccuracy = BNO080_getQuatRadianAccuracy();
 8001fca:	f7ff fb93 	bl	80016f4 <BNO080_getQuatRadianAccuracy>
 8001fce:	ed87 0a05 	vstr	s0, [r7, #20]

		 Quaternion_Update(&q[0]);
 8001fd2:	1d3b      	adds	r3, r7, #4
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fd0f 	bl	80019f8 <Quaternion_Update>

		 printf("%f, %f, %f \n",BNO080_Roll*100,BNO080_Pitch*100,BNO080_Yaw*100);
 8001fda:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <main+0x11c>)
 8001fdc:	edd3 7a00 	vldr	s15, [r3]
 8001fe0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800204c <main+0x120>
 8001fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fe8:	ee17 0a90 	vmov	r0, s15
 8001fec:	f7fe faac 	bl	8000548 <__aeabi_f2d>
 8001ff0:	4680      	mov	r8, r0
 8001ff2:	4689      	mov	r9, r1
 8001ff4:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <main+0x124>)
 8001ff6:	edd3 7a00 	vldr	s15, [r3]
 8001ffa:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800204c <main+0x120>
 8001ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002002:	ee17 0a90 	vmov	r0, s15
 8002006:	f7fe fa9f 	bl	8000548 <__aeabi_f2d>
 800200a:	4604      	mov	r4, r0
 800200c:	460d      	mov	r5, r1
 800200e:	4b11      	ldr	r3, [pc, #68]	@ (8002054 <main+0x128>)
 8002010:	edd3 7a00 	vldr	s15, [r3]
 8002014:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800204c <main+0x120>
 8002018:	ee67 7a87 	vmul.f32	s15, s15, s14
 800201c:	ee17 0a90 	vmov	r0, s15
 8002020:	f7fe fa92 	bl	8000548 <__aeabi_f2d>
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800202c:	e9cd 4500 	strd	r4, r5, [sp]
 8002030:	4642      	mov	r2, r8
 8002032:	464b      	mov	r3, r9
 8002034:	4808      	ldr	r0, [pc, #32]	@ (8002058 <main+0x12c>)
 8002036:	f003 f9a7 	bl	8005388 <iprintf>
	 if(BNO080_dataAvailable() == 1)
 800203a:	e7a9      	b.n	8001f90 <main+0x64>
 800203c:	3f9df3b6 	.word	0x3f9df3b6
 8002040:	40000400 	.word	0x40000400
 8002044:	40011400 	.word	0x40011400
 8002048:	200002bc 	.word	0x200002bc
 800204c:	42c80000 	.word	0x42c80000
 8002050:	200002c0 	.word	0x200002c0
 8002054:	200002c4 	.word	0x200002c4
 8002058:	080080a4 	.word	0x080080a4

0800205c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b094      	sub	sp, #80	@ 0x50
 8002060:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002062:	f107 0320 	add.w	r3, r7, #32
 8002066:	2230      	movs	r2, #48	@ 0x30
 8002068:	2100      	movs	r1, #0
 800206a:	4618      	mov	r0, r3
 800206c:	f003 fad4 	bl	8005618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002070:	f107 030c 	add.w	r3, r7, #12
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	4b28      	ldr	r3, [pc, #160]	@ (8002128 <SystemClock_Config+0xcc>)
 8002086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002088:	4a27      	ldr	r2, [pc, #156]	@ (8002128 <SystemClock_Config+0xcc>)
 800208a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800208e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002090:	4b25      	ldr	r3, [pc, #148]	@ (8002128 <SystemClock_Config+0xcc>)
 8002092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002094:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800209c:	2300      	movs	r3, #0
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	4b22      	ldr	r3, [pc, #136]	@ (800212c <SystemClock_Config+0xd0>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a21      	ldr	r2, [pc, #132]	@ (800212c <SystemClock_Config+0xd0>)
 80020a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020aa:	6013      	str	r3, [r2, #0]
 80020ac:	4b1f      	ldr	r3, [pc, #124]	@ (800212c <SystemClock_Config+0xd0>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020b4:	607b      	str	r3, [r7, #4]
 80020b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020b8:	2301      	movs	r3, #1
 80020ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020c2:	2302      	movs	r3, #2
 80020c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80020cc:	2304      	movs	r3, #4
 80020ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80020d0:	23a8      	movs	r3, #168	@ 0xa8
 80020d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020d4:	2302      	movs	r3, #2
 80020d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80020d8:	2304      	movs	r3, #4
 80020da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020dc:	f107 0320 	add.w	r3, r7, #32
 80020e0:	4618      	mov	r0, r3
 80020e2:	f000 fe7d 	bl	8002de0 <HAL_RCC_OscConfig>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80020ec:	f000 f820 	bl	8002130 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020f0:	230f      	movs	r3, #15
 80020f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020f4:	2302      	movs	r3, #2
 80020f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002100:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002102:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002106:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002108:	f107 030c 	add.w	r3, r7, #12
 800210c:	2105      	movs	r1, #5
 800210e:	4618      	mov	r0, r3
 8002110:	f001 f8de 	bl	80032d0 <HAL_RCC_ClockConfig>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800211a:	f000 f809 	bl	8002130 <Error_Handler>
  }
}
 800211e:	bf00      	nop
 8002120:	3750      	adds	r7, #80	@ 0x50
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40023800 	.word	0x40023800
 800212c:	40007000 	.word	0x40007000

08002130 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002134:	b672      	cpsid	i
}
 8002136:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002138:	bf00      	nop
 800213a:	e7fd      	b.n	8002138 <Error_Handler+0x8>

0800213c <LL_SPI_SetStandard>:
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f023 0210 	bic.w	r2, r3, #16
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	431a      	orrs	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	605a      	str	r2, [r3, #4]
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
	...

08002164 <LL_AHB1_GRP1_EnableClock>:
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800216c:	4b08      	ldr	r3, [pc, #32]	@ (8002190 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800216e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002170:	4907      	ldr	r1, [pc, #28]	@ (8002190 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4313      	orrs	r3, r2
 8002176:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002178:	4b05      	ldr	r3, [pc, #20]	@ (8002190 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800217a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4013      	ands	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002182:	68fb      	ldr	r3, [r7, #12]
}
 8002184:	bf00      	nop
 8002186:	3714      	adds	r7, #20
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	40023800 	.word	0x40023800

08002194 <LL_APB1_GRP1_EnableClock>:
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800219c:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800219e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021a0:	4907      	ldr	r1, [pc, #28]	@ (80021c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80021a8:	4b05      	ldr	r3, [pc, #20]	@ (80021c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80021aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4013      	ands	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021b2:	68fb      	ldr	r3, [r7, #12]
}
 80021b4:	bf00      	nop
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	40023800 	.word	0x40023800

080021c4 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b090      	sub	sp, #64	@ 0x40
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80021ca:	f107 0318 	add.w	r3, r7, #24
 80021ce:	2228      	movs	r2, #40	@ 0x28
 80021d0:	2100      	movs	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f003 fa20 	bl	8005618 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	463b      	mov	r3, r7
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	605a      	str	r2, [r3, #4]
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	611a      	str	r2, [r3, #16]
 80021e6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80021e8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80021ec:	f7ff ffd2 	bl	8002194 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80021f0:	2002      	movs	r0, #2
 80021f2:	f7ff ffb7 	bl	8002164 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 80021f6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80021fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80021fc:	2302      	movs	r3, #2
 80021fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002208:	2300      	movs	r3, #0
 800220a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800220c:	2305      	movs	r3, #5
 800220e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002210:	463b      	mov	r3, r7
 8002212:	4619      	mov	r1, r3
 8002214:	4813      	ldr	r0, [pc, #76]	@ (8002264 <MX_SPI2_Init+0xa0>)
 8002216:	f001 fb92 	bl	800393e <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800221a:	2300      	movs	r3, #0
 800221c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800221e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002222:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002224:	2300      	movs	r3, #0
 8002226:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002228:	2302      	movs	r3, #2
 800222a:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800222c:	2301      	movs	r3, #1
 800222e:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002230:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002234:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002236:	2318      	movs	r3, #24
 8002238:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800223a:	2300      	movs	r3, #0
 800223c:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800223e:	2300      	movs	r3, #0
 8002240:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002242:	230a      	movs	r3, #10
 8002244:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002246:	f107 0318 	add.w	r3, r7, #24
 800224a:	4619      	mov	r1, r3
 800224c:	4806      	ldr	r0, [pc, #24]	@ (8002268 <MX_SPI2_Init+0xa4>)
 800224e:	f001 fd54 	bl	8003cfa <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002252:	2100      	movs	r1, #0
 8002254:	4804      	ldr	r0, [pc, #16]	@ (8002268 <MX_SPI2_Init+0xa4>)
 8002256:	f7ff ff71 	bl	800213c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800225a:	bf00      	nop
 800225c:	3740      	adds	r7, #64	@ 0x40
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40020400 	.word	0x40020400
 8002268:	40003800 	.word	0x40003800

0800226c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	607b      	str	r3, [r7, #4]
 8002276:	4b10      	ldr	r3, [pc, #64]	@ (80022b8 <HAL_MspInit+0x4c>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227a:	4a0f      	ldr	r2, [pc, #60]	@ (80022b8 <HAL_MspInit+0x4c>)
 800227c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002280:	6453      	str	r3, [r2, #68]	@ 0x44
 8002282:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <HAL_MspInit+0x4c>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800228a:	607b      	str	r3, [r7, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	603b      	str	r3, [r7, #0]
 8002292:	4b09      	ldr	r3, [pc, #36]	@ (80022b8 <HAL_MspInit+0x4c>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002296:	4a08      	ldr	r2, [pc, #32]	@ (80022b8 <HAL_MspInit+0x4c>)
 8002298:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800229c:	6413      	str	r3, [r2, #64]	@ 0x40
 800229e:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <HAL_MspInit+0x4c>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a6:	603b      	str	r3, [r7, #0]
 80022a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800

080022bc <LL_USART_IsActiveFlag_RXNE>:
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0320 	and.w	r3, r3, #32
 80022cc:	2b20      	cmp	r3, #32
 80022ce:	bf0c      	ite	eq
 80022d0:	2301      	moveq	r3, #1
 80022d2:	2300      	movne	r3, #0
 80022d4:	b2db      	uxtb	r3, r3
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <LL_USART_ClearFlag_RXNE>:
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f06f 0220 	mvn.w	r2, #32
 80022f0:	601a      	str	r2, [r3, #0]
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <LL_USART_ReceiveData8>:
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	b2db      	uxtb	r3, r3
}
 800230c:	4618      	mov	r0, r3
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800231c:	bf00      	nop
 800231e:	e7fd      	b.n	800231c <NMI_Handler+0x4>

08002320 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002324:	bf00      	nop
 8002326:	e7fd      	b.n	8002324 <HardFault_Handler+0x4>

08002328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800232c:	bf00      	nop
 800232e:	e7fd      	b.n	800232c <MemManage_Handler+0x4>

08002330 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002334:	bf00      	nop
 8002336:	e7fd      	b.n	8002334 <BusFault_Handler+0x4>

08002338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800233c:	bf00      	nop
 800233e:	e7fd      	b.n	800233c <UsageFault_Handler+0x4>

08002340 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800236e:	f000 fc0d 	bl	8002b8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
	...

08002378 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 800237c:	480a      	ldr	r0, [pc, #40]	@ (80023a8 <USART6_IRQHandler+0x30>)
 800237e:	f7ff ff9d 	bl	80022bc <LL_USART_IsActiveFlag_RXNE>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00c      	beq.n	80023a2 <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6);
 8002388:	4807      	ldr	r0, [pc, #28]	@ (80023a8 <USART6_IRQHandler+0x30>)
 800238a:	f7ff ffaa 	bl	80022e2 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 800238e:	4806      	ldr	r0, [pc, #24]	@ (80023a8 <USART6_IRQHandler+0x30>)
 8002390:	f7ff ffb5 	bl	80022fe <LL_USART_ReceiveData8>
 8002394:	4603      	mov	r3, r0
 8002396:	461a      	mov	r2, r3
 8002398:	4b04      	ldr	r3, [pc, #16]	@ (80023ac <USART6_IRQHandler+0x34>)
 800239a:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 800239c:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <USART6_IRQHandler+0x38>)
 800239e:	2201      	movs	r2, #1
 80023a0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40011400 	.word	0x40011400
 80023ac:	200002c9 	.word	0x200002c9
 80023b0:	200002c8 	.word	0x200002c8

080023b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return 1;
 80023b8:	2301      	movs	r3, #1
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <_kill>:

int _kill(int pid, int sig)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023ce:	f003 f975 	bl	80056bc <__errno>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2216      	movs	r2, #22
 80023d6:	601a      	str	r2, [r3, #0]
  return -1;
 80023d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <_exit>:

void _exit (int status)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023ec:	f04f 31ff 	mov.w	r1, #4294967295
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f7ff ffe7 	bl	80023c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023f6:	bf00      	nop
 80023f8:	e7fd      	b.n	80023f6 <_exit+0x12>

080023fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b086      	sub	sp, #24
 80023fe:	af00      	add	r7, sp, #0
 8002400:	60f8      	str	r0, [r7, #12]
 8002402:	60b9      	str	r1, [r7, #8]
 8002404:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	e00a      	b.n	8002422 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800240c:	f3af 8000 	nop.w
 8002410:	4601      	mov	r1, r0
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	1c5a      	adds	r2, r3, #1
 8002416:	60ba      	str	r2, [r7, #8]
 8002418:	b2ca      	uxtb	r2, r1
 800241a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	3301      	adds	r3, #1
 8002420:	617b      	str	r3, [r7, #20]
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	429a      	cmp	r2, r3
 8002428:	dbf0      	blt.n	800240c <_read+0x12>
  }

  return len;
 800242a:	687b      	ldr	r3, [r7, #4]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800243c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002440:	4618      	mov	r0, r3
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800245c:	605a      	str	r2, [r3, #4]
  return 0;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <_isatty>:

int _isatty(int file)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002474:	2301      	movs	r3, #1
}
 8002476:	4618      	mov	r0, r3
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002482:	b480      	push	{r7}
 8002484:	b085      	sub	sp, #20
 8002486:	af00      	add	r7, sp, #0
 8002488:	60f8      	str	r0, [r7, #12]
 800248a:	60b9      	str	r1, [r7, #8]
 800248c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024a4:	4a14      	ldr	r2, [pc, #80]	@ (80024f8 <_sbrk+0x5c>)
 80024a6:	4b15      	ldr	r3, [pc, #84]	@ (80024fc <_sbrk+0x60>)
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024b0:	4b13      	ldr	r3, [pc, #76]	@ (8002500 <_sbrk+0x64>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d102      	bne.n	80024be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024b8:	4b11      	ldr	r3, [pc, #68]	@ (8002500 <_sbrk+0x64>)
 80024ba:	4a12      	ldr	r2, [pc, #72]	@ (8002504 <_sbrk+0x68>)
 80024bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024be:	4b10      	ldr	r3, [pc, #64]	@ (8002500 <_sbrk+0x64>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4413      	add	r3, r2
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d207      	bcs.n	80024dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024cc:	f003 f8f6 	bl	80056bc <__errno>
 80024d0:	4603      	mov	r3, r0
 80024d2:	220c      	movs	r2, #12
 80024d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024d6:	f04f 33ff 	mov.w	r3, #4294967295
 80024da:	e009      	b.n	80024f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024dc:	4b08      	ldr	r3, [pc, #32]	@ (8002500 <_sbrk+0x64>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024e2:	4b07      	ldr	r3, [pc, #28]	@ (8002500 <_sbrk+0x64>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4413      	add	r3, r2
 80024ea:	4a05      	ldr	r2, [pc, #20]	@ (8002500 <_sbrk+0x64>)
 80024ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024ee:	68fb      	ldr	r3, [r7, #12]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	20020000 	.word	0x20020000
 80024fc:	00000400 	.word	0x00000400
 8002500:	200002cc 	.word	0x200002cc
 8002504:	20000420 	.word	0x20000420

08002508 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800250c:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <SystemInit+0x20>)
 800250e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002512:	4a05      	ldr	r2, [pc, #20]	@ (8002528 <SystemInit+0x20>)
 8002514:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002518:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <LL_TIM_EnableARRPreload>:
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	601a      	str	r2, [r3, #0]
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d01c      	beq.n	8002596 <LL_TIM_OC_EnableFast+0x4a>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	2b04      	cmp	r3, #4
 8002560:	d017      	beq.n	8002592 <LL_TIM_OC_EnableFast+0x46>
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	2b10      	cmp	r3, #16
 8002566:	d012      	beq.n	800258e <LL_TIM_OC_EnableFast+0x42>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	2b40      	cmp	r3, #64	@ 0x40
 800256c:	d00d      	beq.n	800258a <LL_TIM_OC_EnableFast+0x3e>
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002574:	d007      	beq.n	8002586 <LL_TIM_OC_EnableFast+0x3a>
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800257c:	d101      	bne.n	8002582 <LL_TIM_OC_EnableFast+0x36>
 800257e:	2305      	movs	r3, #5
 8002580:	e00a      	b.n	8002598 <LL_TIM_OC_EnableFast+0x4c>
 8002582:	2306      	movs	r3, #6
 8002584:	e008      	b.n	8002598 <LL_TIM_OC_EnableFast+0x4c>
 8002586:	2304      	movs	r3, #4
 8002588:	e006      	b.n	8002598 <LL_TIM_OC_EnableFast+0x4c>
 800258a:	2303      	movs	r3, #3
 800258c:	e004      	b.n	8002598 <LL_TIM_OC_EnableFast+0x4c>
 800258e:	2302      	movs	r3, #2
 8002590:	e002      	b.n	8002598 <LL_TIM_OC_EnableFast+0x4c>
 8002592:	2301      	movs	r3, #1
 8002594:	e000      	b.n	8002598 <LL_TIM_OC_EnableFast+0x4c>
 8002596:	2300      	movs	r3, #0
 8002598:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3318      	adds	r3, #24
 800259e:	4619      	mov	r1, r3
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
 80025a2:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <LL_TIM_OC_EnableFast+0x80>)
 80025a4:	5cd3      	ldrb	r3, [r2, r3]
 80025a6:	440b      	add	r3, r1
 80025a8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	4907      	ldr	r1, [pc, #28]	@ (80025d0 <LL_TIM_OC_EnableFast+0x84>)
 80025b2:	5ccb      	ldrb	r3, [r1, r3]
 80025b4:	4619      	mov	r1, r3
 80025b6:	2304      	movs	r3, #4
 80025b8:	408b      	lsls	r3, r1
 80025ba:	431a      	orrs	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	601a      	str	r2, [r3, #0]

}
 80025c0:	bf00      	nop
 80025c2:	3714      	adds	r7, #20
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	080080cc 	.word	0x080080cc
 80025d0:	080080d4 	.word	0x080080d4

080025d4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d01c      	beq.n	800261e <LL_TIM_OC_EnablePreload+0x4a>
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d017      	beq.n	800261a <LL_TIM_OC_EnablePreload+0x46>
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	2b10      	cmp	r3, #16
 80025ee:	d012      	beq.n	8002616 <LL_TIM_OC_EnablePreload+0x42>
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	2b40      	cmp	r3, #64	@ 0x40
 80025f4:	d00d      	beq.n	8002612 <LL_TIM_OC_EnablePreload+0x3e>
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025fc:	d007      	beq.n	800260e <LL_TIM_OC_EnablePreload+0x3a>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002604:	d101      	bne.n	800260a <LL_TIM_OC_EnablePreload+0x36>
 8002606:	2305      	movs	r3, #5
 8002608:	e00a      	b.n	8002620 <LL_TIM_OC_EnablePreload+0x4c>
 800260a:	2306      	movs	r3, #6
 800260c:	e008      	b.n	8002620 <LL_TIM_OC_EnablePreload+0x4c>
 800260e:	2304      	movs	r3, #4
 8002610:	e006      	b.n	8002620 <LL_TIM_OC_EnablePreload+0x4c>
 8002612:	2303      	movs	r3, #3
 8002614:	e004      	b.n	8002620 <LL_TIM_OC_EnablePreload+0x4c>
 8002616:	2302      	movs	r3, #2
 8002618:	e002      	b.n	8002620 <LL_TIM_OC_EnablePreload+0x4c>
 800261a:	2301      	movs	r3, #1
 800261c:	e000      	b.n	8002620 <LL_TIM_OC_EnablePreload+0x4c>
 800261e:	2300      	movs	r3, #0
 8002620:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	3318      	adds	r3, #24
 8002626:	4619      	mov	r1, r3
 8002628:	7bfb      	ldrb	r3, [r7, #15]
 800262a:	4a0a      	ldr	r2, [pc, #40]	@ (8002654 <LL_TIM_OC_EnablePreload+0x80>)
 800262c:	5cd3      	ldrb	r3, [r2, r3]
 800262e:	440b      	add	r3, r1
 8002630:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	4907      	ldr	r1, [pc, #28]	@ (8002658 <LL_TIM_OC_EnablePreload+0x84>)
 800263a:	5ccb      	ldrb	r3, [r1, r3]
 800263c:	4619      	mov	r1, r3
 800263e:	2308      	movs	r3, #8
 8002640:	408b      	lsls	r3, r1
 8002642:	431a      	orrs	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	601a      	str	r2, [r3, #0]
}
 8002648:	bf00      	nop
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	080080cc 	.word	0x080080cc
 8002658:	080080d4 	.word	0x080080d4

0800265c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800266e:	f023 0307 	bic.w	r3, r3, #7
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	431a      	orrs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	609a      	str	r2, [r3, #8]
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8002686:	b480      	push	{r7}
 8002688:	b083      	sub	sp, #12
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	605a      	str	r2, [r3, #4]
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	609a      	str	r2, [r3, #8]
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <LL_AHB1_GRP1_EnableClock>:
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80026d4:	4b08      	ldr	r3, [pc, #32]	@ (80026f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026d8:	4907      	ldr	r1, [pc, #28]	@ (80026f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4313      	orrs	r3, r2
 80026de:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026e0:	4b05      	ldr	r3, [pc, #20]	@ (80026f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4013      	ands	r3, r2
 80026e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026ea:	68fb      	ldr	r3, [r7, #12]
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	40023800 	.word	0x40023800

080026fc <LL_APB1_GRP1_EnableClock>:
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002704:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002706:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002708:	4907      	ldr	r1, [pc, #28]	@ (8002728 <LL_APB1_GRP1_EnableClock+0x2c>)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4313      	orrs	r3, r2
 800270e:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002710:	4b05      	ldr	r3, [pc, #20]	@ (8002728 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002712:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4013      	ands	r3, r2
 8002718:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800271a:	68fb      	ldr	r3, [r7, #12]
}
 800271c:	bf00      	nop
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	40023800 	.word	0x40023800

0800272c <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b094      	sub	sp, #80	@ 0x50
 8002730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002732:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	605a      	str	r2, [r3, #4]
 800273c:	609a      	str	r2, [r3, #8]
 800273e:	60da      	str	r2, [r3, #12]
 8002740:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002742:	f107 031c 	add.w	r3, r7, #28
 8002746:	2220      	movs	r2, #32
 8002748:	2100      	movs	r1, #0
 800274a:	4618      	mov	r0, r3
 800274c:	f002 ff64 	bl	8005618 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002750:	1d3b      	adds	r3, r7, #4
 8002752:	2200      	movs	r2, #0
 8002754:	601a      	str	r2, [r3, #0]
 8002756:	605a      	str	r2, [r3, #4]
 8002758:	609a      	str	r2, [r3, #8]
 800275a:	60da      	str	r2, [r3, #12]
 800275c:	611a      	str	r2, [r3, #16]
 800275e:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002760:	2002      	movs	r0, #2
 8002762:	f7ff ffcb 	bl	80026fc <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 1000-LL_TIM_IC_FILTER_FDIV1_N2;
 8002766:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800276a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800276c:	2300      	movs	r3, #0
 800276e:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 21-LL_TIM_IC_FILTER_FDIV1_N2;
 8002770:	4b25      	ldr	r3, [pc, #148]	@ (8002808 <MX_TIM3_Init+0xdc>)
 8002772:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002774:	2300      	movs	r3, #0
 8002776:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002778:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800277c:	4619      	mov	r1, r3
 800277e:	4823      	ldr	r0, [pc, #140]	@ (800280c <MX_TIM3_Init+0xe0>)
 8002780:	f001 fb80 	bl	8003e84 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8002784:	4821      	ldr	r0, [pc, #132]	@ (800280c <MX_TIM3_Init+0xe0>)
 8002786:	f7ff fed1 	bl	800252c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800278a:	2100      	movs	r1, #0
 800278c:	481f      	ldr	r0, [pc, #124]	@ (800280c <MX_TIM3_Init+0xe0>)
 800278e:	f7ff ff65 	bl	800265c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8002792:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002796:	481d      	ldr	r0, [pc, #116]	@ (800280c <MX_TIM3_Init+0xe0>)
 8002798:	f7ff ff1c 	bl	80025d4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800279c:	2360      	movs	r3, #96	@ 0x60
 800279e:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80027a0:	2300      	movs	r3, #0
 80027a2:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80027a4:	2300      	movs	r3, #0
 80027a6:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 80027a8:	230a      	movs	r3, #10
 80027aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80027ac:	2300      	movs	r3, #0
 80027ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80027b0:	f107 031c 	add.w	r3, r7, #28
 80027b4:	461a      	mov	r2, r3
 80027b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027ba:	4814      	ldr	r0, [pc, #80]	@ (800280c <MX_TIM3_Init+0xe0>)
 80027bc:	f001 fbfc 	bl	8003fb8 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 80027c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027c4:	4811      	ldr	r0, [pc, #68]	@ (800280c <MX_TIM3_Init+0xe0>)
 80027c6:	f7ff fec1 	bl	800254c <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80027ca:	2100      	movs	r1, #0
 80027cc:	480f      	ldr	r0, [pc, #60]	@ (800280c <MX_TIM3_Init+0xe0>)
 80027ce:	f7ff ff5a 	bl	8002686 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80027d2:	480e      	ldr	r0, [pc, #56]	@ (800280c <MX_TIM3_Init+0xe0>)
 80027d4:	f7ff ff6a 	bl	80026ac <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80027d8:	2002      	movs	r0, #2
 80027da:	f7ff ff77 	bl	80026cc <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80027de:	2302      	movs	r3, #2
 80027e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80027e2:	2302      	movs	r3, #2
 80027e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027ee:	2300      	movs	r3, #0
 80027f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80027f2:	2302      	movs	r3, #2
 80027f4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f6:	1d3b      	adds	r3, r7, #4
 80027f8:	4619      	mov	r1, r3
 80027fa:	4805      	ldr	r0, [pc, #20]	@ (8002810 <MX_TIM3_Init+0xe4>)
 80027fc:	f001 f89f 	bl	800393e <LL_GPIO_Init>

}
 8002800:	bf00      	nop
 8002802:	3750      	adds	r7, #80	@ 0x50
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	fff00015 	.word	0xfff00015
 800280c:	40000400 	.word	0x40000400
 8002810:	40020400 	.word	0x40020400

08002814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002818:	4b04      	ldr	r3, [pc, #16]	@ (800282c <__NVIC_GetPriorityGrouping+0x18>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	0a1b      	lsrs	r3, r3, #8
 800281e:	f003 0307 	and.w	r3, r3, #7
}
 8002822:	4618      	mov	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800283a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283e:	2b00      	cmp	r3, #0
 8002840:	db0b      	blt.n	800285a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	f003 021f 	and.w	r2, r3, #31
 8002848:	4907      	ldr	r1, [pc, #28]	@ (8002868 <__NVIC_EnableIRQ+0x38>)
 800284a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	2001      	movs	r0, #1
 8002852:	fa00 f202 	lsl.w	r2, r0, r2
 8002856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	e000e100 	.word	0xe000e100

0800286c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	6039      	str	r1, [r7, #0]
 8002876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	2b00      	cmp	r3, #0
 800287e:	db0a      	blt.n	8002896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	b2da      	uxtb	r2, r3
 8002884:	490c      	ldr	r1, [pc, #48]	@ (80028b8 <__NVIC_SetPriority+0x4c>)
 8002886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288a:	0112      	lsls	r2, r2, #4
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	440b      	add	r3, r1
 8002890:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002894:	e00a      	b.n	80028ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	4908      	ldr	r1, [pc, #32]	@ (80028bc <__NVIC_SetPriority+0x50>)
 800289c:	79fb      	ldrb	r3, [r7, #7]
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	3b04      	subs	r3, #4
 80028a4:	0112      	lsls	r2, r2, #4
 80028a6:	b2d2      	uxtb	r2, r2
 80028a8:	440b      	add	r3, r1
 80028aa:	761a      	strb	r2, [r3, #24]
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	e000e100 	.word	0xe000e100
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b089      	sub	sp, #36	@ 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f1c3 0307 	rsb	r3, r3, #7
 80028da:	2b04      	cmp	r3, #4
 80028dc:	bf28      	it	cs
 80028de:	2304      	movcs	r3, #4
 80028e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3304      	adds	r3, #4
 80028e6:	2b06      	cmp	r3, #6
 80028e8:	d902      	bls.n	80028f0 <NVIC_EncodePriority+0x30>
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3b03      	subs	r3, #3
 80028ee:	e000      	b.n	80028f2 <NVIC_EncodePriority+0x32>
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f4:	f04f 32ff 	mov.w	r2, #4294967295
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43da      	mvns	r2, r3
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	401a      	ands	r2, r3
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002908:	f04f 31ff 	mov.w	r1, #4294967295
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	fa01 f303 	lsl.w	r3, r1, r3
 8002912:	43d9      	mvns	r1, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	4313      	orrs	r3, r2
         );
}
 800291a:	4618      	mov	r0, r3
 800291c:	3724      	adds	r7, #36	@ 0x24
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <LL_USART_Enable>:
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	60da      	str	r2, [r3, #12]
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <LL_USART_ConfigAsyncMode>:
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	615a      	str	r2, [r3, #20]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <LL_AHB1_GRP1_EnableClock>:
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800297c:	4b08      	ldr	r3, [pc, #32]	@ (80029a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800297e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002980:	4907      	ldr	r1, [pc, #28]	@ (80029a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4313      	orrs	r3, r2
 8002986:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002988:	4b05      	ldr	r3, [pc, #20]	@ (80029a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800298a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4013      	ands	r3, r2
 8002990:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002992:	68fb      	ldr	r3, [r7, #12]
}
 8002994:	bf00      	nop
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	40023800 	.word	0x40023800

080029a4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80029ac:	4b08      	ldr	r3, [pc, #32]	@ (80029d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029b0:	4907      	ldr	r1, [pc, #28]	@ (80029d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80029b8:	4b05      	ldr	r3, [pc, #20]	@ (80029d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4013      	ands	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029c2:	68fb      	ldr	r3, [r7, #12]
}
 80029c4:	bf00      	nop
 80029c6:	3714      	adds	r7, #20
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	40023800 	.word	0x40023800

080029d4 <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08e      	sub	sp, #56	@ 0x38
 80029d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80029da:	f107 031c 	add.w	r3, r7, #28
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
 80029e2:	605a      	str	r2, [r3, #4]
 80029e4:	609a      	str	r2, [r3, #8]
 80029e6:	60da      	str	r2, [r3, #12]
 80029e8:	611a      	str	r2, [r3, #16]
 80029ea:	615a      	str	r2, [r3, #20]
 80029ec:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ee:	1d3b      	adds	r3, r7, #4
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	609a      	str	r2, [r3, #8]
 80029f8:	60da      	str	r2, [r3, #12]
 80029fa:	611a      	str	r2, [r3, #16]
 80029fc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 80029fe:	2020      	movs	r0, #32
 8002a00:	f7ff ffd0 	bl	80029a4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002a04:	2004      	movs	r0, #4
 8002a06:	f7ff ffb5 	bl	8002974 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002a0a:	23c0      	movs	r3, #192	@ 0xc0
 8002a0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a12:	2303      	movs	r3, #3
 8002a14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002a1e:	2308      	movs	r3, #8
 8002a20:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a22:	1d3b      	adds	r3, r7, #4
 8002a24:	4619      	mov	r1, r3
 8002a26:	4819      	ldr	r0, [pc, #100]	@ (8002a8c <MX_USART6_UART_Init+0xb8>)
 8002a28:	f000 ff89 	bl	800393e <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002a2c:	f7ff fef2 	bl	8002814 <__NVIC_GetPriorityGrouping>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2200      	movs	r2, #0
 8002a34:	2100      	movs	r1, #0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff ff42 	bl	80028c0 <NVIC_EncodePriority>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4619      	mov	r1, r3
 8002a40:	2047      	movs	r0, #71	@ 0x47
 8002a42:	f7ff ff13 	bl	800286c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8002a46:	2047      	movs	r0, #71	@ 0x47
 8002a48:	f7ff fef2 	bl	8002830 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 921600;
 8002a4c:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 8002a50:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002a52:	2300      	movs	r3, #0
 8002a54:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002a56:	2300      	movs	r3, #0
 8002a58:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002a5e:	230c      	movs	r3, #12
 8002a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002a62:	2300      	movs	r3, #0
 8002a64:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002a66:	2300      	movs	r3, #0
 8002a68:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8002a6a:	f107 031c 	add.w	r3, r7, #28
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4807      	ldr	r0, [pc, #28]	@ (8002a90 <MX_USART6_UART_Init+0xbc>)
 8002a72:	f001 feef 	bl	8004854 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8002a76:	4806      	ldr	r0, [pc, #24]	@ (8002a90 <MX_USART6_UART_Init+0xbc>)
 8002a78:	f7ff ff65 	bl	8002946 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8002a7c:	4804      	ldr	r0, [pc, #16]	@ (8002a90 <MX_USART6_UART_Init+0xbc>)
 8002a7e:	f7ff ff52 	bl	8002926 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002a82:	bf00      	nop
 8002a84:	3738      	adds	r7, #56	@ 0x38
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40020800 	.word	0x40020800
 8002a90:	40011400 	.word	0x40011400

08002a94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002acc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a98:	f7ff fd36 	bl	8002508 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a9c:	480c      	ldr	r0, [pc, #48]	@ (8002ad0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a9e:	490d      	ldr	r1, [pc, #52]	@ (8002ad4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002aa4:	e002      	b.n	8002aac <LoopCopyDataInit>

08002aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aaa:	3304      	adds	r3, #4

08002aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ab0:	d3f9      	bcc.n	8002aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8002adc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ab4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ae0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ab8:	e001      	b.n	8002abe <LoopFillZerobss>

08002aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002abc:	3204      	adds	r2, #4

08002abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ac0:	d3fb      	bcc.n	8002aba <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002ac2:	f002 fe01 	bl	80056c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ac6:	f7ff fa31 	bl	8001f2c <main>
  bx  lr    
 8002aca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002acc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ad4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002ad8:	080084b0 	.word	0x080084b0
  ldr r2, =_sbss
 8002adc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002ae0:	20000420 	.word	0x20000420

08002ae4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ae4:	e7fe      	b.n	8002ae4 <ADC_IRQHandler>
	...

08002ae8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002aec:	4b0e      	ldr	r3, [pc, #56]	@ (8002b28 <HAL_Init+0x40>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a0d      	ldr	r2, [pc, #52]	@ (8002b28 <HAL_Init+0x40>)
 8002af2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002af6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002af8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b28 <HAL_Init+0x40>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a0a      	ldr	r2, [pc, #40]	@ (8002b28 <HAL_Init+0x40>)
 8002afe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b04:	4b08      	ldr	r3, [pc, #32]	@ (8002b28 <HAL_Init+0x40>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a07      	ldr	r2, [pc, #28]	@ (8002b28 <HAL_Init+0x40>)
 8002b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b10:	2003      	movs	r0, #3
 8002b12:	f000 f931 	bl	8002d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b16:	200f      	movs	r0, #15
 8002b18:	f000 f808 	bl	8002b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b1c:	f7ff fba6 	bl	800226c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40023c00 	.word	0x40023c00

08002b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b34:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <HAL_InitTick+0x54>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	4b12      	ldr	r3, [pc, #72]	@ (8002b84 <HAL_InitTick+0x58>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f000 f93b 	bl	8002dc6 <HAL_SYSTICK_Config>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00e      	b.n	8002b78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b0f      	cmp	r3, #15
 8002b5e:	d80a      	bhi.n	8002b76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b60:	2200      	movs	r2, #0
 8002b62:	6879      	ldr	r1, [r7, #4]
 8002b64:	f04f 30ff 	mov.w	r0, #4294967295
 8002b68:	f000 f911 	bl	8002d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b6c:	4a06      	ldr	r2, [pc, #24]	@ (8002b88 <HAL_InitTick+0x5c>)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
 8002b74:	e000      	b.n	8002b78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20000004 	.word	0x20000004
 8002b84:	2000000c 	.word	0x2000000c
 8002b88:	20000008 	.word	0x20000008

08002b8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b90:	4b06      	ldr	r3, [pc, #24]	@ (8002bac <HAL_IncTick+0x20>)
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	461a      	mov	r2, r3
 8002b96:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <HAL_IncTick+0x24>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	4a04      	ldr	r2, [pc, #16]	@ (8002bb0 <HAL_IncTick+0x24>)
 8002b9e:	6013      	str	r3, [r2, #0]
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	2000000c 	.word	0x2000000c
 8002bb0:	200002d0 	.word	0x200002d0

08002bb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8002bb8:	4b03      	ldr	r3, [pc, #12]	@ (8002bc8 <HAL_GetTick+0x14>)
 8002bba:	681b      	ldr	r3, [r3, #0]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	200002d0 	.word	0x200002d0

08002bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bd4:	f7ff ffee 	bl	8002bb4 <HAL_GetTick>
 8002bd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be4:	d005      	beq.n	8002bf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002be6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c10 <HAL_Delay+0x44>)
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	461a      	mov	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4413      	add	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bf2:	bf00      	nop
 8002bf4:	f7ff ffde 	bl	8002bb4 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d8f7      	bhi.n	8002bf4 <HAL_Delay+0x28>
  {
  }
}
 8002c04:	bf00      	nop
 8002c06:	bf00      	nop
 8002c08:	3710      	adds	r7, #16
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	2000000c 	.word	0x2000000c

08002c14 <__NVIC_SetPriorityGrouping>:
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c24:	4b0c      	ldr	r3, [pc, #48]	@ (8002c58 <__NVIC_SetPriorityGrouping+0x44>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c30:	4013      	ands	r3, r2
 8002c32:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c46:	4a04      	ldr	r2, [pc, #16]	@ (8002c58 <__NVIC_SetPriorityGrouping+0x44>)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	60d3      	str	r3, [r2, #12]
}
 8002c4c:	bf00      	nop
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <__NVIC_GetPriorityGrouping>:
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c60:	4b04      	ldr	r3, [pc, #16]	@ (8002c74 <__NVIC_GetPriorityGrouping+0x18>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	0a1b      	lsrs	r3, r3, #8
 8002c66:	f003 0307 	and.w	r3, r3, #7
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	e000ed00 	.word	0xe000ed00

08002c78 <__NVIC_SetPriority>:
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	6039      	str	r1, [r7, #0]
 8002c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	db0a      	blt.n	8002ca2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	490c      	ldr	r1, [pc, #48]	@ (8002cc4 <__NVIC_SetPriority+0x4c>)
 8002c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c96:	0112      	lsls	r2, r2, #4
 8002c98:	b2d2      	uxtb	r2, r2
 8002c9a:	440b      	add	r3, r1
 8002c9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002ca0:	e00a      	b.n	8002cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	b2da      	uxtb	r2, r3
 8002ca6:	4908      	ldr	r1, [pc, #32]	@ (8002cc8 <__NVIC_SetPriority+0x50>)
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	3b04      	subs	r3, #4
 8002cb0:	0112      	lsls	r2, r2, #4
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	761a      	strb	r2, [r3, #24]
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	e000e100 	.word	0xe000e100
 8002cc8:	e000ed00 	.word	0xe000ed00

08002ccc <NVIC_EncodePriority>:
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b089      	sub	sp, #36	@ 0x24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f1c3 0307 	rsb	r3, r3, #7
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	bf28      	it	cs
 8002cea:	2304      	movcs	r3, #4
 8002cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	2b06      	cmp	r3, #6
 8002cf4:	d902      	bls.n	8002cfc <NVIC_EncodePriority+0x30>
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	3b03      	subs	r3, #3
 8002cfa:	e000      	b.n	8002cfe <NVIC_EncodePriority+0x32>
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d00:	f04f 32ff 	mov.w	r2, #4294967295
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	43da      	mvns	r2, r3
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	401a      	ands	r2, r3
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d14:	f04f 31ff 	mov.w	r1, #4294967295
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	43d9      	mvns	r1, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d24:	4313      	orrs	r3, r2
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3724      	adds	r7, #36	@ 0x24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
	...

08002d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d44:	d301      	bcc.n	8002d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d46:	2301      	movs	r3, #1
 8002d48:	e00f      	b.n	8002d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d74 <SysTick_Config+0x40>)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d52:	210f      	movs	r1, #15
 8002d54:	f04f 30ff 	mov.w	r0, #4294967295
 8002d58:	f7ff ff8e 	bl	8002c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d5c:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <SysTick_Config+0x40>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d62:	4b04      	ldr	r3, [pc, #16]	@ (8002d74 <SysTick_Config+0x40>)
 8002d64:	2207      	movs	r2, #7
 8002d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	e000e010 	.word	0xe000e010

08002d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f7ff ff47 	bl	8002c14 <__NVIC_SetPriorityGrouping>
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b086      	sub	sp, #24
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	4603      	mov	r3, r0
 8002d96:	60b9      	str	r1, [r7, #8]
 8002d98:	607a      	str	r2, [r7, #4]
 8002d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002da0:	f7ff ff5c 	bl	8002c5c <__NVIC_GetPriorityGrouping>
 8002da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	68b9      	ldr	r1, [r7, #8]
 8002daa:	6978      	ldr	r0, [r7, #20]
 8002dac:	f7ff ff8e 	bl	8002ccc <NVIC_EncodePriority>
 8002db0:	4602      	mov	r2, r0
 8002db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002db6:	4611      	mov	r1, r2
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff ff5d 	bl	8002c78 <__NVIC_SetPriority>
}
 8002dbe:	bf00      	nop
 8002dc0:	3718      	adds	r7, #24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b082      	sub	sp, #8
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff ffb0 	bl	8002d34 <SysTick_Config>
 8002dd4:	4603      	mov	r3, r0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
	...

08002de0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e267      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d075      	beq.n	8002eea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002dfe:	4b88      	ldr	r3, [pc, #544]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 030c 	and.w	r3, r3, #12
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d00c      	beq.n	8002e24 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e0a:	4b85      	ldr	r3, [pc, #532]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e12:	2b08      	cmp	r3, #8
 8002e14:	d112      	bne.n	8002e3c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e16:	4b82      	ldr	r3, [pc, #520]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e22:	d10b      	bne.n	8002e3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e24:	4b7e      	ldr	r3, [pc, #504]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d05b      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x108>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d157      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e242      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e44:	d106      	bne.n	8002e54 <HAL_RCC_OscConfig+0x74>
 8002e46:	4b76      	ldr	r3, [pc, #472]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a75      	ldr	r2, [pc, #468]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e50:	6013      	str	r3, [r2, #0]
 8002e52:	e01d      	b.n	8002e90 <HAL_RCC_OscConfig+0xb0>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e5c:	d10c      	bne.n	8002e78 <HAL_RCC_OscConfig+0x98>
 8002e5e:	4b70      	ldr	r3, [pc, #448]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a6f      	ldr	r2, [pc, #444]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e68:	6013      	str	r3, [r2, #0]
 8002e6a:	4b6d      	ldr	r3, [pc, #436]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a6c      	ldr	r2, [pc, #432]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	e00b      	b.n	8002e90 <HAL_RCC_OscConfig+0xb0>
 8002e78:	4b69      	ldr	r3, [pc, #420]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a68      	ldr	r2, [pc, #416]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e82:	6013      	str	r3, [r2, #0]
 8002e84:	4b66      	ldr	r3, [pc, #408]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a65      	ldr	r2, [pc, #404]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002e8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d013      	beq.n	8002ec0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7ff fe8c 	bl	8002bb4 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea0:	f7ff fe88 	bl	8002bb4 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b64      	cmp	r3, #100	@ 0x64
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e207      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb2:	4b5b      	ldr	r3, [pc, #364]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d0f0      	beq.n	8002ea0 <HAL_RCC_OscConfig+0xc0>
 8002ebe:	e014      	b.n	8002eea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec0:	f7ff fe78 	bl	8002bb4 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ec8:	f7ff fe74 	bl	8002bb4 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b64      	cmp	r3, #100	@ 0x64
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e1f3      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eda:	4b51      	ldr	r3, [pc, #324]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0xe8>
 8002ee6:	e000      	b.n	8002eea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d063      	beq.n	8002fbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 030c 	and.w	r3, r3, #12
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00b      	beq.n	8002f1a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f02:	4b47      	ldr	r3, [pc, #284]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f0a:	2b08      	cmp	r3, #8
 8002f0c:	d11c      	bne.n	8002f48 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f0e:	4b44      	ldr	r3, [pc, #272]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d116      	bne.n	8002f48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f1a:	4b41      	ldr	r3, [pc, #260]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d005      	beq.n	8002f32 <HAL_RCC_OscConfig+0x152>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d001      	beq.n	8002f32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e1c7      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f32:	4b3b      	ldr	r3, [pc, #236]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	4937      	ldr	r1, [pc, #220]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f46:	e03a      	b.n	8002fbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d020      	beq.n	8002f92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f50:	4b34      	ldr	r3, [pc, #208]	@ (8003024 <HAL_RCC_OscConfig+0x244>)
 8002f52:	2201      	movs	r2, #1
 8002f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f56:	f7ff fe2d 	bl	8002bb4 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f5e:	f7ff fe29 	bl	8002bb4 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e1a8      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f70:	4b2b      	ldr	r3, [pc, #172]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0f0      	beq.n	8002f5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7c:	4b28      	ldr	r3, [pc, #160]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4925      	ldr	r1, [pc, #148]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	600b      	str	r3, [r1, #0]
 8002f90:	e015      	b.n	8002fbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f92:	4b24      	ldr	r3, [pc, #144]	@ (8003024 <HAL_RCC_OscConfig+0x244>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f98:	f7ff fe0c 	bl	8002bb4 <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa0:	f7ff fe08 	bl	8002bb4 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e187      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1f0      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0308 	and.w	r3, r3, #8
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d036      	beq.n	8003038 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d016      	beq.n	8003000 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fd2:	4b15      	ldr	r3, [pc, #84]	@ (8003028 <HAL_RCC_OscConfig+0x248>)
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd8:	f7ff fdec 	bl	8002bb4 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe0:	f7ff fde8 	bl	8002bb4 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e167      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <HAL_RCC_OscConfig+0x240>)
 8002ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d0f0      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x200>
 8002ffe:	e01b      	b.n	8003038 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003000:	4b09      	ldr	r3, [pc, #36]	@ (8003028 <HAL_RCC_OscConfig+0x248>)
 8003002:	2200      	movs	r2, #0
 8003004:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003006:	f7ff fdd5 	bl	8002bb4 <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800300c:	e00e      	b.n	800302c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800300e:	f7ff fdd1 	bl	8002bb4 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d907      	bls.n	800302c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e150      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
 8003020:	40023800 	.word	0x40023800
 8003024:	42470000 	.word	0x42470000
 8003028:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800302c:	4b88      	ldr	r3, [pc, #544]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 800302e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1ea      	bne.n	800300e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	f000 8097 	beq.w	8003174 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003046:	2300      	movs	r3, #0
 8003048:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800304a:	4b81      	ldr	r3, [pc, #516]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10f      	bne.n	8003076 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	60bb      	str	r3, [r7, #8]
 800305a:	4b7d      	ldr	r3, [pc, #500]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 800305c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305e:	4a7c      	ldr	r2, [pc, #496]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 8003060:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003064:	6413      	str	r3, [r2, #64]	@ 0x40
 8003066:	4b7a      	ldr	r3, [pc, #488]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800306e:	60bb      	str	r3, [r7, #8]
 8003070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003072:	2301      	movs	r3, #1
 8003074:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003076:	4b77      	ldr	r3, [pc, #476]	@ (8003254 <HAL_RCC_OscConfig+0x474>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800307e:	2b00      	cmp	r3, #0
 8003080:	d118      	bne.n	80030b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003082:	4b74      	ldr	r3, [pc, #464]	@ (8003254 <HAL_RCC_OscConfig+0x474>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a73      	ldr	r2, [pc, #460]	@ (8003254 <HAL_RCC_OscConfig+0x474>)
 8003088:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800308c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800308e:	f7ff fd91 	bl	8002bb4 <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003094:	e008      	b.n	80030a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003096:	f7ff fd8d 	bl	8002bb4 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e10c      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a8:	4b6a      	ldr	r3, [pc, #424]	@ (8003254 <HAL_RCC_OscConfig+0x474>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0f0      	beq.n	8003096 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d106      	bne.n	80030ca <HAL_RCC_OscConfig+0x2ea>
 80030bc:	4b64      	ldr	r3, [pc, #400]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c0:	4a63      	ldr	r2, [pc, #396]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030c2:	f043 0301 	orr.w	r3, r3, #1
 80030c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030c8:	e01c      	b.n	8003104 <HAL_RCC_OscConfig+0x324>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	2b05      	cmp	r3, #5
 80030d0:	d10c      	bne.n	80030ec <HAL_RCC_OscConfig+0x30c>
 80030d2:	4b5f      	ldr	r3, [pc, #380]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d6:	4a5e      	ldr	r2, [pc, #376]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030d8:	f043 0304 	orr.w	r3, r3, #4
 80030dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80030de:	4b5c      	ldr	r3, [pc, #368]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030e2:	4a5b      	ldr	r2, [pc, #364]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030e4:	f043 0301 	orr.w	r3, r3, #1
 80030e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80030ea:	e00b      	b.n	8003104 <HAL_RCC_OscConfig+0x324>
 80030ec:	4b58      	ldr	r3, [pc, #352]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030f0:	4a57      	ldr	r2, [pc, #348]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030f2:	f023 0301 	bic.w	r3, r3, #1
 80030f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030f8:	4b55      	ldr	r3, [pc, #340]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030fc:	4a54      	ldr	r2, [pc, #336]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80030fe:	f023 0304 	bic.w	r3, r3, #4
 8003102:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d015      	beq.n	8003138 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800310c:	f7ff fd52 	bl	8002bb4 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003112:	e00a      	b.n	800312a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003114:	f7ff fd4e 	bl	8002bb4 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003122:	4293      	cmp	r3, r2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e0cb      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800312a:	4b49      	ldr	r3, [pc, #292]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 800312c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0ee      	beq.n	8003114 <HAL_RCC_OscConfig+0x334>
 8003136:	e014      	b.n	8003162 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003138:	f7ff fd3c 	bl	8002bb4 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800313e:	e00a      	b.n	8003156 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003140:	f7ff fd38 	bl	8002bb4 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800314e:	4293      	cmp	r3, r2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e0b5      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003156:	4b3e      	ldr	r3, [pc, #248]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 8003158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1ee      	bne.n	8003140 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003162:	7dfb      	ldrb	r3, [r7, #23]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d105      	bne.n	8003174 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003168:	4b39      	ldr	r3, [pc, #228]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 800316a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316c:	4a38      	ldr	r2, [pc, #224]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 800316e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003172:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 80a1 	beq.w	80032c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800317e:	4b34      	ldr	r3, [pc, #208]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 030c 	and.w	r3, r3, #12
 8003186:	2b08      	cmp	r3, #8
 8003188:	d05c      	beq.n	8003244 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	2b02      	cmp	r3, #2
 8003190:	d141      	bne.n	8003216 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003192:	4b31      	ldr	r3, [pc, #196]	@ (8003258 <HAL_RCC_OscConfig+0x478>)
 8003194:	2200      	movs	r2, #0
 8003196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003198:	f7ff fd0c 	bl	8002bb4 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a0:	f7ff fd08 	bl	8002bb4 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e087      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031b2:	4b27      	ldr	r3, [pc, #156]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	69da      	ldr	r2, [r3, #28]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	431a      	orrs	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031cc:	019b      	lsls	r3, r3, #6
 80031ce:	431a      	orrs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d4:	085b      	lsrs	r3, r3, #1
 80031d6:	3b01      	subs	r3, #1
 80031d8:	041b      	lsls	r3, r3, #16
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e0:	061b      	lsls	r3, r3, #24
 80031e2:	491b      	ldr	r1, [pc, #108]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003258 <HAL_RCC_OscConfig+0x478>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ee:	f7ff fce1 	bl	8002bb4 <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f6:	f7ff fcdd 	bl	8002bb4 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e05c      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003208:	4b11      	ldr	r3, [pc, #68]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d0f0      	beq.n	80031f6 <HAL_RCC_OscConfig+0x416>
 8003214:	e054      	b.n	80032c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003216:	4b10      	ldr	r3, [pc, #64]	@ (8003258 <HAL_RCC_OscConfig+0x478>)
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321c:	f7ff fcca 	bl	8002bb4 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003224:	f7ff fcc6 	bl	8002bb4 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e045      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003236:	4b06      	ldr	r3, [pc, #24]	@ (8003250 <HAL_RCC_OscConfig+0x470>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x444>
 8003242:	e03d      	b.n	80032c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	699b      	ldr	r3, [r3, #24]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d107      	bne.n	800325c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e038      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
 8003250:	40023800 	.word	0x40023800
 8003254:	40007000 	.word	0x40007000
 8003258:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800325c:	4b1b      	ldr	r3, [pc, #108]	@ (80032cc <HAL_RCC_OscConfig+0x4ec>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d028      	beq.n	80032bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003274:	429a      	cmp	r2, r3
 8003276:	d121      	bne.n	80032bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003282:	429a      	cmp	r2, r3
 8003284:	d11a      	bne.n	80032bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800328c:	4013      	ands	r3, r2
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003292:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003294:	4293      	cmp	r3, r2
 8003296:	d111      	bne.n	80032bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a2:	085b      	lsrs	r3, r3, #1
 80032a4:	3b01      	subs	r3, #1
 80032a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d107      	bne.n	80032bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d001      	beq.n	80032c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e000      	b.n	80032c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40023800 	.word	0x40023800

080032d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0cc      	b.n	800347e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032e4:	4b68      	ldr	r3, [pc, #416]	@ (8003488 <HAL_RCC_ClockConfig+0x1b8>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d90c      	bls.n	800330c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f2:	4b65      	ldr	r3, [pc, #404]	@ (8003488 <HAL_RCC_ClockConfig+0x1b8>)
 80032f4:	683a      	ldr	r2, [r7, #0]
 80032f6:	b2d2      	uxtb	r2, r2
 80032f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032fa:	4b63      	ldr	r3, [pc, #396]	@ (8003488 <HAL_RCC_ClockConfig+0x1b8>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0307 	and.w	r3, r3, #7
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	429a      	cmp	r2, r3
 8003306:	d001      	beq.n	800330c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e0b8      	b.n	800347e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d020      	beq.n	800335a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	2b00      	cmp	r3, #0
 8003322:	d005      	beq.n	8003330 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003324:	4b59      	ldr	r3, [pc, #356]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	4a58      	ldr	r2, [pc, #352]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 800332a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800332e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b00      	cmp	r3, #0
 800333a:	d005      	beq.n	8003348 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800333c:	4b53      	ldr	r3, [pc, #332]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	4a52      	ldr	r2, [pc, #328]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003342:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003346:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003348:	4b50      	ldr	r3, [pc, #320]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	494d      	ldr	r1, [pc, #308]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003356:	4313      	orrs	r3, r2
 8003358:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d044      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d107      	bne.n	800337e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800336e:	4b47      	ldr	r3, [pc, #284]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d119      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e07f      	b.n	800347e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2b02      	cmp	r3, #2
 8003384:	d003      	beq.n	800338e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800338a:	2b03      	cmp	r3, #3
 800338c:	d107      	bne.n	800339e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800338e:	4b3f      	ldr	r3, [pc, #252]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e06f      	b.n	800347e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800339e:	4b3b      	ldr	r3, [pc, #236]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e067      	b.n	800347e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ae:	4b37      	ldr	r3, [pc, #220]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	f023 0203 	bic.w	r2, r3, #3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	4934      	ldr	r1, [pc, #208]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033c0:	f7ff fbf8 	bl	8002bb4 <HAL_GetTick>
 80033c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c6:	e00a      	b.n	80033de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c8:	f7ff fbf4 	bl	8002bb4 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e04f      	b.n	800347e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033de:	4b2b      	ldr	r3, [pc, #172]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 020c 	and.w	r2, r3, #12
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d1eb      	bne.n	80033c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033f0:	4b25      	ldr	r3, [pc, #148]	@ (8003488 <HAL_RCC_ClockConfig+0x1b8>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d20c      	bcs.n	8003418 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fe:	4b22      	ldr	r3, [pc, #136]	@ (8003488 <HAL_RCC_ClockConfig+0x1b8>)
 8003400:	683a      	ldr	r2, [r7, #0]
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003406:	4b20      	ldr	r3, [pc, #128]	@ (8003488 <HAL_RCC_ClockConfig+0x1b8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d001      	beq.n	8003418 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e032      	b.n	800347e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	d008      	beq.n	8003436 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003424:	4b19      	ldr	r3, [pc, #100]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	4916      	ldr	r1, [pc, #88]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003432:	4313      	orrs	r3, r2
 8003434:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0308 	and.w	r3, r3, #8
 800343e:	2b00      	cmp	r3, #0
 8003440:	d009      	beq.n	8003456 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003442:	4b12      	ldr	r3, [pc, #72]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	490e      	ldr	r1, [pc, #56]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 8003452:	4313      	orrs	r3, r2
 8003454:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003456:	f000 f821 	bl	800349c <HAL_RCC_GetSysClockFreq>
 800345a:	4602      	mov	r2, r0
 800345c:	4b0b      	ldr	r3, [pc, #44]	@ (800348c <HAL_RCC_ClockConfig+0x1bc>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	091b      	lsrs	r3, r3, #4
 8003462:	f003 030f 	and.w	r3, r3, #15
 8003466:	490a      	ldr	r1, [pc, #40]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003468:	5ccb      	ldrb	r3, [r1, r3]
 800346a:	fa22 f303 	lsr.w	r3, r2, r3
 800346e:	4a09      	ldr	r2, [pc, #36]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003470:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003472:	4b09      	ldr	r3, [pc, #36]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff fb58 	bl	8002b2c <HAL_InitTick>

  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	40023c00 	.word	0x40023c00
 800348c:	40023800 	.word	0x40023800
 8003490:	080080b4 	.word	0x080080b4
 8003494:	20000004 	.word	0x20000004
 8003498:	20000008 	.word	0x20000008

0800349c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800349c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034a0:	b094      	sub	sp, #80	@ 0x50
 80034a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80034ac:	2300      	movs	r3, #0
 80034ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034b4:	4b79      	ldr	r3, [pc, #484]	@ (800369c <HAL_RCC_GetSysClockFreq+0x200>)
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 030c 	and.w	r3, r3, #12
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d00d      	beq.n	80034dc <HAL_RCC_GetSysClockFreq+0x40>
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	f200 80e1 	bhi.w	8003688 <HAL_RCC_GetSysClockFreq+0x1ec>
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d002      	beq.n	80034d0 <HAL_RCC_GetSysClockFreq+0x34>
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d003      	beq.n	80034d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80034ce:	e0db      	b.n	8003688 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034d0:	4b73      	ldr	r3, [pc, #460]	@ (80036a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80034d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034d4:	e0db      	b.n	800368e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034d6:	4b73      	ldr	r3, [pc, #460]	@ (80036a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80034d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034da:	e0d8      	b.n	800368e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034dc:	4b6f      	ldr	r3, [pc, #444]	@ (800369c <HAL_RCC_GetSysClockFreq+0x200>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034e6:	4b6d      	ldr	r3, [pc, #436]	@ (800369c <HAL_RCC_GetSysClockFreq+0x200>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d063      	beq.n	80035ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034f2:	4b6a      	ldr	r3, [pc, #424]	@ (800369c <HAL_RCC_GetSysClockFreq+0x200>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	099b      	lsrs	r3, r3, #6
 80034f8:	2200      	movs	r2, #0
 80034fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80034fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80034fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003504:	633b      	str	r3, [r7, #48]	@ 0x30
 8003506:	2300      	movs	r3, #0
 8003508:	637b      	str	r3, [r7, #52]	@ 0x34
 800350a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800350e:	4622      	mov	r2, r4
 8003510:	462b      	mov	r3, r5
 8003512:	f04f 0000 	mov.w	r0, #0
 8003516:	f04f 0100 	mov.w	r1, #0
 800351a:	0159      	lsls	r1, r3, #5
 800351c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003520:	0150      	lsls	r0, r2, #5
 8003522:	4602      	mov	r2, r0
 8003524:	460b      	mov	r3, r1
 8003526:	4621      	mov	r1, r4
 8003528:	1a51      	subs	r1, r2, r1
 800352a:	6139      	str	r1, [r7, #16]
 800352c:	4629      	mov	r1, r5
 800352e:	eb63 0301 	sbc.w	r3, r3, r1
 8003532:	617b      	str	r3, [r7, #20]
 8003534:	f04f 0200 	mov.w	r2, #0
 8003538:	f04f 0300 	mov.w	r3, #0
 800353c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003540:	4659      	mov	r1, fp
 8003542:	018b      	lsls	r3, r1, #6
 8003544:	4651      	mov	r1, sl
 8003546:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800354a:	4651      	mov	r1, sl
 800354c:	018a      	lsls	r2, r1, #6
 800354e:	4651      	mov	r1, sl
 8003550:	ebb2 0801 	subs.w	r8, r2, r1
 8003554:	4659      	mov	r1, fp
 8003556:	eb63 0901 	sbc.w	r9, r3, r1
 800355a:	f04f 0200 	mov.w	r2, #0
 800355e:	f04f 0300 	mov.w	r3, #0
 8003562:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003566:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800356a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800356e:	4690      	mov	r8, r2
 8003570:	4699      	mov	r9, r3
 8003572:	4623      	mov	r3, r4
 8003574:	eb18 0303 	adds.w	r3, r8, r3
 8003578:	60bb      	str	r3, [r7, #8]
 800357a:	462b      	mov	r3, r5
 800357c:	eb49 0303 	adc.w	r3, r9, r3
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	f04f 0300 	mov.w	r3, #0
 800358a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800358e:	4629      	mov	r1, r5
 8003590:	024b      	lsls	r3, r1, #9
 8003592:	4621      	mov	r1, r4
 8003594:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003598:	4621      	mov	r1, r4
 800359a:	024a      	lsls	r2, r1, #9
 800359c:	4610      	mov	r0, r2
 800359e:	4619      	mov	r1, r3
 80035a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035a2:	2200      	movs	r2, #0
 80035a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035ac:	f7fd fafc 	bl	8000ba8 <__aeabi_uldivmod>
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	4613      	mov	r3, r2
 80035b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035b8:	e058      	b.n	800366c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ba:	4b38      	ldr	r3, [pc, #224]	@ (800369c <HAL_RCC_GetSysClockFreq+0x200>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	099b      	lsrs	r3, r3, #6
 80035c0:	2200      	movs	r2, #0
 80035c2:	4618      	mov	r0, r3
 80035c4:	4611      	mov	r1, r2
 80035c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035ca:	623b      	str	r3, [r7, #32]
 80035cc:	2300      	movs	r3, #0
 80035ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80035d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80035d4:	4642      	mov	r2, r8
 80035d6:	464b      	mov	r3, r9
 80035d8:	f04f 0000 	mov.w	r0, #0
 80035dc:	f04f 0100 	mov.w	r1, #0
 80035e0:	0159      	lsls	r1, r3, #5
 80035e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035e6:	0150      	lsls	r0, r2, #5
 80035e8:	4602      	mov	r2, r0
 80035ea:	460b      	mov	r3, r1
 80035ec:	4641      	mov	r1, r8
 80035ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80035f2:	4649      	mov	r1, r9
 80035f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80035f8:	f04f 0200 	mov.w	r2, #0
 80035fc:	f04f 0300 	mov.w	r3, #0
 8003600:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003604:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003608:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800360c:	ebb2 040a 	subs.w	r4, r2, sl
 8003610:	eb63 050b 	sbc.w	r5, r3, fp
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	f04f 0300 	mov.w	r3, #0
 800361c:	00eb      	lsls	r3, r5, #3
 800361e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003622:	00e2      	lsls	r2, r4, #3
 8003624:	4614      	mov	r4, r2
 8003626:	461d      	mov	r5, r3
 8003628:	4643      	mov	r3, r8
 800362a:	18e3      	adds	r3, r4, r3
 800362c:	603b      	str	r3, [r7, #0]
 800362e:	464b      	mov	r3, r9
 8003630:	eb45 0303 	adc.w	r3, r5, r3
 8003634:	607b      	str	r3, [r7, #4]
 8003636:	f04f 0200 	mov.w	r2, #0
 800363a:	f04f 0300 	mov.w	r3, #0
 800363e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003642:	4629      	mov	r1, r5
 8003644:	028b      	lsls	r3, r1, #10
 8003646:	4621      	mov	r1, r4
 8003648:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800364c:	4621      	mov	r1, r4
 800364e:	028a      	lsls	r2, r1, #10
 8003650:	4610      	mov	r0, r2
 8003652:	4619      	mov	r1, r3
 8003654:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003656:	2200      	movs	r2, #0
 8003658:	61bb      	str	r3, [r7, #24]
 800365a:	61fa      	str	r2, [r7, #28]
 800365c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003660:	f7fd faa2 	bl	8000ba8 <__aeabi_uldivmod>
 8003664:	4602      	mov	r2, r0
 8003666:	460b      	mov	r3, r1
 8003668:	4613      	mov	r3, r2
 800366a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800366c:	4b0b      	ldr	r3, [pc, #44]	@ (800369c <HAL_RCC_GetSysClockFreq+0x200>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	0c1b      	lsrs	r3, r3, #16
 8003672:	f003 0303 	and.w	r3, r3, #3
 8003676:	3301      	adds	r3, #1
 8003678:	005b      	lsls	r3, r3, #1
 800367a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800367c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800367e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003680:	fbb2 f3f3 	udiv	r3, r2, r3
 8003684:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003686:	e002      	b.n	800368e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003688:	4b05      	ldr	r3, [pc, #20]	@ (80036a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800368a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800368c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800368e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003690:	4618      	mov	r0, r3
 8003692:	3750      	adds	r7, #80	@ 0x50
 8003694:	46bd      	mov	sp, r7
 8003696:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800369a:	bf00      	nop
 800369c:	40023800 	.word	0x40023800
 80036a0:	00f42400 	.word	0x00f42400
 80036a4:	007a1200 	.word	0x007a1200

080036a8 <LL_GPIO_SetPinMode>:
{
 80036a8:	b480      	push	{r7}
 80036aa:	b08b      	sub	sp, #44	@ 0x2c
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	fa93 f3a3 	rbit	r3, r3
 80036c2:	613b      	str	r3, [r7, #16]
  return result;
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80036ce:	2320      	movs	r3, #32
 80036d0:	e003      	b.n	80036da <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	fab3 f383 	clz	r3, r3
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	2103      	movs	r1, #3
 80036de:	fa01 f303 	lsl.w	r3, r1, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	401a      	ands	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ea:	6a3b      	ldr	r3, [r7, #32]
 80036ec:	fa93 f3a3 	rbit	r3, r3
 80036f0:	61fb      	str	r3, [r7, #28]
  return result;
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80036fc:	2320      	movs	r3, #32
 80036fe:	e003      	b.n	8003708 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8003700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003702:	fab3 f383 	clz	r3, r3
 8003706:	b2db      	uxtb	r3, r3
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	431a      	orrs	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	601a      	str	r2, [r3, #0]
}
 8003716:	bf00      	nop
 8003718:	372c      	adds	r7, #44	@ 0x2c
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <LL_GPIO_SetPinOutputType>:
{
 8003722:	b480      	push	{r7}
 8003724:	b085      	sub	sp, #20
 8003726:	af00      	add	r7, sp, #0
 8003728:	60f8      	str	r0, [r7, #12]
 800372a:	60b9      	str	r1, [r7, #8]
 800372c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	43db      	mvns	r3, r3
 8003736:	401a      	ands	r2, r3
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	6879      	ldr	r1, [r7, #4]
 800373c:	fb01 f303 	mul.w	r3, r1, r3
 8003740:	431a      	orrs	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	605a      	str	r2, [r3, #4]
}
 8003746:	bf00      	nop
 8003748:	3714      	adds	r7, #20
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <LL_GPIO_SetPinSpeed>:
{
 8003752:	b480      	push	{r7}
 8003754:	b08b      	sub	sp, #44	@ 0x2c
 8003756:	af00      	add	r7, sp, #0
 8003758:	60f8      	str	r0, [r7, #12]
 800375a:	60b9      	str	r1, [r7, #8]
 800375c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	fa93 f3a3 	rbit	r3, r3
 800376c:	613b      	str	r3, [r7, #16]
  return result;
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8003778:	2320      	movs	r3, #32
 800377a:	e003      	b.n	8003784 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	fab3 f383 	clz	r3, r3
 8003782:	b2db      	uxtb	r3, r3
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	2103      	movs	r1, #3
 8003788:	fa01 f303 	lsl.w	r3, r1, r3
 800378c:	43db      	mvns	r3, r3
 800378e:	401a      	ands	r2, r3
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003794:	6a3b      	ldr	r3, [r7, #32]
 8003796:	fa93 f3a3 	rbit	r3, r3
 800379a:	61fb      	str	r3, [r7, #28]
  return result;
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80037a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80037a6:	2320      	movs	r3, #32
 80037a8:	e003      	b.n	80037b2 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80037aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ac:	fab3 f383 	clz	r3, r3
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ba:	431a      	orrs	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	609a      	str	r2, [r3, #8]
}
 80037c0:	bf00      	nop
 80037c2:	372c      	adds	r7, #44	@ 0x2c
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <LL_GPIO_SetPinPull>:
{
 80037cc:	b480      	push	{r7}
 80037ce:	b08b      	sub	sp, #44	@ 0x2c
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	68da      	ldr	r2, [r3, #12]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	fa93 f3a3 	rbit	r3, r3
 80037e6:	613b      	str	r3, [r7, #16]
  return result;
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80037f2:	2320      	movs	r3, #32
 80037f4:	e003      	b.n	80037fe <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	fab3 f383 	clz	r3, r3
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	2103      	movs	r1, #3
 8003802:	fa01 f303 	lsl.w	r3, r1, r3
 8003806:	43db      	mvns	r3, r3
 8003808:	401a      	ands	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	fa93 f3a3 	rbit	r3, r3
 8003814:	61fb      	str	r3, [r7, #28]
  return result;
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800381a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8003820:	2320      	movs	r3, #32
 8003822:	e003      	b.n	800382c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8003824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003826:	fab3 f383 	clz	r3, r3
 800382a:	b2db      	uxtb	r3, r3
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	6879      	ldr	r1, [r7, #4]
 8003830:	fa01 f303 	lsl.w	r3, r1, r3
 8003834:	431a      	orrs	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	60da      	str	r2, [r3, #12]
}
 800383a:	bf00      	nop
 800383c:	372c      	adds	r7, #44	@ 0x2c
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr

08003846 <LL_GPIO_SetAFPin_0_7>:
{
 8003846:	b480      	push	{r7}
 8003848:	b08b      	sub	sp, #44	@ 0x2c
 800384a:	af00      	add	r7, sp, #0
 800384c:	60f8      	str	r0, [r7, #12]
 800384e:	60b9      	str	r1, [r7, #8]
 8003850:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a1a      	ldr	r2, [r3, #32]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	fa93 f3a3 	rbit	r3, r3
 8003860:	613b      	str	r3, [r7, #16]
  return result;
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800386c:	2320      	movs	r3, #32
 800386e:	e003      	b.n	8003878 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	fab3 f383 	clz	r3, r3
 8003876:	b2db      	uxtb	r3, r3
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	210f      	movs	r1, #15
 800387c:	fa01 f303 	lsl.w	r3, r1, r3
 8003880:	43db      	mvns	r3, r3
 8003882:	401a      	ands	r2, r3
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003888:	6a3b      	ldr	r3, [r7, #32]
 800388a:	fa93 f3a3 	rbit	r3, r3
 800388e:	61fb      	str	r3, [r7, #28]
  return result;
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800389a:	2320      	movs	r3, #32
 800389c:	e003      	b.n	80038a6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800389e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a0:	fab3 f383 	clz	r3, r3
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	fa01 f303 	lsl.w	r3, r1, r3
 80038ae:	431a      	orrs	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	621a      	str	r2, [r3, #32]
}
 80038b4:	bf00      	nop
 80038b6:	372c      	adds	r7, #44	@ 0x2c
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <LL_GPIO_SetAFPin_8_15>:
{
 80038c0:	b480      	push	{r7}
 80038c2:	b08b      	sub	sp, #44	@ 0x2c
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	0a1b      	lsrs	r3, r3, #8
 80038d4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	fa93 f3a3 	rbit	r3, r3
 80038dc:	613b      	str	r3, [r7, #16]
  return result;
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d101      	bne.n	80038ec <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80038e8:	2320      	movs	r3, #32
 80038ea:	e003      	b.n	80038f4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	fab3 f383 	clz	r3, r3
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	210f      	movs	r1, #15
 80038f8:	fa01 f303 	lsl.w	r3, r1, r3
 80038fc:	43db      	mvns	r3, r3
 80038fe:	401a      	ands	r2, r3
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	0a1b      	lsrs	r3, r3, #8
 8003904:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003906:	6a3b      	ldr	r3, [r7, #32]
 8003908:	fa93 f3a3 	rbit	r3, r3
 800390c:	61fb      	str	r3, [r7, #28]
  return result;
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8003918:	2320      	movs	r3, #32
 800391a:	e003      	b.n	8003924 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800391c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391e:	fab3 f383 	clz	r3, r3
 8003922:	b2db      	uxtb	r3, r3
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	6879      	ldr	r1, [r7, #4]
 8003928:	fa01 f303 	lsl.w	r3, r1, r3
 800392c:	431a      	orrs	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003932:	bf00      	nop
 8003934:	372c      	adds	r7, #44	@ 0x2c
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr

0800393e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b08a      	sub	sp, #40	@ 0x28
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
 8003946:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8003948:	2300      	movs	r3, #0
 800394a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 800394c:	2300      	movs	r3, #0
 800394e:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	fa93 f3a3 	rbit	r3, r3
 800395c:	617b      	str	r3, [r7, #20]
  return result;
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <LL_GPIO_Init+0x2e>
    return 32U;
 8003968:	2320      	movs	r3, #32
 800396a:	e003      	b.n	8003974 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	fab3 f383 	clz	r3, r3
 8003972:	b2db      	uxtb	r3, r3
 8003974:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003976:	e057      	b.n	8003a28 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	2101      	movs	r1, #1
 800397e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003980:	fa01 f303 	lsl.w	r3, r1, r3
 8003984:	4013      	ands	r3, r2
 8003986:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8003988:	6a3b      	ldr	r3, [r7, #32]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d049      	beq.n	8003a22 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d003      	beq.n	800399e <LL_GPIO_Init+0x60>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d10d      	bne.n	80039ba <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	461a      	mov	r2, r3
 80039a4:	6a39      	ldr	r1, [r7, #32]
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7ff fed3 	bl	8003752 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	461a      	mov	r2, r3
 80039b2:	6a39      	ldr	r1, [r7, #32]
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7ff feb4 	bl	8003722 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	461a      	mov	r2, r3
 80039c0:	6a39      	ldr	r1, [r7, #32]
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff ff02 	bl	80037cc <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d121      	bne.n	8003a14 <LL_GPIO_Init+0xd6>
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	fa93 f3a3 	rbit	r3, r3
 80039da:	60bb      	str	r3, [r7, #8]
  return result;
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <LL_GPIO_Init+0xac>
    return 32U;
 80039e6:	2320      	movs	r3, #32
 80039e8:	e003      	b.n	80039f2 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	fab3 f383 	clz	r3, r3
 80039f0:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80039f2:	2b07      	cmp	r3, #7
 80039f4:	d807      	bhi.n	8003a06 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	461a      	mov	r2, r3
 80039fc:	6a39      	ldr	r1, [r7, #32]
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7ff ff21 	bl	8003846 <LL_GPIO_SetAFPin_0_7>
 8003a04:	e006      	b.n	8003a14 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	6a39      	ldr	r1, [r7, #32]
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f7ff ff56 	bl	80038c0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	6a39      	ldr	r1, [r7, #32]
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f7ff fe43 	bl	80036a8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a24:	3301      	adds	r3, #1
 8003a26:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1a0      	bne.n	8003978 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3728      	adds	r7, #40	@ 0x28
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003a44:	4b04      	ldr	r3, [pc, #16]	@ (8003a58 <LL_RCC_GetSysClkSource+0x18>)
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f003 030c 	and.w	r3, r3, #12
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	40023800 	.word	0x40023800

08003a5c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003a60:	4b04      	ldr	r3, [pc, #16]	@ (8003a74 <LL_RCC_GetAHBPrescaler+0x18>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40023800 	.word	0x40023800

08003a78 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003a7c:	4b04      	ldr	r3, [pc, #16]	@ (8003a90 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	40023800 	.word	0x40023800

08003a94 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003a98:	4b04      	ldr	r3, [pc, #16]	@ (8003aac <LL_RCC_GetAPB2Prescaler+0x18>)
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	40023800 	.word	0x40023800

08003ab0 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003ab4:	4b04      	ldr	r3, [pc, #16]	@ (8003ac8 <LL_RCC_PLL_GetMainSource+0x18>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40023800 	.word	0x40023800

08003acc <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003ad0:	4b04      	ldr	r3, [pc, #16]	@ (8003ae4 <LL_RCC_PLL_GetN+0x18>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	099b      	lsrs	r3, r3, #6
 8003ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	40023800 	.word	0x40023800

08003ae8 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003aec:	4b04      	ldr	r3, [pc, #16]	@ (8003b00 <LL_RCC_PLL_GetP+0x18>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	40023800 	.word	0x40023800

08003b04 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003b08:	4b04      	ldr	r3, [pc, #16]	@ (8003b1c <LL_RCC_PLL_GetDivider+0x18>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40023800 	.word	0x40023800

08003b20 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003b28:	f000 f820 	bl	8003b6c <RCC_GetSystemClockFreq>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f000 f840 	bl	8003bbc <RCC_GetHCLKClockFreq>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f000 f84e 	bl	8003be8 <RCC_GetPCLK1ClockFreq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 f85a 	bl	8003c10 <RCC_GetPCLK2ClockFreq>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	60da      	str	r2, [r3, #12]
}
 8003b62:	bf00      	nop
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003b76:	f7ff ff63 	bl	8003a40 <LL_RCC_GetSysClkSource>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d00c      	beq.n	8003b9a <RCC_GetSystemClockFreq+0x2e>
 8003b80:	2b08      	cmp	r3, #8
 8003b82:	d80f      	bhi.n	8003ba4 <RCC_GetSystemClockFreq+0x38>
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d002      	beq.n	8003b8e <RCC_GetSystemClockFreq+0x22>
 8003b88:	2b04      	cmp	r3, #4
 8003b8a:	d003      	beq.n	8003b94 <RCC_GetSystemClockFreq+0x28>
 8003b8c:	e00a      	b.n	8003ba4 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003b8e:	4b09      	ldr	r3, [pc, #36]	@ (8003bb4 <RCC_GetSystemClockFreq+0x48>)
 8003b90:	607b      	str	r3, [r7, #4]
      break;
 8003b92:	e00a      	b.n	8003baa <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003b94:	4b08      	ldr	r3, [pc, #32]	@ (8003bb8 <RCC_GetSystemClockFreq+0x4c>)
 8003b96:	607b      	str	r3, [r7, #4]
      break;
 8003b98:	e007      	b.n	8003baa <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003b9a:	2008      	movs	r0, #8
 8003b9c:	f000 f84c 	bl	8003c38 <RCC_PLL_GetFreqDomain_SYS>
 8003ba0:	6078      	str	r0, [r7, #4]
      break;
 8003ba2:	e002      	b.n	8003baa <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003ba4:	4b03      	ldr	r3, [pc, #12]	@ (8003bb4 <RCC_GetSystemClockFreq+0x48>)
 8003ba6:	607b      	str	r3, [r7, #4]
      break;
 8003ba8:	bf00      	nop
  }

  return frequency;
 8003baa:	687b      	ldr	r3, [r7, #4]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3708      	adds	r7, #8
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	00f42400 	.word	0x00f42400
 8003bb8:	007a1200 	.word	0x007a1200

08003bbc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003bc4:	f7ff ff4a 	bl	8003a5c <LL_RCC_GetAHBPrescaler>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	091b      	lsrs	r3, r3, #4
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	4a04      	ldr	r2, [pc, #16]	@ (8003be4 <RCC_GetHCLKClockFreq+0x28>)
 8003bd2:	5cd3      	ldrb	r3, [r2, r3]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	40d3      	lsrs	r3, r2
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	080080b4 	.word	0x080080b4

08003be8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003bf0:	f7ff ff42 	bl	8003a78 <LL_RCC_GetAPB1Prescaler>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	0a9b      	lsrs	r3, r3, #10
 8003bf8:	4a04      	ldr	r2, [pc, #16]	@ (8003c0c <RCC_GetPCLK1ClockFreq+0x24>)
 8003bfa:	5cd3      	ldrb	r3, [r2, r3]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	40d3      	lsrs	r3, r2
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	080080c4 	.word	0x080080c4

08003c10 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003c18:	f7ff ff3c 	bl	8003a94 <LL_RCC_GetAPB2Prescaler>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	0b5b      	lsrs	r3, r3, #13
 8003c20:	4a04      	ldr	r2, [pc, #16]	@ (8003c34 <RCC_GetPCLK2ClockFreq+0x24>)
 8003c22:	5cd3      	ldrb	r3, [r2, r3]
 8003c24:	461a      	mov	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	40d3      	lsrs	r3, r2
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	080080c4 	.word	0x080080c4

08003c38 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003c38:	b590      	push	{r4, r7, lr}
 8003c3a:	b087      	sub	sp, #28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003c4c:	f7ff ff30 	bl	8003ab0 <LL_RCC_PLL_GetMainSource>
 8003c50:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d004      	beq.n	8003c62 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c5e:	d003      	beq.n	8003c68 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003c60:	e005      	b.n	8003c6e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003c62:	4b12      	ldr	r3, [pc, #72]	@ (8003cac <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003c64:	617b      	str	r3, [r7, #20]
      break;
 8003c66:	e005      	b.n	8003c74 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003c68:	4b11      	ldr	r3, [pc, #68]	@ (8003cb0 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003c6a:	617b      	str	r3, [r7, #20]
      break;
 8003c6c:	e002      	b.n	8003c74 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003cac <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003c70:	617b      	str	r3, [r7, #20]
      break;
 8003c72:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d113      	bne.n	8003ca2 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003c7a:	f7ff ff43 	bl	8003b04 <LL_RCC_PLL_GetDivider>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	fbb3 f4f2 	udiv	r4, r3, r2
 8003c86:	f7ff ff21 	bl	8003acc <LL_RCC_PLL_GetN>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	fb03 f404 	mul.w	r4, r3, r4
 8003c90:	f7ff ff2a 	bl	8003ae8 <LL_RCC_PLL_GetP>
 8003c94:	4603      	mov	r3, r0
 8003c96:	0c1b      	lsrs	r3, r3, #16
 8003c98:	3301      	adds	r3, #1
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	fbb4 f3f3 	udiv	r3, r4, r3
 8003ca0:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003ca2:	693b      	ldr	r3, [r7, #16]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	371c      	adds	r7, #28
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd90      	pop	{r4, r7, pc}
 8003cac:	00f42400 	.word	0x00f42400
 8003cb0:	007a1200 	.word	0x007a1200

08003cb4 <LL_SPI_IsEnabled>:
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc4:	2b40      	cmp	r3, #64	@ 0x40
 8003cc6:	d101      	bne.n	8003ccc <LL_SPI_IsEnabled+0x18>
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e000      	b.n	8003cce <LL_SPI_IsEnabled+0x1a>
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <LL_SPI_SetCRCPolynomial>:
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b083      	sub	sp, #12
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
 8003ce2:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	461a      	mov	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	611a      	str	r2, [r3, #16]
}
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr

08003cfa <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003cfa:	b580      	push	{r7, lr}
 8003cfc:	b084      	sub	sp, #16
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
 8003d02:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f7ff ffd3 	bl	8003cb4 <LL_SPI_IsEnabled>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d139      	bne.n	8003d88 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d1c:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	6811      	ldr	r1, [r2, #0]
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	6852      	ldr	r2, [r2, #4]
 8003d28:	4311      	orrs	r1, r2
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	6892      	ldr	r2, [r2, #8]
 8003d2e:	4311      	orrs	r1, r2
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	68d2      	ldr	r2, [r2, #12]
 8003d34:	4311      	orrs	r1, r2
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	6912      	ldr	r2, [r2, #16]
 8003d3a:	4311      	orrs	r1, r2
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	6952      	ldr	r2, [r2, #20]
 8003d40:	4311      	orrs	r1, r2
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	6992      	ldr	r2, [r2, #24]
 8003d46:	4311      	orrs	r1, r2
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	69d2      	ldr	r2, [r2, #28]
 8003d4c:	4311      	orrs	r1, r2
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	6a12      	ldr	r2, [r2, #32]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	431a      	orrs	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f023 0204 	bic.w	r2, r3, #4
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	0c1b      	lsrs	r3, r3, #16
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d76:	d105      	bne.n	8003d84 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f7ff ffab 	bl	8003cda <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003d84:	2300      	movs	r3, #0
 8003d86:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	69db      	ldr	r3, [r3, #28]
 8003d8c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	61da      	str	r2, [r3, #28]
  return status;
 8003d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <LL_TIM_SetPrescaler>:
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003dae:	bf00      	nop
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <LL_TIM_SetAutoReload>:
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
 8003dc2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	683a      	ldr	r2, [r7, #0]
 8003dc8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003dca:	bf00      	nop
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <LL_TIM_SetRepetitionCounter>:
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b083      	sub	sp, #12
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
 8003dde:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <LL_TIM_OC_SetCompareCH1>:
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
 8003dfa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <LL_TIM_OC_SetCompareCH2>:
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
 8003e16:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003e1e:	bf00      	nop
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <LL_TIM_OC_SetCompareCH3>:
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b083      	sub	sp, #12
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
 8003e32:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <LL_TIM_OC_SetCompareCH4>:
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
 8003e4e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr

08003e62 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	f043 0201 	orr.w	r2, r3, #1
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	615a      	str	r2, [r3, #20]
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
	...

08003e84 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a3d      	ldr	r2, [pc, #244]	@ (8003f8c <LL_TIM_Init+0x108>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d013      	beq.n	8003ec4 <LL_TIM_Init+0x40>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea2:	d00f      	beq.n	8003ec4 <LL_TIM_Init+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a3a      	ldr	r2, [pc, #232]	@ (8003f90 <LL_TIM_Init+0x10c>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d00b      	beq.n	8003ec4 <LL_TIM_Init+0x40>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a39      	ldr	r2, [pc, #228]	@ (8003f94 <LL_TIM_Init+0x110>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d007      	beq.n	8003ec4 <LL_TIM_Init+0x40>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a38      	ldr	r2, [pc, #224]	@ (8003f98 <LL_TIM_Init+0x114>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d003      	beq.n	8003ec4 <LL_TIM_Init+0x40>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a37      	ldr	r2, [pc, #220]	@ (8003f9c <LL_TIM_Init+0x118>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d106      	bne.n	8003ed2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a2d      	ldr	r2, [pc, #180]	@ (8003f8c <LL_TIM_Init+0x108>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d02b      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ee0:	d027      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a2a      	ldr	r2, [pc, #168]	@ (8003f90 <LL_TIM_Init+0x10c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d023      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a29      	ldr	r2, [pc, #164]	@ (8003f94 <LL_TIM_Init+0x110>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d01f      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a28      	ldr	r2, [pc, #160]	@ (8003f98 <LL_TIM_Init+0x114>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d01b      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a27      	ldr	r2, [pc, #156]	@ (8003f9c <LL_TIM_Init+0x118>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d017      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a26      	ldr	r2, [pc, #152]	@ (8003fa0 <LL_TIM_Init+0x11c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d013      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a25      	ldr	r2, [pc, #148]	@ (8003fa4 <LL_TIM_Init+0x120>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00f      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a24      	ldr	r2, [pc, #144]	@ (8003fa8 <LL_TIM_Init+0x124>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d00b      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a23      	ldr	r2, [pc, #140]	@ (8003fac <LL_TIM_Init+0x128>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d007      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a22      	ldr	r2, [pc, #136]	@ (8003fb0 <LL_TIM_Init+0x12c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d003      	beq.n	8003f32 <LL_TIM_Init+0xae>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a21      	ldr	r2, [pc, #132]	@ (8003fb4 <LL_TIM_Init+0x130>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d106      	bne.n	8003f40 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f7ff ff34 	bl	8003dba <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	881b      	ldrh	r3, [r3, #0]
 8003f56:	4619      	mov	r1, r3
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7ff ff20 	bl	8003d9e <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a0a      	ldr	r2, [pc, #40]	@ (8003f8c <LL_TIM_Init+0x108>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d003      	beq.n	8003f6e <LL_TIM_Init+0xea>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a0c      	ldr	r2, [pc, #48]	@ (8003f9c <LL_TIM_Init+0x118>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d105      	bne.n	8003f7a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	4619      	mov	r1, r3
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f7ff ff2e 	bl	8003dd6 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7ff ff71 	bl	8003e62 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	40010000 	.word	0x40010000
 8003f90:	40000400 	.word	0x40000400
 8003f94:	40000800 	.word	0x40000800
 8003f98:	40000c00 	.word	0x40000c00
 8003f9c:	40010400 	.word	0x40010400
 8003fa0:	40014000 	.word	0x40014000
 8003fa4:	40014400 	.word	0x40014400
 8003fa8:	40014800 	.word	0x40014800
 8003fac:	40001800 	.word	0x40001800
 8003fb0:	40001c00 	.word	0x40001c00
 8003fb4:	40002000 	.word	0x40002000

08003fb8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fce:	d027      	beq.n	8004020 <LL_TIM_OC_Init+0x68>
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fd6:	d82a      	bhi.n	800402e <LL_TIM_OC_Init+0x76>
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fde:	d018      	beq.n	8004012 <LL_TIM_OC_Init+0x5a>
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fe6:	d822      	bhi.n	800402e <LL_TIM_OC_Init+0x76>
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d003      	beq.n	8003ff6 <LL_TIM_OC_Init+0x3e>
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b10      	cmp	r3, #16
 8003ff2:	d007      	beq.n	8004004 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003ff4:	e01b      	b.n	800402e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f000 f81f 	bl	800403c <OC1Config>
 8003ffe:	4603      	mov	r3, r0
 8004000:	75fb      	strb	r3, [r7, #23]
      break;
 8004002:	e015      	b.n	8004030 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004004:	6879      	ldr	r1, [r7, #4]
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f000 f884 	bl	8004114 <OC2Config>
 800400c:	4603      	mov	r3, r0
 800400e:	75fb      	strb	r3, [r7, #23]
      break;
 8004010:	e00e      	b.n	8004030 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 f8ed 	bl	80041f4 <OC3Config>
 800401a:	4603      	mov	r3, r0
 800401c:	75fb      	strb	r3, [r7, #23]
      break;
 800401e:	e007      	b.n	8004030 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004020:	6879      	ldr	r1, [r7, #4]
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 f956 	bl	80042d4 <OC4Config>
 8004028:	4603      	mov	r3, r0
 800402a:	75fb      	strb	r3, [r7, #23]
      break;
 800402c:	e000      	b.n	8004030 <LL_TIM_OC_Init+0x78>
      break;
 800402e:	bf00      	nop
  }

  return result;
 8004030:	7dfb      	ldrb	r3, [r7, #23]
}
 8004032:	4618      	mov	r0, r3
 8004034:	3718      	adds	r7, #24
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	f023 0201 	bic.w	r2, r3, #1
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f023 0303 	bic.w	r3, r3, #3
 800406a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4313      	orrs	r3, r2
 8004078:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	f023 0202 	bic.w	r2, r3, #2
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	691b      	ldr	r3, [r3, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f023 0201 	bic.w	r2, r3, #1
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a1c      	ldr	r2, [pc, #112]	@ (800410c <OC1Config+0xd0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d003      	beq.n	80040a6 <OC1Config+0x6a>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a1b      	ldr	r2, [pc, #108]	@ (8004110 <OC1Config+0xd4>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d11e      	bne.n	80040e4 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f023 0208 	bic.w	r2, r3, #8
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	4313      	orrs	r3, r2
 80040b4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f023 0204 	bic.w	r2, r3, #4
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	4313      	orrs	r3, r2
 80040c4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	69db      	ldr	r3, [r3, #28]
 80040de:	005b      	lsls	r3, r3, #1
 80040e0:	4313      	orrs	r3, r2
 80040e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	4619      	mov	r1, r3
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f7ff fe7b 	bl	8003df2 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	3718      	adds	r7, #24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	40010000 	.word	0x40010000
 8004110:	40010400 	.word	0x40010400

08004114 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	f023 0210 	bic.w	r2, r3, #16
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	021b      	lsls	r3, r3, #8
 8004150:	4313      	orrs	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f023 0220 	bic.w	r2, r3, #32
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	011b      	lsls	r3, r3, #4
 8004160:	4313      	orrs	r3, r2
 8004162:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f023 0210 	bic.w	r2, r3, #16
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	4313      	orrs	r3, r2
 8004172:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a1d      	ldr	r2, [pc, #116]	@ (80041ec <OC2Config+0xd8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d003      	beq.n	8004184 <OC2Config+0x70>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a1c      	ldr	r2, [pc, #112]	@ (80041f0 <OC2Config+0xdc>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d11f      	bne.n	80041c4 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	019b      	lsls	r3, r3, #6
 8004190:	4313      	orrs	r3, r2
 8004192:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	019b      	lsls	r3, r3, #6
 80041a0:	4313      	orrs	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	4313      	orrs	r3, r2
 80041b2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	4313      	orrs	r3, r2
 80041c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	4619      	mov	r1, r3
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7ff fe19 	bl	8003e0e <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40010000 	.word	0x40010000
 80041f0:	40010400 	.word	0x40010400

080041f4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f023 0303 	bic.w	r3, r3, #3
 8004222:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4313      	orrs	r3, r2
 8004230:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	021b      	lsls	r3, r3, #8
 800423e:	4313      	orrs	r3, r2
 8004240:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	4313      	orrs	r3, r2
 8004250:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a1d      	ldr	r2, [pc, #116]	@ (80042cc <OC3Config+0xd8>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d003      	beq.n	8004262 <OC3Config+0x6e>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a1c      	ldr	r2, [pc, #112]	@ (80042d0 <OC3Config+0xdc>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d11f      	bne.n	80042a2 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	029b      	lsls	r3, r3, #10
 800426e:	4313      	orrs	r3, r2
 8004270:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	029b      	lsls	r3, r3, #10
 800427e:	4313      	orrs	r3, r2
 8004280:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	4313      	orrs	r3, r2
 8004290:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	69db      	ldr	r3, [r3, #28]
 800429c:	015b      	lsls	r3, r3, #5
 800429e:	4313      	orrs	r3, r2
 80042a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	4619      	mov	r1, r3
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7ff fdb8 	bl	8003e2a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3718      	adds	r7, #24
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	40010000 	.word	0x40010000
 80042d0:	40010400 	.word	0x40010400

080042d4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	021b      	lsls	r3, r3, #8
 8004310:	4313      	orrs	r3, r2
 8004312:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	031b      	lsls	r3, r3, #12
 8004320:	4313      	orrs	r3, r2
 8004322:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	031b      	lsls	r3, r3, #12
 8004330:	4313      	orrs	r3, r2
 8004332:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a11      	ldr	r2, [pc, #68]	@ (800437c <OC4Config+0xa8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d003      	beq.n	8004344 <OC4Config+0x70>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a10      	ldr	r2, [pc, #64]	@ (8004380 <OC4Config+0xac>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d107      	bne.n	8004354 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	019b      	lsls	r3, r3, #6
 8004350:	4313      	orrs	r3, r2
 8004352:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	4619      	mov	r1, r3
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f7ff fd6d 	bl	8003e46 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3718      	adds	r7, #24
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40010000 	.word	0x40010000
 8004380:	40010400 	.word	0x40010400

08004384 <LL_USART_IsEnabled>:
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004398:	bf0c      	ite	eq
 800439a:	2301      	moveq	r3, #1
 800439c:	2300      	movne	r3, #0
 800439e:	b2db      	uxtb	r3, r3
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <LL_USART_SetStopBitsLength>:
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	431a      	orrs	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	611a      	str	r2, [r3, #16]
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <LL_USART_SetHWFlowCtrl>:
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
 80043da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	615a      	str	r2, [r3, #20]
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <LL_USART_SetBaudRate>:
{
 80043f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043fc:	b0c0      	sub	sp, #256	@ 0x100
 80043fe:	af00      	add	r7, sp, #0
 8004400:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004404:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8004408:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800440c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004418:	f040 810c 	bne.w	8004634 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800441c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004420:	2200      	movs	r2, #0
 8004422:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004426:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800442a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800442e:	4622      	mov	r2, r4
 8004430:	462b      	mov	r3, r5
 8004432:	1891      	adds	r1, r2, r2
 8004434:	6639      	str	r1, [r7, #96]	@ 0x60
 8004436:	415b      	adcs	r3, r3
 8004438:	667b      	str	r3, [r7, #100]	@ 0x64
 800443a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800443e:	4621      	mov	r1, r4
 8004440:	eb12 0801 	adds.w	r8, r2, r1
 8004444:	4629      	mov	r1, r5
 8004446:	eb43 0901 	adc.w	r9, r3, r1
 800444a:	f04f 0200 	mov.w	r2, #0
 800444e:	f04f 0300 	mov.w	r3, #0
 8004452:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004456:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800445a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800445e:	4690      	mov	r8, r2
 8004460:	4699      	mov	r9, r3
 8004462:	4623      	mov	r3, r4
 8004464:	eb18 0303 	adds.w	r3, r8, r3
 8004468:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800446c:	462b      	mov	r3, r5
 800446e:	eb49 0303 	adc.w	r3, r9, r3
 8004472:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004476:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800447a:	2200      	movs	r2, #0
 800447c:	469a      	mov	sl, r3
 800447e:	4693      	mov	fp, r2
 8004480:	eb1a 030a 	adds.w	r3, sl, sl
 8004484:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004486:	eb4b 030b 	adc.w	r3, fp, fp
 800448a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800448c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004490:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004494:	f7fc fb88 	bl	8000ba8 <__aeabi_uldivmod>
 8004498:	4602      	mov	r2, r0
 800449a:	460b      	mov	r3, r1
 800449c:	4b64      	ldr	r3, [pc, #400]	@ (8004630 <LL_USART_SetBaudRate+0x238>)
 800449e:	fba3 2302 	umull	r2, r3, r3, r2
 80044a2:	095b      	lsrs	r3, r3, #5
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	011b      	lsls	r3, r3, #4
 80044a8:	b29c      	uxth	r4, r3
 80044aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80044ae:	2200      	movs	r2, #0
 80044b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80044b4:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80044b8:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80044bc:	4642      	mov	r2, r8
 80044be:	464b      	mov	r3, r9
 80044c0:	1891      	adds	r1, r2, r2
 80044c2:	6539      	str	r1, [r7, #80]	@ 0x50
 80044c4:	415b      	adcs	r3, r3
 80044c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80044c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80044cc:	4641      	mov	r1, r8
 80044ce:	1851      	adds	r1, r2, r1
 80044d0:	64b9      	str	r1, [r7, #72]	@ 0x48
 80044d2:	4649      	mov	r1, r9
 80044d4:	414b      	adcs	r3, r1
 80044d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044d8:	f04f 0200 	mov.w	r2, #0
 80044dc:	f04f 0300 	mov.w	r3, #0
 80044e0:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80044e4:	4659      	mov	r1, fp
 80044e6:	00cb      	lsls	r3, r1, #3
 80044e8:	4651      	mov	r1, sl
 80044ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044ee:	4651      	mov	r1, sl
 80044f0:	00ca      	lsls	r2, r1, #3
 80044f2:	4610      	mov	r0, r2
 80044f4:	4619      	mov	r1, r3
 80044f6:	4603      	mov	r3, r0
 80044f8:	4642      	mov	r2, r8
 80044fa:	189b      	adds	r3, r3, r2
 80044fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004500:	464b      	mov	r3, r9
 8004502:	460a      	mov	r2, r1
 8004504:	eb42 0303 	adc.w	r3, r2, r3
 8004508:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800450c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004510:	2200      	movs	r2, #0
 8004512:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004516:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800451a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800451e:	460b      	mov	r3, r1
 8004520:	18db      	adds	r3, r3, r3
 8004522:	643b      	str	r3, [r7, #64]	@ 0x40
 8004524:	4613      	mov	r3, r2
 8004526:	eb42 0303 	adc.w	r3, r2, r3
 800452a:	647b      	str	r3, [r7, #68]	@ 0x44
 800452c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004530:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8004534:	f7fc fb38 	bl	8000ba8 <__aeabi_uldivmod>
 8004538:	4602      	mov	r2, r0
 800453a:	460b      	mov	r3, r1
 800453c:	4611      	mov	r1, r2
 800453e:	4b3c      	ldr	r3, [pc, #240]	@ (8004630 <LL_USART_SetBaudRate+0x238>)
 8004540:	fba3 2301 	umull	r2, r3, r3, r1
 8004544:	095b      	lsrs	r3, r3, #5
 8004546:	2264      	movs	r2, #100	@ 0x64
 8004548:	fb02 f303 	mul.w	r3, r2, r3
 800454c:	1acb      	subs	r3, r1, r3
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004554:	4b36      	ldr	r3, [pc, #216]	@ (8004630 <LL_USART_SetBaudRate+0x238>)
 8004556:	fba3 2302 	umull	r2, r3, r3, r2
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	b29b      	uxth	r3, r3
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	b29b      	uxth	r3, r3
 8004562:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004566:	b29b      	uxth	r3, r3
 8004568:	4423      	add	r3, r4
 800456a:	b29c      	uxth	r4, r3
 800456c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004570:	2200      	movs	r2, #0
 8004572:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004576:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800457a:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 800457e:	4642      	mov	r2, r8
 8004580:	464b      	mov	r3, r9
 8004582:	1891      	adds	r1, r2, r2
 8004584:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004586:	415b      	adcs	r3, r3
 8004588:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800458a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800458e:	4641      	mov	r1, r8
 8004590:	1851      	adds	r1, r2, r1
 8004592:	6339      	str	r1, [r7, #48]	@ 0x30
 8004594:	4649      	mov	r1, r9
 8004596:	414b      	adcs	r3, r1
 8004598:	637b      	str	r3, [r7, #52]	@ 0x34
 800459a:	f04f 0200 	mov.w	r2, #0
 800459e:	f04f 0300 	mov.w	r3, #0
 80045a2:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80045a6:	4659      	mov	r1, fp
 80045a8:	00cb      	lsls	r3, r1, #3
 80045aa:	4651      	mov	r1, sl
 80045ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045b0:	4651      	mov	r1, sl
 80045b2:	00ca      	lsls	r2, r1, #3
 80045b4:	4610      	mov	r0, r2
 80045b6:	4619      	mov	r1, r3
 80045b8:	4603      	mov	r3, r0
 80045ba:	4642      	mov	r2, r8
 80045bc:	189b      	adds	r3, r3, r2
 80045be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045c2:	464b      	mov	r3, r9
 80045c4:	460a      	mov	r2, r1
 80045c6:	eb42 0303 	adc.w	r3, r2, r3
 80045ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80045ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80045d2:	2200      	movs	r2, #0
 80045d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045d8:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80045dc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80045e0:	460b      	mov	r3, r1
 80045e2:	18db      	adds	r3, r3, r3
 80045e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045e6:	4613      	mov	r3, r2
 80045e8:	eb42 0303 	adc.w	r3, r2, r3
 80045ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045f2:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80045f6:	f7fc fad7 	bl	8000ba8 <__aeabi_uldivmod>
 80045fa:	4602      	mov	r2, r0
 80045fc:	460b      	mov	r3, r1
 80045fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004630 <LL_USART_SetBaudRate+0x238>)
 8004600:	fba3 1302 	umull	r1, r3, r3, r2
 8004604:	095b      	lsrs	r3, r3, #5
 8004606:	2164      	movs	r1, #100	@ 0x64
 8004608:	fb01 f303 	mul.w	r3, r1, r3
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	3332      	adds	r3, #50	@ 0x32
 8004612:	4a07      	ldr	r2, [pc, #28]	@ (8004630 <LL_USART_SetBaudRate+0x238>)
 8004614:	fba2 2303 	umull	r2, r3, r2, r3
 8004618:	095b      	lsrs	r3, r3, #5
 800461a:	b29b      	uxth	r3, r3
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	b29b      	uxth	r3, r3
 8004622:	4423      	add	r3, r4
 8004624:	b29b      	uxth	r3, r3
 8004626:	461a      	mov	r2, r3
 8004628:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800462c:	609a      	str	r2, [r3, #8]
}
 800462e:	e108      	b.n	8004842 <LL_USART_SetBaudRate+0x44a>
 8004630:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004634:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004638:	2200      	movs	r2, #0
 800463a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800463e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004642:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8004646:	4642      	mov	r2, r8
 8004648:	464b      	mov	r3, r9
 800464a:	1891      	adds	r1, r2, r2
 800464c:	6239      	str	r1, [r7, #32]
 800464e:	415b      	adcs	r3, r3
 8004650:	627b      	str	r3, [r7, #36]	@ 0x24
 8004652:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004656:	4641      	mov	r1, r8
 8004658:	1854      	adds	r4, r2, r1
 800465a:	4649      	mov	r1, r9
 800465c:	eb43 0501 	adc.w	r5, r3, r1
 8004660:	f04f 0200 	mov.w	r2, #0
 8004664:	f04f 0300 	mov.w	r3, #0
 8004668:	00eb      	lsls	r3, r5, #3
 800466a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800466e:	00e2      	lsls	r2, r4, #3
 8004670:	4614      	mov	r4, r2
 8004672:	461d      	mov	r5, r3
 8004674:	4643      	mov	r3, r8
 8004676:	18e3      	adds	r3, r4, r3
 8004678:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800467c:	464b      	mov	r3, r9
 800467e:	eb45 0303 	adc.w	r3, r5, r3
 8004682:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004686:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800468a:	2200      	movs	r2, #0
 800468c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004690:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004694:	f04f 0200 	mov.w	r2, #0
 8004698:	f04f 0300 	mov.w	r3, #0
 800469c:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80046a0:	4629      	mov	r1, r5
 80046a2:	008b      	lsls	r3, r1, #2
 80046a4:	4621      	mov	r1, r4
 80046a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046aa:	4621      	mov	r1, r4
 80046ac:	008a      	lsls	r2, r1, #2
 80046ae:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80046b2:	f7fc fa79 	bl	8000ba8 <__aeabi_uldivmod>
 80046b6:	4602      	mov	r2, r0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4b65      	ldr	r3, [pc, #404]	@ (8004850 <LL_USART_SetBaudRate+0x458>)
 80046bc:	fba3 2302 	umull	r2, r3, r3, r2
 80046c0:	095b      	lsrs	r3, r3, #5
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	011b      	lsls	r3, r3, #4
 80046c6:	b29c      	uxth	r4, r3
 80046c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80046cc:	2200      	movs	r2, #0
 80046ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80046d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046d6:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80046da:	4642      	mov	r2, r8
 80046dc:	464b      	mov	r3, r9
 80046de:	1891      	adds	r1, r2, r2
 80046e0:	61b9      	str	r1, [r7, #24]
 80046e2:	415b      	adcs	r3, r3
 80046e4:	61fb      	str	r3, [r7, #28]
 80046e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046ea:	4641      	mov	r1, r8
 80046ec:	1851      	adds	r1, r2, r1
 80046ee:	6139      	str	r1, [r7, #16]
 80046f0:	4649      	mov	r1, r9
 80046f2:	414b      	adcs	r3, r1
 80046f4:	617b      	str	r3, [r7, #20]
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	f04f 0300 	mov.w	r3, #0
 80046fe:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004702:	4659      	mov	r1, fp
 8004704:	00cb      	lsls	r3, r1, #3
 8004706:	4651      	mov	r1, sl
 8004708:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800470c:	4651      	mov	r1, sl
 800470e:	00ca      	lsls	r2, r1, #3
 8004710:	4610      	mov	r0, r2
 8004712:	4619      	mov	r1, r3
 8004714:	4603      	mov	r3, r0
 8004716:	4642      	mov	r2, r8
 8004718:	189b      	adds	r3, r3, r2
 800471a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800471e:	464b      	mov	r3, r9
 8004720:	460a      	mov	r2, r1
 8004722:	eb42 0303 	adc.w	r3, r2, r3
 8004726:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800472a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800472e:	2200      	movs	r2, #0
 8004730:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004734:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004738:	f04f 0200 	mov.w	r2, #0
 800473c:	f04f 0300 	mov.w	r3, #0
 8004740:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8004744:	4649      	mov	r1, r9
 8004746:	008b      	lsls	r3, r1, #2
 8004748:	4641      	mov	r1, r8
 800474a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800474e:	4641      	mov	r1, r8
 8004750:	008a      	lsls	r2, r1, #2
 8004752:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8004756:	f7fc fa27 	bl	8000ba8 <__aeabi_uldivmod>
 800475a:	4602      	mov	r2, r0
 800475c:	460b      	mov	r3, r1
 800475e:	4611      	mov	r1, r2
 8004760:	4b3b      	ldr	r3, [pc, #236]	@ (8004850 <LL_USART_SetBaudRate+0x458>)
 8004762:	fba3 2301 	umull	r2, r3, r3, r1
 8004766:	095b      	lsrs	r3, r3, #5
 8004768:	2264      	movs	r2, #100	@ 0x64
 800476a:	fb02 f303 	mul.w	r3, r2, r3
 800476e:	1acb      	subs	r3, r1, r3
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	3332      	adds	r3, #50	@ 0x32
 8004774:	4a36      	ldr	r2, [pc, #216]	@ (8004850 <LL_USART_SetBaudRate+0x458>)
 8004776:	fba2 2303 	umull	r2, r3, r2, r3
 800477a:	095b      	lsrs	r3, r3, #5
 800477c:	b29b      	uxth	r3, r3
 800477e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004782:	b29b      	uxth	r3, r3
 8004784:	4423      	add	r3, r4
 8004786:	b29c      	uxth	r4, r3
 8004788:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800478c:	2200      	movs	r2, #0
 800478e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004790:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004792:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004796:	4642      	mov	r2, r8
 8004798:	464b      	mov	r3, r9
 800479a:	1891      	adds	r1, r2, r2
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	415b      	adcs	r3, r3
 80047a0:	60fb      	str	r3, [r7, #12]
 80047a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047a6:	4641      	mov	r1, r8
 80047a8:	1851      	adds	r1, r2, r1
 80047aa:	6039      	str	r1, [r7, #0]
 80047ac:	4649      	mov	r1, r9
 80047ae:	414b      	adcs	r3, r1
 80047b0:	607b      	str	r3, [r7, #4]
 80047b2:	f04f 0200 	mov.w	r2, #0
 80047b6:	f04f 0300 	mov.w	r3, #0
 80047ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80047be:	4659      	mov	r1, fp
 80047c0:	00cb      	lsls	r3, r1, #3
 80047c2:	4651      	mov	r1, sl
 80047c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047c8:	4651      	mov	r1, sl
 80047ca:	00ca      	lsls	r2, r1, #3
 80047cc:	4610      	mov	r0, r2
 80047ce:	4619      	mov	r1, r3
 80047d0:	4603      	mov	r3, r0
 80047d2:	4642      	mov	r2, r8
 80047d4:	189b      	adds	r3, r3, r2
 80047d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80047d8:	464b      	mov	r3, r9
 80047da:	460a      	mov	r2, r1
 80047dc:	eb42 0303 	adc.w	r3, r2, r3
 80047e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80047e2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80047e6:	2200      	movs	r2, #0
 80047e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80047f8:	4649      	mov	r1, r9
 80047fa:	008b      	lsls	r3, r1, #2
 80047fc:	4641      	mov	r1, r8
 80047fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004802:	4641      	mov	r1, r8
 8004804:	008a      	lsls	r2, r1, #2
 8004806:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800480a:	f7fc f9cd 	bl	8000ba8 <__aeabi_uldivmod>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	4b0f      	ldr	r3, [pc, #60]	@ (8004850 <LL_USART_SetBaudRate+0x458>)
 8004814:	fba3 1302 	umull	r1, r3, r3, r2
 8004818:	095b      	lsrs	r3, r3, #5
 800481a:	2164      	movs	r1, #100	@ 0x64
 800481c:	fb01 f303 	mul.w	r3, r1, r3
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	011b      	lsls	r3, r3, #4
 8004824:	3332      	adds	r3, #50	@ 0x32
 8004826:	4a0a      	ldr	r2, [pc, #40]	@ (8004850 <LL_USART_SetBaudRate+0x458>)
 8004828:	fba2 2303 	umull	r2, r3, r2, r3
 800482c:	095b      	lsrs	r3, r3, #5
 800482e:	b29b      	uxth	r3, r3
 8004830:	f003 030f 	and.w	r3, r3, #15
 8004834:	b29b      	uxth	r3, r3
 8004836:	4423      	add	r3, r4
 8004838:	b29b      	uxth	r3, r3
 800483a:	461a      	mov	r2, r3
 800483c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004840:	609a      	str	r2, [r3, #8]
}
 8004842:	bf00      	nop
 8004844:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004848:	46bd      	mov	sp, r7
 800484a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800484e:	bf00      	nop
 8004850:	51eb851f 	.word	0x51eb851f

08004854 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b088      	sub	sp, #32
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004862:	2300      	movs	r3, #0
 8004864:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7ff fd8c 	bl	8004384 <LL_USART_IsEnabled>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d15e      	bne.n	8004930 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800487a:	f023 030c 	bic.w	r3, r3, #12
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	6851      	ldr	r1, [r2, #4]
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	68d2      	ldr	r2, [r2, #12]
 8004886:	4311      	orrs	r1, r2
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	6912      	ldr	r2, [r2, #16]
 800488c:	4311      	orrs	r1, r2
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	6992      	ldr	r2, [r2, #24]
 8004892:	430a      	orrs	r2, r1
 8004894:	431a      	orrs	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	4619      	mov	r1, r3
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f7ff fd83 	bl	80043ac <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	4619      	mov	r1, r3
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f7ff fd90 	bl	80043d2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80048b2:	f107 0308 	add.w	r3, r7, #8
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7ff f932 	bl	8003b20 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a1f      	ldr	r2, [pc, #124]	@ (800493c <LL_USART_Init+0xe8>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d102      	bne.n	80048ca <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	61bb      	str	r3, [r7, #24]
 80048c8:	e021      	b.n	800490e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a1c      	ldr	r2, [pc, #112]	@ (8004940 <LL_USART_Init+0xec>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d102      	bne.n	80048d8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	61bb      	str	r3, [r7, #24]
 80048d6:	e01a      	b.n	800490e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a1a      	ldr	r2, [pc, #104]	@ (8004944 <LL_USART_Init+0xf0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d102      	bne.n	80048e6 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	61bb      	str	r3, [r7, #24]
 80048e4:	e013      	b.n	800490e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a17      	ldr	r2, [pc, #92]	@ (8004948 <LL_USART_Init+0xf4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d102      	bne.n	80048f4 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	61bb      	str	r3, [r7, #24]
 80048f2:	e00c      	b.n	800490e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a15      	ldr	r2, [pc, #84]	@ (800494c <LL_USART_Init+0xf8>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d102      	bne.n	8004902 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	61bb      	str	r3, [r7, #24]
 8004900:	e005      	b.n	800490e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a12      	ldr	r2, [pc, #72]	@ (8004950 <LL_USART_Init+0xfc>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d101      	bne.n	800490e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00d      	beq.n	8004930 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d009      	beq.n	8004930 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800491c:	2300      	movs	r3, #0
 800491e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8004928:	69b9      	ldr	r1, [r7, #24]
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7ff fd64 	bl	80043f8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004930:	7ffb      	ldrb	r3, [r7, #31]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3720      	adds	r7, #32
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40011000 	.word	0x40011000
 8004940:	40004400 	.word	0x40004400
 8004944:	40004800 	.word	0x40004800
 8004948:	40011400 	.word	0x40011400
 800494c:	40004c00 	.word	0x40004c00
 8004950:	40005000 	.word	0x40005000

08004954 <__cvt>:
 8004954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004958:	ec57 6b10 	vmov	r6, r7, d0
 800495c:	2f00      	cmp	r7, #0
 800495e:	460c      	mov	r4, r1
 8004960:	4619      	mov	r1, r3
 8004962:	463b      	mov	r3, r7
 8004964:	bfbb      	ittet	lt
 8004966:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800496a:	461f      	movlt	r7, r3
 800496c:	2300      	movge	r3, #0
 800496e:	232d      	movlt	r3, #45	@ 0x2d
 8004970:	700b      	strb	r3, [r1, #0]
 8004972:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004974:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004978:	4691      	mov	r9, r2
 800497a:	f023 0820 	bic.w	r8, r3, #32
 800497e:	bfbc      	itt	lt
 8004980:	4632      	movlt	r2, r6
 8004982:	4616      	movlt	r6, r2
 8004984:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004988:	d005      	beq.n	8004996 <__cvt+0x42>
 800498a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800498e:	d100      	bne.n	8004992 <__cvt+0x3e>
 8004990:	3401      	adds	r4, #1
 8004992:	2102      	movs	r1, #2
 8004994:	e000      	b.n	8004998 <__cvt+0x44>
 8004996:	2103      	movs	r1, #3
 8004998:	ab03      	add	r3, sp, #12
 800499a:	9301      	str	r3, [sp, #4]
 800499c:	ab02      	add	r3, sp, #8
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	ec47 6b10 	vmov	d0, r6, r7
 80049a4:	4653      	mov	r3, sl
 80049a6:	4622      	mov	r2, r4
 80049a8:	f000 ff3e 	bl	8005828 <_dtoa_r>
 80049ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049b0:	4605      	mov	r5, r0
 80049b2:	d119      	bne.n	80049e8 <__cvt+0x94>
 80049b4:	f019 0f01 	tst.w	r9, #1
 80049b8:	d00e      	beq.n	80049d8 <__cvt+0x84>
 80049ba:	eb00 0904 	add.w	r9, r0, r4
 80049be:	2200      	movs	r2, #0
 80049c0:	2300      	movs	r3, #0
 80049c2:	4630      	mov	r0, r6
 80049c4:	4639      	mov	r1, r7
 80049c6:	f7fc f87f 	bl	8000ac8 <__aeabi_dcmpeq>
 80049ca:	b108      	cbz	r0, 80049d0 <__cvt+0x7c>
 80049cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80049d0:	2230      	movs	r2, #48	@ 0x30
 80049d2:	9b03      	ldr	r3, [sp, #12]
 80049d4:	454b      	cmp	r3, r9
 80049d6:	d31e      	bcc.n	8004a16 <__cvt+0xc2>
 80049d8:	9b03      	ldr	r3, [sp, #12]
 80049da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049dc:	1b5b      	subs	r3, r3, r5
 80049de:	4628      	mov	r0, r5
 80049e0:	6013      	str	r3, [r2, #0]
 80049e2:	b004      	add	sp, #16
 80049e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049ec:	eb00 0904 	add.w	r9, r0, r4
 80049f0:	d1e5      	bne.n	80049be <__cvt+0x6a>
 80049f2:	7803      	ldrb	r3, [r0, #0]
 80049f4:	2b30      	cmp	r3, #48	@ 0x30
 80049f6:	d10a      	bne.n	8004a0e <__cvt+0xba>
 80049f8:	2200      	movs	r2, #0
 80049fa:	2300      	movs	r3, #0
 80049fc:	4630      	mov	r0, r6
 80049fe:	4639      	mov	r1, r7
 8004a00:	f7fc f862 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a04:	b918      	cbnz	r0, 8004a0e <__cvt+0xba>
 8004a06:	f1c4 0401 	rsb	r4, r4, #1
 8004a0a:	f8ca 4000 	str.w	r4, [sl]
 8004a0e:	f8da 3000 	ldr.w	r3, [sl]
 8004a12:	4499      	add	r9, r3
 8004a14:	e7d3      	b.n	80049be <__cvt+0x6a>
 8004a16:	1c59      	adds	r1, r3, #1
 8004a18:	9103      	str	r1, [sp, #12]
 8004a1a:	701a      	strb	r2, [r3, #0]
 8004a1c:	e7d9      	b.n	80049d2 <__cvt+0x7e>

08004a1e <__exponent>:
 8004a1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a20:	2900      	cmp	r1, #0
 8004a22:	bfba      	itte	lt
 8004a24:	4249      	neglt	r1, r1
 8004a26:	232d      	movlt	r3, #45	@ 0x2d
 8004a28:	232b      	movge	r3, #43	@ 0x2b
 8004a2a:	2909      	cmp	r1, #9
 8004a2c:	7002      	strb	r2, [r0, #0]
 8004a2e:	7043      	strb	r3, [r0, #1]
 8004a30:	dd29      	ble.n	8004a86 <__exponent+0x68>
 8004a32:	f10d 0307 	add.w	r3, sp, #7
 8004a36:	461d      	mov	r5, r3
 8004a38:	270a      	movs	r7, #10
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a40:	fb07 1416 	mls	r4, r7, r6, r1
 8004a44:	3430      	adds	r4, #48	@ 0x30
 8004a46:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a4a:	460c      	mov	r4, r1
 8004a4c:	2c63      	cmp	r4, #99	@ 0x63
 8004a4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a52:	4631      	mov	r1, r6
 8004a54:	dcf1      	bgt.n	8004a3a <__exponent+0x1c>
 8004a56:	3130      	adds	r1, #48	@ 0x30
 8004a58:	1e94      	subs	r4, r2, #2
 8004a5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a5e:	1c41      	adds	r1, r0, #1
 8004a60:	4623      	mov	r3, r4
 8004a62:	42ab      	cmp	r3, r5
 8004a64:	d30a      	bcc.n	8004a7c <__exponent+0x5e>
 8004a66:	f10d 0309 	add.w	r3, sp, #9
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	42ac      	cmp	r4, r5
 8004a6e:	bf88      	it	hi
 8004a70:	2300      	movhi	r3, #0
 8004a72:	3302      	adds	r3, #2
 8004a74:	4403      	add	r3, r0
 8004a76:	1a18      	subs	r0, r3, r0
 8004a78:	b003      	add	sp, #12
 8004a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a7c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a80:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a84:	e7ed      	b.n	8004a62 <__exponent+0x44>
 8004a86:	2330      	movs	r3, #48	@ 0x30
 8004a88:	3130      	adds	r1, #48	@ 0x30
 8004a8a:	7083      	strb	r3, [r0, #2]
 8004a8c:	70c1      	strb	r1, [r0, #3]
 8004a8e:	1d03      	adds	r3, r0, #4
 8004a90:	e7f1      	b.n	8004a76 <__exponent+0x58>
	...

08004a94 <_printf_float>:
 8004a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a98:	b08d      	sub	sp, #52	@ 0x34
 8004a9a:	460c      	mov	r4, r1
 8004a9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004aa0:	4616      	mov	r6, r2
 8004aa2:	461f      	mov	r7, r3
 8004aa4:	4605      	mov	r5, r0
 8004aa6:	f000 fdbf 	bl	8005628 <_localeconv_r>
 8004aaa:	6803      	ldr	r3, [r0, #0]
 8004aac:	9304      	str	r3, [sp, #16]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7fb fbde 	bl	8000270 <strlen>
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ab8:	f8d8 3000 	ldr.w	r3, [r8]
 8004abc:	9005      	str	r0, [sp, #20]
 8004abe:	3307      	adds	r3, #7
 8004ac0:	f023 0307 	bic.w	r3, r3, #7
 8004ac4:	f103 0208 	add.w	r2, r3, #8
 8004ac8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004acc:	f8d4 b000 	ldr.w	fp, [r4]
 8004ad0:	f8c8 2000 	str.w	r2, [r8]
 8004ad4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ad8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004adc:	9307      	str	r3, [sp, #28]
 8004ade:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ae2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ae6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004aea:	4b9c      	ldr	r3, [pc, #624]	@ (8004d5c <_printf_float+0x2c8>)
 8004aec:	f04f 32ff 	mov.w	r2, #4294967295
 8004af0:	f7fc f81c 	bl	8000b2c <__aeabi_dcmpun>
 8004af4:	bb70      	cbnz	r0, 8004b54 <_printf_float+0xc0>
 8004af6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004afa:	4b98      	ldr	r3, [pc, #608]	@ (8004d5c <_printf_float+0x2c8>)
 8004afc:	f04f 32ff 	mov.w	r2, #4294967295
 8004b00:	f7fb fff6 	bl	8000af0 <__aeabi_dcmple>
 8004b04:	bb30      	cbnz	r0, 8004b54 <_printf_float+0xc0>
 8004b06:	2200      	movs	r2, #0
 8004b08:	2300      	movs	r3, #0
 8004b0a:	4640      	mov	r0, r8
 8004b0c:	4649      	mov	r1, r9
 8004b0e:	f7fb ffe5 	bl	8000adc <__aeabi_dcmplt>
 8004b12:	b110      	cbz	r0, 8004b1a <_printf_float+0x86>
 8004b14:	232d      	movs	r3, #45	@ 0x2d
 8004b16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b1a:	4a91      	ldr	r2, [pc, #580]	@ (8004d60 <_printf_float+0x2cc>)
 8004b1c:	4b91      	ldr	r3, [pc, #580]	@ (8004d64 <_printf_float+0x2d0>)
 8004b1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b22:	bf94      	ite	ls
 8004b24:	4690      	movls	r8, r2
 8004b26:	4698      	movhi	r8, r3
 8004b28:	2303      	movs	r3, #3
 8004b2a:	6123      	str	r3, [r4, #16]
 8004b2c:	f02b 0304 	bic.w	r3, fp, #4
 8004b30:	6023      	str	r3, [r4, #0]
 8004b32:	f04f 0900 	mov.w	r9, #0
 8004b36:	9700      	str	r7, [sp, #0]
 8004b38:	4633      	mov	r3, r6
 8004b3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	4628      	mov	r0, r5
 8004b40:	f000 f9d2 	bl	8004ee8 <_printf_common>
 8004b44:	3001      	adds	r0, #1
 8004b46:	f040 808d 	bne.w	8004c64 <_printf_float+0x1d0>
 8004b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b4e:	b00d      	add	sp, #52	@ 0x34
 8004b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b54:	4642      	mov	r2, r8
 8004b56:	464b      	mov	r3, r9
 8004b58:	4640      	mov	r0, r8
 8004b5a:	4649      	mov	r1, r9
 8004b5c:	f7fb ffe6 	bl	8000b2c <__aeabi_dcmpun>
 8004b60:	b140      	cbz	r0, 8004b74 <_printf_float+0xe0>
 8004b62:	464b      	mov	r3, r9
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	bfbc      	itt	lt
 8004b68:	232d      	movlt	r3, #45	@ 0x2d
 8004b6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b6e:	4a7e      	ldr	r2, [pc, #504]	@ (8004d68 <_printf_float+0x2d4>)
 8004b70:	4b7e      	ldr	r3, [pc, #504]	@ (8004d6c <_printf_float+0x2d8>)
 8004b72:	e7d4      	b.n	8004b1e <_printf_float+0x8a>
 8004b74:	6863      	ldr	r3, [r4, #4]
 8004b76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b7a:	9206      	str	r2, [sp, #24]
 8004b7c:	1c5a      	adds	r2, r3, #1
 8004b7e:	d13b      	bne.n	8004bf8 <_printf_float+0x164>
 8004b80:	2306      	movs	r3, #6
 8004b82:	6063      	str	r3, [r4, #4]
 8004b84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b88:	2300      	movs	r3, #0
 8004b8a:	6022      	str	r2, [r4, #0]
 8004b8c:	9303      	str	r3, [sp, #12]
 8004b8e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b90:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b94:	ab09      	add	r3, sp, #36	@ 0x24
 8004b96:	9300      	str	r3, [sp, #0]
 8004b98:	6861      	ldr	r1, [r4, #4]
 8004b9a:	ec49 8b10 	vmov	d0, r8, r9
 8004b9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004ba2:	4628      	mov	r0, r5
 8004ba4:	f7ff fed6 	bl	8004954 <__cvt>
 8004ba8:	9b06      	ldr	r3, [sp, #24]
 8004baa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004bac:	2b47      	cmp	r3, #71	@ 0x47
 8004bae:	4680      	mov	r8, r0
 8004bb0:	d129      	bne.n	8004c06 <_printf_float+0x172>
 8004bb2:	1cc8      	adds	r0, r1, #3
 8004bb4:	db02      	blt.n	8004bbc <_printf_float+0x128>
 8004bb6:	6863      	ldr	r3, [r4, #4]
 8004bb8:	4299      	cmp	r1, r3
 8004bba:	dd41      	ble.n	8004c40 <_printf_float+0x1ac>
 8004bbc:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bc0:	fa5f fa8a 	uxtb.w	sl, sl
 8004bc4:	3901      	subs	r1, #1
 8004bc6:	4652      	mov	r2, sl
 8004bc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004bcc:	9109      	str	r1, [sp, #36]	@ 0x24
 8004bce:	f7ff ff26 	bl	8004a1e <__exponent>
 8004bd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bd4:	1813      	adds	r3, r2, r0
 8004bd6:	2a01      	cmp	r2, #1
 8004bd8:	4681      	mov	r9, r0
 8004bda:	6123      	str	r3, [r4, #16]
 8004bdc:	dc02      	bgt.n	8004be4 <_printf_float+0x150>
 8004bde:	6822      	ldr	r2, [r4, #0]
 8004be0:	07d2      	lsls	r2, r2, #31
 8004be2:	d501      	bpl.n	8004be8 <_printf_float+0x154>
 8004be4:	3301      	adds	r3, #1
 8004be6:	6123      	str	r3, [r4, #16]
 8004be8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d0a2      	beq.n	8004b36 <_printf_float+0xa2>
 8004bf0:	232d      	movs	r3, #45	@ 0x2d
 8004bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bf6:	e79e      	b.n	8004b36 <_printf_float+0xa2>
 8004bf8:	9a06      	ldr	r2, [sp, #24]
 8004bfa:	2a47      	cmp	r2, #71	@ 0x47
 8004bfc:	d1c2      	bne.n	8004b84 <_printf_float+0xf0>
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1c0      	bne.n	8004b84 <_printf_float+0xf0>
 8004c02:	2301      	movs	r3, #1
 8004c04:	e7bd      	b.n	8004b82 <_printf_float+0xee>
 8004c06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c0a:	d9db      	bls.n	8004bc4 <_printf_float+0x130>
 8004c0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c10:	d118      	bne.n	8004c44 <_printf_float+0x1b0>
 8004c12:	2900      	cmp	r1, #0
 8004c14:	6863      	ldr	r3, [r4, #4]
 8004c16:	dd0b      	ble.n	8004c30 <_printf_float+0x19c>
 8004c18:	6121      	str	r1, [r4, #16]
 8004c1a:	b913      	cbnz	r3, 8004c22 <_printf_float+0x18e>
 8004c1c:	6822      	ldr	r2, [r4, #0]
 8004c1e:	07d0      	lsls	r0, r2, #31
 8004c20:	d502      	bpl.n	8004c28 <_printf_float+0x194>
 8004c22:	3301      	adds	r3, #1
 8004c24:	440b      	add	r3, r1
 8004c26:	6123      	str	r3, [r4, #16]
 8004c28:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c2a:	f04f 0900 	mov.w	r9, #0
 8004c2e:	e7db      	b.n	8004be8 <_printf_float+0x154>
 8004c30:	b913      	cbnz	r3, 8004c38 <_printf_float+0x1a4>
 8004c32:	6822      	ldr	r2, [r4, #0]
 8004c34:	07d2      	lsls	r2, r2, #31
 8004c36:	d501      	bpl.n	8004c3c <_printf_float+0x1a8>
 8004c38:	3302      	adds	r3, #2
 8004c3a:	e7f4      	b.n	8004c26 <_printf_float+0x192>
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e7f2      	b.n	8004c26 <_printf_float+0x192>
 8004c40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c46:	4299      	cmp	r1, r3
 8004c48:	db05      	blt.n	8004c56 <_printf_float+0x1c2>
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	6121      	str	r1, [r4, #16]
 8004c4e:	07d8      	lsls	r0, r3, #31
 8004c50:	d5ea      	bpl.n	8004c28 <_printf_float+0x194>
 8004c52:	1c4b      	adds	r3, r1, #1
 8004c54:	e7e7      	b.n	8004c26 <_printf_float+0x192>
 8004c56:	2900      	cmp	r1, #0
 8004c58:	bfd4      	ite	le
 8004c5a:	f1c1 0202 	rsble	r2, r1, #2
 8004c5e:	2201      	movgt	r2, #1
 8004c60:	4413      	add	r3, r2
 8004c62:	e7e0      	b.n	8004c26 <_printf_float+0x192>
 8004c64:	6823      	ldr	r3, [r4, #0]
 8004c66:	055a      	lsls	r2, r3, #21
 8004c68:	d407      	bmi.n	8004c7a <_printf_float+0x1e6>
 8004c6a:	6923      	ldr	r3, [r4, #16]
 8004c6c:	4642      	mov	r2, r8
 8004c6e:	4631      	mov	r1, r6
 8004c70:	4628      	mov	r0, r5
 8004c72:	47b8      	blx	r7
 8004c74:	3001      	adds	r0, #1
 8004c76:	d12b      	bne.n	8004cd0 <_printf_float+0x23c>
 8004c78:	e767      	b.n	8004b4a <_printf_float+0xb6>
 8004c7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c7e:	f240 80dd 	bls.w	8004e3c <_printf_float+0x3a8>
 8004c82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c86:	2200      	movs	r2, #0
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f7fb ff1d 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	d033      	beq.n	8004cfa <_printf_float+0x266>
 8004c92:	4a37      	ldr	r2, [pc, #220]	@ (8004d70 <_printf_float+0x2dc>)
 8004c94:	2301      	movs	r3, #1
 8004c96:	4631      	mov	r1, r6
 8004c98:	4628      	mov	r0, r5
 8004c9a:	47b8      	blx	r7
 8004c9c:	3001      	adds	r0, #1
 8004c9e:	f43f af54 	beq.w	8004b4a <_printf_float+0xb6>
 8004ca2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004ca6:	4543      	cmp	r3, r8
 8004ca8:	db02      	blt.n	8004cb0 <_printf_float+0x21c>
 8004caa:	6823      	ldr	r3, [r4, #0]
 8004cac:	07d8      	lsls	r0, r3, #31
 8004cae:	d50f      	bpl.n	8004cd0 <_printf_float+0x23c>
 8004cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cb4:	4631      	mov	r1, r6
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	47b8      	blx	r7
 8004cba:	3001      	adds	r0, #1
 8004cbc:	f43f af45 	beq.w	8004b4a <_printf_float+0xb6>
 8004cc0:	f04f 0900 	mov.w	r9, #0
 8004cc4:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cc8:	f104 0a1a 	add.w	sl, r4, #26
 8004ccc:	45c8      	cmp	r8, r9
 8004cce:	dc09      	bgt.n	8004ce4 <_printf_float+0x250>
 8004cd0:	6823      	ldr	r3, [r4, #0]
 8004cd2:	079b      	lsls	r3, r3, #30
 8004cd4:	f100 8103 	bmi.w	8004ede <_printf_float+0x44a>
 8004cd8:	68e0      	ldr	r0, [r4, #12]
 8004cda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004cdc:	4298      	cmp	r0, r3
 8004cde:	bfb8      	it	lt
 8004ce0:	4618      	movlt	r0, r3
 8004ce2:	e734      	b.n	8004b4e <_printf_float+0xba>
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	4652      	mov	r2, sl
 8004ce8:	4631      	mov	r1, r6
 8004cea:	4628      	mov	r0, r5
 8004cec:	47b8      	blx	r7
 8004cee:	3001      	adds	r0, #1
 8004cf0:	f43f af2b 	beq.w	8004b4a <_printf_float+0xb6>
 8004cf4:	f109 0901 	add.w	r9, r9, #1
 8004cf8:	e7e8      	b.n	8004ccc <_printf_float+0x238>
 8004cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	dc39      	bgt.n	8004d74 <_printf_float+0x2e0>
 8004d00:	4a1b      	ldr	r2, [pc, #108]	@ (8004d70 <_printf_float+0x2dc>)
 8004d02:	2301      	movs	r3, #1
 8004d04:	4631      	mov	r1, r6
 8004d06:	4628      	mov	r0, r5
 8004d08:	47b8      	blx	r7
 8004d0a:	3001      	adds	r0, #1
 8004d0c:	f43f af1d 	beq.w	8004b4a <_printf_float+0xb6>
 8004d10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004d14:	ea59 0303 	orrs.w	r3, r9, r3
 8004d18:	d102      	bne.n	8004d20 <_printf_float+0x28c>
 8004d1a:	6823      	ldr	r3, [r4, #0]
 8004d1c:	07d9      	lsls	r1, r3, #31
 8004d1e:	d5d7      	bpl.n	8004cd0 <_printf_float+0x23c>
 8004d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d24:	4631      	mov	r1, r6
 8004d26:	4628      	mov	r0, r5
 8004d28:	47b8      	blx	r7
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	f43f af0d 	beq.w	8004b4a <_printf_float+0xb6>
 8004d30:	f04f 0a00 	mov.w	sl, #0
 8004d34:	f104 0b1a 	add.w	fp, r4, #26
 8004d38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d3a:	425b      	negs	r3, r3
 8004d3c:	4553      	cmp	r3, sl
 8004d3e:	dc01      	bgt.n	8004d44 <_printf_float+0x2b0>
 8004d40:	464b      	mov	r3, r9
 8004d42:	e793      	b.n	8004c6c <_printf_float+0x1d8>
 8004d44:	2301      	movs	r3, #1
 8004d46:	465a      	mov	r2, fp
 8004d48:	4631      	mov	r1, r6
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	47b8      	blx	r7
 8004d4e:	3001      	adds	r0, #1
 8004d50:	f43f aefb 	beq.w	8004b4a <_printf_float+0xb6>
 8004d54:	f10a 0a01 	add.w	sl, sl, #1
 8004d58:	e7ee      	b.n	8004d38 <_printf_float+0x2a4>
 8004d5a:	bf00      	nop
 8004d5c:	7fefffff 	.word	0x7fefffff
 8004d60:	080080db 	.word	0x080080db
 8004d64:	080080df 	.word	0x080080df
 8004d68:	080080e3 	.word	0x080080e3
 8004d6c:	080080e7 	.word	0x080080e7
 8004d70:	080080eb 	.word	0x080080eb
 8004d74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d7a:	4553      	cmp	r3, sl
 8004d7c:	bfa8      	it	ge
 8004d7e:	4653      	movge	r3, sl
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	4699      	mov	r9, r3
 8004d84:	dc36      	bgt.n	8004df4 <_printf_float+0x360>
 8004d86:	f04f 0b00 	mov.w	fp, #0
 8004d8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d8e:	f104 021a 	add.w	r2, r4, #26
 8004d92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d94:	9306      	str	r3, [sp, #24]
 8004d96:	eba3 0309 	sub.w	r3, r3, r9
 8004d9a:	455b      	cmp	r3, fp
 8004d9c:	dc31      	bgt.n	8004e02 <_printf_float+0x36e>
 8004d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004da0:	459a      	cmp	sl, r3
 8004da2:	dc3a      	bgt.n	8004e1a <_printf_float+0x386>
 8004da4:	6823      	ldr	r3, [r4, #0]
 8004da6:	07da      	lsls	r2, r3, #31
 8004da8:	d437      	bmi.n	8004e1a <_printf_float+0x386>
 8004daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dac:	ebaa 0903 	sub.w	r9, sl, r3
 8004db0:	9b06      	ldr	r3, [sp, #24]
 8004db2:	ebaa 0303 	sub.w	r3, sl, r3
 8004db6:	4599      	cmp	r9, r3
 8004db8:	bfa8      	it	ge
 8004dba:	4699      	movge	r9, r3
 8004dbc:	f1b9 0f00 	cmp.w	r9, #0
 8004dc0:	dc33      	bgt.n	8004e2a <_printf_float+0x396>
 8004dc2:	f04f 0800 	mov.w	r8, #0
 8004dc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dca:	f104 0b1a 	add.w	fp, r4, #26
 8004dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd0:	ebaa 0303 	sub.w	r3, sl, r3
 8004dd4:	eba3 0309 	sub.w	r3, r3, r9
 8004dd8:	4543      	cmp	r3, r8
 8004dda:	f77f af79 	ble.w	8004cd0 <_printf_float+0x23c>
 8004dde:	2301      	movs	r3, #1
 8004de0:	465a      	mov	r2, fp
 8004de2:	4631      	mov	r1, r6
 8004de4:	4628      	mov	r0, r5
 8004de6:	47b8      	blx	r7
 8004de8:	3001      	adds	r0, #1
 8004dea:	f43f aeae 	beq.w	8004b4a <_printf_float+0xb6>
 8004dee:	f108 0801 	add.w	r8, r8, #1
 8004df2:	e7ec      	b.n	8004dce <_printf_float+0x33a>
 8004df4:	4642      	mov	r2, r8
 8004df6:	4631      	mov	r1, r6
 8004df8:	4628      	mov	r0, r5
 8004dfa:	47b8      	blx	r7
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	d1c2      	bne.n	8004d86 <_printf_float+0x2f2>
 8004e00:	e6a3      	b.n	8004b4a <_printf_float+0xb6>
 8004e02:	2301      	movs	r3, #1
 8004e04:	4631      	mov	r1, r6
 8004e06:	4628      	mov	r0, r5
 8004e08:	9206      	str	r2, [sp, #24]
 8004e0a:	47b8      	blx	r7
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	f43f ae9c 	beq.w	8004b4a <_printf_float+0xb6>
 8004e12:	9a06      	ldr	r2, [sp, #24]
 8004e14:	f10b 0b01 	add.w	fp, fp, #1
 8004e18:	e7bb      	b.n	8004d92 <_printf_float+0x2fe>
 8004e1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e1e:	4631      	mov	r1, r6
 8004e20:	4628      	mov	r0, r5
 8004e22:	47b8      	blx	r7
 8004e24:	3001      	adds	r0, #1
 8004e26:	d1c0      	bne.n	8004daa <_printf_float+0x316>
 8004e28:	e68f      	b.n	8004b4a <_printf_float+0xb6>
 8004e2a:	9a06      	ldr	r2, [sp, #24]
 8004e2c:	464b      	mov	r3, r9
 8004e2e:	4442      	add	r2, r8
 8004e30:	4631      	mov	r1, r6
 8004e32:	4628      	mov	r0, r5
 8004e34:	47b8      	blx	r7
 8004e36:	3001      	adds	r0, #1
 8004e38:	d1c3      	bne.n	8004dc2 <_printf_float+0x32e>
 8004e3a:	e686      	b.n	8004b4a <_printf_float+0xb6>
 8004e3c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e40:	f1ba 0f01 	cmp.w	sl, #1
 8004e44:	dc01      	bgt.n	8004e4a <_printf_float+0x3b6>
 8004e46:	07db      	lsls	r3, r3, #31
 8004e48:	d536      	bpl.n	8004eb8 <_printf_float+0x424>
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	4642      	mov	r2, r8
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4628      	mov	r0, r5
 8004e52:	47b8      	blx	r7
 8004e54:	3001      	adds	r0, #1
 8004e56:	f43f ae78 	beq.w	8004b4a <_printf_float+0xb6>
 8004e5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e5e:	4631      	mov	r1, r6
 8004e60:	4628      	mov	r0, r5
 8004e62:	47b8      	blx	r7
 8004e64:	3001      	adds	r0, #1
 8004e66:	f43f ae70 	beq.w	8004b4a <_printf_float+0xb6>
 8004e6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e6e:	2200      	movs	r2, #0
 8004e70:	2300      	movs	r3, #0
 8004e72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e76:	f7fb fe27 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e7a:	b9c0      	cbnz	r0, 8004eae <_printf_float+0x41a>
 8004e7c:	4653      	mov	r3, sl
 8004e7e:	f108 0201 	add.w	r2, r8, #1
 8004e82:	4631      	mov	r1, r6
 8004e84:	4628      	mov	r0, r5
 8004e86:	47b8      	blx	r7
 8004e88:	3001      	adds	r0, #1
 8004e8a:	d10c      	bne.n	8004ea6 <_printf_float+0x412>
 8004e8c:	e65d      	b.n	8004b4a <_printf_float+0xb6>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	465a      	mov	r2, fp
 8004e92:	4631      	mov	r1, r6
 8004e94:	4628      	mov	r0, r5
 8004e96:	47b8      	blx	r7
 8004e98:	3001      	adds	r0, #1
 8004e9a:	f43f ae56 	beq.w	8004b4a <_printf_float+0xb6>
 8004e9e:	f108 0801 	add.w	r8, r8, #1
 8004ea2:	45d0      	cmp	r8, sl
 8004ea4:	dbf3      	blt.n	8004e8e <_printf_float+0x3fa>
 8004ea6:	464b      	mov	r3, r9
 8004ea8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004eac:	e6df      	b.n	8004c6e <_printf_float+0x1da>
 8004eae:	f04f 0800 	mov.w	r8, #0
 8004eb2:	f104 0b1a 	add.w	fp, r4, #26
 8004eb6:	e7f4      	b.n	8004ea2 <_printf_float+0x40e>
 8004eb8:	2301      	movs	r3, #1
 8004eba:	4642      	mov	r2, r8
 8004ebc:	e7e1      	b.n	8004e82 <_printf_float+0x3ee>
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	464a      	mov	r2, r9
 8004ec2:	4631      	mov	r1, r6
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	47b8      	blx	r7
 8004ec8:	3001      	adds	r0, #1
 8004eca:	f43f ae3e 	beq.w	8004b4a <_printf_float+0xb6>
 8004ece:	f108 0801 	add.w	r8, r8, #1
 8004ed2:	68e3      	ldr	r3, [r4, #12]
 8004ed4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ed6:	1a5b      	subs	r3, r3, r1
 8004ed8:	4543      	cmp	r3, r8
 8004eda:	dcf0      	bgt.n	8004ebe <_printf_float+0x42a>
 8004edc:	e6fc      	b.n	8004cd8 <_printf_float+0x244>
 8004ede:	f04f 0800 	mov.w	r8, #0
 8004ee2:	f104 0919 	add.w	r9, r4, #25
 8004ee6:	e7f4      	b.n	8004ed2 <_printf_float+0x43e>

08004ee8 <_printf_common>:
 8004ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eec:	4616      	mov	r6, r2
 8004eee:	4698      	mov	r8, r3
 8004ef0:	688a      	ldr	r2, [r1, #8]
 8004ef2:	690b      	ldr	r3, [r1, #16]
 8004ef4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	bfb8      	it	lt
 8004efc:	4613      	movlt	r3, r2
 8004efe:	6033      	str	r3, [r6, #0]
 8004f00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f04:	4607      	mov	r7, r0
 8004f06:	460c      	mov	r4, r1
 8004f08:	b10a      	cbz	r2, 8004f0e <_printf_common+0x26>
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	6033      	str	r3, [r6, #0]
 8004f0e:	6823      	ldr	r3, [r4, #0]
 8004f10:	0699      	lsls	r1, r3, #26
 8004f12:	bf42      	ittt	mi
 8004f14:	6833      	ldrmi	r3, [r6, #0]
 8004f16:	3302      	addmi	r3, #2
 8004f18:	6033      	strmi	r3, [r6, #0]
 8004f1a:	6825      	ldr	r5, [r4, #0]
 8004f1c:	f015 0506 	ands.w	r5, r5, #6
 8004f20:	d106      	bne.n	8004f30 <_printf_common+0x48>
 8004f22:	f104 0a19 	add.w	sl, r4, #25
 8004f26:	68e3      	ldr	r3, [r4, #12]
 8004f28:	6832      	ldr	r2, [r6, #0]
 8004f2a:	1a9b      	subs	r3, r3, r2
 8004f2c:	42ab      	cmp	r3, r5
 8004f2e:	dc26      	bgt.n	8004f7e <_printf_common+0x96>
 8004f30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f34:	6822      	ldr	r2, [r4, #0]
 8004f36:	3b00      	subs	r3, #0
 8004f38:	bf18      	it	ne
 8004f3a:	2301      	movne	r3, #1
 8004f3c:	0692      	lsls	r2, r2, #26
 8004f3e:	d42b      	bmi.n	8004f98 <_printf_common+0xb0>
 8004f40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f44:	4641      	mov	r1, r8
 8004f46:	4638      	mov	r0, r7
 8004f48:	47c8      	blx	r9
 8004f4a:	3001      	adds	r0, #1
 8004f4c:	d01e      	beq.n	8004f8c <_printf_common+0xa4>
 8004f4e:	6823      	ldr	r3, [r4, #0]
 8004f50:	6922      	ldr	r2, [r4, #16]
 8004f52:	f003 0306 	and.w	r3, r3, #6
 8004f56:	2b04      	cmp	r3, #4
 8004f58:	bf02      	ittt	eq
 8004f5a:	68e5      	ldreq	r5, [r4, #12]
 8004f5c:	6833      	ldreq	r3, [r6, #0]
 8004f5e:	1aed      	subeq	r5, r5, r3
 8004f60:	68a3      	ldr	r3, [r4, #8]
 8004f62:	bf0c      	ite	eq
 8004f64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f68:	2500      	movne	r5, #0
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	bfc4      	itt	gt
 8004f6e:	1a9b      	subgt	r3, r3, r2
 8004f70:	18ed      	addgt	r5, r5, r3
 8004f72:	2600      	movs	r6, #0
 8004f74:	341a      	adds	r4, #26
 8004f76:	42b5      	cmp	r5, r6
 8004f78:	d11a      	bne.n	8004fb0 <_printf_common+0xc8>
 8004f7a:	2000      	movs	r0, #0
 8004f7c:	e008      	b.n	8004f90 <_printf_common+0xa8>
 8004f7e:	2301      	movs	r3, #1
 8004f80:	4652      	mov	r2, sl
 8004f82:	4641      	mov	r1, r8
 8004f84:	4638      	mov	r0, r7
 8004f86:	47c8      	blx	r9
 8004f88:	3001      	adds	r0, #1
 8004f8a:	d103      	bne.n	8004f94 <_printf_common+0xac>
 8004f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f94:	3501      	adds	r5, #1
 8004f96:	e7c6      	b.n	8004f26 <_printf_common+0x3e>
 8004f98:	18e1      	adds	r1, r4, r3
 8004f9a:	1c5a      	adds	r2, r3, #1
 8004f9c:	2030      	movs	r0, #48	@ 0x30
 8004f9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fa2:	4422      	add	r2, r4
 8004fa4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fa8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fac:	3302      	adds	r3, #2
 8004fae:	e7c7      	b.n	8004f40 <_printf_common+0x58>
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	4622      	mov	r2, r4
 8004fb4:	4641      	mov	r1, r8
 8004fb6:	4638      	mov	r0, r7
 8004fb8:	47c8      	blx	r9
 8004fba:	3001      	adds	r0, #1
 8004fbc:	d0e6      	beq.n	8004f8c <_printf_common+0xa4>
 8004fbe:	3601      	adds	r6, #1
 8004fc0:	e7d9      	b.n	8004f76 <_printf_common+0x8e>
	...

08004fc4 <_printf_i>:
 8004fc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fc8:	7e0f      	ldrb	r7, [r1, #24]
 8004fca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fcc:	2f78      	cmp	r7, #120	@ 0x78
 8004fce:	4691      	mov	r9, r2
 8004fd0:	4680      	mov	r8, r0
 8004fd2:	460c      	mov	r4, r1
 8004fd4:	469a      	mov	sl, r3
 8004fd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fda:	d807      	bhi.n	8004fec <_printf_i+0x28>
 8004fdc:	2f62      	cmp	r7, #98	@ 0x62
 8004fde:	d80a      	bhi.n	8004ff6 <_printf_i+0x32>
 8004fe0:	2f00      	cmp	r7, #0
 8004fe2:	f000 80d2 	beq.w	800518a <_printf_i+0x1c6>
 8004fe6:	2f58      	cmp	r7, #88	@ 0x58
 8004fe8:	f000 80b9 	beq.w	800515e <_printf_i+0x19a>
 8004fec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ff0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ff4:	e03a      	b.n	800506c <_printf_i+0xa8>
 8004ff6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ffa:	2b15      	cmp	r3, #21
 8004ffc:	d8f6      	bhi.n	8004fec <_printf_i+0x28>
 8004ffe:	a101      	add	r1, pc, #4	@ (adr r1, 8005004 <_printf_i+0x40>)
 8005000:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005004:	0800505d 	.word	0x0800505d
 8005008:	08005071 	.word	0x08005071
 800500c:	08004fed 	.word	0x08004fed
 8005010:	08004fed 	.word	0x08004fed
 8005014:	08004fed 	.word	0x08004fed
 8005018:	08004fed 	.word	0x08004fed
 800501c:	08005071 	.word	0x08005071
 8005020:	08004fed 	.word	0x08004fed
 8005024:	08004fed 	.word	0x08004fed
 8005028:	08004fed 	.word	0x08004fed
 800502c:	08004fed 	.word	0x08004fed
 8005030:	08005171 	.word	0x08005171
 8005034:	0800509b 	.word	0x0800509b
 8005038:	0800512b 	.word	0x0800512b
 800503c:	08004fed 	.word	0x08004fed
 8005040:	08004fed 	.word	0x08004fed
 8005044:	08005193 	.word	0x08005193
 8005048:	08004fed 	.word	0x08004fed
 800504c:	0800509b 	.word	0x0800509b
 8005050:	08004fed 	.word	0x08004fed
 8005054:	08004fed 	.word	0x08004fed
 8005058:	08005133 	.word	0x08005133
 800505c:	6833      	ldr	r3, [r6, #0]
 800505e:	1d1a      	adds	r2, r3, #4
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	6032      	str	r2, [r6, #0]
 8005064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005068:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800506c:	2301      	movs	r3, #1
 800506e:	e09d      	b.n	80051ac <_printf_i+0x1e8>
 8005070:	6833      	ldr	r3, [r6, #0]
 8005072:	6820      	ldr	r0, [r4, #0]
 8005074:	1d19      	adds	r1, r3, #4
 8005076:	6031      	str	r1, [r6, #0]
 8005078:	0606      	lsls	r6, r0, #24
 800507a:	d501      	bpl.n	8005080 <_printf_i+0xbc>
 800507c:	681d      	ldr	r5, [r3, #0]
 800507e:	e003      	b.n	8005088 <_printf_i+0xc4>
 8005080:	0645      	lsls	r5, r0, #25
 8005082:	d5fb      	bpl.n	800507c <_printf_i+0xb8>
 8005084:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005088:	2d00      	cmp	r5, #0
 800508a:	da03      	bge.n	8005094 <_printf_i+0xd0>
 800508c:	232d      	movs	r3, #45	@ 0x2d
 800508e:	426d      	negs	r5, r5
 8005090:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005094:	4859      	ldr	r0, [pc, #356]	@ (80051fc <_printf_i+0x238>)
 8005096:	230a      	movs	r3, #10
 8005098:	e011      	b.n	80050be <_printf_i+0xfa>
 800509a:	6821      	ldr	r1, [r4, #0]
 800509c:	6833      	ldr	r3, [r6, #0]
 800509e:	0608      	lsls	r0, r1, #24
 80050a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80050a4:	d402      	bmi.n	80050ac <_printf_i+0xe8>
 80050a6:	0649      	lsls	r1, r1, #25
 80050a8:	bf48      	it	mi
 80050aa:	b2ad      	uxthmi	r5, r5
 80050ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80050ae:	4853      	ldr	r0, [pc, #332]	@ (80051fc <_printf_i+0x238>)
 80050b0:	6033      	str	r3, [r6, #0]
 80050b2:	bf14      	ite	ne
 80050b4:	230a      	movne	r3, #10
 80050b6:	2308      	moveq	r3, #8
 80050b8:	2100      	movs	r1, #0
 80050ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050be:	6866      	ldr	r6, [r4, #4]
 80050c0:	60a6      	str	r6, [r4, #8]
 80050c2:	2e00      	cmp	r6, #0
 80050c4:	bfa2      	ittt	ge
 80050c6:	6821      	ldrge	r1, [r4, #0]
 80050c8:	f021 0104 	bicge.w	r1, r1, #4
 80050cc:	6021      	strge	r1, [r4, #0]
 80050ce:	b90d      	cbnz	r5, 80050d4 <_printf_i+0x110>
 80050d0:	2e00      	cmp	r6, #0
 80050d2:	d04b      	beq.n	800516c <_printf_i+0x1a8>
 80050d4:	4616      	mov	r6, r2
 80050d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80050da:	fb03 5711 	mls	r7, r3, r1, r5
 80050de:	5dc7      	ldrb	r7, [r0, r7]
 80050e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050e4:	462f      	mov	r7, r5
 80050e6:	42bb      	cmp	r3, r7
 80050e8:	460d      	mov	r5, r1
 80050ea:	d9f4      	bls.n	80050d6 <_printf_i+0x112>
 80050ec:	2b08      	cmp	r3, #8
 80050ee:	d10b      	bne.n	8005108 <_printf_i+0x144>
 80050f0:	6823      	ldr	r3, [r4, #0]
 80050f2:	07df      	lsls	r7, r3, #31
 80050f4:	d508      	bpl.n	8005108 <_printf_i+0x144>
 80050f6:	6923      	ldr	r3, [r4, #16]
 80050f8:	6861      	ldr	r1, [r4, #4]
 80050fa:	4299      	cmp	r1, r3
 80050fc:	bfde      	ittt	le
 80050fe:	2330      	movle	r3, #48	@ 0x30
 8005100:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005104:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005108:	1b92      	subs	r2, r2, r6
 800510a:	6122      	str	r2, [r4, #16]
 800510c:	f8cd a000 	str.w	sl, [sp]
 8005110:	464b      	mov	r3, r9
 8005112:	aa03      	add	r2, sp, #12
 8005114:	4621      	mov	r1, r4
 8005116:	4640      	mov	r0, r8
 8005118:	f7ff fee6 	bl	8004ee8 <_printf_common>
 800511c:	3001      	adds	r0, #1
 800511e:	d14a      	bne.n	80051b6 <_printf_i+0x1f2>
 8005120:	f04f 30ff 	mov.w	r0, #4294967295
 8005124:	b004      	add	sp, #16
 8005126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800512a:	6823      	ldr	r3, [r4, #0]
 800512c:	f043 0320 	orr.w	r3, r3, #32
 8005130:	6023      	str	r3, [r4, #0]
 8005132:	4833      	ldr	r0, [pc, #204]	@ (8005200 <_printf_i+0x23c>)
 8005134:	2778      	movs	r7, #120	@ 0x78
 8005136:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800513a:	6823      	ldr	r3, [r4, #0]
 800513c:	6831      	ldr	r1, [r6, #0]
 800513e:	061f      	lsls	r7, r3, #24
 8005140:	f851 5b04 	ldr.w	r5, [r1], #4
 8005144:	d402      	bmi.n	800514c <_printf_i+0x188>
 8005146:	065f      	lsls	r7, r3, #25
 8005148:	bf48      	it	mi
 800514a:	b2ad      	uxthmi	r5, r5
 800514c:	6031      	str	r1, [r6, #0]
 800514e:	07d9      	lsls	r1, r3, #31
 8005150:	bf44      	itt	mi
 8005152:	f043 0320 	orrmi.w	r3, r3, #32
 8005156:	6023      	strmi	r3, [r4, #0]
 8005158:	b11d      	cbz	r5, 8005162 <_printf_i+0x19e>
 800515a:	2310      	movs	r3, #16
 800515c:	e7ac      	b.n	80050b8 <_printf_i+0xf4>
 800515e:	4827      	ldr	r0, [pc, #156]	@ (80051fc <_printf_i+0x238>)
 8005160:	e7e9      	b.n	8005136 <_printf_i+0x172>
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	f023 0320 	bic.w	r3, r3, #32
 8005168:	6023      	str	r3, [r4, #0]
 800516a:	e7f6      	b.n	800515a <_printf_i+0x196>
 800516c:	4616      	mov	r6, r2
 800516e:	e7bd      	b.n	80050ec <_printf_i+0x128>
 8005170:	6833      	ldr	r3, [r6, #0]
 8005172:	6825      	ldr	r5, [r4, #0]
 8005174:	6961      	ldr	r1, [r4, #20]
 8005176:	1d18      	adds	r0, r3, #4
 8005178:	6030      	str	r0, [r6, #0]
 800517a:	062e      	lsls	r6, r5, #24
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	d501      	bpl.n	8005184 <_printf_i+0x1c0>
 8005180:	6019      	str	r1, [r3, #0]
 8005182:	e002      	b.n	800518a <_printf_i+0x1c6>
 8005184:	0668      	lsls	r0, r5, #25
 8005186:	d5fb      	bpl.n	8005180 <_printf_i+0x1bc>
 8005188:	8019      	strh	r1, [r3, #0]
 800518a:	2300      	movs	r3, #0
 800518c:	6123      	str	r3, [r4, #16]
 800518e:	4616      	mov	r6, r2
 8005190:	e7bc      	b.n	800510c <_printf_i+0x148>
 8005192:	6833      	ldr	r3, [r6, #0]
 8005194:	1d1a      	adds	r2, r3, #4
 8005196:	6032      	str	r2, [r6, #0]
 8005198:	681e      	ldr	r6, [r3, #0]
 800519a:	6862      	ldr	r2, [r4, #4]
 800519c:	2100      	movs	r1, #0
 800519e:	4630      	mov	r0, r6
 80051a0:	f7fb f816 	bl	80001d0 <memchr>
 80051a4:	b108      	cbz	r0, 80051aa <_printf_i+0x1e6>
 80051a6:	1b80      	subs	r0, r0, r6
 80051a8:	6060      	str	r0, [r4, #4]
 80051aa:	6863      	ldr	r3, [r4, #4]
 80051ac:	6123      	str	r3, [r4, #16]
 80051ae:	2300      	movs	r3, #0
 80051b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051b4:	e7aa      	b.n	800510c <_printf_i+0x148>
 80051b6:	6923      	ldr	r3, [r4, #16]
 80051b8:	4632      	mov	r2, r6
 80051ba:	4649      	mov	r1, r9
 80051bc:	4640      	mov	r0, r8
 80051be:	47d0      	blx	sl
 80051c0:	3001      	adds	r0, #1
 80051c2:	d0ad      	beq.n	8005120 <_printf_i+0x15c>
 80051c4:	6823      	ldr	r3, [r4, #0]
 80051c6:	079b      	lsls	r3, r3, #30
 80051c8:	d413      	bmi.n	80051f2 <_printf_i+0x22e>
 80051ca:	68e0      	ldr	r0, [r4, #12]
 80051cc:	9b03      	ldr	r3, [sp, #12]
 80051ce:	4298      	cmp	r0, r3
 80051d0:	bfb8      	it	lt
 80051d2:	4618      	movlt	r0, r3
 80051d4:	e7a6      	b.n	8005124 <_printf_i+0x160>
 80051d6:	2301      	movs	r3, #1
 80051d8:	4632      	mov	r2, r6
 80051da:	4649      	mov	r1, r9
 80051dc:	4640      	mov	r0, r8
 80051de:	47d0      	blx	sl
 80051e0:	3001      	adds	r0, #1
 80051e2:	d09d      	beq.n	8005120 <_printf_i+0x15c>
 80051e4:	3501      	adds	r5, #1
 80051e6:	68e3      	ldr	r3, [r4, #12]
 80051e8:	9903      	ldr	r1, [sp, #12]
 80051ea:	1a5b      	subs	r3, r3, r1
 80051ec:	42ab      	cmp	r3, r5
 80051ee:	dcf2      	bgt.n	80051d6 <_printf_i+0x212>
 80051f0:	e7eb      	b.n	80051ca <_printf_i+0x206>
 80051f2:	2500      	movs	r5, #0
 80051f4:	f104 0619 	add.w	r6, r4, #25
 80051f8:	e7f5      	b.n	80051e6 <_printf_i+0x222>
 80051fa:	bf00      	nop
 80051fc:	080080ed 	.word	0x080080ed
 8005200:	080080fe 	.word	0x080080fe

08005204 <std>:
 8005204:	2300      	movs	r3, #0
 8005206:	b510      	push	{r4, lr}
 8005208:	4604      	mov	r4, r0
 800520a:	e9c0 3300 	strd	r3, r3, [r0]
 800520e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005212:	6083      	str	r3, [r0, #8]
 8005214:	8181      	strh	r1, [r0, #12]
 8005216:	6643      	str	r3, [r0, #100]	@ 0x64
 8005218:	81c2      	strh	r2, [r0, #14]
 800521a:	6183      	str	r3, [r0, #24]
 800521c:	4619      	mov	r1, r3
 800521e:	2208      	movs	r2, #8
 8005220:	305c      	adds	r0, #92	@ 0x5c
 8005222:	f000 f9f9 	bl	8005618 <memset>
 8005226:	4b0d      	ldr	r3, [pc, #52]	@ (800525c <std+0x58>)
 8005228:	6263      	str	r3, [r4, #36]	@ 0x24
 800522a:	4b0d      	ldr	r3, [pc, #52]	@ (8005260 <std+0x5c>)
 800522c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800522e:	4b0d      	ldr	r3, [pc, #52]	@ (8005264 <std+0x60>)
 8005230:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005232:	4b0d      	ldr	r3, [pc, #52]	@ (8005268 <std+0x64>)
 8005234:	6323      	str	r3, [r4, #48]	@ 0x30
 8005236:	4b0d      	ldr	r3, [pc, #52]	@ (800526c <std+0x68>)
 8005238:	6224      	str	r4, [r4, #32]
 800523a:	429c      	cmp	r4, r3
 800523c:	d006      	beq.n	800524c <std+0x48>
 800523e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005242:	4294      	cmp	r4, r2
 8005244:	d002      	beq.n	800524c <std+0x48>
 8005246:	33d0      	adds	r3, #208	@ 0xd0
 8005248:	429c      	cmp	r4, r3
 800524a:	d105      	bne.n	8005258 <std+0x54>
 800524c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005254:	f000 ba5c 	b.w	8005710 <__retarget_lock_init_recursive>
 8005258:	bd10      	pop	{r4, pc}
 800525a:	bf00      	nop
 800525c:	08005469 	.word	0x08005469
 8005260:	0800548b 	.word	0x0800548b
 8005264:	080054c3 	.word	0x080054c3
 8005268:	080054e7 	.word	0x080054e7
 800526c:	200002d4 	.word	0x200002d4

08005270 <stdio_exit_handler>:
 8005270:	4a02      	ldr	r2, [pc, #8]	@ (800527c <stdio_exit_handler+0xc>)
 8005272:	4903      	ldr	r1, [pc, #12]	@ (8005280 <stdio_exit_handler+0x10>)
 8005274:	4803      	ldr	r0, [pc, #12]	@ (8005284 <stdio_exit_handler+0x14>)
 8005276:	f000 b869 	b.w	800534c <_fwalk_sglue>
 800527a:	bf00      	nop
 800527c:	20000010 	.word	0x20000010
 8005280:	08007041 	.word	0x08007041
 8005284:	20000020 	.word	0x20000020

08005288 <cleanup_stdio>:
 8005288:	6841      	ldr	r1, [r0, #4]
 800528a:	4b0c      	ldr	r3, [pc, #48]	@ (80052bc <cleanup_stdio+0x34>)
 800528c:	4299      	cmp	r1, r3
 800528e:	b510      	push	{r4, lr}
 8005290:	4604      	mov	r4, r0
 8005292:	d001      	beq.n	8005298 <cleanup_stdio+0x10>
 8005294:	f001 fed4 	bl	8007040 <_fflush_r>
 8005298:	68a1      	ldr	r1, [r4, #8]
 800529a:	4b09      	ldr	r3, [pc, #36]	@ (80052c0 <cleanup_stdio+0x38>)
 800529c:	4299      	cmp	r1, r3
 800529e:	d002      	beq.n	80052a6 <cleanup_stdio+0x1e>
 80052a0:	4620      	mov	r0, r4
 80052a2:	f001 fecd 	bl	8007040 <_fflush_r>
 80052a6:	68e1      	ldr	r1, [r4, #12]
 80052a8:	4b06      	ldr	r3, [pc, #24]	@ (80052c4 <cleanup_stdio+0x3c>)
 80052aa:	4299      	cmp	r1, r3
 80052ac:	d004      	beq.n	80052b8 <cleanup_stdio+0x30>
 80052ae:	4620      	mov	r0, r4
 80052b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b4:	f001 bec4 	b.w	8007040 <_fflush_r>
 80052b8:	bd10      	pop	{r4, pc}
 80052ba:	bf00      	nop
 80052bc:	200002d4 	.word	0x200002d4
 80052c0:	2000033c 	.word	0x2000033c
 80052c4:	200003a4 	.word	0x200003a4

080052c8 <global_stdio_init.part.0>:
 80052c8:	b510      	push	{r4, lr}
 80052ca:	4b0b      	ldr	r3, [pc, #44]	@ (80052f8 <global_stdio_init.part.0+0x30>)
 80052cc:	4c0b      	ldr	r4, [pc, #44]	@ (80052fc <global_stdio_init.part.0+0x34>)
 80052ce:	4a0c      	ldr	r2, [pc, #48]	@ (8005300 <global_stdio_init.part.0+0x38>)
 80052d0:	601a      	str	r2, [r3, #0]
 80052d2:	4620      	mov	r0, r4
 80052d4:	2200      	movs	r2, #0
 80052d6:	2104      	movs	r1, #4
 80052d8:	f7ff ff94 	bl	8005204 <std>
 80052dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052e0:	2201      	movs	r2, #1
 80052e2:	2109      	movs	r1, #9
 80052e4:	f7ff ff8e 	bl	8005204 <std>
 80052e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80052ec:	2202      	movs	r2, #2
 80052ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052f2:	2112      	movs	r1, #18
 80052f4:	f7ff bf86 	b.w	8005204 <std>
 80052f8:	2000040c 	.word	0x2000040c
 80052fc:	200002d4 	.word	0x200002d4
 8005300:	08005271 	.word	0x08005271

08005304 <__sfp_lock_acquire>:
 8005304:	4801      	ldr	r0, [pc, #4]	@ (800530c <__sfp_lock_acquire+0x8>)
 8005306:	f000 ba04 	b.w	8005712 <__retarget_lock_acquire_recursive>
 800530a:	bf00      	nop
 800530c:	20000415 	.word	0x20000415

08005310 <__sfp_lock_release>:
 8005310:	4801      	ldr	r0, [pc, #4]	@ (8005318 <__sfp_lock_release+0x8>)
 8005312:	f000 b9ff 	b.w	8005714 <__retarget_lock_release_recursive>
 8005316:	bf00      	nop
 8005318:	20000415 	.word	0x20000415

0800531c <__sinit>:
 800531c:	b510      	push	{r4, lr}
 800531e:	4604      	mov	r4, r0
 8005320:	f7ff fff0 	bl	8005304 <__sfp_lock_acquire>
 8005324:	6a23      	ldr	r3, [r4, #32]
 8005326:	b11b      	cbz	r3, 8005330 <__sinit+0x14>
 8005328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800532c:	f7ff bff0 	b.w	8005310 <__sfp_lock_release>
 8005330:	4b04      	ldr	r3, [pc, #16]	@ (8005344 <__sinit+0x28>)
 8005332:	6223      	str	r3, [r4, #32]
 8005334:	4b04      	ldr	r3, [pc, #16]	@ (8005348 <__sinit+0x2c>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1f5      	bne.n	8005328 <__sinit+0xc>
 800533c:	f7ff ffc4 	bl	80052c8 <global_stdio_init.part.0>
 8005340:	e7f2      	b.n	8005328 <__sinit+0xc>
 8005342:	bf00      	nop
 8005344:	08005289 	.word	0x08005289
 8005348:	2000040c 	.word	0x2000040c

0800534c <_fwalk_sglue>:
 800534c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005350:	4607      	mov	r7, r0
 8005352:	4688      	mov	r8, r1
 8005354:	4614      	mov	r4, r2
 8005356:	2600      	movs	r6, #0
 8005358:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800535c:	f1b9 0901 	subs.w	r9, r9, #1
 8005360:	d505      	bpl.n	800536e <_fwalk_sglue+0x22>
 8005362:	6824      	ldr	r4, [r4, #0]
 8005364:	2c00      	cmp	r4, #0
 8005366:	d1f7      	bne.n	8005358 <_fwalk_sglue+0xc>
 8005368:	4630      	mov	r0, r6
 800536a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800536e:	89ab      	ldrh	r3, [r5, #12]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d907      	bls.n	8005384 <_fwalk_sglue+0x38>
 8005374:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005378:	3301      	adds	r3, #1
 800537a:	d003      	beq.n	8005384 <_fwalk_sglue+0x38>
 800537c:	4629      	mov	r1, r5
 800537e:	4638      	mov	r0, r7
 8005380:	47c0      	blx	r8
 8005382:	4306      	orrs	r6, r0
 8005384:	3568      	adds	r5, #104	@ 0x68
 8005386:	e7e9      	b.n	800535c <_fwalk_sglue+0x10>

08005388 <iprintf>:
 8005388:	b40f      	push	{r0, r1, r2, r3}
 800538a:	b507      	push	{r0, r1, r2, lr}
 800538c:	4906      	ldr	r1, [pc, #24]	@ (80053a8 <iprintf+0x20>)
 800538e:	ab04      	add	r3, sp, #16
 8005390:	6808      	ldr	r0, [r1, #0]
 8005392:	f853 2b04 	ldr.w	r2, [r3], #4
 8005396:	6881      	ldr	r1, [r0, #8]
 8005398:	9301      	str	r3, [sp, #4]
 800539a:	f001 fcb5 	bl	8006d08 <_vfiprintf_r>
 800539e:	b003      	add	sp, #12
 80053a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80053a4:	b004      	add	sp, #16
 80053a6:	4770      	bx	lr
 80053a8:	2000001c 	.word	0x2000001c

080053ac <_puts_r>:
 80053ac:	6a03      	ldr	r3, [r0, #32]
 80053ae:	b570      	push	{r4, r5, r6, lr}
 80053b0:	6884      	ldr	r4, [r0, #8]
 80053b2:	4605      	mov	r5, r0
 80053b4:	460e      	mov	r6, r1
 80053b6:	b90b      	cbnz	r3, 80053bc <_puts_r+0x10>
 80053b8:	f7ff ffb0 	bl	800531c <__sinit>
 80053bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053be:	07db      	lsls	r3, r3, #31
 80053c0:	d405      	bmi.n	80053ce <_puts_r+0x22>
 80053c2:	89a3      	ldrh	r3, [r4, #12]
 80053c4:	0598      	lsls	r0, r3, #22
 80053c6:	d402      	bmi.n	80053ce <_puts_r+0x22>
 80053c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053ca:	f000 f9a2 	bl	8005712 <__retarget_lock_acquire_recursive>
 80053ce:	89a3      	ldrh	r3, [r4, #12]
 80053d0:	0719      	lsls	r1, r3, #28
 80053d2:	d502      	bpl.n	80053da <_puts_r+0x2e>
 80053d4:	6923      	ldr	r3, [r4, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d135      	bne.n	8005446 <_puts_r+0x9a>
 80053da:	4621      	mov	r1, r4
 80053dc:	4628      	mov	r0, r5
 80053de:	f000 f8c5 	bl	800556c <__swsetup_r>
 80053e2:	b380      	cbz	r0, 8005446 <_puts_r+0x9a>
 80053e4:	f04f 35ff 	mov.w	r5, #4294967295
 80053e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053ea:	07da      	lsls	r2, r3, #31
 80053ec:	d405      	bmi.n	80053fa <_puts_r+0x4e>
 80053ee:	89a3      	ldrh	r3, [r4, #12]
 80053f0:	059b      	lsls	r3, r3, #22
 80053f2:	d402      	bmi.n	80053fa <_puts_r+0x4e>
 80053f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053f6:	f000 f98d 	bl	8005714 <__retarget_lock_release_recursive>
 80053fa:	4628      	mov	r0, r5
 80053fc:	bd70      	pop	{r4, r5, r6, pc}
 80053fe:	2b00      	cmp	r3, #0
 8005400:	da04      	bge.n	800540c <_puts_r+0x60>
 8005402:	69a2      	ldr	r2, [r4, #24]
 8005404:	429a      	cmp	r2, r3
 8005406:	dc17      	bgt.n	8005438 <_puts_r+0x8c>
 8005408:	290a      	cmp	r1, #10
 800540a:	d015      	beq.n	8005438 <_puts_r+0x8c>
 800540c:	6823      	ldr	r3, [r4, #0]
 800540e:	1c5a      	adds	r2, r3, #1
 8005410:	6022      	str	r2, [r4, #0]
 8005412:	7019      	strb	r1, [r3, #0]
 8005414:	68a3      	ldr	r3, [r4, #8]
 8005416:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800541a:	3b01      	subs	r3, #1
 800541c:	60a3      	str	r3, [r4, #8]
 800541e:	2900      	cmp	r1, #0
 8005420:	d1ed      	bne.n	80053fe <_puts_r+0x52>
 8005422:	2b00      	cmp	r3, #0
 8005424:	da11      	bge.n	800544a <_puts_r+0x9e>
 8005426:	4622      	mov	r2, r4
 8005428:	210a      	movs	r1, #10
 800542a:	4628      	mov	r0, r5
 800542c:	f000 f85f 	bl	80054ee <__swbuf_r>
 8005430:	3001      	adds	r0, #1
 8005432:	d0d7      	beq.n	80053e4 <_puts_r+0x38>
 8005434:	250a      	movs	r5, #10
 8005436:	e7d7      	b.n	80053e8 <_puts_r+0x3c>
 8005438:	4622      	mov	r2, r4
 800543a:	4628      	mov	r0, r5
 800543c:	f000 f857 	bl	80054ee <__swbuf_r>
 8005440:	3001      	adds	r0, #1
 8005442:	d1e7      	bne.n	8005414 <_puts_r+0x68>
 8005444:	e7ce      	b.n	80053e4 <_puts_r+0x38>
 8005446:	3e01      	subs	r6, #1
 8005448:	e7e4      	b.n	8005414 <_puts_r+0x68>
 800544a:	6823      	ldr	r3, [r4, #0]
 800544c:	1c5a      	adds	r2, r3, #1
 800544e:	6022      	str	r2, [r4, #0]
 8005450:	220a      	movs	r2, #10
 8005452:	701a      	strb	r2, [r3, #0]
 8005454:	e7ee      	b.n	8005434 <_puts_r+0x88>
	...

08005458 <puts>:
 8005458:	4b02      	ldr	r3, [pc, #8]	@ (8005464 <puts+0xc>)
 800545a:	4601      	mov	r1, r0
 800545c:	6818      	ldr	r0, [r3, #0]
 800545e:	f7ff bfa5 	b.w	80053ac <_puts_r>
 8005462:	bf00      	nop
 8005464:	2000001c 	.word	0x2000001c

08005468 <__sread>:
 8005468:	b510      	push	{r4, lr}
 800546a:	460c      	mov	r4, r1
 800546c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005470:	f000 f900 	bl	8005674 <_read_r>
 8005474:	2800      	cmp	r0, #0
 8005476:	bfab      	itete	ge
 8005478:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800547a:	89a3      	ldrhlt	r3, [r4, #12]
 800547c:	181b      	addge	r3, r3, r0
 800547e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005482:	bfac      	ite	ge
 8005484:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005486:	81a3      	strhlt	r3, [r4, #12]
 8005488:	bd10      	pop	{r4, pc}

0800548a <__swrite>:
 800548a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800548e:	461f      	mov	r7, r3
 8005490:	898b      	ldrh	r3, [r1, #12]
 8005492:	05db      	lsls	r3, r3, #23
 8005494:	4605      	mov	r5, r0
 8005496:	460c      	mov	r4, r1
 8005498:	4616      	mov	r6, r2
 800549a:	d505      	bpl.n	80054a8 <__swrite+0x1e>
 800549c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054a0:	2302      	movs	r3, #2
 80054a2:	2200      	movs	r2, #0
 80054a4:	f000 f8d4 	bl	8005650 <_lseek_r>
 80054a8:	89a3      	ldrh	r3, [r4, #12]
 80054aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054b2:	81a3      	strh	r3, [r4, #12]
 80054b4:	4632      	mov	r2, r6
 80054b6:	463b      	mov	r3, r7
 80054b8:	4628      	mov	r0, r5
 80054ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054be:	f000 b8eb 	b.w	8005698 <_write_r>

080054c2 <__sseek>:
 80054c2:	b510      	push	{r4, lr}
 80054c4:	460c      	mov	r4, r1
 80054c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ca:	f000 f8c1 	bl	8005650 <_lseek_r>
 80054ce:	1c43      	adds	r3, r0, #1
 80054d0:	89a3      	ldrh	r3, [r4, #12]
 80054d2:	bf15      	itete	ne
 80054d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80054d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80054da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80054de:	81a3      	strheq	r3, [r4, #12]
 80054e0:	bf18      	it	ne
 80054e2:	81a3      	strhne	r3, [r4, #12]
 80054e4:	bd10      	pop	{r4, pc}

080054e6 <__sclose>:
 80054e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ea:	f000 b8a1 	b.w	8005630 <_close_r>

080054ee <__swbuf_r>:
 80054ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054f0:	460e      	mov	r6, r1
 80054f2:	4614      	mov	r4, r2
 80054f4:	4605      	mov	r5, r0
 80054f6:	b118      	cbz	r0, 8005500 <__swbuf_r+0x12>
 80054f8:	6a03      	ldr	r3, [r0, #32]
 80054fa:	b90b      	cbnz	r3, 8005500 <__swbuf_r+0x12>
 80054fc:	f7ff ff0e 	bl	800531c <__sinit>
 8005500:	69a3      	ldr	r3, [r4, #24]
 8005502:	60a3      	str	r3, [r4, #8]
 8005504:	89a3      	ldrh	r3, [r4, #12]
 8005506:	071a      	lsls	r2, r3, #28
 8005508:	d501      	bpl.n	800550e <__swbuf_r+0x20>
 800550a:	6923      	ldr	r3, [r4, #16]
 800550c:	b943      	cbnz	r3, 8005520 <__swbuf_r+0x32>
 800550e:	4621      	mov	r1, r4
 8005510:	4628      	mov	r0, r5
 8005512:	f000 f82b 	bl	800556c <__swsetup_r>
 8005516:	b118      	cbz	r0, 8005520 <__swbuf_r+0x32>
 8005518:	f04f 37ff 	mov.w	r7, #4294967295
 800551c:	4638      	mov	r0, r7
 800551e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	6922      	ldr	r2, [r4, #16]
 8005524:	1a98      	subs	r0, r3, r2
 8005526:	6963      	ldr	r3, [r4, #20]
 8005528:	b2f6      	uxtb	r6, r6
 800552a:	4283      	cmp	r3, r0
 800552c:	4637      	mov	r7, r6
 800552e:	dc05      	bgt.n	800553c <__swbuf_r+0x4e>
 8005530:	4621      	mov	r1, r4
 8005532:	4628      	mov	r0, r5
 8005534:	f001 fd84 	bl	8007040 <_fflush_r>
 8005538:	2800      	cmp	r0, #0
 800553a:	d1ed      	bne.n	8005518 <__swbuf_r+0x2a>
 800553c:	68a3      	ldr	r3, [r4, #8]
 800553e:	3b01      	subs	r3, #1
 8005540:	60a3      	str	r3, [r4, #8]
 8005542:	6823      	ldr	r3, [r4, #0]
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	6022      	str	r2, [r4, #0]
 8005548:	701e      	strb	r6, [r3, #0]
 800554a:	6962      	ldr	r2, [r4, #20]
 800554c:	1c43      	adds	r3, r0, #1
 800554e:	429a      	cmp	r2, r3
 8005550:	d004      	beq.n	800555c <__swbuf_r+0x6e>
 8005552:	89a3      	ldrh	r3, [r4, #12]
 8005554:	07db      	lsls	r3, r3, #31
 8005556:	d5e1      	bpl.n	800551c <__swbuf_r+0x2e>
 8005558:	2e0a      	cmp	r6, #10
 800555a:	d1df      	bne.n	800551c <__swbuf_r+0x2e>
 800555c:	4621      	mov	r1, r4
 800555e:	4628      	mov	r0, r5
 8005560:	f001 fd6e 	bl	8007040 <_fflush_r>
 8005564:	2800      	cmp	r0, #0
 8005566:	d0d9      	beq.n	800551c <__swbuf_r+0x2e>
 8005568:	e7d6      	b.n	8005518 <__swbuf_r+0x2a>
	...

0800556c <__swsetup_r>:
 800556c:	b538      	push	{r3, r4, r5, lr}
 800556e:	4b29      	ldr	r3, [pc, #164]	@ (8005614 <__swsetup_r+0xa8>)
 8005570:	4605      	mov	r5, r0
 8005572:	6818      	ldr	r0, [r3, #0]
 8005574:	460c      	mov	r4, r1
 8005576:	b118      	cbz	r0, 8005580 <__swsetup_r+0x14>
 8005578:	6a03      	ldr	r3, [r0, #32]
 800557a:	b90b      	cbnz	r3, 8005580 <__swsetup_r+0x14>
 800557c:	f7ff fece 	bl	800531c <__sinit>
 8005580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005584:	0719      	lsls	r1, r3, #28
 8005586:	d422      	bmi.n	80055ce <__swsetup_r+0x62>
 8005588:	06da      	lsls	r2, r3, #27
 800558a:	d407      	bmi.n	800559c <__swsetup_r+0x30>
 800558c:	2209      	movs	r2, #9
 800558e:	602a      	str	r2, [r5, #0]
 8005590:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005594:	81a3      	strh	r3, [r4, #12]
 8005596:	f04f 30ff 	mov.w	r0, #4294967295
 800559a:	e033      	b.n	8005604 <__swsetup_r+0x98>
 800559c:	0758      	lsls	r0, r3, #29
 800559e:	d512      	bpl.n	80055c6 <__swsetup_r+0x5a>
 80055a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055a2:	b141      	cbz	r1, 80055b6 <__swsetup_r+0x4a>
 80055a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80055a8:	4299      	cmp	r1, r3
 80055aa:	d002      	beq.n	80055b2 <__swsetup_r+0x46>
 80055ac:	4628      	mov	r0, r5
 80055ae:	f000 feff 	bl	80063b0 <_free_r>
 80055b2:	2300      	movs	r3, #0
 80055b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80055b6:	89a3      	ldrh	r3, [r4, #12]
 80055b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80055bc:	81a3      	strh	r3, [r4, #12]
 80055be:	2300      	movs	r3, #0
 80055c0:	6063      	str	r3, [r4, #4]
 80055c2:	6923      	ldr	r3, [r4, #16]
 80055c4:	6023      	str	r3, [r4, #0]
 80055c6:	89a3      	ldrh	r3, [r4, #12]
 80055c8:	f043 0308 	orr.w	r3, r3, #8
 80055cc:	81a3      	strh	r3, [r4, #12]
 80055ce:	6923      	ldr	r3, [r4, #16]
 80055d0:	b94b      	cbnz	r3, 80055e6 <__swsetup_r+0x7a>
 80055d2:	89a3      	ldrh	r3, [r4, #12]
 80055d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80055d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055dc:	d003      	beq.n	80055e6 <__swsetup_r+0x7a>
 80055de:	4621      	mov	r1, r4
 80055e0:	4628      	mov	r0, r5
 80055e2:	f001 fd7b 	bl	80070dc <__smakebuf_r>
 80055e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055ea:	f013 0201 	ands.w	r2, r3, #1
 80055ee:	d00a      	beq.n	8005606 <__swsetup_r+0x9a>
 80055f0:	2200      	movs	r2, #0
 80055f2:	60a2      	str	r2, [r4, #8]
 80055f4:	6962      	ldr	r2, [r4, #20]
 80055f6:	4252      	negs	r2, r2
 80055f8:	61a2      	str	r2, [r4, #24]
 80055fa:	6922      	ldr	r2, [r4, #16]
 80055fc:	b942      	cbnz	r2, 8005610 <__swsetup_r+0xa4>
 80055fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005602:	d1c5      	bne.n	8005590 <__swsetup_r+0x24>
 8005604:	bd38      	pop	{r3, r4, r5, pc}
 8005606:	0799      	lsls	r1, r3, #30
 8005608:	bf58      	it	pl
 800560a:	6962      	ldrpl	r2, [r4, #20]
 800560c:	60a2      	str	r2, [r4, #8]
 800560e:	e7f4      	b.n	80055fa <__swsetup_r+0x8e>
 8005610:	2000      	movs	r0, #0
 8005612:	e7f7      	b.n	8005604 <__swsetup_r+0x98>
 8005614:	2000001c 	.word	0x2000001c

08005618 <memset>:
 8005618:	4402      	add	r2, r0
 800561a:	4603      	mov	r3, r0
 800561c:	4293      	cmp	r3, r2
 800561e:	d100      	bne.n	8005622 <memset+0xa>
 8005620:	4770      	bx	lr
 8005622:	f803 1b01 	strb.w	r1, [r3], #1
 8005626:	e7f9      	b.n	800561c <memset+0x4>

08005628 <_localeconv_r>:
 8005628:	4800      	ldr	r0, [pc, #0]	@ (800562c <_localeconv_r+0x4>)
 800562a:	4770      	bx	lr
 800562c:	2000015c 	.word	0x2000015c

08005630 <_close_r>:
 8005630:	b538      	push	{r3, r4, r5, lr}
 8005632:	4d06      	ldr	r5, [pc, #24]	@ (800564c <_close_r+0x1c>)
 8005634:	2300      	movs	r3, #0
 8005636:	4604      	mov	r4, r0
 8005638:	4608      	mov	r0, r1
 800563a:	602b      	str	r3, [r5, #0]
 800563c:	f7fc fefa 	bl	8002434 <_close>
 8005640:	1c43      	adds	r3, r0, #1
 8005642:	d102      	bne.n	800564a <_close_r+0x1a>
 8005644:	682b      	ldr	r3, [r5, #0]
 8005646:	b103      	cbz	r3, 800564a <_close_r+0x1a>
 8005648:	6023      	str	r3, [r4, #0]
 800564a:	bd38      	pop	{r3, r4, r5, pc}
 800564c:	20000410 	.word	0x20000410

08005650 <_lseek_r>:
 8005650:	b538      	push	{r3, r4, r5, lr}
 8005652:	4d07      	ldr	r5, [pc, #28]	@ (8005670 <_lseek_r+0x20>)
 8005654:	4604      	mov	r4, r0
 8005656:	4608      	mov	r0, r1
 8005658:	4611      	mov	r1, r2
 800565a:	2200      	movs	r2, #0
 800565c:	602a      	str	r2, [r5, #0]
 800565e:	461a      	mov	r2, r3
 8005660:	f7fc ff0f 	bl	8002482 <_lseek>
 8005664:	1c43      	adds	r3, r0, #1
 8005666:	d102      	bne.n	800566e <_lseek_r+0x1e>
 8005668:	682b      	ldr	r3, [r5, #0]
 800566a:	b103      	cbz	r3, 800566e <_lseek_r+0x1e>
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	bd38      	pop	{r3, r4, r5, pc}
 8005670:	20000410 	.word	0x20000410

08005674 <_read_r>:
 8005674:	b538      	push	{r3, r4, r5, lr}
 8005676:	4d07      	ldr	r5, [pc, #28]	@ (8005694 <_read_r+0x20>)
 8005678:	4604      	mov	r4, r0
 800567a:	4608      	mov	r0, r1
 800567c:	4611      	mov	r1, r2
 800567e:	2200      	movs	r2, #0
 8005680:	602a      	str	r2, [r5, #0]
 8005682:	461a      	mov	r2, r3
 8005684:	f7fc feb9 	bl	80023fa <_read>
 8005688:	1c43      	adds	r3, r0, #1
 800568a:	d102      	bne.n	8005692 <_read_r+0x1e>
 800568c:	682b      	ldr	r3, [r5, #0]
 800568e:	b103      	cbz	r3, 8005692 <_read_r+0x1e>
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	bd38      	pop	{r3, r4, r5, pc}
 8005694:	20000410 	.word	0x20000410

08005698 <_write_r>:
 8005698:	b538      	push	{r3, r4, r5, lr}
 800569a:	4d07      	ldr	r5, [pc, #28]	@ (80056b8 <_write_r+0x20>)
 800569c:	4604      	mov	r4, r0
 800569e:	4608      	mov	r0, r1
 80056a0:	4611      	mov	r1, r2
 80056a2:	2200      	movs	r2, #0
 80056a4:	602a      	str	r2, [r5, #0]
 80056a6:	461a      	mov	r2, r3
 80056a8:	f7fc fc1e 	bl	8001ee8 <_write>
 80056ac:	1c43      	adds	r3, r0, #1
 80056ae:	d102      	bne.n	80056b6 <_write_r+0x1e>
 80056b0:	682b      	ldr	r3, [r5, #0]
 80056b2:	b103      	cbz	r3, 80056b6 <_write_r+0x1e>
 80056b4:	6023      	str	r3, [r4, #0]
 80056b6:	bd38      	pop	{r3, r4, r5, pc}
 80056b8:	20000410 	.word	0x20000410

080056bc <__errno>:
 80056bc:	4b01      	ldr	r3, [pc, #4]	@ (80056c4 <__errno+0x8>)
 80056be:	6818      	ldr	r0, [r3, #0]
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	2000001c 	.word	0x2000001c

080056c8 <__libc_init_array>:
 80056c8:	b570      	push	{r4, r5, r6, lr}
 80056ca:	4d0d      	ldr	r5, [pc, #52]	@ (8005700 <__libc_init_array+0x38>)
 80056cc:	4c0d      	ldr	r4, [pc, #52]	@ (8005704 <__libc_init_array+0x3c>)
 80056ce:	1b64      	subs	r4, r4, r5
 80056d0:	10a4      	asrs	r4, r4, #2
 80056d2:	2600      	movs	r6, #0
 80056d4:	42a6      	cmp	r6, r4
 80056d6:	d109      	bne.n	80056ec <__libc_init_array+0x24>
 80056d8:	4d0b      	ldr	r5, [pc, #44]	@ (8005708 <__libc_init_array+0x40>)
 80056da:	4c0c      	ldr	r4, [pc, #48]	@ (800570c <__libc_init_array+0x44>)
 80056dc:	f002 fc80 	bl	8007fe0 <_init>
 80056e0:	1b64      	subs	r4, r4, r5
 80056e2:	10a4      	asrs	r4, r4, #2
 80056e4:	2600      	movs	r6, #0
 80056e6:	42a6      	cmp	r6, r4
 80056e8:	d105      	bne.n	80056f6 <__libc_init_array+0x2e>
 80056ea:	bd70      	pop	{r4, r5, r6, pc}
 80056ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80056f0:	4798      	blx	r3
 80056f2:	3601      	adds	r6, #1
 80056f4:	e7ee      	b.n	80056d4 <__libc_init_array+0xc>
 80056f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80056fa:	4798      	blx	r3
 80056fc:	3601      	adds	r6, #1
 80056fe:	e7f2      	b.n	80056e6 <__libc_init_array+0x1e>
 8005700:	080084a8 	.word	0x080084a8
 8005704:	080084a8 	.word	0x080084a8
 8005708:	080084a8 	.word	0x080084a8
 800570c:	080084ac 	.word	0x080084ac

08005710 <__retarget_lock_init_recursive>:
 8005710:	4770      	bx	lr

08005712 <__retarget_lock_acquire_recursive>:
 8005712:	4770      	bx	lr

08005714 <__retarget_lock_release_recursive>:
 8005714:	4770      	bx	lr

08005716 <quorem>:
 8005716:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800571a:	6903      	ldr	r3, [r0, #16]
 800571c:	690c      	ldr	r4, [r1, #16]
 800571e:	42a3      	cmp	r3, r4
 8005720:	4607      	mov	r7, r0
 8005722:	db7e      	blt.n	8005822 <quorem+0x10c>
 8005724:	3c01      	subs	r4, #1
 8005726:	f101 0814 	add.w	r8, r1, #20
 800572a:	00a3      	lsls	r3, r4, #2
 800572c:	f100 0514 	add.w	r5, r0, #20
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005736:	9301      	str	r3, [sp, #4]
 8005738:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800573c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005740:	3301      	adds	r3, #1
 8005742:	429a      	cmp	r2, r3
 8005744:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005748:	fbb2 f6f3 	udiv	r6, r2, r3
 800574c:	d32e      	bcc.n	80057ac <quorem+0x96>
 800574e:	f04f 0a00 	mov.w	sl, #0
 8005752:	46c4      	mov	ip, r8
 8005754:	46ae      	mov	lr, r5
 8005756:	46d3      	mov	fp, sl
 8005758:	f85c 3b04 	ldr.w	r3, [ip], #4
 800575c:	b298      	uxth	r0, r3
 800575e:	fb06 a000 	mla	r0, r6, r0, sl
 8005762:	0c02      	lsrs	r2, r0, #16
 8005764:	0c1b      	lsrs	r3, r3, #16
 8005766:	fb06 2303 	mla	r3, r6, r3, r2
 800576a:	f8de 2000 	ldr.w	r2, [lr]
 800576e:	b280      	uxth	r0, r0
 8005770:	b292      	uxth	r2, r2
 8005772:	1a12      	subs	r2, r2, r0
 8005774:	445a      	add	r2, fp
 8005776:	f8de 0000 	ldr.w	r0, [lr]
 800577a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800577e:	b29b      	uxth	r3, r3
 8005780:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005784:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005788:	b292      	uxth	r2, r2
 800578a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800578e:	45e1      	cmp	r9, ip
 8005790:	f84e 2b04 	str.w	r2, [lr], #4
 8005794:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005798:	d2de      	bcs.n	8005758 <quorem+0x42>
 800579a:	9b00      	ldr	r3, [sp, #0]
 800579c:	58eb      	ldr	r3, [r5, r3]
 800579e:	b92b      	cbnz	r3, 80057ac <quorem+0x96>
 80057a0:	9b01      	ldr	r3, [sp, #4]
 80057a2:	3b04      	subs	r3, #4
 80057a4:	429d      	cmp	r5, r3
 80057a6:	461a      	mov	r2, r3
 80057a8:	d32f      	bcc.n	800580a <quorem+0xf4>
 80057aa:	613c      	str	r4, [r7, #16]
 80057ac:	4638      	mov	r0, r7
 80057ae:	f001 f979 	bl	8006aa4 <__mcmp>
 80057b2:	2800      	cmp	r0, #0
 80057b4:	db25      	blt.n	8005802 <quorem+0xec>
 80057b6:	4629      	mov	r1, r5
 80057b8:	2000      	movs	r0, #0
 80057ba:	f858 2b04 	ldr.w	r2, [r8], #4
 80057be:	f8d1 c000 	ldr.w	ip, [r1]
 80057c2:	fa1f fe82 	uxth.w	lr, r2
 80057c6:	fa1f f38c 	uxth.w	r3, ip
 80057ca:	eba3 030e 	sub.w	r3, r3, lr
 80057ce:	4403      	add	r3, r0
 80057d0:	0c12      	lsrs	r2, r2, #16
 80057d2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80057d6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80057da:	b29b      	uxth	r3, r3
 80057dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057e0:	45c1      	cmp	r9, r8
 80057e2:	f841 3b04 	str.w	r3, [r1], #4
 80057e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80057ea:	d2e6      	bcs.n	80057ba <quorem+0xa4>
 80057ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057f4:	b922      	cbnz	r2, 8005800 <quorem+0xea>
 80057f6:	3b04      	subs	r3, #4
 80057f8:	429d      	cmp	r5, r3
 80057fa:	461a      	mov	r2, r3
 80057fc:	d30b      	bcc.n	8005816 <quorem+0x100>
 80057fe:	613c      	str	r4, [r7, #16]
 8005800:	3601      	adds	r6, #1
 8005802:	4630      	mov	r0, r6
 8005804:	b003      	add	sp, #12
 8005806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800580a:	6812      	ldr	r2, [r2, #0]
 800580c:	3b04      	subs	r3, #4
 800580e:	2a00      	cmp	r2, #0
 8005810:	d1cb      	bne.n	80057aa <quorem+0x94>
 8005812:	3c01      	subs	r4, #1
 8005814:	e7c6      	b.n	80057a4 <quorem+0x8e>
 8005816:	6812      	ldr	r2, [r2, #0]
 8005818:	3b04      	subs	r3, #4
 800581a:	2a00      	cmp	r2, #0
 800581c:	d1ef      	bne.n	80057fe <quorem+0xe8>
 800581e:	3c01      	subs	r4, #1
 8005820:	e7ea      	b.n	80057f8 <quorem+0xe2>
 8005822:	2000      	movs	r0, #0
 8005824:	e7ee      	b.n	8005804 <quorem+0xee>
	...

08005828 <_dtoa_r>:
 8005828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800582c:	69c7      	ldr	r7, [r0, #28]
 800582e:	b099      	sub	sp, #100	@ 0x64
 8005830:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005834:	ec55 4b10 	vmov	r4, r5, d0
 8005838:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800583a:	9109      	str	r1, [sp, #36]	@ 0x24
 800583c:	4683      	mov	fp, r0
 800583e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005840:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005842:	b97f      	cbnz	r7, 8005864 <_dtoa_r+0x3c>
 8005844:	2010      	movs	r0, #16
 8005846:	f000 fdfd 	bl	8006444 <malloc>
 800584a:	4602      	mov	r2, r0
 800584c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005850:	b920      	cbnz	r0, 800585c <_dtoa_r+0x34>
 8005852:	4ba7      	ldr	r3, [pc, #668]	@ (8005af0 <_dtoa_r+0x2c8>)
 8005854:	21ef      	movs	r1, #239	@ 0xef
 8005856:	48a7      	ldr	r0, [pc, #668]	@ (8005af4 <_dtoa_r+0x2cc>)
 8005858:	f001 fcbc 	bl	80071d4 <__assert_func>
 800585c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005860:	6007      	str	r7, [r0, #0]
 8005862:	60c7      	str	r7, [r0, #12]
 8005864:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005868:	6819      	ldr	r1, [r3, #0]
 800586a:	b159      	cbz	r1, 8005884 <_dtoa_r+0x5c>
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	604a      	str	r2, [r1, #4]
 8005870:	2301      	movs	r3, #1
 8005872:	4093      	lsls	r3, r2
 8005874:	608b      	str	r3, [r1, #8]
 8005876:	4658      	mov	r0, fp
 8005878:	f000 feda 	bl	8006630 <_Bfree>
 800587c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005880:	2200      	movs	r2, #0
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	1e2b      	subs	r3, r5, #0
 8005886:	bfb9      	ittee	lt
 8005888:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800588c:	9303      	strlt	r3, [sp, #12]
 800588e:	2300      	movge	r3, #0
 8005890:	6033      	strge	r3, [r6, #0]
 8005892:	9f03      	ldr	r7, [sp, #12]
 8005894:	4b98      	ldr	r3, [pc, #608]	@ (8005af8 <_dtoa_r+0x2d0>)
 8005896:	bfbc      	itt	lt
 8005898:	2201      	movlt	r2, #1
 800589a:	6032      	strlt	r2, [r6, #0]
 800589c:	43bb      	bics	r3, r7
 800589e:	d112      	bne.n	80058c6 <_dtoa_r+0x9e>
 80058a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80058a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80058a6:	6013      	str	r3, [r2, #0]
 80058a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80058ac:	4323      	orrs	r3, r4
 80058ae:	f000 854d 	beq.w	800634c <_dtoa_r+0xb24>
 80058b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80058b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005b0c <_dtoa_r+0x2e4>
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	f000 854f 	beq.w	800635c <_dtoa_r+0xb34>
 80058be:	f10a 0303 	add.w	r3, sl, #3
 80058c2:	f000 bd49 	b.w	8006358 <_dtoa_r+0xb30>
 80058c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80058ca:	2200      	movs	r2, #0
 80058cc:	ec51 0b17 	vmov	r0, r1, d7
 80058d0:	2300      	movs	r3, #0
 80058d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80058d6:	f7fb f8f7 	bl	8000ac8 <__aeabi_dcmpeq>
 80058da:	4680      	mov	r8, r0
 80058dc:	b158      	cbz	r0, 80058f6 <_dtoa_r+0xce>
 80058de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80058e0:	2301      	movs	r3, #1
 80058e2:	6013      	str	r3, [r2, #0]
 80058e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80058e6:	b113      	cbz	r3, 80058ee <_dtoa_r+0xc6>
 80058e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80058ea:	4b84      	ldr	r3, [pc, #528]	@ (8005afc <_dtoa_r+0x2d4>)
 80058ec:	6013      	str	r3, [r2, #0]
 80058ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005b10 <_dtoa_r+0x2e8>
 80058f2:	f000 bd33 	b.w	800635c <_dtoa_r+0xb34>
 80058f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80058fa:	aa16      	add	r2, sp, #88	@ 0x58
 80058fc:	a917      	add	r1, sp, #92	@ 0x5c
 80058fe:	4658      	mov	r0, fp
 8005900:	f001 f980 	bl	8006c04 <__d2b>
 8005904:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005908:	4681      	mov	r9, r0
 800590a:	2e00      	cmp	r6, #0
 800590c:	d077      	beq.n	80059fe <_dtoa_r+0x1d6>
 800590e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005910:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005918:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800591c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005920:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005924:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005928:	4619      	mov	r1, r3
 800592a:	2200      	movs	r2, #0
 800592c:	4b74      	ldr	r3, [pc, #464]	@ (8005b00 <_dtoa_r+0x2d8>)
 800592e:	f7fa fcab 	bl	8000288 <__aeabi_dsub>
 8005932:	a369      	add	r3, pc, #420	@ (adr r3, 8005ad8 <_dtoa_r+0x2b0>)
 8005934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005938:	f7fa fe5e 	bl	80005f8 <__aeabi_dmul>
 800593c:	a368      	add	r3, pc, #416	@ (adr r3, 8005ae0 <_dtoa_r+0x2b8>)
 800593e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005942:	f7fa fca3 	bl	800028c <__adddf3>
 8005946:	4604      	mov	r4, r0
 8005948:	4630      	mov	r0, r6
 800594a:	460d      	mov	r5, r1
 800594c:	f7fa fdea 	bl	8000524 <__aeabi_i2d>
 8005950:	a365      	add	r3, pc, #404	@ (adr r3, 8005ae8 <_dtoa_r+0x2c0>)
 8005952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005956:	f7fa fe4f 	bl	80005f8 <__aeabi_dmul>
 800595a:	4602      	mov	r2, r0
 800595c:	460b      	mov	r3, r1
 800595e:	4620      	mov	r0, r4
 8005960:	4629      	mov	r1, r5
 8005962:	f7fa fc93 	bl	800028c <__adddf3>
 8005966:	4604      	mov	r4, r0
 8005968:	460d      	mov	r5, r1
 800596a:	f7fb f8f5 	bl	8000b58 <__aeabi_d2iz>
 800596e:	2200      	movs	r2, #0
 8005970:	4607      	mov	r7, r0
 8005972:	2300      	movs	r3, #0
 8005974:	4620      	mov	r0, r4
 8005976:	4629      	mov	r1, r5
 8005978:	f7fb f8b0 	bl	8000adc <__aeabi_dcmplt>
 800597c:	b140      	cbz	r0, 8005990 <_dtoa_r+0x168>
 800597e:	4638      	mov	r0, r7
 8005980:	f7fa fdd0 	bl	8000524 <__aeabi_i2d>
 8005984:	4622      	mov	r2, r4
 8005986:	462b      	mov	r3, r5
 8005988:	f7fb f89e 	bl	8000ac8 <__aeabi_dcmpeq>
 800598c:	b900      	cbnz	r0, 8005990 <_dtoa_r+0x168>
 800598e:	3f01      	subs	r7, #1
 8005990:	2f16      	cmp	r7, #22
 8005992:	d851      	bhi.n	8005a38 <_dtoa_r+0x210>
 8005994:	4b5b      	ldr	r3, [pc, #364]	@ (8005b04 <_dtoa_r+0x2dc>)
 8005996:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800599a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059a2:	f7fb f89b 	bl	8000adc <__aeabi_dcmplt>
 80059a6:	2800      	cmp	r0, #0
 80059a8:	d048      	beq.n	8005a3c <_dtoa_r+0x214>
 80059aa:	3f01      	subs	r7, #1
 80059ac:	2300      	movs	r3, #0
 80059ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80059b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80059b2:	1b9b      	subs	r3, r3, r6
 80059b4:	1e5a      	subs	r2, r3, #1
 80059b6:	bf44      	itt	mi
 80059b8:	f1c3 0801 	rsbmi	r8, r3, #1
 80059bc:	2300      	movmi	r3, #0
 80059be:	9208      	str	r2, [sp, #32]
 80059c0:	bf54      	ite	pl
 80059c2:	f04f 0800 	movpl.w	r8, #0
 80059c6:	9308      	strmi	r3, [sp, #32]
 80059c8:	2f00      	cmp	r7, #0
 80059ca:	db39      	blt.n	8005a40 <_dtoa_r+0x218>
 80059cc:	9b08      	ldr	r3, [sp, #32]
 80059ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 80059d0:	443b      	add	r3, r7
 80059d2:	9308      	str	r3, [sp, #32]
 80059d4:	2300      	movs	r3, #0
 80059d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80059d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059da:	2b09      	cmp	r3, #9
 80059dc:	d864      	bhi.n	8005aa8 <_dtoa_r+0x280>
 80059de:	2b05      	cmp	r3, #5
 80059e0:	bfc4      	itt	gt
 80059e2:	3b04      	subgt	r3, #4
 80059e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80059e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059e8:	f1a3 0302 	sub.w	r3, r3, #2
 80059ec:	bfcc      	ite	gt
 80059ee:	2400      	movgt	r4, #0
 80059f0:	2401      	movle	r4, #1
 80059f2:	2b03      	cmp	r3, #3
 80059f4:	d863      	bhi.n	8005abe <_dtoa_r+0x296>
 80059f6:	e8df f003 	tbb	[pc, r3]
 80059fa:	372a      	.short	0x372a
 80059fc:	5535      	.short	0x5535
 80059fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005a02:	441e      	add	r6, r3
 8005a04:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	bfc1      	itttt	gt
 8005a0c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005a10:	409f      	lslgt	r7, r3
 8005a12:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005a16:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005a1a:	bfd6      	itet	le
 8005a1c:	f1c3 0320 	rsble	r3, r3, #32
 8005a20:	ea47 0003 	orrgt.w	r0, r7, r3
 8005a24:	fa04 f003 	lslle.w	r0, r4, r3
 8005a28:	f7fa fd6c 	bl	8000504 <__aeabi_ui2d>
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005a32:	3e01      	subs	r6, #1
 8005a34:	9214      	str	r2, [sp, #80]	@ 0x50
 8005a36:	e777      	b.n	8005928 <_dtoa_r+0x100>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e7b8      	b.n	80059ae <_dtoa_r+0x186>
 8005a3c:	9012      	str	r0, [sp, #72]	@ 0x48
 8005a3e:	e7b7      	b.n	80059b0 <_dtoa_r+0x188>
 8005a40:	427b      	negs	r3, r7
 8005a42:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a44:	2300      	movs	r3, #0
 8005a46:	eba8 0807 	sub.w	r8, r8, r7
 8005a4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005a4c:	e7c4      	b.n	80059d8 <_dtoa_r+0x1b0>
 8005a4e:	2300      	movs	r3, #0
 8005a50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	dc35      	bgt.n	8005ac4 <_dtoa_r+0x29c>
 8005a58:	2301      	movs	r3, #1
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	9307      	str	r3, [sp, #28]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	920e      	str	r2, [sp, #56]	@ 0x38
 8005a62:	e00b      	b.n	8005a7c <_dtoa_r+0x254>
 8005a64:	2301      	movs	r3, #1
 8005a66:	e7f3      	b.n	8005a50 <_dtoa_r+0x228>
 8005a68:	2300      	movs	r3, #0
 8005a6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a6e:	18fb      	adds	r3, r7, r3
 8005a70:	9300      	str	r3, [sp, #0]
 8005a72:	3301      	adds	r3, #1
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	9307      	str	r3, [sp, #28]
 8005a78:	bfb8      	it	lt
 8005a7a:	2301      	movlt	r3, #1
 8005a7c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005a80:	2100      	movs	r1, #0
 8005a82:	2204      	movs	r2, #4
 8005a84:	f102 0514 	add.w	r5, r2, #20
 8005a88:	429d      	cmp	r5, r3
 8005a8a:	d91f      	bls.n	8005acc <_dtoa_r+0x2a4>
 8005a8c:	6041      	str	r1, [r0, #4]
 8005a8e:	4658      	mov	r0, fp
 8005a90:	f000 fd8e 	bl	80065b0 <_Balloc>
 8005a94:	4682      	mov	sl, r0
 8005a96:	2800      	cmp	r0, #0
 8005a98:	d13c      	bne.n	8005b14 <_dtoa_r+0x2ec>
 8005a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8005b08 <_dtoa_r+0x2e0>)
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005aa2:	e6d8      	b.n	8005856 <_dtoa_r+0x2e>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e7e0      	b.n	8005a6a <_dtoa_r+0x242>
 8005aa8:	2401      	movs	r4, #1
 8005aaa:	2300      	movs	r3, #0
 8005aac:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aae:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	9307      	str	r3, [sp, #28]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	2312      	movs	r3, #18
 8005abc:	e7d0      	b.n	8005a60 <_dtoa_r+0x238>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ac2:	e7f5      	b.n	8005ab0 <_dtoa_r+0x288>
 8005ac4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ac6:	9300      	str	r3, [sp, #0]
 8005ac8:	9307      	str	r3, [sp, #28]
 8005aca:	e7d7      	b.n	8005a7c <_dtoa_r+0x254>
 8005acc:	3101      	adds	r1, #1
 8005ace:	0052      	lsls	r2, r2, #1
 8005ad0:	e7d8      	b.n	8005a84 <_dtoa_r+0x25c>
 8005ad2:	bf00      	nop
 8005ad4:	f3af 8000 	nop.w
 8005ad8:	636f4361 	.word	0x636f4361
 8005adc:	3fd287a7 	.word	0x3fd287a7
 8005ae0:	8b60c8b3 	.word	0x8b60c8b3
 8005ae4:	3fc68a28 	.word	0x3fc68a28
 8005ae8:	509f79fb 	.word	0x509f79fb
 8005aec:	3fd34413 	.word	0x3fd34413
 8005af0:	0800811c 	.word	0x0800811c
 8005af4:	08008133 	.word	0x08008133
 8005af8:	7ff00000 	.word	0x7ff00000
 8005afc:	080080ec 	.word	0x080080ec
 8005b00:	3ff80000 	.word	0x3ff80000
 8005b04:	08008230 	.word	0x08008230
 8005b08:	0800818b 	.word	0x0800818b
 8005b0c:	08008118 	.word	0x08008118
 8005b10:	080080eb 	.word	0x080080eb
 8005b14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005b18:	6018      	str	r0, [r3, #0]
 8005b1a:	9b07      	ldr	r3, [sp, #28]
 8005b1c:	2b0e      	cmp	r3, #14
 8005b1e:	f200 80a4 	bhi.w	8005c6a <_dtoa_r+0x442>
 8005b22:	2c00      	cmp	r4, #0
 8005b24:	f000 80a1 	beq.w	8005c6a <_dtoa_r+0x442>
 8005b28:	2f00      	cmp	r7, #0
 8005b2a:	dd33      	ble.n	8005b94 <_dtoa_r+0x36c>
 8005b2c:	4bad      	ldr	r3, [pc, #692]	@ (8005de4 <_dtoa_r+0x5bc>)
 8005b2e:	f007 020f 	and.w	r2, r7, #15
 8005b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b36:	ed93 7b00 	vldr	d7, [r3]
 8005b3a:	05f8      	lsls	r0, r7, #23
 8005b3c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005b40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005b44:	d516      	bpl.n	8005b74 <_dtoa_r+0x34c>
 8005b46:	4ba8      	ldr	r3, [pc, #672]	@ (8005de8 <_dtoa_r+0x5c0>)
 8005b48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b50:	f7fa fe7c 	bl	800084c <__aeabi_ddiv>
 8005b54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b58:	f004 040f 	and.w	r4, r4, #15
 8005b5c:	2603      	movs	r6, #3
 8005b5e:	4da2      	ldr	r5, [pc, #648]	@ (8005de8 <_dtoa_r+0x5c0>)
 8005b60:	b954      	cbnz	r4, 8005b78 <_dtoa_r+0x350>
 8005b62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b6a:	f7fa fe6f 	bl	800084c <__aeabi_ddiv>
 8005b6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b72:	e028      	b.n	8005bc6 <_dtoa_r+0x39e>
 8005b74:	2602      	movs	r6, #2
 8005b76:	e7f2      	b.n	8005b5e <_dtoa_r+0x336>
 8005b78:	07e1      	lsls	r1, r4, #31
 8005b7a:	d508      	bpl.n	8005b8e <_dtoa_r+0x366>
 8005b7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b84:	f7fa fd38 	bl	80005f8 <__aeabi_dmul>
 8005b88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b8c:	3601      	adds	r6, #1
 8005b8e:	1064      	asrs	r4, r4, #1
 8005b90:	3508      	adds	r5, #8
 8005b92:	e7e5      	b.n	8005b60 <_dtoa_r+0x338>
 8005b94:	f000 80d2 	beq.w	8005d3c <_dtoa_r+0x514>
 8005b98:	427c      	negs	r4, r7
 8005b9a:	4b92      	ldr	r3, [pc, #584]	@ (8005de4 <_dtoa_r+0x5bc>)
 8005b9c:	4d92      	ldr	r5, [pc, #584]	@ (8005de8 <_dtoa_r+0x5c0>)
 8005b9e:	f004 020f 	and.w	r2, r4, #15
 8005ba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005baa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bae:	f7fa fd23 	bl	80005f8 <__aeabi_dmul>
 8005bb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bb6:	1124      	asrs	r4, r4, #4
 8005bb8:	2300      	movs	r3, #0
 8005bba:	2602      	movs	r6, #2
 8005bbc:	2c00      	cmp	r4, #0
 8005bbe:	f040 80b2 	bne.w	8005d26 <_dtoa_r+0x4fe>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1d3      	bne.n	8005b6e <_dtoa_r+0x346>
 8005bc6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005bc8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 80b7 	beq.w	8005d40 <_dtoa_r+0x518>
 8005bd2:	4b86      	ldr	r3, [pc, #536]	@ (8005dec <_dtoa_r+0x5c4>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	4629      	mov	r1, r5
 8005bda:	f7fa ff7f 	bl	8000adc <__aeabi_dcmplt>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	f000 80ae 	beq.w	8005d40 <_dtoa_r+0x518>
 8005be4:	9b07      	ldr	r3, [sp, #28]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f000 80aa 	beq.w	8005d40 <_dtoa_r+0x518>
 8005bec:	9b00      	ldr	r3, [sp, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	dd37      	ble.n	8005c62 <_dtoa_r+0x43a>
 8005bf2:	1e7b      	subs	r3, r7, #1
 8005bf4:	9304      	str	r3, [sp, #16]
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	4b7d      	ldr	r3, [pc, #500]	@ (8005df0 <_dtoa_r+0x5c8>)
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	4629      	mov	r1, r5
 8005bfe:	f7fa fcfb 	bl	80005f8 <__aeabi_dmul>
 8005c02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c06:	9c00      	ldr	r4, [sp, #0]
 8005c08:	3601      	adds	r6, #1
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	f7fa fc8a 	bl	8000524 <__aeabi_i2d>
 8005c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c14:	f7fa fcf0 	bl	80005f8 <__aeabi_dmul>
 8005c18:	4b76      	ldr	r3, [pc, #472]	@ (8005df4 <_dtoa_r+0x5cc>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f7fa fb36 	bl	800028c <__adddf3>
 8005c20:	4605      	mov	r5, r0
 8005c22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005c26:	2c00      	cmp	r4, #0
 8005c28:	f040 808d 	bne.w	8005d46 <_dtoa_r+0x51e>
 8005c2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c30:	4b71      	ldr	r3, [pc, #452]	@ (8005df8 <_dtoa_r+0x5d0>)
 8005c32:	2200      	movs	r2, #0
 8005c34:	f7fa fb28 	bl	8000288 <__aeabi_dsub>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c40:	462a      	mov	r2, r5
 8005c42:	4633      	mov	r3, r6
 8005c44:	f7fa ff68 	bl	8000b18 <__aeabi_dcmpgt>
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	f040 828b 	bne.w	8006164 <_dtoa_r+0x93c>
 8005c4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c52:	462a      	mov	r2, r5
 8005c54:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005c58:	f7fa ff40 	bl	8000adc <__aeabi_dcmplt>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	f040 8128 	bne.w	8005eb2 <_dtoa_r+0x68a>
 8005c62:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005c66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005c6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f2c0 815a 	blt.w	8005f26 <_dtoa_r+0x6fe>
 8005c72:	2f0e      	cmp	r7, #14
 8005c74:	f300 8157 	bgt.w	8005f26 <_dtoa_r+0x6fe>
 8005c78:	4b5a      	ldr	r3, [pc, #360]	@ (8005de4 <_dtoa_r+0x5bc>)
 8005c7a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c7e:	ed93 7b00 	vldr	d7, [r3]
 8005c82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	ed8d 7b00 	vstr	d7, [sp]
 8005c8a:	da03      	bge.n	8005c94 <_dtoa_r+0x46c>
 8005c8c:	9b07      	ldr	r3, [sp, #28]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f340 8101 	ble.w	8005e96 <_dtoa_r+0x66e>
 8005c94:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005c98:	4656      	mov	r6, sl
 8005c9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	4629      	mov	r1, r5
 8005ca2:	f7fa fdd3 	bl	800084c <__aeabi_ddiv>
 8005ca6:	f7fa ff57 	bl	8000b58 <__aeabi_d2iz>
 8005caa:	4680      	mov	r8, r0
 8005cac:	f7fa fc3a 	bl	8000524 <__aeabi_i2d>
 8005cb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cb4:	f7fa fca0 	bl	80005f8 <__aeabi_dmul>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	460b      	mov	r3, r1
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005cc4:	f7fa fae0 	bl	8000288 <__aeabi_dsub>
 8005cc8:	f806 4b01 	strb.w	r4, [r6], #1
 8005ccc:	9d07      	ldr	r5, [sp, #28]
 8005cce:	eba6 040a 	sub.w	r4, r6, sl
 8005cd2:	42a5      	cmp	r5, r4
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	f040 8117 	bne.w	8005f0a <_dtoa_r+0x6e2>
 8005cdc:	f7fa fad6 	bl	800028c <__adddf3>
 8005ce0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	460d      	mov	r5, r1
 8005ce8:	f7fa ff16 	bl	8000b18 <__aeabi_dcmpgt>
 8005cec:	2800      	cmp	r0, #0
 8005cee:	f040 80f9 	bne.w	8005ee4 <_dtoa_r+0x6bc>
 8005cf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	f7fa fee5 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cfe:	b118      	cbz	r0, 8005d08 <_dtoa_r+0x4e0>
 8005d00:	f018 0f01 	tst.w	r8, #1
 8005d04:	f040 80ee 	bne.w	8005ee4 <_dtoa_r+0x6bc>
 8005d08:	4649      	mov	r1, r9
 8005d0a:	4658      	mov	r0, fp
 8005d0c:	f000 fc90 	bl	8006630 <_Bfree>
 8005d10:	2300      	movs	r3, #0
 8005d12:	7033      	strb	r3, [r6, #0]
 8005d14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005d16:	3701      	adds	r7, #1
 8005d18:	601f      	str	r7, [r3, #0]
 8005d1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 831d 	beq.w	800635c <_dtoa_r+0xb34>
 8005d22:	601e      	str	r6, [r3, #0]
 8005d24:	e31a      	b.n	800635c <_dtoa_r+0xb34>
 8005d26:	07e2      	lsls	r2, r4, #31
 8005d28:	d505      	bpl.n	8005d36 <_dtoa_r+0x50e>
 8005d2a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005d2e:	f7fa fc63 	bl	80005f8 <__aeabi_dmul>
 8005d32:	3601      	adds	r6, #1
 8005d34:	2301      	movs	r3, #1
 8005d36:	1064      	asrs	r4, r4, #1
 8005d38:	3508      	adds	r5, #8
 8005d3a:	e73f      	b.n	8005bbc <_dtoa_r+0x394>
 8005d3c:	2602      	movs	r6, #2
 8005d3e:	e742      	b.n	8005bc6 <_dtoa_r+0x39e>
 8005d40:	9c07      	ldr	r4, [sp, #28]
 8005d42:	9704      	str	r7, [sp, #16]
 8005d44:	e761      	b.n	8005c0a <_dtoa_r+0x3e2>
 8005d46:	4b27      	ldr	r3, [pc, #156]	@ (8005de4 <_dtoa_r+0x5bc>)
 8005d48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005d4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d52:	4454      	add	r4, sl
 8005d54:	2900      	cmp	r1, #0
 8005d56:	d053      	beq.n	8005e00 <_dtoa_r+0x5d8>
 8005d58:	4928      	ldr	r1, [pc, #160]	@ (8005dfc <_dtoa_r+0x5d4>)
 8005d5a:	2000      	movs	r0, #0
 8005d5c:	f7fa fd76 	bl	800084c <__aeabi_ddiv>
 8005d60:	4633      	mov	r3, r6
 8005d62:	462a      	mov	r2, r5
 8005d64:	f7fa fa90 	bl	8000288 <__aeabi_dsub>
 8005d68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d6c:	4656      	mov	r6, sl
 8005d6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d72:	f7fa fef1 	bl	8000b58 <__aeabi_d2iz>
 8005d76:	4605      	mov	r5, r0
 8005d78:	f7fa fbd4 	bl	8000524 <__aeabi_i2d>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d84:	f7fa fa80 	bl	8000288 <__aeabi_dsub>
 8005d88:	3530      	adds	r5, #48	@ 0x30
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d92:	f806 5b01 	strb.w	r5, [r6], #1
 8005d96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d9a:	f7fa fe9f 	bl	8000adc <__aeabi_dcmplt>
 8005d9e:	2800      	cmp	r0, #0
 8005da0:	d171      	bne.n	8005e86 <_dtoa_r+0x65e>
 8005da2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005da6:	4911      	ldr	r1, [pc, #68]	@ (8005dec <_dtoa_r+0x5c4>)
 8005da8:	2000      	movs	r0, #0
 8005daa:	f7fa fa6d 	bl	8000288 <__aeabi_dsub>
 8005dae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005db2:	f7fa fe93 	bl	8000adc <__aeabi_dcmplt>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f040 8095 	bne.w	8005ee6 <_dtoa_r+0x6be>
 8005dbc:	42a6      	cmp	r6, r4
 8005dbe:	f43f af50 	beq.w	8005c62 <_dtoa_r+0x43a>
 8005dc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8005df0 <_dtoa_r+0x5c8>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f7fa fc15 	bl	80005f8 <__aeabi_dmul>
 8005dce:	4b08      	ldr	r3, [pc, #32]	@ (8005df0 <_dtoa_r+0x5c8>)
 8005dd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005dda:	f7fa fc0d 	bl	80005f8 <__aeabi_dmul>
 8005dde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005de2:	e7c4      	b.n	8005d6e <_dtoa_r+0x546>
 8005de4:	08008230 	.word	0x08008230
 8005de8:	08008208 	.word	0x08008208
 8005dec:	3ff00000 	.word	0x3ff00000
 8005df0:	40240000 	.word	0x40240000
 8005df4:	401c0000 	.word	0x401c0000
 8005df8:	40140000 	.word	0x40140000
 8005dfc:	3fe00000 	.word	0x3fe00000
 8005e00:	4631      	mov	r1, r6
 8005e02:	4628      	mov	r0, r5
 8005e04:	f7fa fbf8 	bl	80005f8 <__aeabi_dmul>
 8005e08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e0c:	9415      	str	r4, [sp, #84]	@ 0x54
 8005e0e:	4656      	mov	r6, sl
 8005e10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e14:	f7fa fea0 	bl	8000b58 <__aeabi_d2iz>
 8005e18:	4605      	mov	r5, r0
 8005e1a:	f7fa fb83 	bl	8000524 <__aeabi_i2d>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	460b      	mov	r3, r1
 8005e22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e26:	f7fa fa2f 	bl	8000288 <__aeabi_dsub>
 8005e2a:	3530      	adds	r5, #48	@ 0x30
 8005e2c:	f806 5b01 	strb.w	r5, [r6], #1
 8005e30:	4602      	mov	r2, r0
 8005e32:	460b      	mov	r3, r1
 8005e34:	42a6      	cmp	r6, r4
 8005e36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e3a:	f04f 0200 	mov.w	r2, #0
 8005e3e:	d124      	bne.n	8005e8a <_dtoa_r+0x662>
 8005e40:	4bac      	ldr	r3, [pc, #688]	@ (80060f4 <_dtoa_r+0x8cc>)
 8005e42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e46:	f7fa fa21 	bl	800028c <__adddf3>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e52:	f7fa fe61 	bl	8000b18 <__aeabi_dcmpgt>
 8005e56:	2800      	cmp	r0, #0
 8005e58:	d145      	bne.n	8005ee6 <_dtoa_r+0x6be>
 8005e5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e5e:	49a5      	ldr	r1, [pc, #660]	@ (80060f4 <_dtoa_r+0x8cc>)
 8005e60:	2000      	movs	r0, #0
 8005e62:	f7fa fa11 	bl	8000288 <__aeabi_dsub>
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e6e:	f7fa fe35 	bl	8000adc <__aeabi_dcmplt>
 8005e72:	2800      	cmp	r0, #0
 8005e74:	f43f aef5 	beq.w	8005c62 <_dtoa_r+0x43a>
 8005e78:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005e7a:	1e73      	subs	r3, r6, #1
 8005e7c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005e7e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005e82:	2b30      	cmp	r3, #48	@ 0x30
 8005e84:	d0f8      	beq.n	8005e78 <_dtoa_r+0x650>
 8005e86:	9f04      	ldr	r7, [sp, #16]
 8005e88:	e73e      	b.n	8005d08 <_dtoa_r+0x4e0>
 8005e8a:	4b9b      	ldr	r3, [pc, #620]	@ (80060f8 <_dtoa_r+0x8d0>)
 8005e8c:	f7fa fbb4 	bl	80005f8 <__aeabi_dmul>
 8005e90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e94:	e7bc      	b.n	8005e10 <_dtoa_r+0x5e8>
 8005e96:	d10c      	bne.n	8005eb2 <_dtoa_r+0x68a>
 8005e98:	4b98      	ldr	r3, [pc, #608]	@ (80060fc <_dtoa_r+0x8d4>)
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ea0:	f7fa fbaa 	bl	80005f8 <__aeabi_dmul>
 8005ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ea8:	f7fa fe2c 	bl	8000b04 <__aeabi_dcmpge>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	f000 8157 	beq.w	8006160 <_dtoa_r+0x938>
 8005eb2:	2400      	movs	r4, #0
 8005eb4:	4625      	mov	r5, r4
 8005eb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005eb8:	43db      	mvns	r3, r3
 8005eba:	9304      	str	r3, [sp, #16]
 8005ebc:	4656      	mov	r6, sl
 8005ebe:	2700      	movs	r7, #0
 8005ec0:	4621      	mov	r1, r4
 8005ec2:	4658      	mov	r0, fp
 8005ec4:	f000 fbb4 	bl	8006630 <_Bfree>
 8005ec8:	2d00      	cmp	r5, #0
 8005eca:	d0dc      	beq.n	8005e86 <_dtoa_r+0x65e>
 8005ecc:	b12f      	cbz	r7, 8005eda <_dtoa_r+0x6b2>
 8005ece:	42af      	cmp	r7, r5
 8005ed0:	d003      	beq.n	8005eda <_dtoa_r+0x6b2>
 8005ed2:	4639      	mov	r1, r7
 8005ed4:	4658      	mov	r0, fp
 8005ed6:	f000 fbab 	bl	8006630 <_Bfree>
 8005eda:	4629      	mov	r1, r5
 8005edc:	4658      	mov	r0, fp
 8005ede:	f000 fba7 	bl	8006630 <_Bfree>
 8005ee2:	e7d0      	b.n	8005e86 <_dtoa_r+0x65e>
 8005ee4:	9704      	str	r7, [sp, #16]
 8005ee6:	4633      	mov	r3, r6
 8005ee8:	461e      	mov	r6, r3
 8005eea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005eee:	2a39      	cmp	r2, #57	@ 0x39
 8005ef0:	d107      	bne.n	8005f02 <_dtoa_r+0x6da>
 8005ef2:	459a      	cmp	sl, r3
 8005ef4:	d1f8      	bne.n	8005ee8 <_dtoa_r+0x6c0>
 8005ef6:	9a04      	ldr	r2, [sp, #16]
 8005ef8:	3201      	adds	r2, #1
 8005efa:	9204      	str	r2, [sp, #16]
 8005efc:	2230      	movs	r2, #48	@ 0x30
 8005efe:	f88a 2000 	strb.w	r2, [sl]
 8005f02:	781a      	ldrb	r2, [r3, #0]
 8005f04:	3201      	adds	r2, #1
 8005f06:	701a      	strb	r2, [r3, #0]
 8005f08:	e7bd      	b.n	8005e86 <_dtoa_r+0x65e>
 8005f0a:	4b7b      	ldr	r3, [pc, #492]	@ (80060f8 <_dtoa_r+0x8d0>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f7fa fb73 	bl	80005f8 <__aeabi_dmul>
 8005f12:	2200      	movs	r2, #0
 8005f14:	2300      	movs	r3, #0
 8005f16:	4604      	mov	r4, r0
 8005f18:	460d      	mov	r5, r1
 8005f1a:	f7fa fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f1e:	2800      	cmp	r0, #0
 8005f20:	f43f aebb 	beq.w	8005c9a <_dtoa_r+0x472>
 8005f24:	e6f0      	b.n	8005d08 <_dtoa_r+0x4e0>
 8005f26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005f28:	2a00      	cmp	r2, #0
 8005f2a:	f000 80db 	beq.w	80060e4 <_dtoa_r+0x8bc>
 8005f2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f30:	2a01      	cmp	r2, #1
 8005f32:	f300 80bf 	bgt.w	80060b4 <_dtoa_r+0x88c>
 8005f36:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005f38:	2a00      	cmp	r2, #0
 8005f3a:	f000 80b7 	beq.w	80060ac <_dtoa_r+0x884>
 8005f3e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005f42:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f44:	4646      	mov	r6, r8
 8005f46:	9a08      	ldr	r2, [sp, #32]
 8005f48:	2101      	movs	r1, #1
 8005f4a:	441a      	add	r2, r3
 8005f4c:	4658      	mov	r0, fp
 8005f4e:	4498      	add	r8, r3
 8005f50:	9208      	str	r2, [sp, #32]
 8005f52:	f000 fc21 	bl	8006798 <__i2b>
 8005f56:	4605      	mov	r5, r0
 8005f58:	b15e      	cbz	r6, 8005f72 <_dtoa_r+0x74a>
 8005f5a:	9b08      	ldr	r3, [sp, #32]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	dd08      	ble.n	8005f72 <_dtoa_r+0x74a>
 8005f60:	42b3      	cmp	r3, r6
 8005f62:	9a08      	ldr	r2, [sp, #32]
 8005f64:	bfa8      	it	ge
 8005f66:	4633      	movge	r3, r6
 8005f68:	eba8 0803 	sub.w	r8, r8, r3
 8005f6c:	1af6      	subs	r6, r6, r3
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	9308      	str	r3, [sp, #32]
 8005f72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f74:	b1f3      	cbz	r3, 8005fb4 <_dtoa_r+0x78c>
 8005f76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 80b7 	beq.w	80060ec <_dtoa_r+0x8c4>
 8005f7e:	b18c      	cbz	r4, 8005fa4 <_dtoa_r+0x77c>
 8005f80:	4629      	mov	r1, r5
 8005f82:	4622      	mov	r2, r4
 8005f84:	4658      	mov	r0, fp
 8005f86:	f000 fcc7 	bl	8006918 <__pow5mult>
 8005f8a:	464a      	mov	r2, r9
 8005f8c:	4601      	mov	r1, r0
 8005f8e:	4605      	mov	r5, r0
 8005f90:	4658      	mov	r0, fp
 8005f92:	f000 fc17 	bl	80067c4 <__multiply>
 8005f96:	4649      	mov	r1, r9
 8005f98:	9004      	str	r0, [sp, #16]
 8005f9a:	4658      	mov	r0, fp
 8005f9c:	f000 fb48 	bl	8006630 <_Bfree>
 8005fa0:	9b04      	ldr	r3, [sp, #16]
 8005fa2:	4699      	mov	r9, r3
 8005fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fa6:	1b1a      	subs	r2, r3, r4
 8005fa8:	d004      	beq.n	8005fb4 <_dtoa_r+0x78c>
 8005faa:	4649      	mov	r1, r9
 8005fac:	4658      	mov	r0, fp
 8005fae:	f000 fcb3 	bl	8006918 <__pow5mult>
 8005fb2:	4681      	mov	r9, r0
 8005fb4:	2101      	movs	r1, #1
 8005fb6:	4658      	mov	r0, fp
 8005fb8:	f000 fbee 	bl	8006798 <__i2b>
 8005fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fbe:	4604      	mov	r4, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 81cf 	beq.w	8006364 <_dtoa_r+0xb3c>
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	4601      	mov	r1, r0
 8005fca:	4658      	mov	r0, fp
 8005fcc:	f000 fca4 	bl	8006918 <__pow5mult>
 8005fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	4604      	mov	r4, r0
 8005fd6:	f300 8095 	bgt.w	8006104 <_dtoa_r+0x8dc>
 8005fda:	9b02      	ldr	r3, [sp, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f040 8087 	bne.w	80060f0 <_dtoa_r+0x8c8>
 8005fe2:	9b03      	ldr	r3, [sp, #12]
 8005fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f040 8089 	bne.w	8006100 <_dtoa_r+0x8d8>
 8005fee:	9b03      	ldr	r3, [sp, #12]
 8005ff0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ff4:	0d1b      	lsrs	r3, r3, #20
 8005ff6:	051b      	lsls	r3, r3, #20
 8005ff8:	b12b      	cbz	r3, 8006006 <_dtoa_r+0x7de>
 8005ffa:	9b08      	ldr	r3, [sp, #32]
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	9308      	str	r3, [sp, #32]
 8006000:	f108 0801 	add.w	r8, r8, #1
 8006004:	2301      	movs	r3, #1
 8006006:	930a      	str	r3, [sp, #40]	@ 0x28
 8006008:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800600a:	2b00      	cmp	r3, #0
 800600c:	f000 81b0 	beq.w	8006370 <_dtoa_r+0xb48>
 8006010:	6923      	ldr	r3, [r4, #16]
 8006012:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006016:	6918      	ldr	r0, [r3, #16]
 8006018:	f000 fb72 	bl	8006700 <__hi0bits>
 800601c:	f1c0 0020 	rsb	r0, r0, #32
 8006020:	9b08      	ldr	r3, [sp, #32]
 8006022:	4418      	add	r0, r3
 8006024:	f010 001f 	ands.w	r0, r0, #31
 8006028:	d077      	beq.n	800611a <_dtoa_r+0x8f2>
 800602a:	f1c0 0320 	rsb	r3, r0, #32
 800602e:	2b04      	cmp	r3, #4
 8006030:	dd6b      	ble.n	800610a <_dtoa_r+0x8e2>
 8006032:	9b08      	ldr	r3, [sp, #32]
 8006034:	f1c0 001c 	rsb	r0, r0, #28
 8006038:	4403      	add	r3, r0
 800603a:	4480      	add	r8, r0
 800603c:	4406      	add	r6, r0
 800603e:	9308      	str	r3, [sp, #32]
 8006040:	f1b8 0f00 	cmp.w	r8, #0
 8006044:	dd05      	ble.n	8006052 <_dtoa_r+0x82a>
 8006046:	4649      	mov	r1, r9
 8006048:	4642      	mov	r2, r8
 800604a:	4658      	mov	r0, fp
 800604c:	f000 fcbe 	bl	80069cc <__lshift>
 8006050:	4681      	mov	r9, r0
 8006052:	9b08      	ldr	r3, [sp, #32]
 8006054:	2b00      	cmp	r3, #0
 8006056:	dd05      	ble.n	8006064 <_dtoa_r+0x83c>
 8006058:	4621      	mov	r1, r4
 800605a:	461a      	mov	r2, r3
 800605c:	4658      	mov	r0, fp
 800605e:	f000 fcb5 	bl	80069cc <__lshift>
 8006062:	4604      	mov	r4, r0
 8006064:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006066:	2b00      	cmp	r3, #0
 8006068:	d059      	beq.n	800611e <_dtoa_r+0x8f6>
 800606a:	4621      	mov	r1, r4
 800606c:	4648      	mov	r0, r9
 800606e:	f000 fd19 	bl	8006aa4 <__mcmp>
 8006072:	2800      	cmp	r0, #0
 8006074:	da53      	bge.n	800611e <_dtoa_r+0x8f6>
 8006076:	1e7b      	subs	r3, r7, #1
 8006078:	9304      	str	r3, [sp, #16]
 800607a:	4649      	mov	r1, r9
 800607c:	2300      	movs	r3, #0
 800607e:	220a      	movs	r2, #10
 8006080:	4658      	mov	r0, fp
 8006082:	f000 faf7 	bl	8006674 <__multadd>
 8006086:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006088:	4681      	mov	r9, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	f000 8172 	beq.w	8006374 <_dtoa_r+0xb4c>
 8006090:	2300      	movs	r3, #0
 8006092:	4629      	mov	r1, r5
 8006094:	220a      	movs	r2, #10
 8006096:	4658      	mov	r0, fp
 8006098:	f000 faec 	bl	8006674 <__multadd>
 800609c:	9b00      	ldr	r3, [sp, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	4605      	mov	r5, r0
 80060a2:	dc67      	bgt.n	8006174 <_dtoa_r+0x94c>
 80060a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	dc41      	bgt.n	800612e <_dtoa_r+0x906>
 80060aa:	e063      	b.n	8006174 <_dtoa_r+0x94c>
 80060ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80060ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80060b2:	e746      	b.n	8005f42 <_dtoa_r+0x71a>
 80060b4:	9b07      	ldr	r3, [sp, #28]
 80060b6:	1e5c      	subs	r4, r3, #1
 80060b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060ba:	42a3      	cmp	r3, r4
 80060bc:	bfbf      	itttt	lt
 80060be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80060c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80060c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80060c4:	1ae3      	sublt	r3, r4, r3
 80060c6:	bfb4      	ite	lt
 80060c8:	18d2      	addlt	r2, r2, r3
 80060ca:	1b1c      	subge	r4, r3, r4
 80060cc:	9b07      	ldr	r3, [sp, #28]
 80060ce:	bfbc      	itt	lt
 80060d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80060d2:	2400      	movlt	r4, #0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	bfb5      	itete	lt
 80060d8:	eba8 0603 	sublt.w	r6, r8, r3
 80060dc:	9b07      	ldrge	r3, [sp, #28]
 80060de:	2300      	movlt	r3, #0
 80060e0:	4646      	movge	r6, r8
 80060e2:	e730      	b.n	8005f46 <_dtoa_r+0x71e>
 80060e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80060e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80060e8:	4646      	mov	r6, r8
 80060ea:	e735      	b.n	8005f58 <_dtoa_r+0x730>
 80060ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060ee:	e75c      	b.n	8005faa <_dtoa_r+0x782>
 80060f0:	2300      	movs	r3, #0
 80060f2:	e788      	b.n	8006006 <_dtoa_r+0x7de>
 80060f4:	3fe00000 	.word	0x3fe00000
 80060f8:	40240000 	.word	0x40240000
 80060fc:	40140000 	.word	0x40140000
 8006100:	9b02      	ldr	r3, [sp, #8]
 8006102:	e780      	b.n	8006006 <_dtoa_r+0x7de>
 8006104:	2300      	movs	r3, #0
 8006106:	930a      	str	r3, [sp, #40]	@ 0x28
 8006108:	e782      	b.n	8006010 <_dtoa_r+0x7e8>
 800610a:	d099      	beq.n	8006040 <_dtoa_r+0x818>
 800610c:	9a08      	ldr	r2, [sp, #32]
 800610e:	331c      	adds	r3, #28
 8006110:	441a      	add	r2, r3
 8006112:	4498      	add	r8, r3
 8006114:	441e      	add	r6, r3
 8006116:	9208      	str	r2, [sp, #32]
 8006118:	e792      	b.n	8006040 <_dtoa_r+0x818>
 800611a:	4603      	mov	r3, r0
 800611c:	e7f6      	b.n	800610c <_dtoa_r+0x8e4>
 800611e:	9b07      	ldr	r3, [sp, #28]
 8006120:	9704      	str	r7, [sp, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	dc20      	bgt.n	8006168 <_dtoa_r+0x940>
 8006126:	9300      	str	r3, [sp, #0]
 8006128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800612a:	2b02      	cmp	r3, #2
 800612c:	dd1e      	ble.n	800616c <_dtoa_r+0x944>
 800612e:	9b00      	ldr	r3, [sp, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	f47f aec0 	bne.w	8005eb6 <_dtoa_r+0x68e>
 8006136:	4621      	mov	r1, r4
 8006138:	2205      	movs	r2, #5
 800613a:	4658      	mov	r0, fp
 800613c:	f000 fa9a 	bl	8006674 <__multadd>
 8006140:	4601      	mov	r1, r0
 8006142:	4604      	mov	r4, r0
 8006144:	4648      	mov	r0, r9
 8006146:	f000 fcad 	bl	8006aa4 <__mcmp>
 800614a:	2800      	cmp	r0, #0
 800614c:	f77f aeb3 	ble.w	8005eb6 <_dtoa_r+0x68e>
 8006150:	4656      	mov	r6, sl
 8006152:	2331      	movs	r3, #49	@ 0x31
 8006154:	f806 3b01 	strb.w	r3, [r6], #1
 8006158:	9b04      	ldr	r3, [sp, #16]
 800615a:	3301      	adds	r3, #1
 800615c:	9304      	str	r3, [sp, #16]
 800615e:	e6ae      	b.n	8005ebe <_dtoa_r+0x696>
 8006160:	9c07      	ldr	r4, [sp, #28]
 8006162:	9704      	str	r7, [sp, #16]
 8006164:	4625      	mov	r5, r4
 8006166:	e7f3      	b.n	8006150 <_dtoa_r+0x928>
 8006168:	9b07      	ldr	r3, [sp, #28]
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800616e:	2b00      	cmp	r3, #0
 8006170:	f000 8104 	beq.w	800637c <_dtoa_r+0xb54>
 8006174:	2e00      	cmp	r6, #0
 8006176:	dd05      	ble.n	8006184 <_dtoa_r+0x95c>
 8006178:	4629      	mov	r1, r5
 800617a:	4632      	mov	r2, r6
 800617c:	4658      	mov	r0, fp
 800617e:	f000 fc25 	bl	80069cc <__lshift>
 8006182:	4605      	mov	r5, r0
 8006184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006186:	2b00      	cmp	r3, #0
 8006188:	d05a      	beq.n	8006240 <_dtoa_r+0xa18>
 800618a:	6869      	ldr	r1, [r5, #4]
 800618c:	4658      	mov	r0, fp
 800618e:	f000 fa0f 	bl	80065b0 <_Balloc>
 8006192:	4606      	mov	r6, r0
 8006194:	b928      	cbnz	r0, 80061a2 <_dtoa_r+0x97a>
 8006196:	4b84      	ldr	r3, [pc, #528]	@ (80063a8 <_dtoa_r+0xb80>)
 8006198:	4602      	mov	r2, r0
 800619a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800619e:	f7ff bb5a 	b.w	8005856 <_dtoa_r+0x2e>
 80061a2:	692a      	ldr	r2, [r5, #16]
 80061a4:	3202      	adds	r2, #2
 80061a6:	0092      	lsls	r2, r2, #2
 80061a8:	f105 010c 	add.w	r1, r5, #12
 80061ac:	300c      	adds	r0, #12
 80061ae:	f001 f803 	bl	80071b8 <memcpy>
 80061b2:	2201      	movs	r2, #1
 80061b4:	4631      	mov	r1, r6
 80061b6:	4658      	mov	r0, fp
 80061b8:	f000 fc08 	bl	80069cc <__lshift>
 80061bc:	f10a 0301 	add.w	r3, sl, #1
 80061c0:	9307      	str	r3, [sp, #28]
 80061c2:	9b00      	ldr	r3, [sp, #0]
 80061c4:	4453      	add	r3, sl
 80061c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061c8:	9b02      	ldr	r3, [sp, #8]
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	462f      	mov	r7, r5
 80061d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80061d2:	4605      	mov	r5, r0
 80061d4:	9b07      	ldr	r3, [sp, #28]
 80061d6:	4621      	mov	r1, r4
 80061d8:	3b01      	subs	r3, #1
 80061da:	4648      	mov	r0, r9
 80061dc:	9300      	str	r3, [sp, #0]
 80061de:	f7ff fa9a 	bl	8005716 <quorem>
 80061e2:	4639      	mov	r1, r7
 80061e4:	9002      	str	r0, [sp, #8]
 80061e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80061ea:	4648      	mov	r0, r9
 80061ec:	f000 fc5a 	bl	8006aa4 <__mcmp>
 80061f0:	462a      	mov	r2, r5
 80061f2:	9008      	str	r0, [sp, #32]
 80061f4:	4621      	mov	r1, r4
 80061f6:	4658      	mov	r0, fp
 80061f8:	f000 fc70 	bl	8006adc <__mdiff>
 80061fc:	68c2      	ldr	r2, [r0, #12]
 80061fe:	4606      	mov	r6, r0
 8006200:	bb02      	cbnz	r2, 8006244 <_dtoa_r+0xa1c>
 8006202:	4601      	mov	r1, r0
 8006204:	4648      	mov	r0, r9
 8006206:	f000 fc4d 	bl	8006aa4 <__mcmp>
 800620a:	4602      	mov	r2, r0
 800620c:	4631      	mov	r1, r6
 800620e:	4658      	mov	r0, fp
 8006210:	920e      	str	r2, [sp, #56]	@ 0x38
 8006212:	f000 fa0d 	bl	8006630 <_Bfree>
 8006216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006218:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800621a:	9e07      	ldr	r6, [sp, #28]
 800621c:	ea43 0102 	orr.w	r1, r3, r2
 8006220:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006222:	4319      	orrs	r1, r3
 8006224:	d110      	bne.n	8006248 <_dtoa_r+0xa20>
 8006226:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800622a:	d029      	beq.n	8006280 <_dtoa_r+0xa58>
 800622c:	9b08      	ldr	r3, [sp, #32]
 800622e:	2b00      	cmp	r3, #0
 8006230:	dd02      	ble.n	8006238 <_dtoa_r+0xa10>
 8006232:	9b02      	ldr	r3, [sp, #8]
 8006234:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006238:	9b00      	ldr	r3, [sp, #0]
 800623a:	f883 8000 	strb.w	r8, [r3]
 800623e:	e63f      	b.n	8005ec0 <_dtoa_r+0x698>
 8006240:	4628      	mov	r0, r5
 8006242:	e7bb      	b.n	80061bc <_dtoa_r+0x994>
 8006244:	2201      	movs	r2, #1
 8006246:	e7e1      	b.n	800620c <_dtoa_r+0x9e4>
 8006248:	9b08      	ldr	r3, [sp, #32]
 800624a:	2b00      	cmp	r3, #0
 800624c:	db04      	blt.n	8006258 <_dtoa_r+0xa30>
 800624e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006250:	430b      	orrs	r3, r1
 8006252:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006254:	430b      	orrs	r3, r1
 8006256:	d120      	bne.n	800629a <_dtoa_r+0xa72>
 8006258:	2a00      	cmp	r2, #0
 800625a:	dded      	ble.n	8006238 <_dtoa_r+0xa10>
 800625c:	4649      	mov	r1, r9
 800625e:	2201      	movs	r2, #1
 8006260:	4658      	mov	r0, fp
 8006262:	f000 fbb3 	bl	80069cc <__lshift>
 8006266:	4621      	mov	r1, r4
 8006268:	4681      	mov	r9, r0
 800626a:	f000 fc1b 	bl	8006aa4 <__mcmp>
 800626e:	2800      	cmp	r0, #0
 8006270:	dc03      	bgt.n	800627a <_dtoa_r+0xa52>
 8006272:	d1e1      	bne.n	8006238 <_dtoa_r+0xa10>
 8006274:	f018 0f01 	tst.w	r8, #1
 8006278:	d0de      	beq.n	8006238 <_dtoa_r+0xa10>
 800627a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800627e:	d1d8      	bne.n	8006232 <_dtoa_r+0xa0a>
 8006280:	9a00      	ldr	r2, [sp, #0]
 8006282:	2339      	movs	r3, #57	@ 0x39
 8006284:	7013      	strb	r3, [r2, #0]
 8006286:	4633      	mov	r3, r6
 8006288:	461e      	mov	r6, r3
 800628a:	3b01      	subs	r3, #1
 800628c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006290:	2a39      	cmp	r2, #57	@ 0x39
 8006292:	d052      	beq.n	800633a <_dtoa_r+0xb12>
 8006294:	3201      	adds	r2, #1
 8006296:	701a      	strb	r2, [r3, #0]
 8006298:	e612      	b.n	8005ec0 <_dtoa_r+0x698>
 800629a:	2a00      	cmp	r2, #0
 800629c:	dd07      	ble.n	80062ae <_dtoa_r+0xa86>
 800629e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80062a2:	d0ed      	beq.n	8006280 <_dtoa_r+0xa58>
 80062a4:	9a00      	ldr	r2, [sp, #0]
 80062a6:	f108 0301 	add.w	r3, r8, #1
 80062aa:	7013      	strb	r3, [r2, #0]
 80062ac:	e608      	b.n	8005ec0 <_dtoa_r+0x698>
 80062ae:	9b07      	ldr	r3, [sp, #28]
 80062b0:	9a07      	ldr	r2, [sp, #28]
 80062b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80062b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d028      	beq.n	800630e <_dtoa_r+0xae6>
 80062bc:	4649      	mov	r1, r9
 80062be:	2300      	movs	r3, #0
 80062c0:	220a      	movs	r2, #10
 80062c2:	4658      	mov	r0, fp
 80062c4:	f000 f9d6 	bl	8006674 <__multadd>
 80062c8:	42af      	cmp	r7, r5
 80062ca:	4681      	mov	r9, r0
 80062cc:	f04f 0300 	mov.w	r3, #0
 80062d0:	f04f 020a 	mov.w	r2, #10
 80062d4:	4639      	mov	r1, r7
 80062d6:	4658      	mov	r0, fp
 80062d8:	d107      	bne.n	80062ea <_dtoa_r+0xac2>
 80062da:	f000 f9cb 	bl	8006674 <__multadd>
 80062de:	4607      	mov	r7, r0
 80062e0:	4605      	mov	r5, r0
 80062e2:	9b07      	ldr	r3, [sp, #28]
 80062e4:	3301      	adds	r3, #1
 80062e6:	9307      	str	r3, [sp, #28]
 80062e8:	e774      	b.n	80061d4 <_dtoa_r+0x9ac>
 80062ea:	f000 f9c3 	bl	8006674 <__multadd>
 80062ee:	4629      	mov	r1, r5
 80062f0:	4607      	mov	r7, r0
 80062f2:	2300      	movs	r3, #0
 80062f4:	220a      	movs	r2, #10
 80062f6:	4658      	mov	r0, fp
 80062f8:	f000 f9bc 	bl	8006674 <__multadd>
 80062fc:	4605      	mov	r5, r0
 80062fe:	e7f0      	b.n	80062e2 <_dtoa_r+0xaba>
 8006300:	9b00      	ldr	r3, [sp, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	bfcc      	ite	gt
 8006306:	461e      	movgt	r6, r3
 8006308:	2601      	movle	r6, #1
 800630a:	4456      	add	r6, sl
 800630c:	2700      	movs	r7, #0
 800630e:	4649      	mov	r1, r9
 8006310:	2201      	movs	r2, #1
 8006312:	4658      	mov	r0, fp
 8006314:	f000 fb5a 	bl	80069cc <__lshift>
 8006318:	4621      	mov	r1, r4
 800631a:	4681      	mov	r9, r0
 800631c:	f000 fbc2 	bl	8006aa4 <__mcmp>
 8006320:	2800      	cmp	r0, #0
 8006322:	dcb0      	bgt.n	8006286 <_dtoa_r+0xa5e>
 8006324:	d102      	bne.n	800632c <_dtoa_r+0xb04>
 8006326:	f018 0f01 	tst.w	r8, #1
 800632a:	d1ac      	bne.n	8006286 <_dtoa_r+0xa5e>
 800632c:	4633      	mov	r3, r6
 800632e:	461e      	mov	r6, r3
 8006330:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006334:	2a30      	cmp	r2, #48	@ 0x30
 8006336:	d0fa      	beq.n	800632e <_dtoa_r+0xb06>
 8006338:	e5c2      	b.n	8005ec0 <_dtoa_r+0x698>
 800633a:	459a      	cmp	sl, r3
 800633c:	d1a4      	bne.n	8006288 <_dtoa_r+0xa60>
 800633e:	9b04      	ldr	r3, [sp, #16]
 8006340:	3301      	adds	r3, #1
 8006342:	9304      	str	r3, [sp, #16]
 8006344:	2331      	movs	r3, #49	@ 0x31
 8006346:	f88a 3000 	strb.w	r3, [sl]
 800634a:	e5b9      	b.n	8005ec0 <_dtoa_r+0x698>
 800634c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800634e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80063ac <_dtoa_r+0xb84>
 8006352:	b11b      	cbz	r3, 800635c <_dtoa_r+0xb34>
 8006354:	f10a 0308 	add.w	r3, sl, #8
 8006358:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800635a:	6013      	str	r3, [r2, #0]
 800635c:	4650      	mov	r0, sl
 800635e:	b019      	add	sp, #100	@ 0x64
 8006360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006364:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006366:	2b01      	cmp	r3, #1
 8006368:	f77f ae37 	ble.w	8005fda <_dtoa_r+0x7b2>
 800636c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800636e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006370:	2001      	movs	r0, #1
 8006372:	e655      	b.n	8006020 <_dtoa_r+0x7f8>
 8006374:	9b00      	ldr	r3, [sp, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	f77f aed6 	ble.w	8006128 <_dtoa_r+0x900>
 800637c:	4656      	mov	r6, sl
 800637e:	4621      	mov	r1, r4
 8006380:	4648      	mov	r0, r9
 8006382:	f7ff f9c8 	bl	8005716 <quorem>
 8006386:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800638a:	f806 8b01 	strb.w	r8, [r6], #1
 800638e:	9b00      	ldr	r3, [sp, #0]
 8006390:	eba6 020a 	sub.w	r2, r6, sl
 8006394:	4293      	cmp	r3, r2
 8006396:	ddb3      	ble.n	8006300 <_dtoa_r+0xad8>
 8006398:	4649      	mov	r1, r9
 800639a:	2300      	movs	r3, #0
 800639c:	220a      	movs	r2, #10
 800639e:	4658      	mov	r0, fp
 80063a0:	f000 f968 	bl	8006674 <__multadd>
 80063a4:	4681      	mov	r9, r0
 80063a6:	e7ea      	b.n	800637e <_dtoa_r+0xb56>
 80063a8:	0800818b 	.word	0x0800818b
 80063ac:	0800810f 	.word	0x0800810f

080063b0 <_free_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	4605      	mov	r5, r0
 80063b4:	2900      	cmp	r1, #0
 80063b6:	d041      	beq.n	800643c <_free_r+0x8c>
 80063b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063bc:	1f0c      	subs	r4, r1, #4
 80063be:	2b00      	cmp	r3, #0
 80063c0:	bfb8      	it	lt
 80063c2:	18e4      	addlt	r4, r4, r3
 80063c4:	f000 f8e8 	bl	8006598 <__malloc_lock>
 80063c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006440 <_free_r+0x90>)
 80063ca:	6813      	ldr	r3, [r2, #0]
 80063cc:	b933      	cbnz	r3, 80063dc <_free_r+0x2c>
 80063ce:	6063      	str	r3, [r4, #4]
 80063d0:	6014      	str	r4, [r2, #0]
 80063d2:	4628      	mov	r0, r5
 80063d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063d8:	f000 b8e4 	b.w	80065a4 <__malloc_unlock>
 80063dc:	42a3      	cmp	r3, r4
 80063de:	d908      	bls.n	80063f2 <_free_r+0x42>
 80063e0:	6820      	ldr	r0, [r4, #0]
 80063e2:	1821      	adds	r1, r4, r0
 80063e4:	428b      	cmp	r3, r1
 80063e6:	bf01      	itttt	eq
 80063e8:	6819      	ldreq	r1, [r3, #0]
 80063ea:	685b      	ldreq	r3, [r3, #4]
 80063ec:	1809      	addeq	r1, r1, r0
 80063ee:	6021      	streq	r1, [r4, #0]
 80063f0:	e7ed      	b.n	80063ce <_free_r+0x1e>
 80063f2:	461a      	mov	r2, r3
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	b10b      	cbz	r3, 80063fc <_free_r+0x4c>
 80063f8:	42a3      	cmp	r3, r4
 80063fa:	d9fa      	bls.n	80063f2 <_free_r+0x42>
 80063fc:	6811      	ldr	r1, [r2, #0]
 80063fe:	1850      	adds	r0, r2, r1
 8006400:	42a0      	cmp	r0, r4
 8006402:	d10b      	bne.n	800641c <_free_r+0x6c>
 8006404:	6820      	ldr	r0, [r4, #0]
 8006406:	4401      	add	r1, r0
 8006408:	1850      	adds	r0, r2, r1
 800640a:	4283      	cmp	r3, r0
 800640c:	6011      	str	r1, [r2, #0]
 800640e:	d1e0      	bne.n	80063d2 <_free_r+0x22>
 8006410:	6818      	ldr	r0, [r3, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	6053      	str	r3, [r2, #4]
 8006416:	4408      	add	r0, r1
 8006418:	6010      	str	r0, [r2, #0]
 800641a:	e7da      	b.n	80063d2 <_free_r+0x22>
 800641c:	d902      	bls.n	8006424 <_free_r+0x74>
 800641e:	230c      	movs	r3, #12
 8006420:	602b      	str	r3, [r5, #0]
 8006422:	e7d6      	b.n	80063d2 <_free_r+0x22>
 8006424:	6820      	ldr	r0, [r4, #0]
 8006426:	1821      	adds	r1, r4, r0
 8006428:	428b      	cmp	r3, r1
 800642a:	bf04      	itt	eq
 800642c:	6819      	ldreq	r1, [r3, #0]
 800642e:	685b      	ldreq	r3, [r3, #4]
 8006430:	6063      	str	r3, [r4, #4]
 8006432:	bf04      	itt	eq
 8006434:	1809      	addeq	r1, r1, r0
 8006436:	6021      	streq	r1, [r4, #0]
 8006438:	6054      	str	r4, [r2, #4]
 800643a:	e7ca      	b.n	80063d2 <_free_r+0x22>
 800643c:	bd38      	pop	{r3, r4, r5, pc}
 800643e:	bf00      	nop
 8006440:	2000041c 	.word	0x2000041c

08006444 <malloc>:
 8006444:	4b02      	ldr	r3, [pc, #8]	@ (8006450 <malloc+0xc>)
 8006446:	4601      	mov	r1, r0
 8006448:	6818      	ldr	r0, [r3, #0]
 800644a:	f000 b825 	b.w	8006498 <_malloc_r>
 800644e:	bf00      	nop
 8006450:	2000001c 	.word	0x2000001c

08006454 <sbrk_aligned>:
 8006454:	b570      	push	{r4, r5, r6, lr}
 8006456:	4e0f      	ldr	r6, [pc, #60]	@ (8006494 <sbrk_aligned+0x40>)
 8006458:	460c      	mov	r4, r1
 800645a:	6831      	ldr	r1, [r6, #0]
 800645c:	4605      	mov	r5, r0
 800645e:	b911      	cbnz	r1, 8006466 <sbrk_aligned+0x12>
 8006460:	f000 fe9a 	bl	8007198 <_sbrk_r>
 8006464:	6030      	str	r0, [r6, #0]
 8006466:	4621      	mov	r1, r4
 8006468:	4628      	mov	r0, r5
 800646a:	f000 fe95 	bl	8007198 <_sbrk_r>
 800646e:	1c43      	adds	r3, r0, #1
 8006470:	d103      	bne.n	800647a <sbrk_aligned+0x26>
 8006472:	f04f 34ff 	mov.w	r4, #4294967295
 8006476:	4620      	mov	r0, r4
 8006478:	bd70      	pop	{r4, r5, r6, pc}
 800647a:	1cc4      	adds	r4, r0, #3
 800647c:	f024 0403 	bic.w	r4, r4, #3
 8006480:	42a0      	cmp	r0, r4
 8006482:	d0f8      	beq.n	8006476 <sbrk_aligned+0x22>
 8006484:	1a21      	subs	r1, r4, r0
 8006486:	4628      	mov	r0, r5
 8006488:	f000 fe86 	bl	8007198 <_sbrk_r>
 800648c:	3001      	adds	r0, #1
 800648e:	d1f2      	bne.n	8006476 <sbrk_aligned+0x22>
 8006490:	e7ef      	b.n	8006472 <sbrk_aligned+0x1e>
 8006492:	bf00      	nop
 8006494:	20000418 	.word	0x20000418

08006498 <_malloc_r>:
 8006498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800649c:	1ccd      	adds	r5, r1, #3
 800649e:	f025 0503 	bic.w	r5, r5, #3
 80064a2:	3508      	adds	r5, #8
 80064a4:	2d0c      	cmp	r5, #12
 80064a6:	bf38      	it	cc
 80064a8:	250c      	movcc	r5, #12
 80064aa:	2d00      	cmp	r5, #0
 80064ac:	4606      	mov	r6, r0
 80064ae:	db01      	blt.n	80064b4 <_malloc_r+0x1c>
 80064b0:	42a9      	cmp	r1, r5
 80064b2:	d904      	bls.n	80064be <_malloc_r+0x26>
 80064b4:	230c      	movs	r3, #12
 80064b6:	6033      	str	r3, [r6, #0]
 80064b8:	2000      	movs	r0, #0
 80064ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006594 <_malloc_r+0xfc>
 80064c2:	f000 f869 	bl	8006598 <__malloc_lock>
 80064c6:	f8d8 3000 	ldr.w	r3, [r8]
 80064ca:	461c      	mov	r4, r3
 80064cc:	bb44      	cbnz	r4, 8006520 <_malloc_r+0x88>
 80064ce:	4629      	mov	r1, r5
 80064d0:	4630      	mov	r0, r6
 80064d2:	f7ff ffbf 	bl	8006454 <sbrk_aligned>
 80064d6:	1c43      	adds	r3, r0, #1
 80064d8:	4604      	mov	r4, r0
 80064da:	d158      	bne.n	800658e <_malloc_r+0xf6>
 80064dc:	f8d8 4000 	ldr.w	r4, [r8]
 80064e0:	4627      	mov	r7, r4
 80064e2:	2f00      	cmp	r7, #0
 80064e4:	d143      	bne.n	800656e <_malloc_r+0xd6>
 80064e6:	2c00      	cmp	r4, #0
 80064e8:	d04b      	beq.n	8006582 <_malloc_r+0xea>
 80064ea:	6823      	ldr	r3, [r4, #0]
 80064ec:	4639      	mov	r1, r7
 80064ee:	4630      	mov	r0, r6
 80064f0:	eb04 0903 	add.w	r9, r4, r3
 80064f4:	f000 fe50 	bl	8007198 <_sbrk_r>
 80064f8:	4581      	cmp	r9, r0
 80064fa:	d142      	bne.n	8006582 <_malloc_r+0xea>
 80064fc:	6821      	ldr	r1, [r4, #0]
 80064fe:	1a6d      	subs	r5, r5, r1
 8006500:	4629      	mov	r1, r5
 8006502:	4630      	mov	r0, r6
 8006504:	f7ff ffa6 	bl	8006454 <sbrk_aligned>
 8006508:	3001      	adds	r0, #1
 800650a:	d03a      	beq.n	8006582 <_malloc_r+0xea>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	442b      	add	r3, r5
 8006510:	6023      	str	r3, [r4, #0]
 8006512:	f8d8 3000 	ldr.w	r3, [r8]
 8006516:	685a      	ldr	r2, [r3, #4]
 8006518:	bb62      	cbnz	r2, 8006574 <_malloc_r+0xdc>
 800651a:	f8c8 7000 	str.w	r7, [r8]
 800651e:	e00f      	b.n	8006540 <_malloc_r+0xa8>
 8006520:	6822      	ldr	r2, [r4, #0]
 8006522:	1b52      	subs	r2, r2, r5
 8006524:	d420      	bmi.n	8006568 <_malloc_r+0xd0>
 8006526:	2a0b      	cmp	r2, #11
 8006528:	d917      	bls.n	800655a <_malloc_r+0xc2>
 800652a:	1961      	adds	r1, r4, r5
 800652c:	42a3      	cmp	r3, r4
 800652e:	6025      	str	r5, [r4, #0]
 8006530:	bf18      	it	ne
 8006532:	6059      	strne	r1, [r3, #4]
 8006534:	6863      	ldr	r3, [r4, #4]
 8006536:	bf08      	it	eq
 8006538:	f8c8 1000 	streq.w	r1, [r8]
 800653c:	5162      	str	r2, [r4, r5]
 800653e:	604b      	str	r3, [r1, #4]
 8006540:	4630      	mov	r0, r6
 8006542:	f000 f82f 	bl	80065a4 <__malloc_unlock>
 8006546:	f104 000b 	add.w	r0, r4, #11
 800654a:	1d23      	adds	r3, r4, #4
 800654c:	f020 0007 	bic.w	r0, r0, #7
 8006550:	1ac2      	subs	r2, r0, r3
 8006552:	bf1c      	itt	ne
 8006554:	1a1b      	subne	r3, r3, r0
 8006556:	50a3      	strne	r3, [r4, r2]
 8006558:	e7af      	b.n	80064ba <_malloc_r+0x22>
 800655a:	6862      	ldr	r2, [r4, #4]
 800655c:	42a3      	cmp	r3, r4
 800655e:	bf0c      	ite	eq
 8006560:	f8c8 2000 	streq.w	r2, [r8]
 8006564:	605a      	strne	r2, [r3, #4]
 8006566:	e7eb      	b.n	8006540 <_malloc_r+0xa8>
 8006568:	4623      	mov	r3, r4
 800656a:	6864      	ldr	r4, [r4, #4]
 800656c:	e7ae      	b.n	80064cc <_malloc_r+0x34>
 800656e:	463c      	mov	r4, r7
 8006570:	687f      	ldr	r7, [r7, #4]
 8006572:	e7b6      	b.n	80064e2 <_malloc_r+0x4a>
 8006574:	461a      	mov	r2, r3
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	42a3      	cmp	r3, r4
 800657a:	d1fb      	bne.n	8006574 <_malloc_r+0xdc>
 800657c:	2300      	movs	r3, #0
 800657e:	6053      	str	r3, [r2, #4]
 8006580:	e7de      	b.n	8006540 <_malloc_r+0xa8>
 8006582:	230c      	movs	r3, #12
 8006584:	6033      	str	r3, [r6, #0]
 8006586:	4630      	mov	r0, r6
 8006588:	f000 f80c 	bl	80065a4 <__malloc_unlock>
 800658c:	e794      	b.n	80064b8 <_malloc_r+0x20>
 800658e:	6005      	str	r5, [r0, #0]
 8006590:	e7d6      	b.n	8006540 <_malloc_r+0xa8>
 8006592:	bf00      	nop
 8006594:	2000041c 	.word	0x2000041c

08006598 <__malloc_lock>:
 8006598:	4801      	ldr	r0, [pc, #4]	@ (80065a0 <__malloc_lock+0x8>)
 800659a:	f7ff b8ba 	b.w	8005712 <__retarget_lock_acquire_recursive>
 800659e:	bf00      	nop
 80065a0:	20000414 	.word	0x20000414

080065a4 <__malloc_unlock>:
 80065a4:	4801      	ldr	r0, [pc, #4]	@ (80065ac <__malloc_unlock+0x8>)
 80065a6:	f7ff b8b5 	b.w	8005714 <__retarget_lock_release_recursive>
 80065aa:	bf00      	nop
 80065ac:	20000414 	.word	0x20000414

080065b0 <_Balloc>:
 80065b0:	b570      	push	{r4, r5, r6, lr}
 80065b2:	69c6      	ldr	r6, [r0, #28]
 80065b4:	4604      	mov	r4, r0
 80065b6:	460d      	mov	r5, r1
 80065b8:	b976      	cbnz	r6, 80065d8 <_Balloc+0x28>
 80065ba:	2010      	movs	r0, #16
 80065bc:	f7ff ff42 	bl	8006444 <malloc>
 80065c0:	4602      	mov	r2, r0
 80065c2:	61e0      	str	r0, [r4, #28]
 80065c4:	b920      	cbnz	r0, 80065d0 <_Balloc+0x20>
 80065c6:	4b18      	ldr	r3, [pc, #96]	@ (8006628 <_Balloc+0x78>)
 80065c8:	4818      	ldr	r0, [pc, #96]	@ (800662c <_Balloc+0x7c>)
 80065ca:	216b      	movs	r1, #107	@ 0x6b
 80065cc:	f000 fe02 	bl	80071d4 <__assert_func>
 80065d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065d4:	6006      	str	r6, [r0, #0]
 80065d6:	60c6      	str	r6, [r0, #12]
 80065d8:	69e6      	ldr	r6, [r4, #28]
 80065da:	68f3      	ldr	r3, [r6, #12]
 80065dc:	b183      	cbz	r3, 8006600 <_Balloc+0x50>
 80065de:	69e3      	ldr	r3, [r4, #28]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065e6:	b9b8      	cbnz	r0, 8006618 <_Balloc+0x68>
 80065e8:	2101      	movs	r1, #1
 80065ea:	fa01 f605 	lsl.w	r6, r1, r5
 80065ee:	1d72      	adds	r2, r6, #5
 80065f0:	0092      	lsls	r2, r2, #2
 80065f2:	4620      	mov	r0, r4
 80065f4:	f000 fe0c 	bl	8007210 <_calloc_r>
 80065f8:	b160      	cbz	r0, 8006614 <_Balloc+0x64>
 80065fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80065fe:	e00e      	b.n	800661e <_Balloc+0x6e>
 8006600:	2221      	movs	r2, #33	@ 0x21
 8006602:	2104      	movs	r1, #4
 8006604:	4620      	mov	r0, r4
 8006606:	f000 fe03 	bl	8007210 <_calloc_r>
 800660a:	69e3      	ldr	r3, [r4, #28]
 800660c:	60f0      	str	r0, [r6, #12]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d1e4      	bne.n	80065de <_Balloc+0x2e>
 8006614:	2000      	movs	r0, #0
 8006616:	bd70      	pop	{r4, r5, r6, pc}
 8006618:	6802      	ldr	r2, [r0, #0]
 800661a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800661e:	2300      	movs	r3, #0
 8006620:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006624:	e7f7      	b.n	8006616 <_Balloc+0x66>
 8006626:	bf00      	nop
 8006628:	0800811c 	.word	0x0800811c
 800662c:	0800819c 	.word	0x0800819c

08006630 <_Bfree>:
 8006630:	b570      	push	{r4, r5, r6, lr}
 8006632:	69c6      	ldr	r6, [r0, #28]
 8006634:	4605      	mov	r5, r0
 8006636:	460c      	mov	r4, r1
 8006638:	b976      	cbnz	r6, 8006658 <_Bfree+0x28>
 800663a:	2010      	movs	r0, #16
 800663c:	f7ff ff02 	bl	8006444 <malloc>
 8006640:	4602      	mov	r2, r0
 8006642:	61e8      	str	r0, [r5, #28]
 8006644:	b920      	cbnz	r0, 8006650 <_Bfree+0x20>
 8006646:	4b09      	ldr	r3, [pc, #36]	@ (800666c <_Bfree+0x3c>)
 8006648:	4809      	ldr	r0, [pc, #36]	@ (8006670 <_Bfree+0x40>)
 800664a:	218f      	movs	r1, #143	@ 0x8f
 800664c:	f000 fdc2 	bl	80071d4 <__assert_func>
 8006650:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006654:	6006      	str	r6, [r0, #0]
 8006656:	60c6      	str	r6, [r0, #12]
 8006658:	b13c      	cbz	r4, 800666a <_Bfree+0x3a>
 800665a:	69eb      	ldr	r3, [r5, #28]
 800665c:	6862      	ldr	r2, [r4, #4]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006664:	6021      	str	r1, [r4, #0]
 8006666:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800666a:	bd70      	pop	{r4, r5, r6, pc}
 800666c:	0800811c 	.word	0x0800811c
 8006670:	0800819c 	.word	0x0800819c

08006674 <__multadd>:
 8006674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006678:	690d      	ldr	r5, [r1, #16]
 800667a:	4607      	mov	r7, r0
 800667c:	460c      	mov	r4, r1
 800667e:	461e      	mov	r6, r3
 8006680:	f101 0c14 	add.w	ip, r1, #20
 8006684:	2000      	movs	r0, #0
 8006686:	f8dc 3000 	ldr.w	r3, [ip]
 800668a:	b299      	uxth	r1, r3
 800668c:	fb02 6101 	mla	r1, r2, r1, r6
 8006690:	0c1e      	lsrs	r6, r3, #16
 8006692:	0c0b      	lsrs	r3, r1, #16
 8006694:	fb02 3306 	mla	r3, r2, r6, r3
 8006698:	b289      	uxth	r1, r1
 800669a:	3001      	adds	r0, #1
 800669c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066a0:	4285      	cmp	r5, r0
 80066a2:	f84c 1b04 	str.w	r1, [ip], #4
 80066a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066aa:	dcec      	bgt.n	8006686 <__multadd+0x12>
 80066ac:	b30e      	cbz	r6, 80066f2 <__multadd+0x7e>
 80066ae:	68a3      	ldr	r3, [r4, #8]
 80066b0:	42ab      	cmp	r3, r5
 80066b2:	dc19      	bgt.n	80066e8 <__multadd+0x74>
 80066b4:	6861      	ldr	r1, [r4, #4]
 80066b6:	4638      	mov	r0, r7
 80066b8:	3101      	adds	r1, #1
 80066ba:	f7ff ff79 	bl	80065b0 <_Balloc>
 80066be:	4680      	mov	r8, r0
 80066c0:	b928      	cbnz	r0, 80066ce <__multadd+0x5a>
 80066c2:	4602      	mov	r2, r0
 80066c4:	4b0c      	ldr	r3, [pc, #48]	@ (80066f8 <__multadd+0x84>)
 80066c6:	480d      	ldr	r0, [pc, #52]	@ (80066fc <__multadd+0x88>)
 80066c8:	21ba      	movs	r1, #186	@ 0xba
 80066ca:	f000 fd83 	bl	80071d4 <__assert_func>
 80066ce:	6922      	ldr	r2, [r4, #16]
 80066d0:	3202      	adds	r2, #2
 80066d2:	f104 010c 	add.w	r1, r4, #12
 80066d6:	0092      	lsls	r2, r2, #2
 80066d8:	300c      	adds	r0, #12
 80066da:	f000 fd6d 	bl	80071b8 <memcpy>
 80066de:	4621      	mov	r1, r4
 80066e0:	4638      	mov	r0, r7
 80066e2:	f7ff ffa5 	bl	8006630 <_Bfree>
 80066e6:	4644      	mov	r4, r8
 80066e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066ec:	3501      	adds	r5, #1
 80066ee:	615e      	str	r6, [r3, #20]
 80066f0:	6125      	str	r5, [r4, #16]
 80066f2:	4620      	mov	r0, r4
 80066f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066f8:	0800818b 	.word	0x0800818b
 80066fc:	0800819c 	.word	0x0800819c

08006700 <__hi0bits>:
 8006700:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006704:	4603      	mov	r3, r0
 8006706:	bf36      	itet	cc
 8006708:	0403      	lslcc	r3, r0, #16
 800670a:	2000      	movcs	r0, #0
 800670c:	2010      	movcc	r0, #16
 800670e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006712:	bf3c      	itt	cc
 8006714:	021b      	lslcc	r3, r3, #8
 8006716:	3008      	addcc	r0, #8
 8006718:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800671c:	bf3c      	itt	cc
 800671e:	011b      	lslcc	r3, r3, #4
 8006720:	3004      	addcc	r0, #4
 8006722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006726:	bf3c      	itt	cc
 8006728:	009b      	lslcc	r3, r3, #2
 800672a:	3002      	addcc	r0, #2
 800672c:	2b00      	cmp	r3, #0
 800672e:	db05      	blt.n	800673c <__hi0bits+0x3c>
 8006730:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006734:	f100 0001 	add.w	r0, r0, #1
 8006738:	bf08      	it	eq
 800673a:	2020      	moveq	r0, #32
 800673c:	4770      	bx	lr

0800673e <__lo0bits>:
 800673e:	6803      	ldr	r3, [r0, #0]
 8006740:	4602      	mov	r2, r0
 8006742:	f013 0007 	ands.w	r0, r3, #7
 8006746:	d00b      	beq.n	8006760 <__lo0bits+0x22>
 8006748:	07d9      	lsls	r1, r3, #31
 800674a:	d421      	bmi.n	8006790 <__lo0bits+0x52>
 800674c:	0798      	lsls	r0, r3, #30
 800674e:	bf49      	itett	mi
 8006750:	085b      	lsrmi	r3, r3, #1
 8006752:	089b      	lsrpl	r3, r3, #2
 8006754:	2001      	movmi	r0, #1
 8006756:	6013      	strmi	r3, [r2, #0]
 8006758:	bf5c      	itt	pl
 800675a:	6013      	strpl	r3, [r2, #0]
 800675c:	2002      	movpl	r0, #2
 800675e:	4770      	bx	lr
 8006760:	b299      	uxth	r1, r3
 8006762:	b909      	cbnz	r1, 8006768 <__lo0bits+0x2a>
 8006764:	0c1b      	lsrs	r3, r3, #16
 8006766:	2010      	movs	r0, #16
 8006768:	b2d9      	uxtb	r1, r3
 800676a:	b909      	cbnz	r1, 8006770 <__lo0bits+0x32>
 800676c:	3008      	adds	r0, #8
 800676e:	0a1b      	lsrs	r3, r3, #8
 8006770:	0719      	lsls	r1, r3, #28
 8006772:	bf04      	itt	eq
 8006774:	091b      	lsreq	r3, r3, #4
 8006776:	3004      	addeq	r0, #4
 8006778:	0799      	lsls	r1, r3, #30
 800677a:	bf04      	itt	eq
 800677c:	089b      	lsreq	r3, r3, #2
 800677e:	3002      	addeq	r0, #2
 8006780:	07d9      	lsls	r1, r3, #31
 8006782:	d403      	bmi.n	800678c <__lo0bits+0x4e>
 8006784:	085b      	lsrs	r3, r3, #1
 8006786:	f100 0001 	add.w	r0, r0, #1
 800678a:	d003      	beq.n	8006794 <__lo0bits+0x56>
 800678c:	6013      	str	r3, [r2, #0]
 800678e:	4770      	bx	lr
 8006790:	2000      	movs	r0, #0
 8006792:	4770      	bx	lr
 8006794:	2020      	movs	r0, #32
 8006796:	4770      	bx	lr

08006798 <__i2b>:
 8006798:	b510      	push	{r4, lr}
 800679a:	460c      	mov	r4, r1
 800679c:	2101      	movs	r1, #1
 800679e:	f7ff ff07 	bl	80065b0 <_Balloc>
 80067a2:	4602      	mov	r2, r0
 80067a4:	b928      	cbnz	r0, 80067b2 <__i2b+0x1a>
 80067a6:	4b05      	ldr	r3, [pc, #20]	@ (80067bc <__i2b+0x24>)
 80067a8:	4805      	ldr	r0, [pc, #20]	@ (80067c0 <__i2b+0x28>)
 80067aa:	f240 1145 	movw	r1, #325	@ 0x145
 80067ae:	f000 fd11 	bl	80071d4 <__assert_func>
 80067b2:	2301      	movs	r3, #1
 80067b4:	6144      	str	r4, [r0, #20]
 80067b6:	6103      	str	r3, [r0, #16]
 80067b8:	bd10      	pop	{r4, pc}
 80067ba:	bf00      	nop
 80067bc:	0800818b 	.word	0x0800818b
 80067c0:	0800819c 	.word	0x0800819c

080067c4 <__multiply>:
 80067c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c8:	4614      	mov	r4, r2
 80067ca:	690a      	ldr	r2, [r1, #16]
 80067cc:	6923      	ldr	r3, [r4, #16]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	bfa8      	it	ge
 80067d2:	4623      	movge	r3, r4
 80067d4:	460f      	mov	r7, r1
 80067d6:	bfa4      	itt	ge
 80067d8:	460c      	movge	r4, r1
 80067da:	461f      	movge	r7, r3
 80067dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80067e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80067e4:	68a3      	ldr	r3, [r4, #8]
 80067e6:	6861      	ldr	r1, [r4, #4]
 80067e8:	eb0a 0609 	add.w	r6, sl, r9
 80067ec:	42b3      	cmp	r3, r6
 80067ee:	b085      	sub	sp, #20
 80067f0:	bfb8      	it	lt
 80067f2:	3101      	addlt	r1, #1
 80067f4:	f7ff fedc 	bl	80065b0 <_Balloc>
 80067f8:	b930      	cbnz	r0, 8006808 <__multiply+0x44>
 80067fa:	4602      	mov	r2, r0
 80067fc:	4b44      	ldr	r3, [pc, #272]	@ (8006910 <__multiply+0x14c>)
 80067fe:	4845      	ldr	r0, [pc, #276]	@ (8006914 <__multiply+0x150>)
 8006800:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006804:	f000 fce6 	bl	80071d4 <__assert_func>
 8006808:	f100 0514 	add.w	r5, r0, #20
 800680c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006810:	462b      	mov	r3, r5
 8006812:	2200      	movs	r2, #0
 8006814:	4543      	cmp	r3, r8
 8006816:	d321      	bcc.n	800685c <__multiply+0x98>
 8006818:	f107 0114 	add.w	r1, r7, #20
 800681c:	f104 0214 	add.w	r2, r4, #20
 8006820:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006824:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006828:	9302      	str	r3, [sp, #8]
 800682a:	1b13      	subs	r3, r2, r4
 800682c:	3b15      	subs	r3, #21
 800682e:	f023 0303 	bic.w	r3, r3, #3
 8006832:	3304      	adds	r3, #4
 8006834:	f104 0715 	add.w	r7, r4, #21
 8006838:	42ba      	cmp	r2, r7
 800683a:	bf38      	it	cc
 800683c:	2304      	movcc	r3, #4
 800683e:	9301      	str	r3, [sp, #4]
 8006840:	9b02      	ldr	r3, [sp, #8]
 8006842:	9103      	str	r1, [sp, #12]
 8006844:	428b      	cmp	r3, r1
 8006846:	d80c      	bhi.n	8006862 <__multiply+0x9e>
 8006848:	2e00      	cmp	r6, #0
 800684a:	dd03      	ble.n	8006854 <__multiply+0x90>
 800684c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006850:	2b00      	cmp	r3, #0
 8006852:	d05b      	beq.n	800690c <__multiply+0x148>
 8006854:	6106      	str	r6, [r0, #16]
 8006856:	b005      	add	sp, #20
 8006858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800685c:	f843 2b04 	str.w	r2, [r3], #4
 8006860:	e7d8      	b.n	8006814 <__multiply+0x50>
 8006862:	f8b1 a000 	ldrh.w	sl, [r1]
 8006866:	f1ba 0f00 	cmp.w	sl, #0
 800686a:	d024      	beq.n	80068b6 <__multiply+0xf2>
 800686c:	f104 0e14 	add.w	lr, r4, #20
 8006870:	46a9      	mov	r9, r5
 8006872:	f04f 0c00 	mov.w	ip, #0
 8006876:	f85e 7b04 	ldr.w	r7, [lr], #4
 800687a:	f8d9 3000 	ldr.w	r3, [r9]
 800687e:	fa1f fb87 	uxth.w	fp, r7
 8006882:	b29b      	uxth	r3, r3
 8006884:	fb0a 330b 	mla	r3, sl, fp, r3
 8006888:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800688c:	f8d9 7000 	ldr.w	r7, [r9]
 8006890:	4463      	add	r3, ip
 8006892:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006896:	fb0a c70b 	mla	r7, sl, fp, ip
 800689a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800689e:	b29b      	uxth	r3, r3
 80068a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80068a4:	4572      	cmp	r2, lr
 80068a6:	f849 3b04 	str.w	r3, [r9], #4
 80068aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80068ae:	d8e2      	bhi.n	8006876 <__multiply+0xb2>
 80068b0:	9b01      	ldr	r3, [sp, #4]
 80068b2:	f845 c003 	str.w	ip, [r5, r3]
 80068b6:	9b03      	ldr	r3, [sp, #12]
 80068b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80068bc:	3104      	adds	r1, #4
 80068be:	f1b9 0f00 	cmp.w	r9, #0
 80068c2:	d021      	beq.n	8006908 <__multiply+0x144>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	f104 0c14 	add.w	ip, r4, #20
 80068ca:	46ae      	mov	lr, r5
 80068cc:	f04f 0a00 	mov.w	sl, #0
 80068d0:	f8bc b000 	ldrh.w	fp, [ip]
 80068d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80068d8:	fb09 770b 	mla	r7, r9, fp, r7
 80068dc:	4457      	add	r7, sl
 80068de:	b29b      	uxth	r3, r3
 80068e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80068e4:	f84e 3b04 	str.w	r3, [lr], #4
 80068e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80068ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068f0:	f8be 3000 	ldrh.w	r3, [lr]
 80068f4:	fb09 330a 	mla	r3, r9, sl, r3
 80068f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80068fc:	4562      	cmp	r2, ip
 80068fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006902:	d8e5      	bhi.n	80068d0 <__multiply+0x10c>
 8006904:	9f01      	ldr	r7, [sp, #4]
 8006906:	51eb      	str	r3, [r5, r7]
 8006908:	3504      	adds	r5, #4
 800690a:	e799      	b.n	8006840 <__multiply+0x7c>
 800690c:	3e01      	subs	r6, #1
 800690e:	e79b      	b.n	8006848 <__multiply+0x84>
 8006910:	0800818b 	.word	0x0800818b
 8006914:	0800819c 	.word	0x0800819c

08006918 <__pow5mult>:
 8006918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800691c:	4615      	mov	r5, r2
 800691e:	f012 0203 	ands.w	r2, r2, #3
 8006922:	4607      	mov	r7, r0
 8006924:	460e      	mov	r6, r1
 8006926:	d007      	beq.n	8006938 <__pow5mult+0x20>
 8006928:	4c25      	ldr	r4, [pc, #148]	@ (80069c0 <__pow5mult+0xa8>)
 800692a:	3a01      	subs	r2, #1
 800692c:	2300      	movs	r3, #0
 800692e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006932:	f7ff fe9f 	bl	8006674 <__multadd>
 8006936:	4606      	mov	r6, r0
 8006938:	10ad      	asrs	r5, r5, #2
 800693a:	d03d      	beq.n	80069b8 <__pow5mult+0xa0>
 800693c:	69fc      	ldr	r4, [r7, #28]
 800693e:	b97c      	cbnz	r4, 8006960 <__pow5mult+0x48>
 8006940:	2010      	movs	r0, #16
 8006942:	f7ff fd7f 	bl	8006444 <malloc>
 8006946:	4602      	mov	r2, r0
 8006948:	61f8      	str	r0, [r7, #28]
 800694a:	b928      	cbnz	r0, 8006958 <__pow5mult+0x40>
 800694c:	4b1d      	ldr	r3, [pc, #116]	@ (80069c4 <__pow5mult+0xac>)
 800694e:	481e      	ldr	r0, [pc, #120]	@ (80069c8 <__pow5mult+0xb0>)
 8006950:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006954:	f000 fc3e 	bl	80071d4 <__assert_func>
 8006958:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800695c:	6004      	str	r4, [r0, #0]
 800695e:	60c4      	str	r4, [r0, #12]
 8006960:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006964:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006968:	b94c      	cbnz	r4, 800697e <__pow5mult+0x66>
 800696a:	f240 2171 	movw	r1, #625	@ 0x271
 800696e:	4638      	mov	r0, r7
 8006970:	f7ff ff12 	bl	8006798 <__i2b>
 8006974:	2300      	movs	r3, #0
 8006976:	f8c8 0008 	str.w	r0, [r8, #8]
 800697a:	4604      	mov	r4, r0
 800697c:	6003      	str	r3, [r0, #0]
 800697e:	f04f 0900 	mov.w	r9, #0
 8006982:	07eb      	lsls	r3, r5, #31
 8006984:	d50a      	bpl.n	800699c <__pow5mult+0x84>
 8006986:	4631      	mov	r1, r6
 8006988:	4622      	mov	r2, r4
 800698a:	4638      	mov	r0, r7
 800698c:	f7ff ff1a 	bl	80067c4 <__multiply>
 8006990:	4631      	mov	r1, r6
 8006992:	4680      	mov	r8, r0
 8006994:	4638      	mov	r0, r7
 8006996:	f7ff fe4b 	bl	8006630 <_Bfree>
 800699a:	4646      	mov	r6, r8
 800699c:	106d      	asrs	r5, r5, #1
 800699e:	d00b      	beq.n	80069b8 <__pow5mult+0xa0>
 80069a0:	6820      	ldr	r0, [r4, #0]
 80069a2:	b938      	cbnz	r0, 80069b4 <__pow5mult+0x9c>
 80069a4:	4622      	mov	r2, r4
 80069a6:	4621      	mov	r1, r4
 80069a8:	4638      	mov	r0, r7
 80069aa:	f7ff ff0b 	bl	80067c4 <__multiply>
 80069ae:	6020      	str	r0, [r4, #0]
 80069b0:	f8c0 9000 	str.w	r9, [r0]
 80069b4:	4604      	mov	r4, r0
 80069b6:	e7e4      	b.n	8006982 <__pow5mult+0x6a>
 80069b8:	4630      	mov	r0, r6
 80069ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069be:	bf00      	nop
 80069c0:	080081f8 	.word	0x080081f8
 80069c4:	0800811c 	.word	0x0800811c
 80069c8:	0800819c 	.word	0x0800819c

080069cc <__lshift>:
 80069cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069d0:	460c      	mov	r4, r1
 80069d2:	6849      	ldr	r1, [r1, #4]
 80069d4:	6923      	ldr	r3, [r4, #16]
 80069d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069da:	68a3      	ldr	r3, [r4, #8]
 80069dc:	4607      	mov	r7, r0
 80069de:	4691      	mov	r9, r2
 80069e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069e4:	f108 0601 	add.w	r6, r8, #1
 80069e8:	42b3      	cmp	r3, r6
 80069ea:	db0b      	blt.n	8006a04 <__lshift+0x38>
 80069ec:	4638      	mov	r0, r7
 80069ee:	f7ff fddf 	bl	80065b0 <_Balloc>
 80069f2:	4605      	mov	r5, r0
 80069f4:	b948      	cbnz	r0, 8006a0a <__lshift+0x3e>
 80069f6:	4602      	mov	r2, r0
 80069f8:	4b28      	ldr	r3, [pc, #160]	@ (8006a9c <__lshift+0xd0>)
 80069fa:	4829      	ldr	r0, [pc, #164]	@ (8006aa0 <__lshift+0xd4>)
 80069fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006a00:	f000 fbe8 	bl	80071d4 <__assert_func>
 8006a04:	3101      	adds	r1, #1
 8006a06:	005b      	lsls	r3, r3, #1
 8006a08:	e7ee      	b.n	80069e8 <__lshift+0x1c>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	f100 0114 	add.w	r1, r0, #20
 8006a10:	f100 0210 	add.w	r2, r0, #16
 8006a14:	4618      	mov	r0, r3
 8006a16:	4553      	cmp	r3, sl
 8006a18:	db33      	blt.n	8006a82 <__lshift+0xb6>
 8006a1a:	6920      	ldr	r0, [r4, #16]
 8006a1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a20:	f104 0314 	add.w	r3, r4, #20
 8006a24:	f019 091f 	ands.w	r9, r9, #31
 8006a28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a30:	d02b      	beq.n	8006a8a <__lshift+0xbe>
 8006a32:	f1c9 0e20 	rsb	lr, r9, #32
 8006a36:	468a      	mov	sl, r1
 8006a38:	2200      	movs	r2, #0
 8006a3a:	6818      	ldr	r0, [r3, #0]
 8006a3c:	fa00 f009 	lsl.w	r0, r0, r9
 8006a40:	4310      	orrs	r0, r2
 8006a42:	f84a 0b04 	str.w	r0, [sl], #4
 8006a46:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a4a:	459c      	cmp	ip, r3
 8006a4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a50:	d8f3      	bhi.n	8006a3a <__lshift+0x6e>
 8006a52:	ebac 0304 	sub.w	r3, ip, r4
 8006a56:	3b15      	subs	r3, #21
 8006a58:	f023 0303 	bic.w	r3, r3, #3
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	f104 0015 	add.w	r0, r4, #21
 8006a62:	4584      	cmp	ip, r0
 8006a64:	bf38      	it	cc
 8006a66:	2304      	movcc	r3, #4
 8006a68:	50ca      	str	r2, [r1, r3]
 8006a6a:	b10a      	cbz	r2, 8006a70 <__lshift+0xa4>
 8006a6c:	f108 0602 	add.w	r6, r8, #2
 8006a70:	3e01      	subs	r6, #1
 8006a72:	4638      	mov	r0, r7
 8006a74:	612e      	str	r6, [r5, #16]
 8006a76:	4621      	mov	r1, r4
 8006a78:	f7ff fdda 	bl	8006630 <_Bfree>
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a82:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a86:	3301      	adds	r3, #1
 8006a88:	e7c5      	b.n	8006a16 <__lshift+0x4a>
 8006a8a:	3904      	subs	r1, #4
 8006a8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a90:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a94:	459c      	cmp	ip, r3
 8006a96:	d8f9      	bhi.n	8006a8c <__lshift+0xc0>
 8006a98:	e7ea      	b.n	8006a70 <__lshift+0xa4>
 8006a9a:	bf00      	nop
 8006a9c:	0800818b 	.word	0x0800818b
 8006aa0:	0800819c 	.word	0x0800819c

08006aa4 <__mcmp>:
 8006aa4:	690a      	ldr	r2, [r1, #16]
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	6900      	ldr	r0, [r0, #16]
 8006aaa:	1a80      	subs	r0, r0, r2
 8006aac:	b530      	push	{r4, r5, lr}
 8006aae:	d10e      	bne.n	8006ace <__mcmp+0x2a>
 8006ab0:	3314      	adds	r3, #20
 8006ab2:	3114      	adds	r1, #20
 8006ab4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ab8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006abc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006ac0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ac4:	4295      	cmp	r5, r2
 8006ac6:	d003      	beq.n	8006ad0 <__mcmp+0x2c>
 8006ac8:	d205      	bcs.n	8006ad6 <__mcmp+0x32>
 8006aca:	f04f 30ff 	mov.w	r0, #4294967295
 8006ace:	bd30      	pop	{r4, r5, pc}
 8006ad0:	42a3      	cmp	r3, r4
 8006ad2:	d3f3      	bcc.n	8006abc <__mcmp+0x18>
 8006ad4:	e7fb      	b.n	8006ace <__mcmp+0x2a>
 8006ad6:	2001      	movs	r0, #1
 8006ad8:	e7f9      	b.n	8006ace <__mcmp+0x2a>
	...

08006adc <__mdiff>:
 8006adc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ae0:	4689      	mov	r9, r1
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	4611      	mov	r1, r2
 8006ae6:	4648      	mov	r0, r9
 8006ae8:	4614      	mov	r4, r2
 8006aea:	f7ff ffdb 	bl	8006aa4 <__mcmp>
 8006aee:	1e05      	subs	r5, r0, #0
 8006af0:	d112      	bne.n	8006b18 <__mdiff+0x3c>
 8006af2:	4629      	mov	r1, r5
 8006af4:	4630      	mov	r0, r6
 8006af6:	f7ff fd5b 	bl	80065b0 <_Balloc>
 8006afa:	4602      	mov	r2, r0
 8006afc:	b928      	cbnz	r0, 8006b0a <__mdiff+0x2e>
 8006afe:	4b3f      	ldr	r3, [pc, #252]	@ (8006bfc <__mdiff+0x120>)
 8006b00:	f240 2137 	movw	r1, #567	@ 0x237
 8006b04:	483e      	ldr	r0, [pc, #248]	@ (8006c00 <__mdiff+0x124>)
 8006b06:	f000 fb65 	bl	80071d4 <__assert_func>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b10:	4610      	mov	r0, r2
 8006b12:	b003      	add	sp, #12
 8006b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b18:	bfbc      	itt	lt
 8006b1a:	464b      	movlt	r3, r9
 8006b1c:	46a1      	movlt	r9, r4
 8006b1e:	4630      	mov	r0, r6
 8006b20:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006b24:	bfba      	itte	lt
 8006b26:	461c      	movlt	r4, r3
 8006b28:	2501      	movlt	r5, #1
 8006b2a:	2500      	movge	r5, #0
 8006b2c:	f7ff fd40 	bl	80065b0 <_Balloc>
 8006b30:	4602      	mov	r2, r0
 8006b32:	b918      	cbnz	r0, 8006b3c <__mdiff+0x60>
 8006b34:	4b31      	ldr	r3, [pc, #196]	@ (8006bfc <__mdiff+0x120>)
 8006b36:	f240 2145 	movw	r1, #581	@ 0x245
 8006b3a:	e7e3      	b.n	8006b04 <__mdiff+0x28>
 8006b3c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006b40:	6926      	ldr	r6, [r4, #16]
 8006b42:	60c5      	str	r5, [r0, #12]
 8006b44:	f109 0310 	add.w	r3, r9, #16
 8006b48:	f109 0514 	add.w	r5, r9, #20
 8006b4c:	f104 0e14 	add.w	lr, r4, #20
 8006b50:	f100 0b14 	add.w	fp, r0, #20
 8006b54:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006b58:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b5c:	9301      	str	r3, [sp, #4]
 8006b5e:	46d9      	mov	r9, fp
 8006b60:	f04f 0c00 	mov.w	ip, #0
 8006b64:	9b01      	ldr	r3, [sp, #4]
 8006b66:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b6a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b6e:	9301      	str	r3, [sp, #4]
 8006b70:	fa1f f38a 	uxth.w	r3, sl
 8006b74:	4619      	mov	r1, r3
 8006b76:	b283      	uxth	r3, r0
 8006b78:	1acb      	subs	r3, r1, r3
 8006b7a:	0c00      	lsrs	r0, r0, #16
 8006b7c:	4463      	add	r3, ip
 8006b7e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b82:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b8c:	4576      	cmp	r6, lr
 8006b8e:	f849 3b04 	str.w	r3, [r9], #4
 8006b92:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b96:	d8e5      	bhi.n	8006b64 <__mdiff+0x88>
 8006b98:	1b33      	subs	r3, r6, r4
 8006b9a:	3b15      	subs	r3, #21
 8006b9c:	f023 0303 	bic.w	r3, r3, #3
 8006ba0:	3415      	adds	r4, #21
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	42a6      	cmp	r6, r4
 8006ba6:	bf38      	it	cc
 8006ba8:	2304      	movcc	r3, #4
 8006baa:	441d      	add	r5, r3
 8006bac:	445b      	add	r3, fp
 8006bae:	461e      	mov	r6, r3
 8006bb0:	462c      	mov	r4, r5
 8006bb2:	4544      	cmp	r4, r8
 8006bb4:	d30e      	bcc.n	8006bd4 <__mdiff+0xf8>
 8006bb6:	f108 0103 	add.w	r1, r8, #3
 8006bba:	1b49      	subs	r1, r1, r5
 8006bbc:	f021 0103 	bic.w	r1, r1, #3
 8006bc0:	3d03      	subs	r5, #3
 8006bc2:	45a8      	cmp	r8, r5
 8006bc4:	bf38      	it	cc
 8006bc6:	2100      	movcc	r1, #0
 8006bc8:	440b      	add	r3, r1
 8006bca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006bce:	b191      	cbz	r1, 8006bf6 <__mdiff+0x11a>
 8006bd0:	6117      	str	r7, [r2, #16]
 8006bd2:	e79d      	b.n	8006b10 <__mdiff+0x34>
 8006bd4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006bd8:	46e6      	mov	lr, ip
 8006bda:	0c08      	lsrs	r0, r1, #16
 8006bdc:	fa1c fc81 	uxtah	ip, ip, r1
 8006be0:	4471      	add	r1, lr
 8006be2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006be6:	b289      	uxth	r1, r1
 8006be8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006bec:	f846 1b04 	str.w	r1, [r6], #4
 8006bf0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006bf4:	e7dd      	b.n	8006bb2 <__mdiff+0xd6>
 8006bf6:	3f01      	subs	r7, #1
 8006bf8:	e7e7      	b.n	8006bca <__mdiff+0xee>
 8006bfa:	bf00      	nop
 8006bfc:	0800818b 	.word	0x0800818b
 8006c00:	0800819c 	.word	0x0800819c

08006c04 <__d2b>:
 8006c04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c08:	460f      	mov	r7, r1
 8006c0a:	2101      	movs	r1, #1
 8006c0c:	ec59 8b10 	vmov	r8, r9, d0
 8006c10:	4616      	mov	r6, r2
 8006c12:	f7ff fccd 	bl	80065b0 <_Balloc>
 8006c16:	4604      	mov	r4, r0
 8006c18:	b930      	cbnz	r0, 8006c28 <__d2b+0x24>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	4b23      	ldr	r3, [pc, #140]	@ (8006cac <__d2b+0xa8>)
 8006c1e:	4824      	ldr	r0, [pc, #144]	@ (8006cb0 <__d2b+0xac>)
 8006c20:	f240 310f 	movw	r1, #783	@ 0x30f
 8006c24:	f000 fad6 	bl	80071d4 <__assert_func>
 8006c28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c30:	b10d      	cbz	r5, 8006c36 <__d2b+0x32>
 8006c32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c36:	9301      	str	r3, [sp, #4]
 8006c38:	f1b8 0300 	subs.w	r3, r8, #0
 8006c3c:	d023      	beq.n	8006c86 <__d2b+0x82>
 8006c3e:	4668      	mov	r0, sp
 8006c40:	9300      	str	r3, [sp, #0]
 8006c42:	f7ff fd7c 	bl	800673e <__lo0bits>
 8006c46:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006c4a:	b1d0      	cbz	r0, 8006c82 <__d2b+0x7e>
 8006c4c:	f1c0 0320 	rsb	r3, r0, #32
 8006c50:	fa02 f303 	lsl.w	r3, r2, r3
 8006c54:	430b      	orrs	r3, r1
 8006c56:	40c2      	lsrs	r2, r0
 8006c58:	6163      	str	r3, [r4, #20]
 8006c5a:	9201      	str	r2, [sp, #4]
 8006c5c:	9b01      	ldr	r3, [sp, #4]
 8006c5e:	61a3      	str	r3, [r4, #24]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	bf0c      	ite	eq
 8006c64:	2201      	moveq	r2, #1
 8006c66:	2202      	movne	r2, #2
 8006c68:	6122      	str	r2, [r4, #16]
 8006c6a:	b1a5      	cbz	r5, 8006c96 <__d2b+0x92>
 8006c6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006c70:	4405      	add	r5, r0
 8006c72:	603d      	str	r5, [r7, #0]
 8006c74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006c78:	6030      	str	r0, [r6, #0]
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	b003      	add	sp, #12
 8006c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c82:	6161      	str	r1, [r4, #20]
 8006c84:	e7ea      	b.n	8006c5c <__d2b+0x58>
 8006c86:	a801      	add	r0, sp, #4
 8006c88:	f7ff fd59 	bl	800673e <__lo0bits>
 8006c8c:	9b01      	ldr	r3, [sp, #4]
 8006c8e:	6163      	str	r3, [r4, #20]
 8006c90:	3020      	adds	r0, #32
 8006c92:	2201      	movs	r2, #1
 8006c94:	e7e8      	b.n	8006c68 <__d2b+0x64>
 8006c96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006c9e:	6038      	str	r0, [r7, #0]
 8006ca0:	6918      	ldr	r0, [r3, #16]
 8006ca2:	f7ff fd2d 	bl	8006700 <__hi0bits>
 8006ca6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006caa:	e7e5      	b.n	8006c78 <__d2b+0x74>
 8006cac:	0800818b 	.word	0x0800818b
 8006cb0:	0800819c 	.word	0x0800819c

08006cb4 <__sfputc_r>:
 8006cb4:	6893      	ldr	r3, [r2, #8]
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	b410      	push	{r4}
 8006cbc:	6093      	str	r3, [r2, #8]
 8006cbe:	da08      	bge.n	8006cd2 <__sfputc_r+0x1e>
 8006cc0:	6994      	ldr	r4, [r2, #24]
 8006cc2:	42a3      	cmp	r3, r4
 8006cc4:	db01      	blt.n	8006cca <__sfputc_r+0x16>
 8006cc6:	290a      	cmp	r1, #10
 8006cc8:	d103      	bne.n	8006cd2 <__sfputc_r+0x1e>
 8006cca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cce:	f7fe bc0e 	b.w	80054ee <__swbuf_r>
 8006cd2:	6813      	ldr	r3, [r2, #0]
 8006cd4:	1c58      	adds	r0, r3, #1
 8006cd6:	6010      	str	r0, [r2, #0]
 8006cd8:	7019      	strb	r1, [r3, #0]
 8006cda:	4608      	mov	r0, r1
 8006cdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <__sfputs_r>:
 8006ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	460f      	mov	r7, r1
 8006ce8:	4614      	mov	r4, r2
 8006cea:	18d5      	adds	r5, r2, r3
 8006cec:	42ac      	cmp	r4, r5
 8006cee:	d101      	bne.n	8006cf4 <__sfputs_r+0x12>
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	e007      	b.n	8006d04 <__sfputs_r+0x22>
 8006cf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf8:	463a      	mov	r2, r7
 8006cfa:	4630      	mov	r0, r6
 8006cfc:	f7ff ffda 	bl	8006cb4 <__sfputc_r>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d1f3      	bne.n	8006cec <__sfputs_r+0xa>
 8006d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d08 <_vfiprintf_r>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	460d      	mov	r5, r1
 8006d0e:	b09d      	sub	sp, #116	@ 0x74
 8006d10:	4614      	mov	r4, r2
 8006d12:	4698      	mov	r8, r3
 8006d14:	4606      	mov	r6, r0
 8006d16:	b118      	cbz	r0, 8006d20 <_vfiprintf_r+0x18>
 8006d18:	6a03      	ldr	r3, [r0, #32]
 8006d1a:	b90b      	cbnz	r3, 8006d20 <_vfiprintf_r+0x18>
 8006d1c:	f7fe fafe 	bl	800531c <__sinit>
 8006d20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d22:	07d9      	lsls	r1, r3, #31
 8006d24:	d405      	bmi.n	8006d32 <_vfiprintf_r+0x2a>
 8006d26:	89ab      	ldrh	r3, [r5, #12]
 8006d28:	059a      	lsls	r2, r3, #22
 8006d2a:	d402      	bmi.n	8006d32 <_vfiprintf_r+0x2a>
 8006d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d2e:	f7fe fcf0 	bl	8005712 <__retarget_lock_acquire_recursive>
 8006d32:	89ab      	ldrh	r3, [r5, #12]
 8006d34:	071b      	lsls	r3, r3, #28
 8006d36:	d501      	bpl.n	8006d3c <_vfiprintf_r+0x34>
 8006d38:	692b      	ldr	r3, [r5, #16]
 8006d3a:	b99b      	cbnz	r3, 8006d64 <_vfiprintf_r+0x5c>
 8006d3c:	4629      	mov	r1, r5
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f7fe fc14 	bl	800556c <__swsetup_r>
 8006d44:	b170      	cbz	r0, 8006d64 <_vfiprintf_r+0x5c>
 8006d46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d48:	07dc      	lsls	r4, r3, #31
 8006d4a:	d504      	bpl.n	8006d56 <_vfiprintf_r+0x4e>
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	b01d      	add	sp, #116	@ 0x74
 8006d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d56:	89ab      	ldrh	r3, [r5, #12]
 8006d58:	0598      	lsls	r0, r3, #22
 8006d5a:	d4f7      	bmi.n	8006d4c <_vfiprintf_r+0x44>
 8006d5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d5e:	f7fe fcd9 	bl	8005714 <__retarget_lock_release_recursive>
 8006d62:	e7f3      	b.n	8006d4c <_vfiprintf_r+0x44>
 8006d64:	2300      	movs	r3, #0
 8006d66:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d68:	2320      	movs	r3, #32
 8006d6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d72:	2330      	movs	r3, #48	@ 0x30
 8006d74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f24 <_vfiprintf_r+0x21c>
 8006d78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d7c:	f04f 0901 	mov.w	r9, #1
 8006d80:	4623      	mov	r3, r4
 8006d82:	469a      	mov	sl, r3
 8006d84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d88:	b10a      	cbz	r2, 8006d8e <_vfiprintf_r+0x86>
 8006d8a:	2a25      	cmp	r2, #37	@ 0x25
 8006d8c:	d1f9      	bne.n	8006d82 <_vfiprintf_r+0x7a>
 8006d8e:	ebba 0b04 	subs.w	fp, sl, r4
 8006d92:	d00b      	beq.n	8006dac <_vfiprintf_r+0xa4>
 8006d94:	465b      	mov	r3, fp
 8006d96:	4622      	mov	r2, r4
 8006d98:	4629      	mov	r1, r5
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	f7ff ffa1 	bl	8006ce2 <__sfputs_r>
 8006da0:	3001      	adds	r0, #1
 8006da2:	f000 80a7 	beq.w	8006ef4 <_vfiprintf_r+0x1ec>
 8006da6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006da8:	445a      	add	r2, fp
 8006daa:	9209      	str	r2, [sp, #36]	@ 0x24
 8006dac:	f89a 3000 	ldrb.w	r3, [sl]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f000 809f 	beq.w	8006ef4 <_vfiprintf_r+0x1ec>
 8006db6:	2300      	movs	r3, #0
 8006db8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dc0:	f10a 0a01 	add.w	sl, sl, #1
 8006dc4:	9304      	str	r3, [sp, #16]
 8006dc6:	9307      	str	r3, [sp, #28]
 8006dc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006dcc:	931a      	str	r3, [sp, #104]	@ 0x68
 8006dce:	4654      	mov	r4, sl
 8006dd0:	2205      	movs	r2, #5
 8006dd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dd6:	4853      	ldr	r0, [pc, #332]	@ (8006f24 <_vfiprintf_r+0x21c>)
 8006dd8:	f7f9 f9fa 	bl	80001d0 <memchr>
 8006ddc:	9a04      	ldr	r2, [sp, #16]
 8006dde:	b9d8      	cbnz	r0, 8006e18 <_vfiprintf_r+0x110>
 8006de0:	06d1      	lsls	r1, r2, #27
 8006de2:	bf44      	itt	mi
 8006de4:	2320      	movmi	r3, #32
 8006de6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006dea:	0713      	lsls	r3, r2, #28
 8006dec:	bf44      	itt	mi
 8006dee:	232b      	movmi	r3, #43	@ 0x2b
 8006df0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006df4:	f89a 3000 	ldrb.w	r3, [sl]
 8006df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006dfa:	d015      	beq.n	8006e28 <_vfiprintf_r+0x120>
 8006dfc:	9a07      	ldr	r2, [sp, #28]
 8006dfe:	4654      	mov	r4, sl
 8006e00:	2000      	movs	r0, #0
 8006e02:	f04f 0c0a 	mov.w	ip, #10
 8006e06:	4621      	mov	r1, r4
 8006e08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e0c:	3b30      	subs	r3, #48	@ 0x30
 8006e0e:	2b09      	cmp	r3, #9
 8006e10:	d94b      	bls.n	8006eaa <_vfiprintf_r+0x1a2>
 8006e12:	b1b0      	cbz	r0, 8006e42 <_vfiprintf_r+0x13a>
 8006e14:	9207      	str	r2, [sp, #28]
 8006e16:	e014      	b.n	8006e42 <_vfiprintf_r+0x13a>
 8006e18:	eba0 0308 	sub.w	r3, r0, r8
 8006e1c:	fa09 f303 	lsl.w	r3, r9, r3
 8006e20:	4313      	orrs	r3, r2
 8006e22:	9304      	str	r3, [sp, #16]
 8006e24:	46a2      	mov	sl, r4
 8006e26:	e7d2      	b.n	8006dce <_vfiprintf_r+0xc6>
 8006e28:	9b03      	ldr	r3, [sp, #12]
 8006e2a:	1d19      	adds	r1, r3, #4
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	9103      	str	r1, [sp, #12]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	bfbb      	ittet	lt
 8006e34:	425b      	neglt	r3, r3
 8006e36:	f042 0202 	orrlt.w	r2, r2, #2
 8006e3a:	9307      	strge	r3, [sp, #28]
 8006e3c:	9307      	strlt	r3, [sp, #28]
 8006e3e:	bfb8      	it	lt
 8006e40:	9204      	strlt	r2, [sp, #16]
 8006e42:	7823      	ldrb	r3, [r4, #0]
 8006e44:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e46:	d10a      	bne.n	8006e5e <_vfiprintf_r+0x156>
 8006e48:	7863      	ldrb	r3, [r4, #1]
 8006e4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e4c:	d132      	bne.n	8006eb4 <_vfiprintf_r+0x1ac>
 8006e4e:	9b03      	ldr	r3, [sp, #12]
 8006e50:	1d1a      	adds	r2, r3, #4
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	9203      	str	r2, [sp, #12]
 8006e56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e5a:	3402      	adds	r4, #2
 8006e5c:	9305      	str	r3, [sp, #20]
 8006e5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f34 <_vfiprintf_r+0x22c>
 8006e62:	7821      	ldrb	r1, [r4, #0]
 8006e64:	2203      	movs	r2, #3
 8006e66:	4650      	mov	r0, sl
 8006e68:	f7f9 f9b2 	bl	80001d0 <memchr>
 8006e6c:	b138      	cbz	r0, 8006e7e <_vfiprintf_r+0x176>
 8006e6e:	9b04      	ldr	r3, [sp, #16]
 8006e70:	eba0 000a 	sub.w	r0, r0, sl
 8006e74:	2240      	movs	r2, #64	@ 0x40
 8006e76:	4082      	lsls	r2, r0
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	3401      	adds	r4, #1
 8006e7c:	9304      	str	r3, [sp, #16]
 8006e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e82:	4829      	ldr	r0, [pc, #164]	@ (8006f28 <_vfiprintf_r+0x220>)
 8006e84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e88:	2206      	movs	r2, #6
 8006e8a:	f7f9 f9a1 	bl	80001d0 <memchr>
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	d03f      	beq.n	8006f12 <_vfiprintf_r+0x20a>
 8006e92:	4b26      	ldr	r3, [pc, #152]	@ (8006f2c <_vfiprintf_r+0x224>)
 8006e94:	bb1b      	cbnz	r3, 8006ede <_vfiprintf_r+0x1d6>
 8006e96:	9b03      	ldr	r3, [sp, #12]
 8006e98:	3307      	adds	r3, #7
 8006e9a:	f023 0307 	bic.w	r3, r3, #7
 8006e9e:	3308      	adds	r3, #8
 8006ea0:	9303      	str	r3, [sp, #12]
 8006ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea4:	443b      	add	r3, r7
 8006ea6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea8:	e76a      	b.n	8006d80 <_vfiprintf_r+0x78>
 8006eaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eae:	460c      	mov	r4, r1
 8006eb0:	2001      	movs	r0, #1
 8006eb2:	e7a8      	b.n	8006e06 <_vfiprintf_r+0xfe>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	3401      	adds	r4, #1
 8006eb8:	9305      	str	r3, [sp, #20]
 8006eba:	4619      	mov	r1, r3
 8006ebc:	f04f 0c0a 	mov.w	ip, #10
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ec6:	3a30      	subs	r2, #48	@ 0x30
 8006ec8:	2a09      	cmp	r2, #9
 8006eca:	d903      	bls.n	8006ed4 <_vfiprintf_r+0x1cc>
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0c6      	beq.n	8006e5e <_vfiprintf_r+0x156>
 8006ed0:	9105      	str	r1, [sp, #20]
 8006ed2:	e7c4      	b.n	8006e5e <_vfiprintf_r+0x156>
 8006ed4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ed8:	4604      	mov	r4, r0
 8006eda:	2301      	movs	r3, #1
 8006edc:	e7f0      	b.n	8006ec0 <_vfiprintf_r+0x1b8>
 8006ede:	ab03      	add	r3, sp, #12
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	462a      	mov	r2, r5
 8006ee4:	4b12      	ldr	r3, [pc, #72]	@ (8006f30 <_vfiprintf_r+0x228>)
 8006ee6:	a904      	add	r1, sp, #16
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f7fd fdd3 	bl	8004a94 <_printf_float>
 8006eee:	4607      	mov	r7, r0
 8006ef0:	1c78      	adds	r0, r7, #1
 8006ef2:	d1d6      	bne.n	8006ea2 <_vfiprintf_r+0x19a>
 8006ef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ef6:	07d9      	lsls	r1, r3, #31
 8006ef8:	d405      	bmi.n	8006f06 <_vfiprintf_r+0x1fe>
 8006efa:	89ab      	ldrh	r3, [r5, #12]
 8006efc:	059a      	lsls	r2, r3, #22
 8006efe:	d402      	bmi.n	8006f06 <_vfiprintf_r+0x1fe>
 8006f00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f02:	f7fe fc07 	bl	8005714 <__retarget_lock_release_recursive>
 8006f06:	89ab      	ldrh	r3, [r5, #12]
 8006f08:	065b      	lsls	r3, r3, #25
 8006f0a:	f53f af1f 	bmi.w	8006d4c <_vfiprintf_r+0x44>
 8006f0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f10:	e71e      	b.n	8006d50 <_vfiprintf_r+0x48>
 8006f12:	ab03      	add	r3, sp, #12
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	462a      	mov	r2, r5
 8006f18:	4b05      	ldr	r3, [pc, #20]	@ (8006f30 <_vfiprintf_r+0x228>)
 8006f1a:	a904      	add	r1, sp, #16
 8006f1c:	4630      	mov	r0, r6
 8006f1e:	f7fe f851 	bl	8004fc4 <_printf_i>
 8006f22:	e7e4      	b.n	8006eee <_vfiprintf_r+0x1e6>
 8006f24:	080082f8 	.word	0x080082f8
 8006f28:	08008302 	.word	0x08008302
 8006f2c:	08004a95 	.word	0x08004a95
 8006f30:	08006ce3 	.word	0x08006ce3
 8006f34:	080082fe 	.word	0x080082fe

08006f38 <__sflush_r>:
 8006f38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f40:	0716      	lsls	r6, r2, #28
 8006f42:	4605      	mov	r5, r0
 8006f44:	460c      	mov	r4, r1
 8006f46:	d454      	bmi.n	8006ff2 <__sflush_r+0xba>
 8006f48:	684b      	ldr	r3, [r1, #4]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	dc02      	bgt.n	8006f54 <__sflush_r+0x1c>
 8006f4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	dd48      	ble.n	8006fe6 <__sflush_r+0xae>
 8006f54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f56:	2e00      	cmp	r6, #0
 8006f58:	d045      	beq.n	8006fe6 <__sflush_r+0xae>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f60:	682f      	ldr	r7, [r5, #0]
 8006f62:	6a21      	ldr	r1, [r4, #32]
 8006f64:	602b      	str	r3, [r5, #0]
 8006f66:	d030      	beq.n	8006fca <__sflush_r+0x92>
 8006f68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	0759      	lsls	r1, r3, #29
 8006f6e:	d505      	bpl.n	8006f7c <__sflush_r+0x44>
 8006f70:	6863      	ldr	r3, [r4, #4]
 8006f72:	1ad2      	subs	r2, r2, r3
 8006f74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f76:	b10b      	cbz	r3, 8006f7c <__sflush_r+0x44>
 8006f78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f7a:	1ad2      	subs	r2, r2, r3
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f80:	6a21      	ldr	r1, [r4, #32]
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b0      	blx	r6
 8006f86:	1c43      	adds	r3, r0, #1
 8006f88:	89a3      	ldrh	r3, [r4, #12]
 8006f8a:	d106      	bne.n	8006f9a <__sflush_r+0x62>
 8006f8c:	6829      	ldr	r1, [r5, #0]
 8006f8e:	291d      	cmp	r1, #29
 8006f90:	d82b      	bhi.n	8006fea <__sflush_r+0xb2>
 8006f92:	4a2a      	ldr	r2, [pc, #168]	@ (800703c <__sflush_r+0x104>)
 8006f94:	410a      	asrs	r2, r1
 8006f96:	07d6      	lsls	r6, r2, #31
 8006f98:	d427      	bmi.n	8006fea <__sflush_r+0xb2>
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	6062      	str	r2, [r4, #4]
 8006f9e:	04d9      	lsls	r1, r3, #19
 8006fa0:	6922      	ldr	r2, [r4, #16]
 8006fa2:	6022      	str	r2, [r4, #0]
 8006fa4:	d504      	bpl.n	8006fb0 <__sflush_r+0x78>
 8006fa6:	1c42      	adds	r2, r0, #1
 8006fa8:	d101      	bne.n	8006fae <__sflush_r+0x76>
 8006faa:	682b      	ldr	r3, [r5, #0]
 8006fac:	b903      	cbnz	r3, 8006fb0 <__sflush_r+0x78>
 8006fae:	6560      	str	r0, [r4, #84]	@ 0x54
 8006fb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fb2:	602f      	str	r7, [r5, #0]
 8006fb4:	b1b9      	cbz	r1, 8006fe6 <__sflush_r+0xae>
 8006fb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fba:	4299      	cmp	r1, r3
 8006fbc:	d002      	beq.n	8006fc4 <__sflush_r+0x8c>
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	f7ff f9f6 	bl	80063b0 <_free_r>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fc8:	e00d      	b.n	8006fe6 <__sflush_r+0xae>
 8006fca:	2301      	movs	r3, #1
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b0      	blx	r6
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	1c50      	adds	r0, r2, #1
 8006fd4:	d1c9      	bne.n	8006f6a <__sflush_r+0x32>
 8006fd6:	682b      	ldr	r3, [r5, #0]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d0c6      	beq.n	8006f6a <__sflush_r+0x32>
 8006fdc:	2b1d      	cmp	r3, #29
 8006fde:	d001      	beq.n	8006fe4 <__sflush_r+0xac>
 8006fe0:	2b16      	cmp	r3, #22
 8006fe2:	d11e      	bne.n	8007022 <__sflush_r+0xea>
 8006fe4:	602f      	str	r7, [r5, #0]
 8006fe6:	2000      	movs	r0, #0
 8006fe8:	e022      	b.n	8007030 <__sflush_r+0xf8>
 8006fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fee:	b21b      	sxth	r3, r3
 8006ff0:	e01b      	b.n	800702a <__sflush_r+0xf2>
 8006ff2:	690f      	ldr	r7, [r1, #16]
 8006ff4:	2f00      	cmp	r7, #0
 8006ff6:	d0f6      	beq.n	8006fe6 <__sflush_r+0xae>
 8006ff8:	0793      	lsls	r3, r2, #30
 8006ffa:	680e      	ldr	r6, [r1, #0]
 8006ffc:	bf08      	it	eq
 8006ffe:	694b      	ldreq	r3, [r1, #20]
 8007000:	600f      	str	r7, [r1, #0]
 8007002:	bf18      	it	ne
 8007004:	2300      	movne	r3, #0
 8007006:	eba6 0807 	sub.w	r8, r6, r7
 800700a:	608b      	str	r3, [r1, #8]
 800700c:	f1b8 0f00 	cmp.w	r8, #0
 8007010:	dde9      	ble.n	8006fe6 <__sflush_r+0xae>
 8007012:	6a21      	ldr	r1, [r4, #32]
 8007014:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007016:	4643      	mov	r3, r8
 8007018:	463a      	mov	r2, r7
 800701a:	4628      	mov	r0, r5
 800701c:	47b0      	blx	r6
 800701e:	2800      	cmp	r0, #0
 8007020:	dc08      	bgt.n	8007034 <__sflush_r+0xfc>
 8007022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800702a:	81a3      	strh	r3, [r4, #12]
 800702c:	f04f 30ff 	mov.w	r0, #4294967295
 8007030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007034:	4407      	add	r7, r0
 8007036:	eba8 0800 	sub.w	r8, r8, r0
 800703a:	e7e7      	b.n	800700c <__sflush_r+0xd4>
 800703c:	dfbffffe 	.word	0xdfbffffe

08007040 <_fflush_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	690b      	ldr	r3, [r1, #16]
 8007044:	4605      	mov	r5, r0
 8007046:	460c      	mov	r4, r1
 8007048:	b913      	cbnz	r3, 8007050 <_fflush_r+0x10>
 800704a:	2500      	movs	r5, #0
 800704c:	4628      	mov	r0, r5
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	b118      	cbz	r0, 800705a <_fflush_r+0x1a>
 8007052:	6a03      	ldr	r3, [r0, #32]
 8007054:	b90b      	cbnz	r3, 800705a <_fflush_r+0x1a>
 8007056:	f7fe f961 	bl	800531c <__sinit>
 800705a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d0f3      	beq.n	800704a <_fflush_r+0xa>
 8007062:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007064:	07d0      	lsls	r0, r2, #31
 8007066:	d404      	bmi.n	8007072 <_fflush_r+0x32>
 8007068:	0599      	lsls	r1, r3, #22
 800706a:	d402      	bmi.n	8007072 <_fflush_r+0x32>
 800706c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800706e:	f7fe fb50 	bl	8005712 <__retarget_lock_acquire_recursive>
 8007072:	4628      	mov	r0, r5
 8007074:	4621      	mov	r1, r4
 8007076:	f7ff ff5f 	bl	8006f38 <__sflush_r>
 800707a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800707c:	07da      	lsls	r2, r3, #31
 800707e:	4605      	mov	r5, r0
 8007080:	d4e4      	bmi.n	800704c <_fflush_r+0xc>
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	059b      	lsls	r3, r3, #22
 8007086:	d4e1      	bmi.n	800704c <_fflush_r+0xc>
 8007088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800708a:	f7fe fb43 	bl	8005714 <__retarget_lock_release_recursive>
 800708e:	e7dd      	b.n	800704c <_fflush_r+0xc>

08007090 <__swhatbuf_r>:
 8007090:	b570      	push	{r4, r5, r6, lr}
 8007092:	460c      	mov	r4, r1
 8007094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007098:	2900      	cmp	r1, #0
 800709a:	b096      	sub	sp, #88	@ 0x58
 800709c:	4615      	mov	r5, r2
 800709e:	461e      	mov	r6, r3
 80070a0:	da0d      	bge.n	80070be <__swhatbuf_r+0x2e>
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070a8:	f04f 0100 	mov.w	r1, #0
 80070ac:	bf14      	ite	ne
 80070ae:	2340      	movne	r3, #64	@ 0x40
 80070b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80070b4:	2000      	movs	r0, #0
 80070b6:	6031      	str	r1, [r6, #0]
 80070b8:	602b      	str	r3, [r5, #0]
 80070ba:	b016      	add	sp, #88	@ 0x58
 80070bc:	bd70      	pop	{r4, r5, r6, pc}
 80070be:	466a      	mov	r2, sp
 80070c0:	f000 f848 	bl	8007154 <_fstat_r>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	dbec      	blt.n	80070a2 <__swhatbuf_r+0x12>
 80070c8:	9901      	ldr	r1, [sp, #4]
 80070ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80070ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80070d2:	4259      	negs	r1, r3
 80070d4:	4159      	adcs	r1, r3
 80070d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070da:	e7eb      	b.n	80070b4 <__swhatbuf_r+0x24>

080070dc <__smakebuf_r>:
 80070dc:	898b      	ldrh	r3, [r1, #12]
 80070de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070e0:	079d      	lsls	r5, r3, #30
 80070e2:	4606      	mov	r6, r0
 80070e4:	460c      	mov	r4, r1
 80070e6:	d507      	bpl.n	80070f8 <__smakebuf_r+0x1c>
 80070e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80070ec:	6023      	str	r3, [r4, #0]
 80070ee:	6123      	str	r3, [r4, #16]
 80070f0:	2301      	movs	r3, #1
 80070f2:	6163      	str	r3, [r4, #20]
 80070f4:	b003      	add	sp, #12
 80070f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070f8:	ab01      	add	r3, sp, #4
 80070fa:	466a      	mov	r2, sp
 80070fc:	f7ff ffc8 	bl	8007090 <__swhatbuf_r>
 8007100:	9f00      	ldr	r7, [sp, #0]
 8007102:	4605      	mov	r5, r0
 8007104:	4639      	mov	r1, r7
 8007106:	4630      	mov	r0, r6
 8007108:	f7ff f9c6 	bl	8006498 <_malloc_r>
 800710c:	b948      	cbnz	r0, 8007122 <__smakebuf_r+0x46>
 800710e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007112:	059a      	lsls	r2, r3, #22
 8007114:	d4ee      	bmi.n	80070f4 <__smakebuf_r+0x18>
 8007116:	f023 0303 	bic.w	r3, r3, #3
 800711a:	f043 0302 	orr.w	r3, r3, #2
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	e7e2      	b.n	80070e8 <__smakebuf_r+0xc>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	6020      	str	r0, [r4, #0]
 8007126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800712a:	81a3      	strh	r3, [r4, #12]
 800712c:	9b01      	ldr	r3, [sp, #4]
 800712e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007132:	b15b      	cbz	r3, 800714c <__smakebuf_r+0x70>
 8007134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007138:	4630      	mov	r0, r6
 800713a:	f000 f81d 	bl	8007178 <_isatty_r>
 800713e:	b128      	cbz	r0, 800714c <__smakebuf_r+0x70>
 8007140:	89a3      	ldrh	r3, [r4, #12]
 8007142:	f023 0303 	bic.w	r3, r3, #3
 8007146:	f043 0301 	orr.w	r3, r3, #1
 800714a:	81a3      	strh	r3, [r4, #12]
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	431d      	orrs	r5, r3
 8007150:	81a5      	strh	r5, [r4, #12]
 8007152:	e7cf      	b.n	80070f4 <__smakebuf_r+0x18>

08007154 <_fstat_r>:
 8007154:	b538      	push	{r3, r4, r5, lr}
 8007156:	4d07      	ldr	r5, [pc, #28]	@ (8007174 <_fstat_r+0x20>)
 8007158:	2300      	movs	r3, #0
 800715a:	4604      	mov	r4, r0
 800715c:	4608      	mov	r0, r1
 800715e:	4611      	mov	r1, r2
 8007160:	602b      	str	r3, [r5, #0]
 8007162:	f7fb f973 	bl	800244c <_fstat>
 8007166:	1c43      	adds	r3, r0, #1
 8007168:	d102      	bne.n	8007170 <_fstat_r+0x1c>
 800716a:	682b      	ldr	r3, [r5, #0]
 800716c:	b103      	cbz	r3, 8007170 <_fstat_r+0x1c>
 800716e:	6023      	str	r3, [r4, #0]
 8007170:	bd38      	pop	{r3, r4, r5, pc}
 8007172:	bf00      	nop
 8007174:	20000410 	.word	0x20000410

08007178 <_isatty_r>:
 8007178:	b538      	push	{r3, r4, r5, lr}
 800717a:	4d06      	ldr	r5, [pc, #24]	@ (8007194 <_isatty_r+0x1c>)
 800717c:	2300      	movs	r3, #0
 800717e:	4604      	mov	r4, r0
 8007180:	4608      	mov	r0, r1
 8007182:	602b      	str	r3, [r5, #0]
 8007184:	f7fb f972 	bl	800246c <_isatty>
 8007188:	1c43      	adds	r3, r0, #1
 800718a:	d102      	bne.n	8007192 <_isatty_r+0x1a>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	b103      	cbz	r3, 8007192 <_isatty_r+0x1a>
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	bd38      	pop	{r3, r4, r5, pc}
 8007194:	20000410 	.word	0x20000410

08007198 <_sbrk_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d06      	ldr	r5, [pc, #24]	@ (80071b4 <_sbrk_r+0x1c>)
 800719c:	2300      	movs	r3, #0
 800719e:	4604      	mov	r4, r0
 80071a0:	4608      	mov	r0, r1
 80071a2:	602b      	str	r3, [r5, #0]
 80071a4:	f7fb f97a 	bl	800249c <_sbrk>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	d102      	bne.n	80071b2 <_sbrk_r+0x1a>
 80071ac:	682b      	ldr	r3, [r5, #0]
 80071ae:	b103      	cbz	r3, 80071b2 <_sbrk_r+0x1a>
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	bd38      	pop	{r3, r4, r5, pc}
 80071b4:	20000410 	.word	0x20000410

080071b8 <memcpy>:
 80071b8:	440a      	add	r2, r1
 80071ba:	4291      	cmp	r1, r2
 80071bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80071c0:	d100      	bne.n	80071c4 <memcpy+0xc>
 80071c2:	4770      	bx	lr
 80071c4:	b510      	push	{r4, lr}
 80071c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071ce:	4291      	cmp	r1, r2
 80071d0:	d1f9      	bne.n	80071c6 <memcpy+0xe>
 80071d2:	bd10      	pop	{r4, pc}

080071d4 <__assert_func>:
 80071d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071d6:	4614      	mov	r4, r2
 80071d8:	461a      	mov	r2, r3
 80071da:	4b09      	ldr	r3, [pc, #36]	@ (8007200 <__assert_func+0x2c>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4605      	mov	r5, r0
 80071e0:	68d8      	ldr	r0, [r3, #12]
 80071e2:	b954      	cbnz	r4, 80071fa <__assert_func+0x26>
 80071e4:	4b07      	ldr	r3, [pc, #28]	@ (8007204 <__assert_func+0x30>)
 80071e6:	461c      	mov	r4, r3
 80071e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071ec:	9100      	str	r1, [sp, #0]
 80071ee:	462b      	mov	r3, r5
 80071f0:	4905      	ldr	r1, [pc, #20]	@ (8007208 <__assert_func+0x34>)
 80071f2:	f000 f841 	bl	8007278 <fiprintf>
 80071f6:	f000 f851 	bl	800729c <abort>
 80071fa:	4b04      	ldr	r3, [pc, #16]	@ (800720c <__assert_func+0x38>)
 80071fc:	e7f4      	b.n	80071e8 <__assert_func+0x14>
 80071fe:	bf00      	nop
 8007200:	2000001c 	.word	0x2000001c
 8007204:	0800834e 	.word	0x0800834e
 8007208:	08008320 	.word	0x08008320
 800720c:	08008313 	.word	0x08008313

08007210 <_calloc_r>:
 8007210:	b570      	push	{r4, r5, r6, lr}
 8007212:	fba1 5402 	umull	r5, r4, r1, r2
 8007216:	b93c      	cbnz	r4, 8007228 <_calloc_r+0x18>
 8007218:	4629      	mov	r1, r5
 800721a:	f7ff f93d 	bl	8006498 <_malloc_r>
 800721e:	4606      	mov	r6, r0
 8007220:	b928      	cbnz	r0, 800722e <_calloc_r+0x1e>
 8007222:	2600      	movs	r6, #0
 8007224:	4630      	mov	r0, r6
 8007226:	bd70      	pop	{r4, r5, r6, pc}
 8007228:	220c      	movs	r2, #12
 800722a:	6002      	str	r2, [r0, #0]
 800722c:	e7f9      	b.n	8007222 <_calloc_r+0x12>
 800722e:	462a      	mov	r2, r5
 8007230:	4621      	mov	r1, r4
 8007232:	f7fe f9f1 	bl	8005618 <memset>
 8007236:	e7f5      	b.n	8007224 <_calloc_r+0x14>

08007238 <__ascii_mbtowc>:
 8007238:	b082      	sub	sp, #8
 800723a:	b901      	cbnz	r1, 800723e <__ascii_mbtowc+0x6>
 800723c:	a901      	add	r1, sp, #4
 800723e:	b142      	cbz	r2, 8007252 <__ascii_mbtowc+0x1a>
 8007240:	b14b      	cbz	r3, 8007256 <__ascii_mbtowc+0x1e>
 8007242:	7813      	ldrb	r3, [r2, #0]
 8007244:	600b      	str	r3, [r1, #0]
 8007246:	7812      	ldrb	r2, [r2, #0]
 8007248:	1e10      	subs	r0, r2, #0
 800724a:	bf18      	it	ne
 800724c:	2001      	movne	r0, #1
 800724e:	b002      	add	sp, #8
 8007250:	4770      	bx	lr
 8007252:	4610      	mov	r0, r2
 8007254:	e7fb      	b.n	800724e <__ascii_mbtowc+0x16>
 8007256:	f06f 0001 	mvn.w	r0, #1
 800725a:	e7f8      	b.n	800724e <__ascii_mbtowc+0x16>

0800725c <__ascii_wctomb>:
 800725c:	4603      	mov	r3, r0
 800725e:	4608      	mov	r0, r1
 8007260:	b141      	cbz	r1, 8007274 <__ascii_wctomb+0x18>
 8007262:	2aff      	cmp	r2, #255	@ 0xff
 8007264:	d904      	bls.n	8007270 <__ascii_wctomb+0x14>
 8007266:	228a      	movs	r2, #138	@ 0x8a
 8007268:	601a      	str	r2, [r3, #0]
 800726a:	f04f 30ff 	mov.w	r0, #4294967295
 800726e:	4770      	bx	lr
 8007270:	700a      	strb	r2, [r1, #0]
 8007272:	2001      	movs	r0, #1
 8007274:	4770      	bx	lr
	...

08007278 <fiprintf>:
 8007278:	b40e      	push	{r1, r2, r3}
 800727a:	b503      	push	{r0, r1, lr}
 800727c:	4601      	mov	r1, r0
 800727e:	ab03      	add	r3, sp, #12
 8007280:	4805      	ldr	r0, [pc, #20]	@ (8007298 <fiprintf+0x20>)
 8007282:	f853 2b04 	ldr.w	r2, [r3], #4
 8007286:	6800      	ldr	r0, [r0, #0]
 8007288:	9301      	str	r3, [sp, #4]
 800728a:	f7ff fd3d 	bl	8006d08 <_vfiprintf_r>
 800728e:	b002      	add	sp, #8
 8007290:	f85d eb04 	ldr.w	lr, [sp], #4
 8007294:	b003      	add	sp, #12
 8007296:	4770      	bx	lr
 8007298:	2000001c 	.word	0x2000001c

0800729c <abort>:
 800729c:	b508      	push	{r3, lr}
 800729e:	2006      	movs	r0, #6
 80072a0:	f000 f82c 	bl	80072fc <raise>
 80072a4:	2001      	movs	r0, #1
 80072a6:	f7fb f89d 	bl	80023e4 <_exit>

080072aa <_raise_r>:
 80072aa:	291f      	cmp	r1, #31
 80072ac:	b538      	push	{r3, r4, r5, lr}
 80072ae:	4605      	mov	r5, r0
 80072b0:	460c      	mov	r4, r1
 80072b2:	d904      	bls.n	80072be <_raise_r+0x14>
 80072b4:	2316      	movs	r3, #22
 80072b6:	6003      	str	r3, [r0, #0]
 80072b8:	f04f 30ff 	mov.w	r0, #4294967295
 80072bc:	bd38      	pop	{r3, r4, r5, pc}
 80072be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80072c0:	b112      	cbz	r2, 80072c8 <_raise_r+0x1e>
 80072c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80072c6:	b94b      	cbnz	r3, 80072dc <_raise_r+0x32>
 80072c8:	4628      	mov	r0, r5
 80072ca:	f000 f831 	bl	8007330 <_getpid_r>
 80072ce:	4622      	mov	r2, r4
 80072d0:	4601      	mov	r1, r0
 80072d2:	4628      	mov	r0, r5
 80072d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072d8:	f000 b818 	b.w	800730c <_kill_r>
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d00a      	beq.n	80072f6 <_raise_r+0x4c>
 80072e0:	1c59      	adds	r1, r3, #1
 80072e2:	d103      	bne.n	80072ec <_raise_r+0x42>
 80072e4:	2316      	movs	r3, #22
 80072e6:	6003      	str	r3, [r0, #0]
 80072e8:	2001      	movs	r0, #1
 80072ea:	e7e7      	b.n	80072bc <_raise_r+0x12>
 80072ec:	2100      	movs	r1, #0
 80072ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80072f2:	4620      	mov	r0, r4
 80072f4:	4798      	blx	r3
 80072f6:	2000      	movs	r0, #0
 80072f8:	e7e0      	b.n	80072bc <_raise_r+0x12>
	...

080072fc <raise>:
 80072fc:	4b02      	ldr	r3, [pc, #8]	@ (8007308 <raise+0xc>)
 80072fe:	4601      	mov	r1, r0
 8007300:	6818      	ldr	r0, [r3, #0]
 8007302:	f7ff bfd2 	b.w	80072aa <_raise_r>
 8007306:	bf00      	nop
 8007308:	2000001c 	.word	0x2000001c

0800730c <_kill_r>:
 800730c:	b538      	push	{r3, r4, r5, lr}
 800730e:	4d07      	ldr	r5, [pc, #28]	@ (800732c <_kill_r+0x20>)
 8007310:	2300      	movs	r3, #0
 8007312:	4604      	mov	r4, r0
 8007314:	4608      	mov	r0, r1
 8007316:	4611      	mov	r1, r2
 8007318:	602b      	str	r3, [r5, #0]
 800731a:	f7fb f853 	bl	80023c4 <_kill>
 800731e:	1c43      	adds	r3, r0, #1
 8007320:	d102      	bne.n	8007328 <_kill_r+0x1c>
 8007322:	682b      	ldr	r3, [r5, #0]
 8007324:	b103      	cbz	r3, 8007328 <_kill_r+0x1c>
 8007326:	6023      	str	r3, [r4, #0]
 8007328:	bd38      	pop	{r3, r4, r5, pc}
 800732a:	bf00      	nop
 800732c:	20000410 	.word	0x20000410

08007330 <_getpid_r>:
 8007330:	f7fb b840 	b.w	80023b4 <_getpid>

08007334 <asinf>:
 8007334:	b508      	push	{r3, lr}
 8007336:	ed2d 8b02 	vpush	{d8}
 800733a:	eeb0 8a40 	vmov.f32	s16, s0
 800733e:	f000 f895 	bl	800746c <__ieee754_asinf>
 8007342:	eeb4 8a48 	vcmp.f32	s16, s16
 8007346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800734a:	eef0 8a40 	vmov.f32	s17, s0
 800734e:	d615      	bvs.n	800737c <asinf+0x48>
 8007350:	eeb0 0a48 	vmov.f32	s0, s16
 8007354:	f000 f873 	bl	800743e <fabsf>
 8007358:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800735c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007364:	dd0a      	ble.n	800737c <asinf+0x48>
 8007366:	f7fe f9a9 	bl	80056bc <__errno>
 800736a:	ecbd 8b02 	vpop	{d8}
 800736e:	2321      	movs	r3, #33	@ 0x21
 8007370:	6003      	str	r3, [r0, #0]
 8007372:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007376:	4804      	ldr	r0, [pc, #16]	@ (8007388 <asinf+0x54>)
 8007378:	f000 b872 	b.w	8007460 <nanf>
 800737c:	eeb0 0a68 	vmov.f32	s0, s17
 8007380:	ecbd 8b02 	vpop	{d8}
 8007384:	bd08      	pop	{r3, pc}
 8007386:	bf00      	nop
 8007388:	0800834e 	.word	0x0800834e

0800738c <atan2f>:
 800738c:	f000 b954 	b.w	8007638 <__ieee754_atan2f>

08007390 <powf>:
 8007390:	b508      	push	{r3, lr}
 8007392:	ed2d 8b04 	vpush	{d8-d9}
 8007396:	eeb0 8a60 	vmov.f32	s16, s1
 800739a:	eeb0 9a40 	vmov.f32	s18, s0
 800739e:	f000 f9eb 	bl	8007778 <__ieee754_powf>
 80073a2:	eeb4 8a48 	vcmp.f32	s16, s16
 80073a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073aa:	eef0 8a40 	vmov.f32	s17, s0
 80073ae:	d63e      	bvs.n	800742e <powf+0x9e>
 80073b0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80073b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073b8:	d112      	bne.n	80073e0 <powf+0x50>
 80073ba:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80073be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073c2:	d039      	beq.n	8007438 <powf+0xa8>
 80073c4:	eeb0 0a48 	vmov.f32	s0, s16
 80073c8:	f000 f840 	bl	800744c <finitef>
 80073cc:	b378      	cbz	r0, 800742e <powf+0x9e>
 80073ce:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80073d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073d6:	d52a      	bpl.n	800742e <powf+0x9e>
 80073d8:	f7fe f970 	bl	80056bc <__errno>
 80073dc:	2322      	movs	r3, #34	@ 0x22
 80073de:	e014      	b.n	800740a <powf+0x7a>
 80073e0:	f000 f834 	bl	800744c <finitef>
 80073e4:	b998      	cbnz	r0, 800740e <powf+0x7e>
 80073e6:	eeb0 0a49 	vmov.f32	s0, s18
 80073ea:	f000 f82f 	bl	800744c <finitef>
 80073ee:	b170      	cbz	r0, 800740e <powf+0x7e>
 80073f0:	eeb0 0a48 	vmov.f32	s0, s16
 80073f4:	f000 f82a 	bl	800744c <finitef>
 80073f8:	b148      	cbz	r0, 800740e <powf+0x7e>
 80073fa:	eef4 8a68 	vcmp.f32	s17, s17
 80073fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007402:	d7e9      	bvc.n	80073d8 <powf+0x48>
 8007404:	f7fe f95a 	bl	80056bc <__errno>
 8007408:	2321      	movs	r3, #33	@ 0x21
 800740a:	6003      	str	r3, [r0, #0]
 800740c:	e00f      	b.n	800742e <powf+0x9e>
 800740e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8007412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007416:	d10a      	bne.n	800742e <powf+0x9e>
 8007418:	eeb0 0a49 	vmov.f32	s0, s18
 800741c:	f000 f816 	bl	800744c <finitef>
 8007420:	b128      	cbz	r0, 800742e <powf+0x9e>
 8007422:	eeb0 0a48 	vmov.f32	s0, s16
 8007426:	f000 f811 	bl	800744c <finitef>
 800742a:	2800      	cmp	r0, #0
 800742c:	d1d4      	bne.n	80073d8 <powf+0x48>
 800742e:	eeb0 0a68 	vmov.f32	s0, s17
 8007432:	ecbd 8b04 	vpop	{d8-d9}
 8007436:	bd08      	pop	{r3, pc}
 8007438:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800743c:	e7f7      	b.n	800742e <powf+0x9e>

0800743e <fabsf>:
 800743e:	ee10 3a10 	vmov	r3, s0
 8007442:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007446:	ee00 3a10 	vmov	s0, r3
 800744a:	4770      	bx	lr

0800744c <finitef>:
 800744c:	ee10 3a10 	vmov	r3, s0
 8007450:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8007454:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8007458:	bfac      	ite	ge
 800745a:	2000      	movge	r0, #0
 800745c:	2001      	movlt	r0, #1
 800745e:	4770      	bx	lr

08007460 <nanf>:
 8007460:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007468 <nanf+0x8>
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	7fc00000 	.word	0x7fc00000

0800746c <__ieee754_asinf>:
 800746c:	b538      	push	{r3, r4, r5, lr}
 800746e:	ee10 5a10 	vmov	r5, s0
 8007472:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8007476:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800747a:	ed2d 8b04 	vpush	{d8-d9}
 800747e:	d10c      	bne.n	800749a <__ieee754_asinf+0x2e>
 8007480:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 80075f8 <__ieee754_asinf+0x18c>
 8007484:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 80075fc <__ieee754_asinf+0x190>
 8007488:	ee60 7a27 	vmul.f32	s15, s0, s15
 800748c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007490:	eeb0 0a67 	vmov.f32	s0, s15
 8007494:	ecbd 8b04 	vpop	{d8-d9}
 8007498:	bd38      	pop	{r3, r4, r5, pc}
 800749a:	d904      	bls.n	80074a6 <__ieee754_asinf+0x3a>
 800749c:	ee70 7a40 	vsub.f32	s15, s0, s0
 80074a0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80074a4:	e7f6      	b.n	8007494 <__ieee754_asinf+0x28>
 80074a6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80074aa:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80074ae:	d20b      	bcs.n	80074c8 <__ieee754_asinf+0x5c>
 80074b0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80074b4:	d252      	bcs.n	800755c <__ieee754_asinf+0xf0>
 80074b6:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8007600 <__ieee754_asinf+0x194>
 80074ba:	ee70 7a27 	vadd.f32	s15, s0, s15
 80074be:	eef4 7ae8 	vcmpe.f32	s15, s17
 80074c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074c6:	dce5      	bgt.n	8007494 <__ieee754_asinf+0x28>
 80074c8:	f7ff ffb9 	bl	800743e <fabsf>
 80074cc:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80074d0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80074d4:	ee28 8a27 	vmul.f32	s16, s16, s15
 80074d8:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8007604 <__ieee754_asinf+0x198>
 80074dc:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8007608 <__ieee754_asinf+0x19c>
 80074e0:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 800760c <__ieee754_asinf+0x1a0>
 80074e4:	eea8 7a27 	vfma.f32	s14, s16, s15
 80074e8:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8007610 <__ieee754_asinf+0x1a4>
 80074ec:	eee7 7a08 	vfma.f32	s15, s14, s16
 80074f0:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8007614 <__ieee754_asinf+0x1a8>
 80074f4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80074f8:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8007618 <__ieee754_asinf+0x1ac>
 80074fc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8007500:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800761c <__ieee754_asinf+0x1b0>
 8007504:	eea7 9a88 	vfma.f32	s18, s15, s16
 8007508:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8007620 <__ieee754_asinf+0x1b4>
 800750c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8007510:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8007624 <__ieee754_asinf+0x1b8>
 8007514:	eea7 7a88 	vfma.f32	s14, s15, s16
 8007518:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8007628 <__ieee754_asinf+0x1bc>
 800751c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8007520:	eeb0 0a48 	vmov.f32	s0, s16
 8007524:	eee7 8a88 	vfma.f32	s17, s15, s16
 8007528:	f000 fd56 	bl	8007fd8 <__ieee754_sqrtf>
 800752c:	4b3f      	ldr	r3, [pc, #252]	@ (800762c <__ieee754_asinf+0x1c0>)
 800752e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8007532:	429c      	cmp	r4, r3
 8007534:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8007538:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800753c:	d93d      	bls.n	80075ba <__ieee754_asinf+0x14e>
 800753e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8007542:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8007630 <__ieee754_asinf+0x1c4>
 8007546:	eee0 7a26 	vfma.f32	s15, s0, s13
 800754a:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 80075fc <__ieee754_asinf+0x190>
 800754e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007552:	2d00      	cmp	r5, #0
 8007554:	bfd8      	it	le
 8007556:	eeb1 0a40 	vnegle.f32	s0, s0
 800755a:	e79b      	b.n	8007494 <__ieee754_asinf+0x28>
 800755c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8007560:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8007608 <__ieee754_asinf+0x19c>
 8007564:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8007604 <__ieee754_asinf+0x198>
 8007568:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800761c <__ieee754_asinf+0x1b0>
 800756c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007570:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8007610 <__ieee754_asinf+0x1a4>
 8007574:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007578:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8007614 <__ieee754_asinf+0x1a8>
 800757c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007580:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8007618 <__ieee754_asinf+0x1ac>
 8007584:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007588:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800760c <__ieee754_asinf+0x1a0>
 800758c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007590:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8007620 <__ieee754_asinf+0x1b4>
 8007594:	eee7 6a86 	vfma.f32	s13, s15, s12
 8007598:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8007624 <__ieee754_asinf+0x1b8>
 800759c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80075a0:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8007628 <__ieee754_asinf+0x1bc>
 80075a4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80075a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80075ac:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80075b0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80075b4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80075b8:	e76c      	b.n	8007494 <__ieee754_asinf+0x28>
 80075ba:	ee10 3a10 	vmov	r3, s0
 80075be:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80075c2:	f023 030f 	bic.w	r3, r3, #15
 80075c6:	ee07 3a10 	vmov	s14, r3
 80075ca:	eea7 8a47 	vfms.f32	s16, s14, s14
 80075ce:	ee70 5a00 	vadd.f32	s11, s0, s0
 80075d2:	ee30 0a07 	vadd.f32	s0, s0, s14
 80075d6:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80075f8 <__ieee754_asinf+0x18c>
 80075da:	ee88 5a00 	vdiv.f32	s10, s16, s0
 80075de:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8007634 <__ieee754_asinf+0x1c8>
 80075e2:	eee5 7a66 	vfms.f32	s15, s10, s13
 80075e6:	eed5 7a86 	vfnms.f32	s15, s11, s12
 80075ea:	eeb0 6a40 	vmov.f32	s12, s0
 80075ee:	eea7 6a66 	vfms.f32	s12, s14, s13
 80075f2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80075f6:	e7aa      	b.n	800754e <__ieee754_asinf+0xe2>
 80075f8:	b33bbd2e 	.word	0xb33bbd2e
 80075fc:	3fc90fdb 	.word	0x3fc90fdb
 8007600:	7149f2ca 	.word	0x7149f2ca
 8007604:	3a4f7f04 	.word	0x3a4f7f04
 8007608:	3811ef08 	.word	0x3811ef08
 800760c:	3e2aaaab 	.word	0x3e2aaaab
 8007610:	bd241146 	.word	0xbd241146
 8007614:	3e4e0aa8 	.word	0x3e4e0aa8
 8007618:	bea6b090 	.word	0xbea6b090
 800761c:	3d9dc62e 	.word	0x3d9dc62e
 8007620:	bf303361 	.word	0xbf303361
 8007624:	4001572d 	.word	0x4001572d
 8007628:	c019d139 	.word	0xc019d139
 800762c:	3f799999 	.word	0x3f799999
 8007630:	333bbd2e 	.word	0x333bbd2e
 8007634:	3f490fdb 	.word	0x3f490fdb

08007638 <__ieee754_atan2f>:
 8007638:	ee10 2a90 	vmov	r2, s1
 800763c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8007640:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007644:	b510      	push	{r4, lr}
 8007646:	eef0 7a40 	vmov.f32	s15, s0
 800764a:	d806      	bhi.n	800765a <__ieee754_atan2f+0x22>
 800764c:	ee10 0a10 	vmov	r0, s0
 8007650:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007654:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007658:	d904      	bls.n	8007664 <__ieee754_atan2f+0x2c>
 800765a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800765e:	eeb0 0a67 	vmov.f32	s0, s15
 8007662:	bd10      	pop	{r4, pc}
 8007664:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8007668:	d103      	bne.n	8007672 <__ieee754_atan2f+0x3a>
 800766a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800766e:	f000 bb53 	b.w	8007d18 <atanf>
 8007672:	1794      	asrs	r4, r2, #30
 8007674:	f004 0402 	and.w	r4, r4, #2
 8007678:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800767c:	b943      	cbnz	r3, 8007690 <__ieee754_atan2f+0x58>
 800767e:	2c02      	cmp	r4, #2
 8007680:	d05e      	beq.n	8007740 <__ieee754_atan2f+0x108>
 8007682:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007754 <__ieee754_atan2f+0x11c>
 8007686:	2c03      	cmp	r4, #3
 8007688:	bf08      	it	eq
 800768a:	eef0 7a47 	vmoveq.f32	s15, s14
 800768e:	e7e6      	b.n	800765e <__ieee754_atan2f+0x26>
 8007690:	b941      	cbnz	r1, 80076a4 <__ieee754_atan2f+0x6c>
 8007692:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8007758 <__ieee754_atan2f+0x120>
 8007696:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800775c <__ieee754_atan2f+0x124>
 800769a:	2800      	cmp	r0, #0
 800769c:	bfb8      	it	lt
 800769e:	eef0 7a47 	vmovlt.f32	s15, s14
 80076a2:	e7dc      	b.n	800765e <__ieee754_atan2f+0x26>
 80076a4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80076a8:	d110      	bne.n	80076cc <__ieee754_atan2f+0x94>
 80076aa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80076ae:	f104 34ff 	add.w	r4, r4, #4294967295
 80076b2:	d107      	bne.n	80076c4 <__ieee754_atan2f+0x8c>
 80076b4:	2c02      	cmp	r4, #2
 80076b6:	d846      	bhi.n	8007746 <__ieee754_atan2f+0x10e>
 80076b8:	4b29      	ldr	r3, [pc, #164]	@ (8007760 <__ieee754_atan2f+0x128>)
 80076ba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80076be:	edd3 7a00 	vldr	s15, [r3]
 80076c2:	e7cc      	b.n	800765e <__ieee754_atan2f+0x26>
 80076c4:	2c02      	cmp	r4, #2
 80076c6:	d841      	bhi.n	800774c <__ieee754_atan2f+0x114>
 80076c8:	4b26      	ldr	r3, [pc, #152]	@ (8007764 <__ieee754_atan2f+0x12c>)
 80076ca:	e7f6      	b.n	80076ba <__ieee754_atan2f+0x82>
 80076cc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80076d0:	d0df      	beq.n	8007692 <__ieee754_atan2f+0x5a>
 80076d2:	1a5b      	subs	r3, r3, r1
 80076d4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80076d8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80076dc:	da1a      	bge.n	8007714 <__ieee754_atan2f+0xdc>
 80076de:	2a00      	cmp	r2, #0
 80076e0:	da01      	bge.n	80076e6 <__ieee754_atan2f+0xae>
 80076e2:	313c      	adds	r1, #60	@ 0x3c
 80076e4:	db19      	blt.n	800771a <__ieee754_atan2f+0xe2>
 80076e6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80076ea:	f7ff fea8 	bl	800743e <fabsf>
 80076ee:	f000 fb13 	bl	8007d18 <atanf>
 80076f2:	eef0 7a40 	vmov.f32	s15, s0
 80076f6:	2c01      	cmp	r4, #1
 80076f8:	d012      	beq.n	8007720 <__ieee754_atan2f+0xe8>
 80076fa:	2c02      	cmp	r4, #2
 80076fc:	d017      	beq.n	800772e <__ieee754_atan2f+0xf6>
 80076fe:	2c00      	cmp	r4, #0
 8007700:	d0ad      	beq.n	800765e <__ieee754_atan2f+0x26>
 8007702:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8007768 <__ieee754_atan2f+0x130>
 8007706:	ee77 7a87 	vadd.f32	s15, s15, s14
 800770a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800776c <__ieee754_atan2f+0x134>
 800770e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007712:	e7a4      	b.n	800765e <__ieee754_atan2f+0x26>
 8007714:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8007758 <__ieee754_atan2f+0x120>
 8007718:	e7ed      	b.n	80076f6 <__ieee754_atan2f+0xbe>
 800771a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8007770 <__ieee754_atan2f+0x138>
 800771e:	e7ea      	b.n	80076f6 <__ieee754_atan2f+0xbe>
 8007720:	ee17 3a90 	vmov	r3, s15
 8007724:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007728:	ee07 3a90 	vmov	s15, r3
 800772c:	e797      	b.n	800765e <__ieee754_atan2f+0x26>
 800772e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8007768 <__ieee754_atan2f+0x130>
 8007732:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007736:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800776c <__ieee754_atan2f+0x134>
 800773a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800773e:	e78e      	b.n	800765e <__ieee754_atan2f+0x26>
 8007740:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800776c <__ieee754_atan2f+0x134>
 8007744:	e78b      	b.n	800765e <__ieee754_atan2f+0x26>
 8007746:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8007774 <__ieee754_atan2f+0x13c>
 800774a:	e788      	b.n	800765e <__ieee754_atan2f+0x26>
 800774c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8007770 <__ieee754_atan2f+0x138>
 8007750:	e785      	b.n	800765e <__ieee754_atan2f+0x26>
 8007752:	bf00      	nop
 8007754:	c0490fdb 	.word	0xc0490fdb
 8007758:	3fc90fdb 	.word	0x3fc90fdb
 800775c:	bfc90fdb 	.word	0xbfc90fdb
 8007760:	0800845c 	.word	0x0800845c
 8007764:	08008450 	.word	0x08008450
 8007768:	33bbbd2e 	.word	0x33bbbd2e
 800776c:	40490fdb 	.word	0x40490fdb
 8007770:	00000000 	.word	0x00000000
 8007774:	3f490fdb 	.word	0x3f490fdb

08007778 <__ieee754_powf>:
 8007778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800777c:	ee10 4a90 	vmov	r4, s1
 8007780:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8007784:	ed2d 8b02 	vpush	{d8}
 8007788:	ee10 6a10 	vmov	r6, s0
 800778c:	eeb0 8a40 	vmov.f32	s16, s0
 8007790:	eef0 8a60 	vmov.f32	s17, s1
 8007794:	d10c      	bne.n	80077b0 <__ieee754_powf+0x38>
 8007796:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800779a:	0076      	lsls	r6, r6, #1
 800779c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80077a0:	f240 829c 	bls.w	8007cdc <__ieee754_powf+0x564>
 80077a4:	ee38 0a28 	vadd.f32	s0, s16, s17
 80077a8:	ecbd 8b02 	vpop	{d8}
 80077ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077b0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80077b4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80077b8:	d802      	bhi.n	80077c0 <__ieee754_powf+0x48>
 80077ba:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80077be:	d908      	bls.n	80077d2 <__ieee754_powf+0x5a>
 80077c0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80077c4:	d1ee      	bne.n	80077a4 <__ieee754_powf+0x2c>
 80077c6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80077ca:	0064      	lsls	r4, r4, #1
 80077cc:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80077d0:	e7e6      	b.n	80077a0 <__ieee754_powf+0x28>
 80077d2:	2e00      	cmp	r6, #0
 80077d4:	da1e      	bge.n	8007814 <__ieee754_powf+0x9c>
 80077d6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 80077da:	d22b      	bcs.n	8007834 <__ieee754_powf+0xbc>
 80077dc:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80077e0:	d332      	bcc.n	8007848 <__ieee754_powf+0xd0>
 80077e2:	ea4f 53e9 	mov.w	r3, r9, asr #23
 80077e6:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80077ea:	fa49 f503 	asr.w	r5, r9, r3
 80077ee:	fa05 f303 	lsl.w	r3, r5, r3
 80077f2:	454b      	cmp	r3, r9
 80077f4:	d126      	bne.n	8007844 <__ieee754_powf+0xcc>
 80077f6:	f005 0501 	and.w	r5, r5, #1
 80077fa:	f1c5 0502 	rsb	r5, r5, #2
 80077fe:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8007802:	d122      	bne.n	800784a <__ieee754_powf+0xd2>
 8007804:	2c00      	cmp	r4, #0
 8007806:	f280 826f 	bge.w	8007ce8 <__ieee754_powf+0x570>
 800780a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800780e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8007812:	e7c9      	b.n	80077a8 <__ieee754_powf+0x30>
 8007814:	2500      	movs	r5, #0
 8007816:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800781a:	d1f0      	bne.n	80077fe <__ieee754_powf+0x86>
 800781c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8007820:	f000 825c 	beq.w	8007cdc <__ieee754_powf+0x564>
 8007824:	d908      	bls.n	8007838 <__ieee754_powf+0xc0>
 8007826:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 8007b88 <__ieee754_powf+0x410>
 800782a:	2c00      	cmp	r4, #0
 800782c:	bfa8      	it	ge
 800782e:	eeb0 0a68 	vmovge.f32	s0, s17
 8007832:	e7b9      	b.n	80077a8 <__ieee754_powf+0x30>
 8007834:	2502      	movs	r5, #2
 8007836:	e7ee      	b.n	8007816 <__ieee754_powf+0x9e>
 8007838:	2c00      	cmp	r4, #0
 800783a:	f280 8252 	bge.w	8007ce2 <__ieee754_powf+0x56a>
 800783e:	eeb1 0a68 	vneg.f32	s0, s17
 8007842:	e7b1      	b.n	80077a8 <__ieee754_powf+0x30>
 8007844:	2500      	movs	r5, #0
 8007846:	e7da      	b.n	80077fe <__ieee754_powf+0x86>
 8007848:	2500      	movs	r5, #0
 800784a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800784e:	d102      	bne.n	8007856 <__ieee754_powf+0xde>
 8007850:	ee28 0a08 	vmul.f32	s0, s16, s16
 8007854:	e7a8      	b.n	80077a8 <__ieee754_powf+0x30>
 8007856:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800785a:	d109      	bne.n	8007870 <__ieee754_powf+0xf8>
 800785c:	2e00      	cmp	r6, #0
 800785e:	db07      	blt.n	8007870 <__ieee754_powf+0xf8>
 8007860:	eeb0 0a48 	vmov.f32	s0, s16
 8007864:	ecbd 8b02 	vpop	{d8}
 8007868:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800786c:	f000 bbb4 	b.w	8007fd8 <__ieee754_sqrtf>
 8007870:	eeb0 0a48 	vmov.f32	s0, s16
 8007874:	f7ff fde3 	bl	800743e <fabsf>
 8007878:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800787c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8007880:	4647      	mov	r7, r8
 8007882:	d002      	beq.n	800788a <__ieee754_powf+0x112>
 8007884:	f1b8 0f00 	cmp.w	r8, #0
 8007888:	d117      	bne.n	80078ba <__ieee754_powf+0x142>
 800788a:	2c00      	cmp	r4, #0
 800788c:	bfbc      	itt	lt
 800788e:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8007892:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007896:	2e00      	cmp	r6, #0
 8007898:	da86      	bge.n	80077a8 <__ieee754_powf+0x30>
 800789a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800789e:	ea58 0805 	orrs.w	r8, r8, r5
 80078a2:	d104      	bne.n	80078ae <__ieee754_powf+0x136>
 80078a4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80078a8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80078ac:	e77c      	b.n	80077a8 <__ieee754_powf+0x30>
 80078ae:	2d01      	cmp	r5, #1
 80078b0:	f47f af7a 	bne.w	80077a8 <__ieee754_powf+0x30>
 80078b4:	eeb1 0a40 	vneg.f32	s0, s0
 80078b8:	e776      	b.n	80077a8 <__ieee754_powf+0x30>
 80078ba:	0ff0      	lsrs	r0, r6, #31
 80078bc:	3801      	subs	r0, #1
 80078be:	ea55 0300 	orrs.w	r3, r5, r0
 80078c2:	d104      	bne.n	80078ce <__ieee754_powf+0x156>
 80078c4:	ee38 8a48 	vsub.f32	s16, s16, s16
 80078c8:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80078cc:	e76c      	b.n	80077a8 <__ieee754_powf+0x30>
 80078ce:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 80078d2:	d973      	bls.n	80079bc <__ieee754_powf+0x244>
 80078d4:	4bad      	ldr	r3, [pc, #692]	@ (8007b8c <__ieee754_powf+0x414>)
 80078d6:	4598      	cmp	r8, r3
 80078d8:	d808      	bhi.n	80078ec <__ieee754_powf+0x174>
 80078da:	2c00      	cmp	r4, #0
 80078dc:	da0b      	bge.n	80078f6 <__ieee754_powf+0x17e>
 80078de:	2000      	movs	r0, #0
 80078e0:	ecbd 8b02 	vpop	{d8}
 80078e4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078e8:	f000 bb70 	b.w	8007fcc <__math_oflowf>
 80078ec:	4ba8      	ldr	r3, [pc, #672]	@ (8007b90 <__ieee754_powf+0x418>)
 80078ee:	4598      	cmp	r8, r3
 80078f0:	d908      	bls.n	8007904 <__ieee754_powf+0x18c>
 80078f2:	2c00      	cmp	r4, #0
 80078f4:	dcf3      	bgt.n	80078de <__ieee754_powf+0x166>
 80078f6:	2000      	movs	r0, #0
 80078f8:	ecbd 8b02 	vpop	{d8}
 80078fc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007900:	f000 bb5e 	b.w	8007fc0 <__math_uflowf>
 8007904:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007908:	ee30 0a67 	vsub.f32	s0, s0, s15
 800790c:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8007b94 <__ieee754_powf+0x41c>
 8007910:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8007914:	eee0 6a67 	vfms.f32	s13, s0, s15
 8007918:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800791c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8007920:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007924:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007928:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8007b98 <__ieee754_powf+0x420>
 800792c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8007930:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8007b9c <__ieee754_powf+0x424>
 8007934:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007938:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8007ba0 <__ieee754_powf+0x428>
 800793c:	eef0 6a67 	vmov.f32	s13, s15
 8007940:	eee0 6a07 	vfma.f32	s13, s0, s14
 8007944:	ee16 3a90 	vmov	r3, s13
 8007948:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800794c:	f023 030f 	bic.w	r3, r3, #15
 8007950:	ee06 3a90 	vmov	s13, r3
 8007954:	eee0 6a47 	vfms.f32	s13, s0, s14
 8007958:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800795c:	3d01      	subs	r5, #1
 800795e:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8007962:	4305      	orrs	r5, r0
 8007964:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007968:	f024 040f 	bic.w	r4, r4, #15
 800796c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8007970:	bf18      	it	ne
 8007972:	eeb0 8a47 	vmovne.f32	s16, s14
 8007976:	ee07 4a10 	vmov	s14, r4
 800797a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800797e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8007982:	ee07 3a90 	vmov	s15, r3
 8007986:	eee7 0a27 	vfma.f32	s1, s14, s15
 800798a:	ee07 4a10 	vmov	s14, r4
 800798e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007992:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8007996:	ee17 1a10 	vmov	r1, s14
 800799a:	2900      	cmp	r1, #0
 800799c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80079a0:	f340 80dd 	ble.w	8007b5e <__ieee754_powf+0x3e6>
 80079a4:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80079a8:	f240 80ca 	bls.w	8007b40 <__ieee754_powf+0x3c8>
 80079ac:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80079b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079b4:	bf4c      	ite	mi
 80079b6:	2001      	movmi	r0, #1
 80079b8:	2000      	movpl	r0, #0
 80079ba:	e791      	b.n	80078e0 <__ieee754_powf+0x168>
 80079bc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80079c0:	bf01      	itttt	eq
 80079c2:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8007ba4 <__ieee754_powf+0x42c>
 80079c6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80079ca:	f06f 0317 	mvneq.w	r3, #23
 80079ce:	ee17 7a90 	vmoveq	r7, s15
 80079d2:	ea4f 52e7 	mov.w	r2, r7, asr #23
 80079d6:	bf18      	it	ne
 80079d8:	2300      	movne	r3, #0
 80079da:	3a7f      	subs	r2, #127	@ 0x7f
 80079dc:	441a      	add	r2, r3
 80079de:	4b72      	ldr	r3, [pc, #456]	@ (8007ba8 <__ieee754_powf+0x430>)
 80079e0:	f3c7 0716 	ubfx	r7, r7, #0, #23
 80079e4:	429f      	cmp	r7, r3
 80079e6:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 80079ea:	dd06      	ble.n	80079fa <__ieee754_powf+0x282>
 80079ec:	4b6f      	ldr	r3, [pc, #444]	@ (8007bac <__ieee754_powf+0x434>)
 80079ee:	429f      	cmp	r7, r3
 80079f0:	f340 80a4 	ble.w	8007b3c <__ieee754_powf+0x3c4>
 80079f4:	3201      	adds	r2, #1
 80079f6:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 80079fa:	2600      	movs	r6, #0
 80079fc:	4b6c      	ldr	r3, [pc, #432]	@ (8007bb0 <__ieee754_powf+0x438>)
 80079fe:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8007a02:	ee07 1a10 	vmov	s14, r1
 8007a06:	edd3 5a00 	vldr	s11, [r3]
 8007a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8007bb4 <__ieee754_powf+0x43c>)
 8007a0c:	ee75 7a87 	vadd.f32	s15, s11, s14
 8007a10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a14:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8007a18:	1049      	asrs	r1, r1, #1
 8007a1a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8007a1e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8007a22:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8007a26:	ee37 6a65 	vsub.f32	s12, s14, s11
 8007a2a:	ee07 1a90 	vmov	s15, r1
 8007a2e:	ee26 5a24 	vmul.f32	s10, s12, s9
 8007a32:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8007a36:	ee15 7a10 	vmov	r7, s10
 8007a3a:	401f      	ands	r7, r3
 8007a3c:	ee06 7a90 	vmov	s13, r7
 8007a40:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8007a44:	ee37 7a65 	vsub.f32	s14, s14, s11
 8007a48:	ee65 7a05 	vmul.f32	s15, s10, s10
 8007a4c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8007a50:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007bb8 <__ieee754_powf+0x440>
 8007a54:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8007bbc <__ieee754_powf+0x444>
 8007a58:	eee7 5a87 	vfma.f32	s11, s15, s14
 8007a5c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8007bc0 <__ieee754_powf+0x448>
 8007a60:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007a64:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8007b94 <__ieee754_powf+0x41c>
 8007a68:	eee7 5a27 	vfma.f32	s11, s14, s15
 8007a6c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8007bc4 <__ieee754_powf+0x44c>
 8007a70:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007a74:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8007bc8 <__ieee754_powf+0x450>
 8007a78:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007a7c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8007a80:	ee35 7a26 	vadd.f32	s14, s10, s13
 8007a84:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8007a88:	ee27 7a06 	vmul.f32	s14, s14, s12
 8007a8c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8007a90:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8007a94:	eef0 5a67 	vmov.f32	s11, s15
 8007a98:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8007a9c:	ee75 5a87 	vadd.f32	s11, s11, s14
 8007aa0:	ee15 1a90 	vmov	r1, s11
 8007aa4:	4019      	ands	r1, r3
 8007aa6:	ee05 1a90 	vmov	s11, r1
 8007aaa:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8007aae:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8007ab2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007ab6:	ee67 7a85 	vmul.f32	s15, s15, s10
 8007aba:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007abe:	eeb0 6a67 	vmov.f32	s12, s15
 8007ac2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8007ac6:	ee16 1a10 	vmov	r1, s12
 8007aca:	4019      	ands	r1, r3
 8007acc:	ee06 1a10 	vmov	s12, r1
 8007ad0:	eeb0 7a46 	vmov.f32	s14, s12
 8007ad4:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8007ad8:	493c      	ldr	r1, [pc, #240]	@ (8007bcc <__ieee754_powf+0x454>)
 8007ada:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8007ade:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ae2:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8007bd0 <__ieee754_powf+0x458>
 8007ae6:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8007bd4 <__ieee754_powf+0x45c>
 8007aea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007aee:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8007bd8 <__ieee754_powf+0x460>
 8007af2:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007af6:	ed91 7a00 	vldr	s14, [r1]
 8007afa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007afe:	ee07 2a10 	vmov	s14, r2
 8007b02:	eef0 6a67 	vmov.f32	s13, s15
 8007b06:	4a35      	ldr	r2, [pc, #212]	@ (8007bdc <__ieee754_powf+0x464>)
 8007b08:	eee6 6a25 	vfma.f32	s13, s12, s11
 8007b0c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8007b10:	ed92 5a00 	vldr	s10, [r2]
 8007b14:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007b18:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007b1c:	ee76 6a87 	vadd.f32	s13, s13, s14
 8007b20:	ee16 2a90 	vmov	r2, s13
 8007b24:	4013      	ands	r3, r2
 8007b26:	ee06 3a90 	vmov	s13, r3
 8007b2a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007b2e:	ee37 7a45 	vsub.f32	s14, s14, s10
 8007b32:	eea6 7a65 	vfms.f32	s14, s12, s11
 8007b36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007b3a:	e70f      	b.n	800795c <__ieee754_powf+0x1e4>
 8007b3c:	2601      	movs	r6, #1
 8007b3e:	e75d      	b.n	80079fc <__ieee754_powf+0x284>
 8007b40:	d152      	bne.n	8007be8 <__ieee754_powf+0x470>
 8007b42:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8007be0 <__ieee754_powf+0x468>
 8007b46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007b4a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8007b4e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8007b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b56:	f73f af29 	bgt.w	80079ac <__ieee754_powf+0x234>
 8007b5a:	2386      	movs	r3, #134	@ 0x86
 8007b5c:	e048      	b.n	8007bf0 <__ieee754_powf+0x478>
 8007b5e:	4a21      	ldr	r2, [pc, #132]	@ (8007be4 <__ieee754_powf+0x46c>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d907      	bls.n	8007b74 <__ieee754_powf+0x3fc>
 8007b64:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b6c:	bf4c      	ite	mi
 8007b6e:	2001      	movmi	r0, #1
 8007b70:	2000      	movpl	r0, #0
 8007b72:	e6c1      	b.n	80078f8 <__ieee754_powf+0x180>
 8007b74:	d138      	bne.n	8007be8 <__ieee754_powf+0x470>
 8007b76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007b7a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8007b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b82:	dbea      	blt.n	8007b5a <__ieee754_powf+0x3e2>
 8007b84:	e7ee      	b.n	8007b64 <__ieee754_powf+0x3ec>
 8007b86:	bf00      	nop
 8007b88:	00000000 	.word	0x00000000
 8007b8c:	3f7ffff3 	.word	0x3f7ffff3
 8007b90:	3f800007 	.word	0x3f800007
 8007b94:	3eaaaaab 	.word	0x3eaaaaab
 8007b98:	3fb8aa3b 	.word	0x3fb8aa3b
 8007b9c:	36eca570 	.word	0x36eca570
 8007ba0:	3fb8aa00 	.word	0x3fb8aa00
 8007ba4:	4b800000 	.word	0x4b800000
 8007ba8:	001cc471 	.word	0x001cc471
 8007bac:	005db3d6 	.word	0x005db3d6
 8007bb0:	08008478 	.word	0x08008478
 8007bb4:	fffff000 	.word	0xfffff000
 8007bb8:	3e6c3255 	.word	0x3e6c3255
 8007bbc:	3e53f142 	.word	0x3e53f142
 8007bc0:	3e8ba305 	.word	0x3e8ba305
 8007bc4:	3edb6db7 	.word	0x3edb6db7
 8007bc8:	3f19999a 	.word	0x3f19999a
 8007bcc:	08008468 	.word	0x08008468
 8007bd0:	3f76384f 	.word	0x3f76384f
 8007bd4:	3f763800 	.word	0x3f763800
 8007bd8:	369dc3a0 	.word	0x369dc3a0
 8007bdc:	08008470 	.word	0x08008470
 8007be0:	3338aa3c 	.word	0x3338aa3c
 8007be4:	43160000 	.word	0x43160000
 8007be8:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8007bec:	d971      	bls.n	8007cd2 <__ieee754_powf+0x55a>
 8007bee:	15db      	asrs	r3, r3, #23
 8007bf0:	3b7e      	subs	r3, #126	@ 0x7e
 8007bf2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8007bf6:	4118      	asrs	r0, r3
 8007bf8:	4408      	add	r0, r1
 8007bfa:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007bfe:	4a3c      	ldr	r2, [pc, #240]	@ (8007cf0 <__ieee754_powf+0x578>)
 8007c00:	3b7f      	subs	r3, #127	@ 0x7f
 8007c02:	411a      	asrs	r2, r3
 8007c04:	4002      	ands	r2, r0
 8007c06:	ee07 2a10 	vmov	s14, r2
 8007c0a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8007c0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8007c12:	f1c3 0317 	rsb	r3, r3, #23
 8007c16:	4118      	asrs	r0, r3
 8007c18:	2900      	cmp	r1, #0
 8007c1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007c1e:	bfb8      	it	lt
 8007c20:	4240      	neglt	r0, r0
 8007c22:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8007c26:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8007cf4 <__ieee754_powf+0x57c>
 8007c2a:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 8007cf8 <__ieee754_powf+0x580>
 8007c2e:	ee17 3a10 	vmov	r3, s14
 8007c32:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007c36:	f023 030f 	bic.w	r3, r3, #15
 8007c3a:	ee07 3a10 	vmov	s14, r3
 8007c3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c42:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007c46:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8007c4a:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 8007cfc <__ieee754_powf+0x584>
 8007c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c52:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8007c56:	eef0 6a67 	vmov.f32	s13, s15
 8007c5a:	eee7 6a06 	vfma.f32	s13, s14, s12
 8007c5e:	eef0 5a66 	vmov.f32	s11, s13
 8007c62:	eee7 5a46 	vfms.f32	s11, s14, s12
 8007c66:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8007c6a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8007c6e:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 8007d00 <__ieee754_powf+0x588>
 8007c72:	eddf 5a24 	vldr	s11, [pc, #144]	@ 8007d04 <__ieee754_powf+0x58c>
 8007c76:	eea7 6a25 	vfma.f32	s12, s14, s11
 8007c7a:	eddf 5a23 	vldr	s11, [pc, #140]	@ 8007d08 <__ieee754_powf+0x590>
 8007c7e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8007c82:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8007d0c <__ieee754_powf+0x594>
 8007c86:	eea5 6a87 	vfma.f32	s12, s11, s14
 8007c8a:	eddf 5a21 	vldr	s11, [pc, #132]	@ 8007d10 <__ieee754_powf+0x598>
 8007c8e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8007c92:	eeb0 6a66 	vmov.f32	s12, s13
 8007c96:	eea5 6ac7 	vfms.f32	s12, s11, s14
 8007c9a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8007c9e:	ee66 5a86 	vmul.f32	s11, s13, s12
 8007ca2:	ee36 6a47 	vsub.f32	s12, s12, s14
 8007ca6:	eee6 7aa7 	vfma.f32	s15, s13, s15
 8007caa:	ee85 7a86 	vdiv.f32	s14, s11, s12
 8007cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cb2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007cb6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007cba:	ee10 3a10 	vmov	r3, s0
 8007cbe:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007cc2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007cc6:	da06      	bge.n	8007cd6 <__ieee754_powf+0x55e>
 8007cc8:	f000 f8fa 	bl	8007ec0 <scalbnf>
 8007ccc:	ee20 0a08 	vmul.f32	s0, s0, s16
 8007cd0:	e56a      	b.n	80077a8 <__ieee754_powf+0x30>
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	e7a5      	b.n	8007c22 <__ieee754_powf+0x4aa>
 8007cd6:	ee00 3a10 	vmov	s0, r3
 8007cda:	e7f7      	b.n	8007ccc <__ieee754_powf+0x554>
 8007cdc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007ce0:	e562      	b.n	80077a8 <__ieee754_powf+0x30>
 8007ce2:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8007d14 <__ieee754_powf+0x59c>
 8007ce6:	e55f      	b.n	80077a8 <__ieee754_powf+0x30>
 8007ce8:	eeb0 0a48 	vmov.f32	s0, s16
 8007cec:	e55c      	b.n	80077a8 <__ieee754_powf+0x30>
 8007cee:	bf00      	nop
 8007cf0:	ff800000 	.word	0xff800000
 8007cf4:	3f317218 	.word	0x3f317218
 8007cf8:	3f317200 	.word	0x3f317200
 8007cfc:	35bfbe8c 	.word	0x35bfbe8c
 8007d00:	b5ddea0e 	.word	0xb5ddea0e
 8007d04:	3331bb4c 	.word	0x3331bb4c
 8007d08:	388ab355 	.word	0x388ab355
 8007d0c:	bb360b61 	.word	0xbb360b61
 8007d10:	3e2aaaab 	.word	0x3e2aaaab
 8007d14:	00000000 	.word	0x00000000

08007d18 <atanf>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	ee10 5a10 	vmov	r5, s0
 8007d1e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8007d22:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8007d26:	eef0 7a40 	vmov.f32	s15, s0
 8007d2a:	d310      	bcc.n	8007d4e <atanf+0x36>
 8007d2c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8007d30:	d904      	bls.n	8007d3c <atanf+0x24>
 8007d32:	ee70 7a00 	vadd.f32	s15, s0, s0
 8007d36:	eeb0 0a67 	vmov.f32	s0, s15
 8007d3a:	bd38      	pop	{r3, r4, r5, pc}
 8007d3c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8007e74 <atanf+0x15c>
 8007d40:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8007e78 <atanf+0x160>
 8007d44:	2d00      	cmp	r5, #0
 8007d46:	bfc8      	it	gt
 8007d48:	eef0 7a47 	vmovgt.f32	s15, s14
 8007d4c:	e7f3      	b.n	8007d36 <atanf+0x1e>
 8007d4e:	4b4b      	ldr	r3, [pc, #300]	@ (8007e7c <atanf+0x164>)
 8007d50:	429c      	cmp	r4, r3
 8007d52:	d810      	bhi.n	8007d76 <atanf+0x5e>
 8007d54:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8007d58:	d20a      	bcs.n	8007d70 <atanf+0x58>
 8007d5a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8007e80 <atanf+0x168>
 8007d5e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8007d62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d66:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8007d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d6e:	dce2      	bgt.n	8007d36 <atanf+0x1e>
 8007d70:	f04f 33ff 	mov.w	r3, #4294967295
 8007d74:	e013      	b.n	8007d9e <atanf+0x86>
 8007d76:	f7ff fb62 	bl	800743e <fabsf>
 8007d7a:	4b42      	ldr	r3, [pc, #264]	@ (8007e84 <atanf+0x16c>)
 8007d7c:	429c      	cmp	r4, r3
 8007d7e:	d84f      	bhi.n	8007e20 <atanf+0x108>
 8007d80:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8007d84:	429c      	cmp	r4, r3
 8007d86:	d841      	bhi.n	8007e0c <atanf+0xf4>
 8007d88:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8007d8c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8007d90:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007d94:	2300      	movs	r3, #0
 8007d96:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007d9a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007d9e:	1c5a      	adds	r2, r3, #1
 8007da0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8007da4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8007e88 <atanf+0x170>
 8007da8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8007e8c <atanf+0x174>
 8007dac:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8007e90 <atanf+0x178>
 8007db0:	ee66 6a06 	vmul.f32	s13, s12, s12
 8007db4:	eee6 5a87 	vfma.f32	s11, s13, s14
 8007db8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007e94 <atanf+0x17c>
 8007dbc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007dc0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8007e98 <atanf+0x180>
 8007dc4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007dc8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007e9c <atanf+0x184>
 8007dcc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007dd0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007ea0 <atanf+0x188>
 8007dd4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007dd8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8007ea4 <atanf+0x18c>
 8007ddc:	eea6 5a87 	vfma.f32	s10, s13, s14
 8007de0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8007ea8 <atanf+0x190>
 8007de4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007de8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8007eac <atanf+0x194>
 8007dec:	eea7 5a26 	vfma.f32	s10, s14, s13
 8007df0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8007eb0 <atanf+0x198>
 8007df4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007df8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007dfc:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007e00:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007e04:	d121      	bne.n	8007e4a <atanf+0x132>
 8007e06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007e0a:	e794      	b.n	8007d36 <atanf+0x1e>
 8007e0c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007e10:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007e14:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007e18:	2301      	movs	r3, #1
 8007e1a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007e1e:	e7be      	b.n	8007d9e <atanf+0x86>
 8007e20:	4b24      	ldr	r3, [pc, #144]	@ (8007eb4 <atanf+0x19c>)
 8007e22:	429c      	cmp	r4, r3
 8007e24:	d80b      	bhi.n	8007e3e <atanf+0x126>
 8007e26:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8007e2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e2e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007e32:	2302      	movs	r3, #2
 8007e34:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007e38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e3c:	e7af      	b.n	8007d9e <atanf+0x86>
 8007e3e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8007e42:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007e46:	2303      	movs	r3, #3
 8007e48:	e7a9      	b.n	8007d9e <atanf+0x86>
 8007e4a:	4a1b      	ldr	r2, [pc, #108]	@ (8007eb8 <atanf+0x1a0>)
 8007e4c:	491b      	ldr	r1, [pc, #108]	@ (8007ebc <atanf+0x1a4>)
 8007e4e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007e52:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007e56:	edd3 6a00 	vldr	s13, [r3]
 8007e5a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007e5e:	2d00      	cmp	r5, #0
 8007e60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007e64:	edd2 7a00 	vldr	s15, [r2]
 8007e68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007e6c:	bfb8      	it	lt
 8007e6e:	eef1 7a67 	vneglt.f32	s15, s15
 8007e72:	e760      	b.n	8007d36 <atanf+0x1e>
 8007e74:	bfc90fdb 	.word	0xbfc90fdb
 8007e78:	3fc90fdb 	.word	0x3fc90fdb
 8007e7c:	3edfffff 	.word	0x3edfffff
 8007e80:	7149f2ca 	.word	0x7149f2ca
 8007e84:	3f97ffff 	.word	0x3f97ffff
 8007e88:	3c8569d7 	.word	0x3c8569d7
 8007e8c:	3d4bda59 	.word	0x3d4bda59
 8007e90:	bd6ef16b 	.word	0xbd6ef16b
 8007e94:	3d886b35 	.word	0x3d886b35
 8007e98:	3dba2e6e 	.word	0x3dba2e6e
 8007e9c:	3e124925 	.word	0x3e124925
 8007ea0:	3eaaaaab 	.word	0x3eaaaaab
 8007ea4:	bd15a221 	.word	0xbd15a221
 8007ea8:	bd9d8795 	.word	0xbd9d8795
 8007eac:	bde38e38 	.word	0xbde38e38
 8007eb0:	be4ccccd 	.word	0xbe4ccccd
 8007eb4:	401bffff 	.word	0x401bffff
 8007eb8:	08008490 	.word	0x08008490
 8007ebc:	08008480 	.word	0x08008480

08007ec0 <scalbnf>:
 8007ec0:	ee10 3a10 	vmov	r3, s0
 8007ec4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007ec8:	d02b      	beq.n	8007f22 <scalbnf+0x62>
 8007eca:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007ece:	d302      	bcc.n	8007ed6 <scalbnf+0x16>
 8007ed0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007ed4:	4770      	bx	lr
 8007ed6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8007eda:	d123      	bne.n	8007f24 <scalbnf+0x64>
 8007edc:	4b24      	ldr	r3, [pc, #144]	@ (8007f70 <scalbnf+0xb0>)
 8007ede:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8007f74 <scalbnf+0xb4>
 8007ee2:	4298      	cmp	r0, r3
 8007ee4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007ee8:	db17      	blt.n	8007f1a <scalbnf+0x5a>
 8007eea:	ee10 3a10 	vmov	r3, s0
 8007eee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007ef2:	3a19      	subs	r2, #25
 8007ef4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007ef8:	4288      	cmp	r0, r1
 8007efa:	dd15      	ble.n	8007f28 <scalbnf+0x68>
 8007efc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8007f78 <scalbnf+0xb8>
 8007f00:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8007f7c <scalbnf+0xbc>
 8007f04:	ee10 3a10 	vmov	r3, s0
 8007f08:	eeb0 7a67 	vmov.f32	s14, s15
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	bfb8      	it	lt
 8007f10:	eef0 7a66 	vmovlt.f32	s15, s13
 8007f14:	ee27 0a87 	vmul.f32	s0, s15, s14
 8007f18:	4770      	bx	lr
 8007f1a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007f80 <scalbnf+0xc0>
 8007f1e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007f22:	4770      	bx	lr
 8007f24:	0dd2      	lsrs	r2, r2, #23
 8007f26:	e7e5      	b.n	8007ef4 <scalbnf+0x34>
 8007f28:	4410      	add	r0, r2
 8007f2a:	28fe      	cmp	r0, #254	@ 0xfe
 8007f2c:	dce6      	bgt.n	8007efc <scalbnf+0x3c>
 8007f2e:	2800      	cmp	r0, #0
 8007f30:	dd06      	ble.n	8007f40 <scalbnf+0x80>
 8007f32:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007f36:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007f3a:	ee00 3a10 	vmov	s0, r3
 8007f3e:	4770      	bx	lr
 8007f40:	f110 0f16 	cmn.w	r0, #22
 8007f44:	da09      	bge.n	8007f5a <scalbnf+0x9a>
 8007f46:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007f80 <scalbnf+0xc0>
 8007f4a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007f84 <scalbnf+0xc4>
 8007f4e:	ee10 3a10 	vmov	r3, s0
 8007f52:	eeb0 7a67 	vmov.f32	s14, s15
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	e7d9      	b.n	8007f0e <scalbnf+0x4e>
 8007f5a:	3019      	adds	r0, #25
 8007f5c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007f60:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007f64:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007f88 <scalbnf+0xc8>
 8007f68:	ee07 3a90 	vmov	s15, r3
 8007f6c:	e7d7      	b.n	8007f1e <scalbnf+0x5e>
 8007f6e:	bf00      	nop
 8007f70:	ffff3cb0 	.word	0xffff3cb0
 8007f74:	4c000000 	.word	0x4c000000
 8007f78:	7149f2ca 	.word	0x7149f2ca
 8007f7c:	f149f2ca 	.word	0xf149f2ca
 8007f80:	0da24260 	.word	0x0da24260
 8007f84:	8da24260 	.word	0x8da24260
 8007f88:	33000000 	.word	0x33000000

08007f8c <with_errnof>:
 8007f8c:	b510      	push	{r4, lr}
 8007f8e:	ed2d 8b02 	vpush	{d8}
 8007f92:	eeb0 8a40 	vmov.f32	s16, s0
 8007f96:	4604      	mov	r4, r0
 8007f98:	f7fd fb90 	bl	80056bc <__errno>
 8007f9c:	eeb0 0a48 	vmov.f32	s0, s16
 8007fa0:	ecbd 8b02 	vpop	{d8}
 8007fa4:	6004      	str	r4, [r0, #0]
 8007fa6:	bd10      	pop	{r4, pc}

08007fa8 <xflowf>:
 8007fa8:	b130      	cbz	r0, 8007fb8 <xflowf+0x10>
 8007faa:	eef1 7a40 	vneg.f32	s15, s0
 8007fae:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007fb2:	2022      	movs	r0, #34	@ 0x22
 8007fb4:	f7ff bfea 	b.w	8007f8c <with_errnof>
 8007fb8:	eef0 7a40 	vmov.f32	s15, s0
 8007fbc:	e7f7      	b.n	8007fae <xflowf+0x6>
	...

08007fc0 <__math_uflowf>:
 8007fc0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007fc8 <__math_uflowf+0x8>
 8007fc4:	f7ff bff0 	b.w	8007fa8 <xflowf>
 8007fc8:	10000000 	.word	0x10000000

08007fcc <__math_oflowf>:
 8007fcc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007fd4 <__math_oflowf+0x8>
 8007fd0:	f7ff bfea 	b.w	8007fa8 <xflowf>
 8007fd4:	70000000 	.word	0x70000000

08007fd8 <__ieee754_sqrtf>:
 8007fd8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007fdc:	4770      	bx	lr
	...

08007fe0 <_init>:
 8007fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe2:	bf00      	nop
 8007fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fe6:	bc08      	pop	{r3}
 8007fe8:	469e      	mov	lr, r3
 8007fea:	4770      	bx	lr

08007fec <_fini>:
 8007fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fee:	bf00      	nop
 8007ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff2:	bc08      	pop	{r3}
 8007ff4:	469e      	mov	lr, r3
 8007ff6:	4770      	bx	lr
