-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity AutoEncoder_sp_upsamp_ap_fixed_32_6_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv4_out22_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    conv4_out22_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    conv4_out22_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    conv4_out22_empty_n : IN STD_LOGIC;
    conv4_out22_read : OUT STD_LOGIC;
    upsamp4_out23_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    upsamp4_out23_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    upsamp4_out23_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    upsamp4_out23_full_n : IN STD_LOGIC;
    upsamp4_out23_write : OUT STD_LOGIC;
    upsam_buf_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    upsam_buf_0_ce0 : OUT STD_LOGIC;
    upsam_buf_0_we0 : OUT STD_LOGIC;
    upsam_buf_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    upsam_buf_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    upsam_buf_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    upsam_buf_0_ce1 : OUT STD_LOGIC;
    upsam_buf_0_we1 : OUT STD_LOGIC;
    upsam_buf_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    upsam_buf_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    upsam_buf_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    upsam_buf_1_ce0 : OUT STD_LOGIC;
    upsam_buf_1_we0 : OUT STD_LOGIC;
    upsam_buf_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    upsam_buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    upsam_buf_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    upsam_buf_1_ce1 : OUT STD_LOGIC;
    upsam_buf_1_we1 : OUT STD_LOGIC;
    upsam_buf_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    upsam_buf_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of AutoEncoder_sp_upsamp_ap_fixed_32_6_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln159_reg_742 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_51_reg_755 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op69_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_predicate_op197_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal conv4_out22_blk_n : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln159_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_51_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal upsamp4_out23_blk_n : STD_LOGIC;
    signal reg_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op41_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_predicate_op94_write_state3 : BOOLEAN;
    signal ap_predicate_op96_write_state3 : BOOLEAN;
    signal ap_predicate_op104_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_op139_write_state5 : BOOLEAN;
    signal ap_predicate_op141_write_state5 : BOOLEAN;
    signal ap_predicate_op149_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_predicate_op173_write_state7 : BOOLEAN;
    signal ap_predicate_op175_write_state7 : BOOLEAN;
    signal ap_predicate_op183_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal reg_395 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_399 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_746 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_746_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_759 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_774 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln174_1_fu_554_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln174_1_reg_783 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln165_24_cast_fu_557_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln165_24_cast_reg_788 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln174_2_cast_fu_584_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln174_2_cast_reg_815 : STD_LOGIC_VECTOR (1 downto 0);
    signal upsam_buf_0_load_4_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal upsam_buf_1_load_4_reg_838 : STD_LOGIC_VECTOR (31 downto 0);
    signal upsam_buf_0_load_6_reg_853 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op127_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal upsam_buf_1_load_6_reg_858 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln165_fu_500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_fu_506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_23_fu_548_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_3_fu_564_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_5_fu_578_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_2_fu_591_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_24_fu_597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_7_fu_605_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_25_fu_614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_4_fu_623_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_26_fu_636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_27_fu_649_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_6_fu_670_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_28_fu_679_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_29_fu_698_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_8_fu_715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cona_col_fu_70 : STD_LOGIC_VECTOR (3 downto 0);
    signal cona_col_3_fu_520_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_cona_col_load : STD_LOGIC_VECTOR (3 downto 0);
    signal cona_row_fu_74 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln159_3_fu_470_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_cona_row_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_78 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln159_fu_437_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_op163_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal grp_fu_403_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_380_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal tmp_3_fu_655_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_685_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_5_fu_704_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal select_ln159_fu_455_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_380_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln159_3_fu_464_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln160_fu_482_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln159_fu_478_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln165_23_cast_fu_541_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln174_5_cast_fu_570_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln174_1_fu_602_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln165_fu_611_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln174_fu_620_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln165_26_cast_fu_629_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln165_27_cast_fu_642_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln174_6_cast_fu_663_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln165_6_fu_676_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln165_7_fu_695_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln174_2_fu_712_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_260 : BOOLEAN;
    signal ap_condition_884 : BOOLEAN;
    signal ap_condition_889 : BOOLEAN;
    signal ap_condition_896 : BOOLEAN;
    signal ap_condition_901 : BOOLEAN;
    signal ap_condition_910 : BOOLEAN;
    signal ap_condition_914 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component AutoEncoder_mux_21_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component AutoEncoder_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    mux_21_32_1_1_U2640 : component AutoEncoder_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => upsam_buf_0_q1,
        din1 => upsam_buf_1_q1,
        din2 => grp_fu_380_p3,
        dout => grp_fu_380_p4);

    mux_21_32_1_1_U2641 : component AutoEncoder_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => reg_395,
        din1 => reg_399,
        din2 => tmp_23_reg_746,
        dout => grp_fu_403_p4);

    mux_21_32_1_1_U2642 : component AutoEncoder_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => upsam_buf_0_load_4_reg_833,
        din1 => upsam_buf_1_load_4_reg_838,
        din2 => tmp_23_reg_746,
        dout => tmp_3_fu_655_p4);

    mux_21_32_1_1_U2643 : component AutoEncoder_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => upsam_buf_0_q0,
        din1 => upsam_buf_1_q0,
        din2 => tmp_23_reg_746,
        dout => tmp_4_fu_685_p4);

    mux_21_32_1_1_U2644 : component AutoEncoder_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => upsam_buf_0_load_6_reg_853,
        din1 => upsam_buf_1_load_6_reg_858,
        din2 => tmp_23_reg_746,
        dout => tmp_5_fu_704_p4);

    flow_control_loop_pipe_U : component AutoEncoder_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    cona_col_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_260)) then
                if ((icmp_ln159_fu_431_p2 = ap_const_lv1_0)) then 
                    cona_col_fu_70 <= cona_col_3_fu_520_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    cona_col_fu_70 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    cona_row_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_260)) then
                if ((icmp_ln159_fu_431_p2 = ap_const_lv1_0)) then 
                    cona_row_fu_74 <= select_ln159_3_fu_470_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    cona_row_fu_74 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_260)) then
                if ((icmp_ln159_fu_431_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_78 <= add_ln159_fu_437_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_78 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0))) then
                empty_51_reg_755 <= empty_51_fu_494_p2;
                tmp_23_reg_746 <= select_ln159_fu_455_p3(1 downto 1);
                tmp_28_reg_774 <= select_ln159_fu_455_p3(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln159_reg_742 <= icmp_ln159_fu_431_p2;
                tmp_23_reg_746_pp0_iter1_reg <= tmp_23_reg_746;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_predicate_op183_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op149_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op104_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op41_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_390 <= conv4_out22_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_395 <= upsam_buf_0_q0;
                reg_399 <= upsam_buf_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0))) then
                tmp_26_reg_759 <= select_ln159_fu_455_p3(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                upsam_buf_0_load_4_reg_833 <= upsam_buf_0_q1;
                upsam_buf_1_load_4_reg_838 <= upsam_buf_1_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                upsam_buf_0_load_6_reg_853 <= upsam_buf_0_q0;
                upsam_buf_1_load_6_reg_858 <= upsam_buf_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    zext_ln165_24_cast_reg_788(0) <= zext_ln165_24_cast_fu_557_p3(0);
                    zext_ln174_1_reg_783(0) <= zext_ln174_1_fu_554_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    zext_ln174_2_cast_reg_815(0) <= zext_ln174_2_cast_fu_584_p3(0);
            end if;
        end if;
    end process;
    zext_ln174_1_reg_783(2 downto 1) <= "00";
    zext_ln165_24_cast_reg_788(2 downto 1) <= "10";
    zext_ln174_2_cast_reg_815(1) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln159_3_fu_464_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_cona_row_load) + unsigned(ap_const_lv4_1));
    add_ln159_fu_437_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out22_empty_n, empty_51_reg_755, upsamp4_out23_full_n, ap_done_reg, ap_predicate_op41_read_state1)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (empty_51_reg_755 = ap_const_lv1_0)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (empty_51_reg_755 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op41_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out22_empty_n, empty_51_reg_755, upsamp4_out23_full_n, ap_done_reg, ap_predicate_op41_read_state1)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (empty_51_reg_755 = ap_const_lv1_0)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (empty_51_reg_755 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op41_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out22_empty_n, empty_51_reg_755, upsamp4_out23_full_n, ap_done_reg, ap_predicate_op41_read_state1)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (empty_51_reg_755 = ap_const_lv1_0)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (empty_51_reg_755 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op41_read_state1 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out22_empty_n, ap_predicate_op69_read_state2, upsamp4_out23_full_n)
    begin
                ap_block_pp0_stage1_01001 <= (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op69_read_state2 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out22_empty_n, ap_predicate_op69_read_state2, upsamp4_out23_full_n)
    begin
                ap_block_pp0_stage1_11001 <= (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op69_read_state2 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out22_empty_n, ap_predicate_op69_read_state2, upsamp4_out23_full_n)
    begin
                ap_block_pp0_stage1_subdone <= (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op69_read_state2 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_done_reg, ap_predicate_op94_write_state3, ap_predicate_op96_write_state3, ap_predicate_op104_read_state3)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op96_write_state3 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op94_write_state3 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op104_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_done_reg, ap_predicate_op94_write_state3, ap_predicate_op96_write_state3, ap_predicate_op104_read_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op96_write_state3 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op94_write_state3 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op104_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_done_reg, ap_predicate_op94_write_state3, ap_predicate_op96_write_state3, ap_predicate_op104_read_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op96_write_state3 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op94_write_state3 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op104_read_state3 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op127_read_state4)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op127_read_state4 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op127_read_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op127_read_state4 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op127_read_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op127_read_state4 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op139_write_state5, ap_predicate_op141_write_state5, ap_predicate_op149_read_state5)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op141_write_state5 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op139_write_state5 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op149_read_state5 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op139_write_state5, ap_predicate_op141_write_state5, ap_predicate_op149_read_state5)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op141_write_state5 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op139_write_state5 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op149_read_state5 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op139_write_state5, ap_predicate_op141_write_state5, ap_predicate_op149_read_state5)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op141_write_state5 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op139_write_state5 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op149_read_state5 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op163_read_state6)
    begin
                ap_block_pp0_stage5_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)) or ((ap_predicate_op163_read_state6 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op163_read_state6)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)) or ((ap_predicate_op163_read_state6 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op163_read_state6)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)) or ((ap_predicate_op163_read_state6 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op173_write_state7, ap_predicate_op175_write_state7, ap_predicate_op183_read_state7)
    begin
                ap_block_pp0_stage6_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op175_write_state7 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op173_write_state7 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op183_read_state7 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op173_write_state7, ap_predicate_op175_write_state7, ap_predicate_op183_read_state7)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op175_write_state7 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op173_write_state7 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op183_read_state7 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op173_write_state7, ap_predicate_op175_write_state7, ap_predicate_op183_read_state7)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op175_write_state7 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op173_write_state7 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op183_read_state7 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op197_read_state8)
    begin
                ap_block_pp0_stage7_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op197_read_state8 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op197_read_state8)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op197_read_state8 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op197_read_state8)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op197_read_state8 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0))));
    end process;


    ap_block_state10_pp0_stage1_iter1_assign_proc : process(upsamp4_out23_full_n)
    begin
                ap_block_state10_pp0_stage1_iter1 <= (upsamp4_out23_full_n = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(conv4_out22_empty_n, ap_done_reg, ap_predicate_op41_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op41_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(conv4_out22_empty_n, ap_predicate_op69_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((ap_predicate_op69_read_state2 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op94_write_state3, ap_predicate_op96_write_state3, ap_predicate_op104_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op96_write_state3 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op94_write_state3 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op104_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op127_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op127_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op139_write_state5, ap_predicate_op141_write_state5, ap_predicate_op149_read_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op141_write_state5 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op139_write_state5 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op149_read_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op163_read_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= (((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)) or ((ap_predicate_op163_read_state6 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(conv4_out22_empty_n, upsamp4_out23_full_n, ap_predicate_op173_write_state7, ap_predicate_op175_write_state7, ap_predicate_op183_read_state7)
    begin
                ap_block_state7_pp0_stage6_iter0 <= (((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op175_write_state7 = ap_const_boolean_1)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (ap_predicate_op173_write_state7 = ap_const_boolean_1)) or ((conv4_out22_empty_n = ap_const_logic_0) and (ap_predicate_op183_read_state7 = ap_const_boolean_1)));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(conv4_out22_empty_n, icmp_ln159_reg_742, upsamp4_out23_full_n, ap_predicate_op197_read_state8)
    begin
                ap_block_state8_pp0_stage7_iter0 <= (((ap_predicate_op197_read_state8 = ap_const_boolean_1) and (conv4_out22_empty_n = ap_const_logic_0)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (icmp_ln159_reg_742 = ap_const_lv1_0)));
    end process;


    ap_block_state9_pp0_stage0_iter1_assign_proc : process(empty_51_reg_755, upsamp4_out23_full_n)
    begin
                ap_block_state9_pp0_stage0_iter1 <= (((upsamp4_out23_full_n = ap_const_logic_0) and (empty_51_reg_755 = ap_const_lv1_0)) or ((upsamp4_out23_full_n = ap_const_logic_0) and (empty_51_reg_755 = ap_const_lv1_1)));
    end process;


    ap_condition_260_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_260 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_884_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln159_fu_431_p2, empty_51_fu_494_p2, tmp_23_fu_486_p3)
    begin
                ap_condition_884 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_23_fu_486_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0));
    end process;


    ap_condition_889_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln159_fu_431_p2, empty_51_fu_494_p2)
    begin
                ap_condition_889 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_1) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0));
    end process;


    ap_condition_896_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_23_reg_746)
    begin
                ap_condition_896 <= ((ap_const_boolean_0 = ap_block_pp0_stage2) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_901_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_901 <= ((ap_const_boolean_0 = ap_block_pp0_stage2) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_910_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln159_fu_431_p2, empty_51_fu_494_p2, tmp_23_fu_486_p3)
    begin
                ap_condition_910 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_23_fu_486_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0));
    end process;


    ap_condition_914_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_23_reg_746)
    begin
                ap_condition_914 <= ((ap_const_boolean_0 = ap_block_pp0_stage2) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln159_reg_742 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_predicate_op104_read_state3_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op104_read_state3 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op127_read_state4_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op127_read_state4 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op139_write_state5_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op139_write_state5 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op141_write_state5_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op141_write_state5 <= ((empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op149_read_state5_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op149_read_state5 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op163_read_state6_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op163_read_state6 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op173_write_state7_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op173_write_state7 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op175_write_state7_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op175_write_state7 <= ((empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op183_read_state7_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op183_read_state7 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op197_read_state8_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op197_read_state8 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op41_read_state1_assign_proc : process(icmp_ln159_fu_431_p2, empty_51_fu_494_p2)
    begin
                ap_predicate_op41_read_state1 <= ((empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op69_read_state2_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op69_read_state2 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op94_write_state3_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op94_write_state3 <= ((empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_predicate_op96_write_state3_assign_proc : process(icmp_ln159_reg_742, empty_51_reg_755)
    begin
                ap_predicate_op96_write_state3 <= ((empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_cona_col_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, cona_col_fu_70, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cona_col_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_cona_col_load <= cona_col_fu_70;
        end if; 
    end process;


    ap_sig_allocacmp_cona_row_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, cona_row_fu_74)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cona_row_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_cona_row_load <= cona_row_fu_74;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_78)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_78;
        end if; 
    end process;

    cona_col_3_fu_520_p2 <= std_logic_vector(unsigned(select_ln159_fu_455_p3) + unsigned(ap_const_lv4_1));

    conv4_out22_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, conv4_out22_empty_n, icmp_ln159_reg_742, empty_51_reg_755, ap_predicate_op69_read_state2, ap_CS_fsm_pp0_stage7, ap_predicate_op197_read_state8, ap_done_reg, ap_block_pp0_stage0, icmp_ln159_fu_431_p2, empty_51_fu_494_p2, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if ((((ap_predicate_op197_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_op69_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0) and (ap_done_reg = ap_const_logic_0)))) then 
            conv4_out22_blk_n <= conv4_out22_empty_n;
        else 
            conv4_out22_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    conv4_out22_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op69_read_state2, ap_CS_fsm_pp0_stage7, ap_predicate_op197_read_state8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_predicate_op41_read_state1, ap_block_pp0_stage0_11001, ap_predicate_op104_read_state3, ap_block_pp0_stage2_11001, ap_predicate_op149_read_state5, ap_block_pp0_stage4_11001, ap_predicate_op183_read_state7, ap_block_pp0_stage6_11001, ap_block_pp0_stage1_11001, ap_predicate_op127_read_state4, ap_block_pp0_stage3_11001, ap_predicate_op163_read_state6, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_predicate_op197_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op163_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op127_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op69_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_predicate_op183_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op149_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op104_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op41_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            conv4_out22_read <= ap_const_logic_1;
        else 
            conv4_out22_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_51_fu_494_p2 <= (trunc_ln160_fu_482_p1 or trunc_ln159_fu_478_p1);
    grp_fu_373_p3 <= select_ln159_fu_455_p3(2 downto 2);

    grp_fu_380_p3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_23_reg_746, tmp_23_reg_746_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_380_p3 <= tmp_23_reg_746_pp0_iter1_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_380_p3 <= tmp_23_reg_746;
        else 
            grp_fu_380_p3 <= "X";
        end if; 
    end process;

    icmp_ln159_fu_431_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_40) else "0";
    icmp_ln160_fu_449_p2 <= "1" when (ap_sig_allocacmp_cona_col_load = ap_const_lv4_8) else "0";
    select_ln159_3_fu_470_p3 <= 
        add_ln159_3_fu_464_p2 when (icmp_ln160_fu_449_p2(0) = '1') else 
        ap_sig_allocacmp_cona_row_load;
    select_ln159_fu_455_p3 <= 
        ap_const_lv4_0 when (icmp_ln160_fu_449_p2(0) = '1') else 
        ap_sig_allocacmp_cona_col_load;
        sext_ln165_6_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln165_24_cast_reg_788),4));

        sext_ln165_7_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln174_2_cast_reg_815),4));

        sext_ln165_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln174_2_cast_reg_815),3));

        sext_ln174_1_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln165_24_cast_reg_788),4));

        sext_ln174_2_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln174_2_cast_reg_815),4));

        sext_ln174_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln174_2_cast_reg_815),3));

    tmp_23_fu_486_p3 <= select_ln159_fu_455_p3(1 downto 1);
    trunc_ln159_fu_478_p1 <= select_ln159_3_fu_470_p3(1 - 1 downto 0);
    trunc_ln160_fu_482_p1 <= select_ln159_fu_455_p3(1 - 1 downto 0);

    upsam_buf_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, zext_ln165_fu_500_p1, zext_ln174_fu_506_p1, zext_ln174_3_fu_564_p1, zext_ln165_24_fu_597_p1, zext_ln174_7_fu_605_p1, zext_ln165_26_fu_636_p1, zext_ln165_27_fu_649_p1, zext_ln174_6_fu_670_p1, ap_condition_884, ap_condition_889, ap_condition_896, ap_condition_901)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                upsam_buf_0_address0 <= zext_ln174_6_fu_670_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                upsam_buf_0_address0 <= zext_ln165_27_fu_649_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                upsam_buf_0_address0 <= zext_ln165_26_fu_636_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_901)) then 
                upsam_buf_0_address0 <= zext_ln174_7_fu_605_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_896)) then 
                upsam_buf_0_address0 <= zext_ln165_24_fu_597_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                upsam_buf_0_address0 <= zext_ln174_3_fu_564_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_889)) then 
                upsam_buf_0_address0 <= zext_ln174_fu_506_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_884)) then 
                upsam_buf_0_address0 <= zext_ln165_fu_500_p1(4 - 1 downto 0);
            else 
                upsam_buf_0_address0 <= "XXXX";
            end if;
        else 
            upsam_buf_0_address0 <= "XXXX";
        end if; 
    end process;


    upsam_buf_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7, tmp_23_reg_746, zext_ln165_23_fu_548_p1, zext_ln174_5_fu_578_p1, zext_ln174_2_fu_591_p1, zext_ln165_25_fu_614_p1, zext_ln174_4_fu_623_p1, zext_ln165_28_fu_679_p1, zext_ln165_29_fu_698_p1, zext_ln174_8_fu_715_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            upsam_buf_0_address1 <= zext_ln174_8_fu_715_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            upsam_buf_0_address1 <= zext_ln165_29_fu_698_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            upsam_buf_0_address1 <= zext_ln165_28_fu_679_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            upsam_buf_0_address1 <= zext_ln174_4_fu_623_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            upsam_buf_0_address1 <= zext_ln165_25_fu_614_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            upsam_buf_0_address1 <= zext_ln174_2_fu_591_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            upsam_buf_0_address1 <= zext_ln174_5_fu_578_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            upsam_buf_0_address1 <= zext_ln165_23_fu_548_p1(4 - 1 downto 0);
        else 
            upsam_buf_0_address1 <= "XXXX";
        end if; 
    end process;


    upsam_buf_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, icmp_ln159_fu_431_p2, empty_51_fu_494_p2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage1_11001, tmp_23_fu_486_p3, tmp_23_reg_746, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_1) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_23_fu_486_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0)))) then 
            upsam_buf_0_ce0 <= ap_const_logic_1;
        else 
            upsam_buf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    upsam_buf_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage1_11001, tmp_23_reg_746, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            upsam_buf_0_ce1 <= ap_const_logic_1;
        else 
            upsam_buf_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    upsam_buf_0_d0 <= conv4_out22_dout;
    upsam_buf_0_d1 <= conv4_out22_dout;

    upsam_buf_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln159_reg_742, empty_51_reg_755, icmp_ln159_fu_431_p2, empty_51_fu_494_p2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, tmp_23_fu_486_p3, tmp_23_reg_746, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_23_fu_486_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0)))) then 
            upsam_buf_0_we0 <= ap_const_logic_1;
        else 
            upsam_buf_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    upsam_buf_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage1_11001, tmp_23_reg_746, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            upsam_buf_0_we1 <= ap_const_logic_1;
        else 
            upsam_buf_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    upsam_buf_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, zext_ln165_fu_500_p1, zext_ln174_fu_506_p1, zext_ln174_3_fu_564_p1, zext_ln165_24_fu_597_p1, zext_ln174_7_fu_605_p1, zext_ln165_26_fu_636_p1, zext_ln165_27_fu_649_p1, zext_ln174_6_fu_670_p1, ap_condition_889, ap_condition_901, ap_condition_910, ap_condition_914)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                upsam_buf_1_address0 <= zext_ln174_6_fu_670_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                upsam_buf_1_address0 <= zext_ln165_27_fu_649_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                upsam_buf_1_address0 <= zext_ln165_26_fu_636_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_901)) then 
                upsam_buf_1_address0 <= zext_ln174_7_fu_605_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_914)) then 
                upsam_buf_1_address0 <= zext_ln165_24_fu_597_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                upsam_buf_1_address0 <= zext_ln174_3_fu_564_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_889)) then 
                upsam_buf_1_address0 <= zext_ln174_fu_506_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_910)) then 
                upsam_buf_1_address0 <= zext_ln165_fu_500_p1(4 - 1 downto 0);
            else 
                upsam_buf_1_address0 <= "XXXX";
            end if;
        else 
            upsam_buf_1_address0 <= "XXXX";
        end if; 
    end process;


    upsam_buf_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7, tmp_23_reg_746, zext_ln165_23_fu_548_p1, zext_ln174_5_fu_578_p1, zext_ln174_2_fu_591_p1, zext_ln165_25_fu_614_p1, zext_ln174_4_fu_623_p1, zext_ln165_28_fu_679_p1, zext_ln165_29_fu_698_p1, zext_ln174_8_fu_715_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            upsam_buf_1_address1 <= zext_ln174_8_fu_715_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            upsam_buf_1_address1 <= zext_ln165_29_fu_698_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            upsam_buf_1_address1 <= zext_ln165_28_fu_679_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            upsam_buf_1_address1 <= zext_ln174_4_fu_623_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            upsam_buf_1_address1 <= zext_ln165_25_fu_614_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            upsam_buf_1_address1 <= zext_ln174_2_fu_591_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            upsam_buf_1_address1 <= zext_ln174_5_fu_578_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            upsam_buf_1_address1 <= zext_ln165_23_fu_548_p1(4 - 1 downto 0);
        else 
            upsam_buf_1_address1 <= "XXXX";
        end if; 
    end process;


    upsam_buf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, icmp_ln159_fu_431_p2, empty_51_fu_494_p2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage1_11001, tmp_23_fu_486_p3, tmp_23_reg_746, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_23_fu_486_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_1) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0)))) then 
            upsam_buf_1_ce0 <= ap_const_logic_1;
        else 
            upsam_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    upsam_buf_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage1_11001, tmp_23_reg_746, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            upsam_buf_1_ce1 <= ap_const_logic_1;
        else 
            upsam_buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    upsam_buf_1_d0 <= conv4_out22_dout;
    upsam_buf_1_d1 <= conv4_out22_dout;

    upsam_buf_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln159_reg_742, empty_51_reg_755, icmp_ln159_fu_431_p2, empty_51_fu_494_p2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, tmp_23_fu_486_p3, tmp_23_reg_746, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_23_fu_486_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (empty_51_fu_494_p2 = ap_const_lv1_0) and (icmp_ln159_fu_431_p2 = ap_const_lv1_0)))) then 
            upsam_buf_1_we0 <= ap_const_logic_1;
        else 
            upsam_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    upsam_buf_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage1_11001, tmp_23_reg_746, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (tmp_23_reg_746 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            upsam_buf_1_we1 <= ap_const_logic_1;
        else 
            upsam_buf_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    upsamp4_out23_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, upsamp4_out23_full_n, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (empty_51_reg_755 = ap_const_lv1_0) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (empty_51_reg_755 = ap_const_lv1_1) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (empty_51_reg_755 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (empty_51_reg_755 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            upsamp4_out23_blk_n <= upsamp4_out23_full_n;
        else 
            upsamp4_out23_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    upsamp4_out23_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, reg_390, ap_predicate_op94_write_state3, ap_predicate_op96_write_state3, ap_predicate_op139_write_state5, ap_predicate_op141_write_state5, ap_predicate_op173_write_state7, ap_predicate_op175_write_state7, ap_block_pp0_stage2_01001, grp_fu_403_p4, grp_fu_380_p4, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001, ap_block_pp0_stage6_01001, tmp_3_fu_655_p4, tmp_4_fu_685_p4, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, tmp_5_fu_704_p4, ap_block_pp0_stage1_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (empty_51_reg_755 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            upsamp4_out23_din <= tmp_5_fu_704_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            upsamp4_out23_din <= tmp_4_fu_685_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_predicate_op175_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            upsamp4_out23_din <= tmp_3_fu_655_p4;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            upsamp4_out23_din <= grp_fu_380_p4;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op141_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op96_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            upsamp4_out23_din <= grp_fu_403_p4;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (empty_51_reg_755 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_predicate_op173_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op139_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op94_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            upsamp4_out23_din <= reg_390;
        else 
            upsamp4_out23_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    upsamp4_out23_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln159_reg_742, empty_51_reg_755, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_predicate_op94_write_state3, ap_predicate_op96_write_state3, ap_block_pp0_stage2_11001, ap_predicate_op139_write_state5, ap_predicate_op141_write_state5, ap_block_pp0_stage4_11001, ap_predicate_op173_write_state7, ap_predicate_op175_write_state7, ap_block_pp0_stage6_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln159_reg_742 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_predicate_op175_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_predicate_op173_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op141_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op139_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op96_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op94_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_51_reg_755 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_51_reg_755 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            upsamp4_out23_write <= ap_const_logic_1;
        else 
            upsamp4_out23_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln165_23_cast_fu_541_p3 <= (ap_const_lv1_1 & tmp_26_reg_759);
    zext_ln165_23_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln165_23_cast_fu_541_p3),64));
    zext_ln165_24_cast_fu_557_p3 <= (ap_const_lv2_2 & tmp_28_reg_774);
    zext_ln165_24_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln165_24_cast_reg_788),64));
    zext_ln165_25_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln165_fu_611_p1),64));
    zext_ln165_26_cast_fu_629_p3 <= (ap_const_lv1_1 & zext_ln174_1_reg_783);
    zext_ln165_26_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln165_26_cast_fu_629_p3),64));
    zext_ln165_27_cast_fu_642_p3 <= (ap_const_lv3_5 & tmp_28_reg_774);
    zext_ln165_27_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln165_27_cast_fu_642_p3),64));
    zext_ln165_28_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln165_6_fu_676_p1),64));
    zext_ln165_29_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln165_7_fu_695_p1),64));
    zext_ln165_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_373_p3),64));
    zext_ln174_1_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_reg_774),3));
    zext_ln174_2_cast_fu_584_p3 <= (ap_const_lv1_1 & tmp_28_reg_774);
    zext_ln174_2_fu_591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln174_2_cast_fu_584_p3),64));
    zext_ln174_3_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln165_24_cast_fu_557_p3),64));
    zext_ln174_4_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln174_fu_620_p1),64));
    zext_ln174_5_cast_fu_570_p3 <= (ap_const_lv1_1 & zext_ln174_1_fu_554_p1);
    zext_ln174_5_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln174_5_cast_fu_570_p3),64));
    zext_ln174_6_cast_fu_663_p3 <= (ap_const_lv3_5 & tmp_28_reg_774);
    zext_ln174_6_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln174_6_cast_fu_663_p3),64));
    zext_ln174_7_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln174_1_fu_602_p1),64));
    zext_ln174_8_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln174_2_fu_712_p1),64));
    zext_ln174_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_373_p3),64));
end behav;
