Simulator report for FSMD_XCVR_CHAR_CONTROL_AND_8b10
Sun Mar 19 20:09:51 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ALTSYNCRAM
  6. |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 590 nodes    ;
; Simulation Coverage         ;      79.04 % ;
; Total Number of Transitions ; 82459        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      79.04 % ;
; Total nodes checked                                 ; 590          ;
; Total output ports checked                          ; 606          ;
; Total output ports with complete 1/0-value coverage ; 479          ;
; Total output ports with no 1/0-value coverage       ; 109          ;
; Total output ports with no 1-value coverage         ; 109          ;
; Total output ports with no 0-value coverage         ; 127          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                                ; Output Port Name                                                                                                                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_is_padding_char~reg0                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_is_padding_char~reg0                                                                                                                                                             ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_is_control_char~reg0                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_is_control_char~reg0                                                                                                                                                             ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[0]~reg0                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[0]~reg0                                                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[1]~reg0                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[1]~reg0                                                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[2]~reg0                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[2]~reg0                                                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[3]~reg0                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[3]~reg0                                                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[4]~reg0                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[4]~reg0                                                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[5]~reg0                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[5]~reg0                                                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[6]~reg0                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[6]~reg0                                                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[7]~reg0                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[7]~reg0                                                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrclk_fifo_xcvr                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrclk_fifo_xcvr                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[0]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[0]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[1]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[1]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[2]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[2]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[3]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[3]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[4]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[4]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[5]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[5]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[6]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[6]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[7]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[7]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[8]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[8]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[9]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[9]                                                                                                                                                                       ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[10]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[10]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[11]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[11]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[12]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[12]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[13]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[13]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[14]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[14]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[15]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[15]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[16]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[16]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[17]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[17]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[18]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[18]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[19]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[19]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[20]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[20]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[21]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[21]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[22]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[22]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[23]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[23]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[24]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[24]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[25]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[25]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[26]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[26]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[27]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[27]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[28]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[28]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[29]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[29]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[30]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[30]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[31]                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr[31]                                                                                                                                                                      ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|full_fifo_xcvr                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|full_fifo_xcvr                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrclk_fifo_character_queue                                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrclk_fifo_character_queue                                                                                                                                                              ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[0]                                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[0]                                                                                                                                                            ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[1]                                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[1]                                                                                                                                                            ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[2]                                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[2]                                                                                                                                                            ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[3]                                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[3]                                                                                                                                                            ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[4]                                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[4]                                                                                                                                                            ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[5]                                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[5]                                                                                                                                                            ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[6]                                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[6]                                                                                                                                                            ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[7]                                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue[7]                                                                                                                                                            ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|x6_clk                                                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|x6_clk                                                                                                                                                                                  ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|x1_clk                                                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|x1_clk                                                                                                                                                                                  ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[0]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[0]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[1]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[1]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[2]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[2]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[3]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[3]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[4]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[4]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[5]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[5]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[6]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[6]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[7]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[7]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[8]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[8]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[9]                                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|tbi_encoder[9]                                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|busy                                                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|busy                                                                                                                                                                                    ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|enable_data_out                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|enable_data_out                                                                                                                                                                         ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|fifo_read_xcvr_sig                                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|fifo_read_xcvr_sig                                                                                                                                                                      ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|fifo_empty_xcvr_sig                                                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|fifo_empty_xcvr_sig                                                                                                                                                                     ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[0]                                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[0]                                                                                                                                                                   ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[1]                                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[1]                                                                                                                                                                   ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[2]                                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[2]                                                                                                                                                                   ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[3]                                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[3]                                                                                                                                                                   ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[4]                                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[4]                                                                                                                                                                   ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[5]                                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[5]                                                                                                                                                                   ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[6]                                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[6]                                                                                                                                                                   ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[7]                                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_xcvr_sig[7]                                                                                                                                                                   ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[0]                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[0]                                                                                                                                                        ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[1]                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[1]                                                                                                                                                        ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[2]                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[2]                                                                                                                                                        ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[3]                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[3]                                                                                                                                                        ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[4]                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[4]                                                                                                                                                        ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[5]                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[5]                                                                                                                                                        ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[6]                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[6]                                                                                                                                                        ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[7]                                                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|data_fifo_character_queue_out[7]                                                                                                                                                        ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|fifo_read_character_queue_sig                                                                                                                                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|fifo_read_character_queue_sig                                                                                                                                                           ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|fifo_empty_character_queue_sig                                                                                                                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|fifo_empty_character_queue_sig                                                                                                                                                          ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|is_control_char                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|is_control_char                                                                                                                                                                         ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|is_padding_char                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|is_padding_char                                                                                                                                                                         ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[0]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[0]                                                                                                                                                                       ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[1]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[1]                                                                                                                                                                       ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[2]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[2]                                                                                                                                                                       ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[3]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[3]                                                                                                                                                                       ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[4]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[4]                                                                                                                                                                       ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[5]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[5]                                                                                                                                                                       ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[6]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[6]                                                                                                                                                                       ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[7]                                                                                                                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|from_FSM2_8b10[7]                                                                                                                                                                       ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[0]                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[0]                                                                                                                                                             ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[1]                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[1]                                                                                                                                                             ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[2]                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[2]                                                                                                                                                             ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[3]                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[3]                                                                                                                                                             ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[4]                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[4]                                                                                                                                                             ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[5]                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[5]                                                                                                                                                             ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[6]                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[6]                                                                                                                                                             ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[7]                                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_uncoded_8b10b_out[7]                                                                                                                                                             ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_is_padding_char                                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_is_padding_char                                                                                                                                                                  ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_is_control_char                                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|actual_is_control_char                                                                                                                                                                  ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|disparity~0                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|disparity~0                                                                                                                                            ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|disparity~1                                                                                                                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|disparity~1                                                                                                                                            ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~0                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~0                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~1                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~1                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~2                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~2                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~3                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~3                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~4                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~4                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~5                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~5                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~6                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~6                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~7                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~7                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~8                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~8                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~9                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|concat~9                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|disparity                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|disparity                                                                                                                                              ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|a                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|a                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|b                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|b                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|c                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|c                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|d                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|d                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|e                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|e                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|i                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|i                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|f                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|f                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|g                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|g                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|h                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|h                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|AeqB~0                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|AeqB~0                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|AeqB~1                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|AeqB~1                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|AeqB                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|AeqB                                                                                                                                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|CeqD~0                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|CeqD~0                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|CeqD~1                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|CeqD~1                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|CeqD                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|CeqD                                                                                                                                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L40~0                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L40~0                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L40                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L40                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L04~0                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L04~0                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L04                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L04                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13~0                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13~0                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13~1                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13~1                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13~2                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13~2                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13~3                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13~3                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L13                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31~0                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31~0                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31~1                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31~1                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31~2                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31~2                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31~3                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31~3                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L31                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~0                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~0                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~1                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~1                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~2                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~2                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~3                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~3                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~4                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~4                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~5                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22~5                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|L22                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~0                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~0                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~1                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~1                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~2                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~2                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~3                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~3                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~4                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~4                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~5                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S6~5                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NDOS6                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NDOS6                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PDOS6~0                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PDOS6~0                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PDOS6~1                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PDOS6~1                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PDOS6                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PDOS6                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6~0                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6~0                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6~1                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6~1                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6~2                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6~2                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6~3                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6~3                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S6                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NDOS4                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NDOS4                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4~0                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4~0                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4~1                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4~1                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4~2                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4~2                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4~3                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4~3                                                                                                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PD_1S4                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S4                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|ND_1S4                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PDOS4                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|PDOS4                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNJO                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNJO                                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|DISPARITY6~0                                                                                                                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|DISPARITY6~0                                                                                                                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|DISPARITY6                                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|DISPARITY6                                                                                                                                             ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS4~0                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS4~0                                                                                                                                              ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS4~1                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS4~1                                                                                                                                              ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS4~2                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS4~2                                                                                                                                              ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS6~0                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS6~0                                                                                                                                              ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS6~1                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS6~1                                                                                                                                              ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS6~2                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS6~2                                                                                                                                              ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|j                                                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|j                                                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS4                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS4                                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNBOx~0                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNBOx~0                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNCOx~0                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNCOx~0                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNDO~0                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNDO~0                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNEOx~0                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNEOx~0                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOw~0                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOw~0                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOw~1                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOw~1                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOw~2                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOw~2                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOx~0                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOx~0                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOx~1                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOx~1                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOx~2                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOx~2                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~0                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~0                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~1                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~1                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~2                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~2                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~3                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~3                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~4                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy~4                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOz~0                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOz~0                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOz~1                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOz~1                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOz~2                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOz~2                                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS6                                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|COMPLS6                                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNAO                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNAO                                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNBOx                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNBOx                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNBOy                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNBOy                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNCOx                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNCOx                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNCOy                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNCOy                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNDO                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNDO                                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNEOx                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNEOx                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNEOy                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNEOy                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOw                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOw                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOx                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOx                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOy                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NBO                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NBO                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NCO                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NCO                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NEO                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NEO                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NIO~0                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NIO~0                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NIO~1                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NIO~1                                                                                                                                                  ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NIO                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NIO                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~0                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~0                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~1                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~1                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~2                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~2                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~3                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~3                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~4                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~4                                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~5                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~5                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~6                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7~6                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNGO~0                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNGO~0                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNGO~1                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNGO~1                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNJO~0                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNJO~0                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNJO~1                                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNJO~1                                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOz                                                                                                                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNIOz                                                                                                                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|alt7                                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNFO                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNFO                                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNGO                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNGO                                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNHO                                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|tNHO                                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NFO                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NFO                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NJO                                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|encoder_8b10b:encoder_8b10b_inst|NJO                                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~6                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~6                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~7                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~7                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~8                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~8                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~9                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~9                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~10                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~10                                                                                                                                    ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~11                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~11                                                                                                                                    ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~12                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~12                                                                                                                                    ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~13                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~13                                                                                                                                    ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~14                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~14                                                                                                                                    ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~15                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~15                                                                                                                                    ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~16                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~16                                                                                                                                    ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~17                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~17                                                                                                                                    ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[7]                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[7]                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[6]                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[6]                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[5]                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[5]                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[4]                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[4]                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[3]                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[3]                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[2]                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[2]                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[1]                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[1]                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[0]                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10[0]                                                                                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|is_control_char                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|is_control_char                                                                                                                             ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|is_padding_char                                                                                                                             ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|is_padding_char                                                                                                                             ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr3                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr3                                                                                                                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr5                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr5                                                                                                                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr7                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr7                                                                                                                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr9                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr9                                                                                                                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr12                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr12                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr15                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideOr15                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~0                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~1                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~2                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~3                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~3                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~4                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~4                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~5                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~5                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~6                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~6                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~7                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~7                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~8                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~8                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~9                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~9                                                                                                                                 ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~10                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~10                                                                                                                                ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~11                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~11                                                                                                                                ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~12                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~12                                                                                                                                ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~13                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~13                                                                                                                                ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~14                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~14                                                                                                                                ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~15                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|data_8b10~15                                                                                                                                ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[0]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[0]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[1]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[1]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[2]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[2]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[3]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[3]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[4]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[4]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[5]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[5]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[6]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[6]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[7]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[7]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[8]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[8]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[9]                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[9]                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|valid_rdreq                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|valid_rdreq                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[1]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[1]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[0]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[0]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[1]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[1]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[0]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[0]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[1]~2                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[1]~2                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[1]                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[1]                        ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[0]~4                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[0]~4                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[0]~5                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[0]~5                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[0]                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[0]                        ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[1]~2                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[1]~2                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[1]~3                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[1]~3                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[1]                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[1]                       ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[0]~4                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[0]~4                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[0]~5                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[0]~5                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[0]                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[0]                       ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|_~0                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|_~0                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|result_wire[0]~0                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|result_wire[0]~0                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|result_wire[0]                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|result_wire[0]                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[1] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[1] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[0] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[0] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[1] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[1] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[0] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[0] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[1]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[1]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[0]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[0]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[1]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[1]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[0]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[0]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ram_block5a0                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|q_b[0]                              ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ram_block5a1                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|q_b[1]                              ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ram_block5a2                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|q_b[2]                              ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ram_block5a3                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|q_b[3]                              ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ram_block5a4                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|q_b[4]                              ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ram_block5a5                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|q_b[5]                              ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ram_block5a6                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|q_b[6]                              ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ram_block5a7                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|q_b[7]                              ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera0                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera0                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera0                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera0~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera1                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera1                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera1                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera1~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera2                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera2                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera2                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera2~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera3                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera3                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|parity                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|parity                           ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|parity                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|parity~COUT                      ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[1]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[1]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[0]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[0]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|parity_ff                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|parity_ff                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera0                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera0                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera0                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera0~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera1                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera1                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera1                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera1~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera2                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera2                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera2                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera2~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera3                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera3                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|parity                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|parity                          ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|parity                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|parity~COUT                     ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa0                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa0                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa1                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa1                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|parity_ff                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|parity_ff                       ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|_~0                                                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|_~0                                                                       ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|ram_address_a[1]                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|ram_address_a[1]                                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|ram_address_b[3]                                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|ram_address_b[3]                                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|valid_rdreq                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|valid_rdreq                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|valid_wrreq                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|valid_wrreq                                                               ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|delayed_wrptr_g[2]                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|delayed_wrptr_g[2]                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|delayed_wrptr_g[1]                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|delayed_wrptr_g[1]                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|delayed_wrptr_g[0]                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|delayed_wrptr_g[0]                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|rdptr_g[2]                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|rdptr_g[2]                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|rdptr_g[1]                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|rdptr_g[1]                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|rdptr_g[0]                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|rdptr_g[0]                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|wrptr_g[2]                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|wrptr_g[2]                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|wrptr_g[1]                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|wrptr_g[1]                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|wrptr_g[0]                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|wrptr_g[0]                                                                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_comb_bita0                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_comb_bita0                                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_comb_bita0                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_comb_bita0~COUT                                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_comb_bita1                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_comb_bita1                                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_comb_bita1                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_comb_bita1~COUT                                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_reg_bit0                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_reg_bit0                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_reg_bit1                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cntr_gkd:cntr_b|counter_reg_bit1                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|data_wire[1]                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|data_wire[1]                                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|data_wire[0]~0                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|data_wire[0]~0                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|data_wire[0]~1                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|data_wire[0]~1                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|data_wire[0]                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|data_wire[0]                                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|result_wire[0]                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:wrfull_eq_comp|result_wire[0]                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|data_wire[1]                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|data_wire[1]                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|data_wire[0]~0                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|data_wire[0]~0                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|data_wire[0]~1                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|data_wire[0]~1                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|data_wire[0]                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|data_wire[0]                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|result_wire[0]                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|cmpr_056:rdempty_eq_comp|result_wire[0]                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe13a[2]               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe13a[2]               ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe13a[1]               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe13a[1]               ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe13a[0]               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe13a[0]               ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe14a[2]               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe14a[2]               ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe14a[1]               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe14a[1]               ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe14a[0]               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_u5d:ws_dgrp|dffpipe_tu8:dffpipe12|dffe14a[0]               ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe10a[2]                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe10a[2]                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe10a[1]                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe10a[1]                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe10a[0]                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe10a[0]                ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe9a[2]                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe9a[2]                 ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe9a[1]                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe9a[1]                 ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe9a[0]                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|alt_synch_pipe_t5d:rs_dgwp|dffpipe_su8:dffpipe8|dffe9a[0]                 ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ram_block7a0                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|q_b[0]                                            ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ram_block7a1                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|q_b[1]                                            ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ram_block7a2                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|q_b[2]                                            ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ram_block7a3                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|q_b[3]                                            ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ram_block7a4                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|q_b[4]                                            ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ram_block7a5                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|q_b[5]                                            ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ram_block7a6                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|q_b[6]                                            ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|ram_block7a7                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|altsyncram_eou:fifo_ram|q_b[7]                                            ; portbdataout0    ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~1                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~1                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~2                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~2                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~3                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~3                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~4                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~4                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~6                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~6                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a2~0                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a2~0                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~7                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~7                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~9                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~9                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~10                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~10                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~11                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~11                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~13                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~13                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a1~0                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a1~0                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~14                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~14                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~16                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~16                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~18                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|_~18                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a0~0                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a0~0                                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a0                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a0                                       ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a1                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a1                                       ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a2                                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a2                                       ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~1                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~1                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~2                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~2                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~3                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~3                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~4                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~4                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~6                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~6                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[2]~0                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[2]~0                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~7                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~7                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~9                                           ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~9                                           ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~10                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~10                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~11                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~11                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~13                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~13                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[1]~1                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[1]~1                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~14                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~14                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~16                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~16                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~18                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|_~18                                          ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[0]~2                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[0]~2                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[2]                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[2]                                     ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[1]                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[1]                                     ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[0]                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fgi1:auto_generated|a_graycounter_bm6:rdptr_g1p|dffe5a[0]                                     ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|async_trap_and_reset:x1_clk_2_6x_clk_sync|actual_auto_reset_signal                                                                                                                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|async_trap_and_reset:x1_clk_2_6x_clk_sync|actual_auto_reset_signal                                                                                                                      ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|async_trap_and_reset:x1_clk_2_6x_clk_sync|async_trap                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|async_trap_and_reset:x1_clk_2_6x_clk_sync|async_trap                                                                                                                                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|async_trap_and_reset:x1_clk_2_6x_clk_sync|sync_srl16_inferred[0]                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|async_trap_and_reset:x1_clk_2_6x_clk_sync|sync_srl16_inferred[0]                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|async_trap_and_reset:x1_clk_2_6x_clk_sync|sync_srl16_inferred[1]                                                                                                                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|async_trap_and_reset:x1_clk_2_6x_clk_sync|sync_srl16_inferred[1]                                                                                                                        ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector10~0                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector10~0                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector10~2                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector10~2                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~0                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~0                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~2                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~2                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~0                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~0                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~2                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~2                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~0                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~0                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~2                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~2                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~0                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~0                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector15~0                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector15~0                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector15~2                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector15~2                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal0~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal0~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal1~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal1~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal2~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal2~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal3~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal3~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal4~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal4~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal5~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal5~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal6~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal6~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal7~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal7~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal8~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal8~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal9~0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal9~0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal10~0                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal10~0                                                                                                                                   ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal11~0                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Equal11~0                                                                                                                                   ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                                ; Output Port Name                                                                                                                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[0]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[0]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[1]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[1]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[2]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[2]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[3]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[3]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[4]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[4]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[5]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[5]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[6]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[6]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[7]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[7]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrreq_fifo_character_queue                                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrreq_fifo_character_queue                                                                                                                                                              ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|full_fifo_character_queue                                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|full_fifo_character_queue                                                                                                                                                               ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~0                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~0                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~1                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~1                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~2                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~2                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~3                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~3                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~4                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~4                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~5                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~5                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideNor0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideNor0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[10]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[10]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[11]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[11]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[12]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[12]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[13]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[13]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[14]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[14]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[15]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[15]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|ram_address_a[5]                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|ram_address_a[5]                                            ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|ram_address_b[5]                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|ram_address_b[5]                                            ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|valid_wrreq                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|valid_wrreq                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[6]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[6]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[5]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[5]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[4]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[4]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[6]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[6]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[5]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[5]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[4]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[4]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[3]                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[3]                        ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]~0                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]~0                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]~1                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]~1                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]                        ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|result_wire[0]~0                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|result_wire[0]~0                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|result_wire[0]                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|result_wire[0]                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[3]                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[3]                       ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]~0                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]~0                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]~1                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]~1                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]                       ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[6] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[6] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[5] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[5] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[4] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[4] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[6] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[6] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[5] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[5] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[4] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[4] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[3] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[3] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[6]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[6]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[5]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[5]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[4]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[4]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[6]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[6]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[5]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[5]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[4]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[4]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera3                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera3~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera4                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera4                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera4                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera4~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera5                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera5                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera5                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera5~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera6                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera6                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[6]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[6]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[5]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[5]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[4]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[4]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera3                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera3~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera4                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera4                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera4                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera4~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera5                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera5                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera5                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera5~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera6                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera6                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa4                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa4                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa5                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa5                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa6                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa6                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~3                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~3                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~3                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~3                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~3                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~3                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector10~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector10~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~3                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~3                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~3                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~3                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~3                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~3                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~2                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~2                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector15~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector15~1                                                                                                                                ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                                ; Output Port Name                                                                                                                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[0]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[0]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[1]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[1]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[2]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[2]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[3]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[3]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[4]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[4]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[5]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[5]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[6]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[6]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[7]                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|padding_char[7]                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrreq_fifo_xcvr                                                                                                                                                                         ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrreq_fifo_xcvr                                                                                                                                                                         ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrreq_fifo_character_queue                                                                                                                                                              ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|wrreq_fifo_character_queue                                                                                                                                                              ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|full_fifo_character_queue                                                                                                                                                               ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|full_fifo_character_queue                                                                                                                                                               ; pin_out          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~0                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~0                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~1                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~1                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~2                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~2                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~3                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~3                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~4                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~4                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~5                                                                                                                                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state~5                                                                                                                                     ; out              ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideNor0                                                                                                                                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|WideNor0                                                                                                                                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[10]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[10]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[11]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[11]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[12]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[12]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[13]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[13]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[14]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[14]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[15]                                                                                                                                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|state[15]                                                                                                                                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|ram_address_a[5]                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|ram_address_a[5]                                            ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|ram_address_b[5]                                            ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|ram_address_b[5]                                            ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|valid_wrreq                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|valid_wrreq                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[6]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[6]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[5]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[5]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[4]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[4]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[3]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[3]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[2]                                          ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|delayed_wrptr_g[2]                                          ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[6]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[6]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[5]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[5]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[4]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[4]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[3]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[3]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[2]                                                  ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|rdptr_g[2]                                                  ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[3]                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[3]                        ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]~0                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]~0                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]~1                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]~1                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[2]                        ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[1]~3                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|data_wire[1]~3                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|_~0                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|_~0                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|result_wire[0]~0                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|result_wire[0]~0                    ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|result_wire[0]                      ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp|result_wire[0]                      ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[3]                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[3]                       ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]~0                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]~0                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]~1                     ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]~1                     ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp|data_wire[2]                       ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[6] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[6] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[5] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[5] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[4] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[4] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[3] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[3] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[2] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a[2] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[6] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[6] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[5] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[5] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[4] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[4] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[3] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[3] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[2] ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10|dffe12a[2] ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[6]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[6]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[5]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[5]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[4]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[4]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[3]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[3]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[2]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a[2]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[6]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[6]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[5]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[5]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[4]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[4]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[3]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[3]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[2]   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6|dffe8a[2]   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera3                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera3~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera4                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera4                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera4                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera4~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera5                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera5                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera5                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera5~COUT                   ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera6                        ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|countera6                        ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[6]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[6]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[5]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[5]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[4]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[4]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[3]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[3]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[2]                   ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp|counter_ffa[2]                   ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera3                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera3~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera4                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera4                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera4                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera4~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera5                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera5                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera5                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera5~COUT                  ; cout             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera6                       ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|countera6                       ; combout          ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa2                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa2                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa3                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa3                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa4                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa4                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa5                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa5                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa6                    ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|parameterized_daq_fifo:character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa6                    ; regout           ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector0~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector1~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector2~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector3~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector4~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~0                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~0                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector5~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~3                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector6~3                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~2                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector7~2                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~3                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector8~3                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~1                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~1                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~3                                                                                                                                 ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector9~3                                                                                                                                 ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector10~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector10~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~3                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector11~3                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~3                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector12~3                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~3                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector13~3                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~1                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~2                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector14~2                                                                                                                                ; out0             ;
; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector15~1                                                                                                                                ; |FSMD_XCVR_CHAR_CONTROL_AND_8b10|FSMD_Gather_scatter:FSM_Gather_scatter_inst|Selector15~1                                                                                                                                ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Mar 19 20:09:48 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off FSMD_XCVR_CHAR_CONTROL_AND_8b10 -c FSMD_XCVR_CHAR_CONTROL_AND_8b10
Info: Using vector source file "C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/FSMD_XCVR_CHAR_CONTROL_AND_8b10.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of FSMD_XCVR_CHAR_CONTROL_AND_8b10.vwf called FSMD_XCVR_CHAR_CONTROL_AND_8b10.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      79.04 %
Info: Number of transitions in simulation is 82459
Info: Vector file FSMD_XCVR_CHAR_CONTROL_AND_8b10.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Sun Mar 19 20:09:51 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


