// Seed: 1131022688
module module_0 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = id_0;
  assign module_1.id_9 = 0;
  wire [-1  ==  -1 : -1 'b0] id_3;
  assign id_1 = -1;
  assign {1, id_0} = id_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd82
) (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wire id_5,
    output wand id_6,
    output supply1 id_7,
    output tri id_8,
    output tri id_9,
    input supply0 id_10,
    input uwire _id_11,
    input uwire id_12
);
  logic [7:0] id_14;
  assign id_14[1'h0+:id_11] = -1;
  module_0 modCall_1 (
      id_12,
      id_7
  );
  assign id_1 = 1'b0;
endmodule
