
---------- Begin Simulation Statistics ----------
final_tick                                45434719563                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 355305                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804260                       # Number of bytes of host memory used
host_op_rate                                   355305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   151.13                       # Real time elapsed on the host
host_tick_rate                              300640505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    53695980                       # Number of instructions simulated
sim_ops                                      53695980                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045435                       # Number of seconds simulated
sim_ticks                                 45434719563                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.987613                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3906859                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3907343                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            484517                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4483382                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14687                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           15085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              398                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4957236                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    53695980                       # Number of instructions committed
system.cpu.committedOps                      53695980                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.688917                       # CPI: cycles per instruction
system.cpu.discardedOps                        981371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3145769                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           28798209                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          20611103                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          7974682                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20581993                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592095                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         90688063                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                26571599     49.49%     49.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1048576      1.95%     51.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     51.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1048576      1.95%     53.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult               524288      0.98%     54.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                524288      0.98%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::MemRead               15029684     27.99%     83.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite               5803240     10.81%     94.14% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           2097152      3.91%     98.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          1048576      1.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 53695980                       # Class of committed instruction
system.cpu.tickCycles                        70106070                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        237650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       142968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           36                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       286994                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             36                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              69682                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       102421                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             65545                       # Transaction distribution
system.membus.trans_dist::ReadExResp            65545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69682                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       372877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15209472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15209472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            135227                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  135227    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              135227                       # Request fanout histogram
system.membus.reqLayer0.occupancy           810665754                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          720103325                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             78452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       245384                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              42                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65575                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            36                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       430949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                431021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18365056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18367360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          102459                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6554944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           246486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000150                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012251                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 246449     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     37      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             246486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          287032920                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         216418473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             54108                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1001                       # Clock period in ticks
system.l2.demand_hits::.cpu.data                 8800                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8800                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                8800                       # number of overall hits
system.l2.overall_hits::total                    8800                       # number of overall hits
system.l2.demand_misses::.cpu.inst                 36                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             135191                       # number of demand (read+write) misses
system.l2.demand_misses::total                 135227                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                36                       # number of overall misses
system.l2.overall_misses::.cpu.data            135191                       # number of overall misses
system.l2.overall_misses::total                135227                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst      3612210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10724929044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10728541254                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      3612210                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10724929044                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10728541254                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst               36                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           143991                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144027                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              36                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          143991                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144027                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.938885                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938900                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.938885                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938900                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100339.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79331.679209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79337.271802                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100339.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79331.679209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79337.271802                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              102421                       # number of writebacks
system.l2.writebacks::total                    102421                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst            36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        135191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            135227                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       135191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           135227                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst      3243599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9336488821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9339732420                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      3243599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9336488821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9339732420                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.938885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.938900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.938885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.938900                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90099.972222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69061.467265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69067.068115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90099.972222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69061.467265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69067.068115                       # average overall mshr miss latency
system.l2.replacements                         102459                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       142963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           142963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       142963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       142963                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    30                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           65545                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               65545                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5100215571                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5100215571                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         65575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77812.427660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77812.427660                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        65545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          65545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4427052861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4427052861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67542.190266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67542.190266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst      3612210                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3612210                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst           36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100339.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100339.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      3243599                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3243599                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90099.972222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90099.972222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5624713473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5624713473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.888161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80761.471915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80761.471915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4909435960                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4909435960                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.888161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70491.283922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70491.283922                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31819.537172                       # Cycle average of tags in use
system.l2.tags.total_refs                      286994                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    135227                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.122313                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78078                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        11.836204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31807.700968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32758                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2431179                       # Number of tag accesses
system.l2.tags.data_accesses                  2431179                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst           2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8652224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8654528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6554944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6554944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          135191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       102421                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             102421                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             50710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         190431989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             190482699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        50710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      144271695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            144271695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      144271695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            50710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        190431989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            334754394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    102421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    135191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023129400626                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              382392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96495                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      135227                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     102421                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135227                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   102421                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6400                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1193226655                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  676135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3728732905                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8823.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27573.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   92333                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135227                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               102421                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    637.667994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   441.814915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   405.242550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1663      6.97%      6.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5951     24.95%     31.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1052      4.41%     36.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          930      3.90%     40.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          818      3.43%     43.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          856      3.59%     47.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          960      4.03%     51.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1219      5.11%     56.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10400     43.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23849                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.837527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.292590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    426.129066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         5920     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.293869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.266703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.958133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2093     35.35%     35.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.08%     35.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3813     64.40%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8654528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6553408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8654528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6554944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       190.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    190.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45434694513                       # Total gap between requests
system.mem_ctrls.avgGap                     191184.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8652224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6553408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50710.118212686721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 190431988.646981418133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144237888.184013396502                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       135191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       102421                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1744436                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3726988469                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 868006261414                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     48456.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27568.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8474885.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             84123480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             44712690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           482549760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          267264000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3586424400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5640123210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12697355040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22802552580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.875059                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32869542567                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1517100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11048076996                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             86172660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             45794265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           482971020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          267248340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3586424400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5696043060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12650264640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22814918385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.147226                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32745289847                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1517100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11172329716                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       501                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     14366507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14366507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14366507                       # number of overall hits
system.cpu.icache.overall_hits::total        14366507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           36                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             36                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           36                       # number of overall misses
system.cpu.icache.overall_misses::total            36                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3702390                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3702390                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3702390                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3702390                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14366543                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14366543                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14366543                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14366543                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102844.166667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102844.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102844.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102844.166667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3666318                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3666318                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3666318                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3666318                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101842.166667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101842.166667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101842.166667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101842.166667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14366507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14366507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           36                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            36                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3702390                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3702390                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14366543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14366543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102844.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102844.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3666318                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3666318                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101842.166667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101842.166667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.112507                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14366543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          399070.638889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88677                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.112507                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.121533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.121533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28733122                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28733122                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     22104584                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22104584                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22104584                       # number of overall hits
system.cpu.dcache.overall_hits::total        22104584                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       209543                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         209543                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       209543                       # number of overall misses
system.cpu.dcache.overall_misses::total        209543                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16475415561                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16475415561                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16475415561                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16475415561                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22314127                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22314127                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22314127                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22314127                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009391                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009391                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009391                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009391                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78625.463800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78625.463800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78625.463800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78625.463800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       142963                       # number of writebacks
system.cpu.dcache.writebacks::total            142963                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65552                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65552                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       143991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       143991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       143991                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       143991                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11034096144                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11034096144                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11034096144                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11034096144                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006453                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006453                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006453                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76630.457070                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76630.457070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76630.457070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76630.457070                       # average overall mshr miss latency
system.cpu.dcache.replacements                 142967                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     15383891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15383891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5913612117                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5913612117                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     15462311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     15462311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75409.488868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75409.488868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5834933073                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5834933073                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74409.981037                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74409.981037                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6720693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6720693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       131123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       131123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10561803444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10561803444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6851816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6851816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80548.823959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80548.823959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        65548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        65548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        65575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5199163071                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5199163071                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79285.750225                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79285.750225                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.063942                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22248575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            143991                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            154.513650                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            346191                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.063942                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1015                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44772245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44772245                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  45434719563                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45434719563                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
