{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647291271756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647291271760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 22:54:31 2022 " "Processing started: Mon Mar 14 22:54:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647291271760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291271760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_RFS_SENSOR -c DE10_NANO_RFS_SENSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_RFS_SENSOR -c DE10_NANO_RFS_SENSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291271760 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291272417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647291272523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647291272523 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_qsys.qsys " "Elaborating Platform Designer system entity \"nios_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291280213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:43 Progress: Loading DE10_NANO_RFS_SENSOR/nios_qsys.qsys " "2022.03.14.22:54:43 Progress: Loading DE10_NANO_RFS_SENSOR/nios_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291283417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:44 Progress: Reading input file " "2022.03.14.22:54:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291284009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:44 Progress: Adding clk_50 \[clock_source 18.1\] " "2022.03.14.22:54:44 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291284092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:44 Progress: Parameterizing module clk_50 " "2022.03.14.22:54:44 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291284673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:44 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.03.14.22:54:44 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291284674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:44 Progress: Parameterizing module jtag_uart " "2022.03.14.22:54:44 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291284714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:44 Progress: Adding light_i2c_opencores \[i2c_opencores 12.0\] " "2022.03.14.22:54:44 Progress: Adding light_i2c_opencores \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291284717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module light_i2c_opencores " "2022.03.14.22:54:45 Progress: Parameterizing module light_i2c_opencores" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding light_int \[altera_avalon_pio 18.1\] " "2022.03.14.22:54:45 Progress: Adding light_int \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module light_int " "2022.03.14.22:54:45 Progress: Parameterizing module light_int" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding mpu_i2c_opencores \[i2c_opencores 12.0\] " "2022.03.14.22:54:45 Progress: Adding mpu_i2c_opencores \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module mpu_i2c_opencores " "2022.03.14.22:54:45 Progress: Parameterizing module mpu_i2c_opencores" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding mpu_int \[altera_avalon_pio 18.1\] " "2022.03.14.22:54:45 Progress: Adding mpu_int \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module mpu_int " "2022.03.14.22:54:45 Progress: Parameterizing module mpu_int" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2022.03.14.22:54:45 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module nios2_gen2 " "2022.03.14.22:54:45 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\] " "2022.03.14.22:54:45 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module onchip_memory2 " "2022.03.14.22:54:45 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding rh_temp_drdy_n \[altera_avalon_pio 18.1\] " "2022.03.14.22:54:45 Progress: Adding rh_temp_drdy_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module rh_temp_drdy_n " "2022.03.14.22:54:45 Progress: Parameterizing module rh_temp_drdy_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding rh_temp_i2c_opencores \[i2c_opencores 12.0\] " "2022.03.14.22:54:45 Progress: Adding rh_temp_i2c_opencores \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module rh_temp_i2c_opencores " "2022.03.14.22:54:45 Progress: Parameterizing module rh_temp_i2c_opencores" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2022.03.14.22:54:45 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module sysid_qsys " "2022.03.14.22:54:45 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2022.03.14.22:54:45 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing module timer " "2022.03.14.22:54:45 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Building connections " "2022.03.14.22:54:45 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Parameterizing connections " "2022.03.14.22:54:45 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:45 Progress: Validating " "2022.03.14.22:54:45 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291285263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.22:54:46 Progress: Done reading input file " "2022.03.14.22:54:46 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291286028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291286960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys.light_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_qsys.light_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291286960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys.mpu_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_qsys.mpu_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291286961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys.rh_temp_drdy_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_qsys.rh_temp_drdy_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291286962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291286962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Nios_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291286962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys: Generating nios_qsys \"nios_qsys\" for QUARTUS_SYNTH " "Nios_qsys: Generating nios_qsys \"nios_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291287583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291292846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_qsys_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0002_jtag_uart_gen//nios_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_qsys_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0002_jtag_uart_gen//nios_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291292846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291293213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291293226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Light_i2c_opencores: \"nios_qsys\" instantiated i2c_opencores \"light_i2c_opencores\" " "Light_i2c_opencores: \"nios_qsys\" instantiated i2c_opencores \"light_i2c_opencores\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291293231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Light_int: Starting RTL generation for module 'nios_qsys_light_int' " "Light_int: Starting RTL generation for module 'nios_qsys_light_int'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291293249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Light_int:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_qsys_light_int --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0004_light_int_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0004_light_int_gen//nios_qsys_light_int_component_configuration.pl  --do_build_sim=0  \] " "Light_int:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_qsys_light_int --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0004_light_int_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0004_light_int_gen//nios_qsys_light_int_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291293249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Light_int: Done RTL generation for module 'nios_qsys_light_int' " "Light_int: Done RTL generation for module 'nios_qsys_light_int'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291293511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Light_int: \"nios_qsys\" instantiated altera_avalon_pio \"light_int\" " "Light_int: \"nios_qsys\" instantiated altera_avalon_pio \"light_int\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291293522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"nios_qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"nios_qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'nios_qsys_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'nios_qsys_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_qsys_onchip_memory2 --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0005_onchip_memory2_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0005_onchip_memory2_gen//nios_qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_qsys_onchip_memory2 --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0005_onchip_memory2_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0005_onchip_memory2_gen//nios_qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'nios_qsys_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'nios_qsys_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"nios_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"nios_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rh_temp_drdy_n: Starting RTL generation for module 'nios_qsys_rh_temp_drdy_n' " "Rh_temp_drdy_n: Starting RTL generation for module 'nios_qsys_rh_temp_drdy_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rh_temp_drdy_n:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_qsys_rh_temp_drdy_n --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0006_rh_temp_drdy_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0006_rh_temp_drdy_n_gen//nios_qsys_rh_temp_drdy_n_component_configuration.pl  --do_build_sim=0  \] " "Rh_temp_drdy_n:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_qsys_rh_temp_drdy_n --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0006_rh_temp_drdy_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0006_rh_temp_drdy_n_gen//nios_qsys_rh_temp_drdy_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rh_temp_drdy_n: Done RTL generation for module 'nios_qsys_rh_temp_drdy_n' " "Rh_temp_drdy_n: Done RTL generation for module 'nios_qsys_rh_temp_drdy_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rh_temp_drdy_n: \"nios_qsys\" instantiated altera_avalon_pio \"rh_temp_drdy_n\" " "Rh_temp_drdy_n: \"nios_qsys\" instantiated altera_avalon_pio \"rh_temp_drdy_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"nios_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"nios_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'nios_qsys_timer' " "Timer: Starting RTL generation for module 'nios_qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_qsys_timer --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0008_timer_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0008_timer_gen//nios_qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_qsys_timer --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0008_timer_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0008_timer_gen//nios_qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291294863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'nios_qsys_timer' " "Timer: Done RTL generation for module 'nios_qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291295161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"nios_qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"nios_qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291295172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291301086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291301461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291301827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291302207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291302577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291302953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291303327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291303698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291304078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291304453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291304826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291309403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291309414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291309420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_qsys_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'nios_qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291309436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_qsys_nios2_gen2_cpu --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0011_cpu_gen//nios_qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_qsys_nios2_gen2_cpu --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7651063604738947522.dir/0011_cpu_gen//nios_qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291309436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:10 (*) Starting Nios II generation " "Cpu: # 2022.03.14 22:55:10 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:10 (*)   Checking for plaintext license. " "Cpu: # 2022.03.14 22:55:10 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:10 (*)   Plaintext license not found. " "Cpu: # 2022.03.14 22:55:10 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:10 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.03.14 22:55:10 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:11 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.03.14 22:55:11 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:11 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.03.14 22:55:11 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:11 (*)   Creating all objects for CPU " "Cpu: # 2022.03.14 22:55:11 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:11 (*)     Testbench " "Cpu: # 2022.03.14 22:55:11 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:11 (*)     Instruction decoding " "Cpu: # 2022.03.14 22:55:11 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:11 (*)       Instruction fields " "Cpu: # 2022.03.14 22:55:11 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:11 (*)       Instruction decodes " "Cpu: # 2022.03.14 22:55:11 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:12 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.03.14 22:55:12 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:12 (*)       Instruction controls " "Cpu: # 2022.03.14 22:55:12 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:12 (*)     Pipeline frontend " "Cpu: # 2022.03.14 22:55:12 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:12 (*)     Pipeline backend " "Cpu: # 2022.03.14 22:55:12 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:14 (*)   Generating RTL from CPU objects " "Cpu: # 2022.03.14 22:55:14 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:16 (*)   Creating encrypted RTL " "Cpu: # 2022.03.14 22:55:16 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.14 22:55:17 (*) Done Nios II generation " "Cpu: # 2022.03.14 22:55:17 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_qsys_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'nios_qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\" " "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291317394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291318126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291318133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_qsys: Done \"nios_qsys\" with 33 modules, 56 files " "Nios_qsys: Done \"nios_qsys\" with 33 modules, 56 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291318134 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_qsys.qsys " "Finished elaborating Platform Designer system entity \"nios_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291319065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/nios_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/nios_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys " "Found entity 1: nios_qsys" {  } { { "db/ip/nios_qsys/nios_qsys.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319181 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319189 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_qsys/submodules/altera_reset_controller.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/nios_qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_qsys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/nios_qsys/submodules/i2c_master_top.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/nios_qsys/submodules/i2c_opencores.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_irq_mapper " "Found entity 1: nios_qsys_irq_mapper" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_irq_mapper.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_jtag_uart_sim_scfifo_w " "Found entity 1: nios_qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319218 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_jtag_uart_scfifo_w " "Found entity 2: nios_qsys_jtag_uart_scfifo_w" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319218 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_jtag_uart_sim_scfifo_r " "Found entity 3: nios_qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319218 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_jtag_uart_scfifo_r " "Found entity 4: nios_qsys_jtag_uart_scfifo_r" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319218 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_jtag_uart " "Found entity 5: nios_qsys_jtag_uart" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_light_int.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_light_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_light_int " "Found entity 1: nios_qsys_light_int" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_light_int.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_light_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0 " "Found entity 1: nios_qsys_mm_interconnect_0" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: nios_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: nios_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_cmd_mux_005 " "Found entity 1: nios_qsys_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux_005.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647291319241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647291319241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: nios_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319242 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_mm_interconnect_0_router " "Found entity 2: nios_qsys_mm_interconnect_0_router" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647291319244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647291319244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319245 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_mm_interconnect_0_router_001 " "Found entity 2: nios_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647291319246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647291319246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319247 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_mm_interconnect_0_router_002 " "Found entity 2: nios_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647291319248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647291319248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319249 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_mm_interconnect_0_router_007 " "Found entity 2: nios_qsys_mm_interconnect_0_router_007" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: nios_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: nios_qsys_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: nios_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_nios2_gen2 " "Found entity 1: nios_qsys_nios2_gen2" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_nios2_gen2_cpu_ic_data_module " "Found entity 1: nios_qsys_nios2_gen2_cpu_ic_data_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_nios2_gen2_cpu_ic_tag_module " "Found entity 2: nios_qsys_nios2_gen2_cpu_ic_tag_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_nios2_gen2_cpu_bht_module " "Found entity 3: nios_qsys_nios2_gen2_cpu_bht_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: nios_qsys_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: nios_qsys_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_nios2_gen2_cpu_dc_tag_module " "Found entity 6: nios_qsys_nios2_gen2_cpu_dc_tag_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_nios2_gen2_cpu_dc_data_module " "Found entity 7: nios_qsys_nios2_gen2_cpu_dc_data_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_qsys_nios2_gen2_cpu_dc_victim_module " "Found entity 8: nios_qsys_nios2_gen2_cpu_dc_victim_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_qsys_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: nios_qsys_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_qsys_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: nios_qsys_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_qsys_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: nios_qsys_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_qsys_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: nios_qsys_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_qsys_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: nios_qsys_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_qsys_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: nios_qsys_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_qsys_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: nios_qsys_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_qsys_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: nios_qsys_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_qsys_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: nios_qsys_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_qsys_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: nios_qsys_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_qsys_nios2_gen2_cpu_nios2_oci " "Found entity 26: nios_qsys_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_qsys_nios2_gen2_cpu " "Found entity 27: nios_qsys_nios2_gen2_cpu" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: nios_qsys_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: nios_qsys_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: nios_qsys_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_nios2_gen2_cpu_mult_cell " "Found entity 1: nios_qsys_nios2_gen2_cpu_mult_cell" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_nios2_gen2_cpu_test_bench " "Found entity 1: nios_qsys_nios2_gen2_cpu_test_bench" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_test_bench.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_onchip_memory2 " "Found entity 1: nios_qsys_onchip_memory2" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_rh_temp_drdy_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_rh_temp_drdy_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rh_temp_drdy_n " "Found entity 1: nios_qsys_rh_temp_drdy_n" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_rh_temp_drdy_n.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_rh_temp_drdy_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sysid_qsys " "Found entity 1: nios_qsys_sysid_qsys" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_sysid_qsys.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_qsys/submodules/nios_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_qsys/submodules/nios_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_timer " "Found entity 1: nios_qsys_timer" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_timer.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291319896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291319896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_nano_rfs_sensor.v 1 1 " "Using design file de10_nano_rfs_sensor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_RFS_SENSOR " "Found entity 1: DE10_NANO_RFS_SENSOR" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291320027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647291320027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_RFS_SENSOR " "Elaborating entity \"DE10_NANO_RFS_SENSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647291320031 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D de10_nano_rfs_sensor.v(32) " "Output port \"HDMI_TX_D\" at de10_nano_rfs_sensor.v(32) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de10_nano_rfs_sensor.v(41) " "Output port \"LED\" at de10_nano_rfs_sensor.v(41) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de10_nano_rfs_sensor.v(9) " "Output port \"ADC_CONVST\" at de10_nano_rfs_sensor.v(9) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK de10_nano_rfs_sensor.v(10) " "Output port \"ADC_SCK\" at de10_nano_rfs_sensor.v(10) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI de10_nano_rfs_sensor.v(11) " "Output port \"ADC_SDI\" at de10_nano_rfs_sensor.v(11) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK de10_nano_rfs_sensor.v(30) " "Output port \"HDMI_TX_CLK\" at de10_nano_rfs_sensor.v(30) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE de10_nano_rfs_sensor.v(31) " "Output port \"HDMI_TX_DE\" at de10_nano_rfs_sensor.v(31) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS de10_nano_rfs_sensor.v(33) " "Output port \"HDMI_TX_HS\" at de10_nano_rfs_sensor.v(33) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS de10_nano_rfs_sensor.v(35) " "Output port \"HDMI_TX_VS\" at de10_nano_rfs_sensor.v(35) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BT_UART_TX de10_nano_rfs_sensor.v(49) " "Output port \"BT_UART_TX\" at de10_nano_rfs_sensor.v(49) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_RTS de10_nano_rfs_sensor.v(64) " "Output port \"UART2USB_RTS\" at de10_nano_rfs_sensor.v(64) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_TX de10_nano_rfs_sensor.v(66) " "Output port \"UART2USB_TX\" at de10_nano_rfs_sensor.v(66) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_EN de10_nano_rfs_sensor.v(67) " "Output port \"WIFI_EN\" at de10_nano_rfs_sensor.v(67) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_RST_n de10_nano_rfs_sensor.v(68) " "Output port \"WIFI_RST_n\" at de10_nano_rfs_sensor.v(68) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_UART0_RTS de10_nano_rfs_sensor.v(70) " "Output port \"WIFI_UART0_RTS\" at de10_nano_rfs_sensor.v(70) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_UART0_TX de10_nano_rfs_sensor.v(72) " "Output port \"WIFI_UART0_TX\" at de10_nano_rfs_sensor.v(72) has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647291320032 "|DE10_NANO_RFS_SENSOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys nios_qsys:u0 " "Elaborating entity \"nios_qsys\" for hierarchy \"nios_qsys:u0\"" {  } { { "de10_nano_rfs_sensor.v" "u0" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_jtag_uart nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart " "Elaborating entity \"nios_qsys_jtag_uart\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "jtag_uart" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_jtag_uart_scfifo_w nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w " "Elaborating entity \"nios_qsys_jtag_uart_scfifo_w\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "the_nios_qsys_jtag_uart_scfifo_w" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "wfifo" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320279 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291320279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291320320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291320320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291320342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291320342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291320363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291320363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291320409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291320409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291320459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291320459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291320508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291320508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_jtag_uart_scfifo_r nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r " "Elaborating entity \"nios_qsys_jtag_uart_scfifo_r\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "the_nios_qsys_jtag_uart_scfifo_r" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "nios_qsys_jtag_uart_alt_jtag_atlantic" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291320799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291320799 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291320799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_qsys:u0\|nios_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores nios_qsys:u0\|i2c_opencores:light_i2c_opencores " "Elaborating entity \"i2c_opencores\" for hierarchy \"nios_qsys:u0\|i2c_opencores:light_i2c_opencores\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "light_i2c_opencores" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/nios_qsys/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/nios_qsys/submodules/i2c_master_top.v" "byte_controller" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/nios_qsys/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321475 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647291321476 "|DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_light_int nios_qsys:u0\|nios_qsys_light_int:light_int " "Elaborating entity \"nios_qsys_light_int\" for hierarchy \"nios_qsys:u0\|nios_qsys_light_int:light_int\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "light_int" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2 " "Elaborating entity \"nios_qsys_nios2_gen2\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "nios2_gen2" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu " "Elaborating entity \"nios_qsys_nios2_gen2_cpu\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2.v" "cpu" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_test_bench nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_test_bench:the_nios_qsys_nios2_gen2_cpu_test_bench " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_test_bench\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_test_bench:the_nios_qsys_nios2_gen2_cpu_test_bench\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_test_bench" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 6014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_ic_data_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_ic_data_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_ic_data" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 7016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291321964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322009 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291322009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291322057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291322057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_ic_tag_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_ic_tag" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 7082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322145 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291322145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291322199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291322199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_bht_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_bht_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_bht" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 7280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322270 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291322270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291322313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291322313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_register_bank_a_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_register_bank_a" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 8237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322383 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291322383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291322429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291322429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_register_bank_b_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_b_module:nios_qsys_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_register_bank_b_module:nios_qsys_nios2_gen2_cpu_register_bank_b\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_register_bank_b" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 8255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_mult_cell nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_mult_cell\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_mult_cell" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 8840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322548 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291322548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291322594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291322594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291322714 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291322714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322746 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322942 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291322987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323105 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323144 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291323642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_dc_tag_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_dc_tag" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 9262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291324940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291324959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291324975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291324975 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291324975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291325030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291325030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_dc_data_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_dc_data_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_dc_data" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 9328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325100 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291325100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291325146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291325146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_dc_victim_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_dc_victim" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 9440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325245 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291325245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291325290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291325290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 10349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_debug nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291325467 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291325467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_break nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_break:the_nios_qsys_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_break:the_nios_qsys_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_break" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_xbrk" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_dbrk" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_itrace nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_itrace:the_nios_qsys_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_itrace:the_nios_qsys_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_itrace" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_td_mode nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace\|nios_qsys_nios2_gen2_cpu_nios2_oci_td_mode:nios_qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_nios_qsys_nios2_gen2_cpu_nios2_oci_dtrace\|nios_qsys_nios2_gen2_cpu_nios2_oci_td_mode:nios_qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_fifo nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo\|nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo\|nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo\|nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_pib nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_pib:the_nios_qsys_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_pib:the_nios_qsys_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_pib" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_oci_im nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_im:the_nios_qsys_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_oci_im:the_nios_qsys_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_im" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_avalon_reg nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291325995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_nios2_ocimem nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_ocimem" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "nios_qsys_nios2_gen2_cpu_ociram_sp_ram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326122 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291326122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291326169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291326169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem\|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_debug_slave_wrapper nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_debug_slave_tck nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "the_nios_qsys_nios2_gen2_cpu_debug_slave_tck" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_nios2_gen2_cpu_debug_slave_sysclk nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_qsys_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "nios_qsys_nios2_gen2_cpu_debug_slave_phy" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326344 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291326344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_qsys:u0\|nios_qsys_nios2_gen2:nios2_gen2\|nios_qsys_nios2_gen2_cpu:cpu\|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci\|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_onchip_memory2 nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2 " "Elaborating entity \"nios_qsys_onchip_memory2\" for hierarchy \"nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "onchip_memory2" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" "the_altsyncram" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647291326456 ""}  } { { "db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647291326456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_njj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_njj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_njj1 " "Found entity 1: altsyncram_njj1" {  } { { "db/altsyncram_njj1.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_njj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291326516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291326516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_njj1 nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_njj1:auto_generated " "Elaborating entity \"altsyncram_njj1\" for hierarchy \"nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_njj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291326592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291326592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_njj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_njj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_njj1.tdf" "decode3" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_njj1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291326641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291326641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_njj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios_qsys:u0\|nios_qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_njj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_njj1.tdf" "mux2" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/altsyncram_njj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_rh_temp_drdy_n nios_qsys:u0\|nios_qsys_rh_temp_drdy_n:rh_temp_drdy_n " "Elaborating entity \"nios_qsys_rh_temp_drdy_n\" for hierarchy \"nios_qsys:u0\|nios_qsys_rh_temp_drdy_n:rh_temp_drdy_n\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "rh_temp_drdy_n" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_sysid_qsys nios_qsys:u0\|nios_qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"nios_qsys_sysid_qsys\" for hierarchy \"nios_qsys:u0\|nios_qsys_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "sysid_qsys" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_timer nios_qsys:u0\|nios_qsys_timer:timer " "Elaborating entity \"nios_qsys_timer\" for hierarchy \"nios_qsys:u0\|nios_qsys_timer:timer\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "timer" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_qsys_mm_interconnect_0\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "mm_interconnect_0" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291326996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "mpu_i2c_opencores_avalon_slave_0_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mpu_int_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mpu_int_s1_translator\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "mpu_int_s1_translator" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_router nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router:router " "Elaborating entity \"nios_qsys_mm_interconnect_0_router\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "router" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_router_default_decode nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router:router\|nios_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router:router\|nios_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_router_001 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_qsys_mm_interconnect_0_router_001\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "router_001" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_router_001_default_decode nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_001:router_001\|nios_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_001:router_001\|nios_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_router_002 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_qsys_mm_interconnect_0_router_002\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "router_002" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_router_002_default_decode nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_002:router_002\|nios_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_002:router_002\|nios_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_router_007 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"nios_qsys_mm_interconnect_0_router_007\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "router_007" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_router_007_default_decode nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_007:router_007\|nios_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"nios_qsys_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_router_007:router_007\|nios_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_cmd_demux nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "cmd_demux" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_cmd_demux_001 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_cmd_mux nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "cmd_mux" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_cmd_mux_005 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"nios_qsys_mm_interconnect_0_cmd_mux_005\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "cmd_mux_005" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_rsp_demux nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "rsp_demux" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_rsp_demux_005 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"nios_qsys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "rsp_demux_005" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 3894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_rsp_mux nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "rsp_mux" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 4062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_rsp_mux_001 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_avalon_st_adapter nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0.v" 4114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_qsys:u0\|nios_qsys_mm_interconnect_0:mm_interconnect_0\|nios_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_irq_mapper nios_qsys:u0\|nios_qsys_irq_mapper:irq_mapper " "Elaborating entity \"nios_qsys_irq_mapper\" for hierarchy \"nios_qsys:u0\|nios_qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "irq_mapper" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "rst_controller" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios_qsys/nios_qsys.v" "rst_controller_001" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/nios_qsys.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291327673 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_qsys_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_qsys_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" "the_nios_qsys_nios2_gen2_cpu_nios2_oci_itrace" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1647291328742 "|DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_oci_itrace:the_nios_qsys_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647291329157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.14.22:55:32 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl " "2022.03.14.22:55:32 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291332458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291334650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291334768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291337587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291337663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291337743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291337842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291337848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291337850 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647291338545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0979fd2/alt_sld_fab.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/sldf0979fd2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291338736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291338736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291338806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291338806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291338809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291338809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291338863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291338863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291338937 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291338937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291338937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291338991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291338991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647291343524 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SCL " "bidirectional pin \"HDMI_I2C_SCL\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SDA " "bidirectional pin \"HDMI_I2C_SDA\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BT_KEY " "bidirectional pin \"BT_KEY\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[0\] " "bidirectional pin \"TMD_D\[0\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[1\] " "bidirectional pin \"TMD_D\[1\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[2\] " "bidirectional pin \"TMD_D\[2\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[3\] " "bidirectional pin \"TMD_D\[3\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[4\] " "bidirectional pin \"TMD_D\[4\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[5\] " "bidirectional pin \"TMD_D\[5\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[6\] " "bidirectional pin \"TMD_D\[6\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[7\] " "bidirectional pin \"TMD_D\[7\]\" has no driver" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647291343650 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1647291343650 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "MPU_AD0_SDO GND pin " "The pin \"MPU_AD0_SDO\" is fed by GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1647291343651 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1647291343651 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_UART_TX GND " "Pin \"BT_UART_TX\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|BT_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_CS_n VCC " "Pin \"MPU_CS_n\" is stuck at VCC" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|MPU_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_FSYNC GND " "Pin \"MPU_FSYNC\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|MPU_FSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_RTS GND " "Pin \"UART2USB_RTS\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|UART2USB_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_TX GND " "Pin \"UART2USB_TX\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|UART2USB_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_EN GND " "Pin \"WIFI_EN\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|WIFI_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_RST_n GND " "Pin \"WIFI_RST_n\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|WIFI_RST_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_UART0_RTS GND " "Pin \"WIFI_UART0_RTS\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|WIFI_UART0_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_UART0_TX GND " "Pin \"WIFI_UART0_TX\" is stuck at GND" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647291346138 "|DE10_NANO_RFS_SENSOR|WIFI_UART0_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647291346138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291346397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "122 " "122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647291349290 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291349315 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"nios_qsys:u0\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291349315 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_qsys:u0\|i2c_opencores:mpu_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"nios_qsys:u0\|i2c_opencores:mpu_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291349315 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_qsys:u0\|i2c_opencores:mpu_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"nios_qsys:u0\|i2c_opencores:mpu_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291349315 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_qsys:u0\|i2c_opencores:rh_temp_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"nios_qsys:u0\|i2c_opencores:rh_temp_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291349315 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_qsys:u0\|i2c_opencores:rh_temp_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"nios_qsys:u0\|i2c_opencores:rh_temp_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/db/ip/nios_qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291349315 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1647291349315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291349583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/output_files/DE10_NANO_RFS_SENSOR.map.smsg " "Generated suppressed messages file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/output_files/DE10_NANO_RFS_SENSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291350108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647291351364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291351364 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|HDMI_TX_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_UART_RX " "No output dependent on input pin \"BT_UART_RX\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|BT_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_CTS " "No output dependent on input pin \"UART2USB_CTS\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|UART2USB_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_RX " "No output dependent on input pin \"UART2USB_RX\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|UART2USB_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_CTS " "No output dependent on input pin \"WIFI_UART0_CTS\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|WIFI_UART0_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_RX " "No output dependent on input pin \"WIFI_UART0_RX\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|WIFI_UART0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART1_RX " "No output dependent on input pin \"WIFI_UART1_RX\"" {  } { { "de10_nano_rfs_sensor.v" "" { Text "D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647291351777 "|DE10_NANO_RFS_SENSOR|WIFI_UART1_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647291351777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4896 " "Implemented 4896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647291351789 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647291351789 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "39 " "Implemented 39 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647291351789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4418 " "Implemented 4418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647291351789 ""} { "Info" "ICUT_CUT_TM_RAMS" "363 " "Implemented 363 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647291351789 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647291351789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647291351789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647291351861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 22:55:51 2022 " "Processing ended: Mon Mar 14 22:55:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647291351861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647291351861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647291351861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291351861 ""}
