Source Block: serv/rtl/serv_mpram.v@105:115@HdlIdDef
   //1 : RS2
   //2 : CSR
   reg [2:0] rcnt_hi;
   reg [3:0] rcnt_lo;

   wire [8:0] raddr;

   reg [3:0] rdata;

   reg [5:0] rdata0;
   reg [4:0] rdata1;

Diff Content:
- 110    wire [8:0] raddr;
+ 110    wire [5:0] rreg0 = {1'b0, i_rs1_raddr};
+ 110    wire [5:0] rreg1 =
+ 110 	      i_trap   ? {4'b1000, CSR_MTVEC} :
+ 110 	      (i_csr_en | i_mret) ? {4'b1000, i_csr_addr} :
+ 110 	      {1'b0,i_rs2_raddr};
+ 110    wire [5:0] rreg = rport ? rreg1 : rreg0;
+ 110    wire [9:0] raddr = {rreg, rslot};

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_mpram.v@107:117
   reg [2:0] rcnt_hi;
   reg [3:0] rcnt_lo;

   wire [8:0] raddr;

   reg [3:0] rdata;

   reg [5:0] rdata0;
   reg [4:0] rdata1;
   reg [3:0] rdata2;
   //reg [3:0] rdata3;

Clone Blocks 2:
serv/rtl/serv_mpram.v@110:120
   wire [8:0] raddr;

   reg [3:0] rdata;

   reg [5:0] rdata0;
   reg [4:0] rdata1;
   reg [3:0] rdata2;
   //reg [3:0] rdata3;

   reg [2:0] rreq;


Clone Blocks 3:
serv/rtl/serv_mpram.v@111:121

   reg [3:0] rdata;

   reg [5:0] rdata0;
   reg [4:0] rdata1;
   reg [3:0] rdata2;
   //reg [3:0] rdata3;

   reg [2:0] rreq;



Clone Blocks 4:
serv/rtl/serv_mpram.v@109:119

   wire [8:0] raddr;

   reg [3:0] rdata;

   reg [5:0] rdata0;
   reg [4:0] rdata1;
   reg [3:0] rdata2;
   //reg [3:0] rdata3;

   reg [2:0] rreq;

