###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:36:09 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.053
  Arrival Time                  0.103
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] ^    |            | 0.000 |       |   0.000 |   -0.050 | 
     | U0_ALU/FE_PHC17_SI_3_  | A ^ -> Y ^ | DLY1X1M    | 0.039 | 0.103 |   0.103 |    0.053 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI ^       | SDFFRHQX1M | 0.039 | 0.000 |   0.103 |    0.053 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.130 |       |   0.000 |    0.050 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |    0.054 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.130 | 0.004 |   0.003 |    0.054 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.744
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.945
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.171 | 
     | U4_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.214 | 
     | U4_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.149 | 0.414 |   0.800 |    0.628 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.145 | 0.144 |   0.944 |    0.773 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.145 | 0.001 |   0.945 |    0.774 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.171 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.189 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.211 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.257 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.305 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.355 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.403 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.452 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.500 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.552 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.580 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.629 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.650 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.763 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    0.870 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.163 | 0.046 |   0.744 |    0.916 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.744
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.945
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.175 | 
     | U4_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.211 | 
     | U4_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.149 | 0.414 |   0.800 |    0.625 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.145 | 0.144 |   0.944 |    0.769 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.145 | 0.001 |   0.945 |    0.771 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.175 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.192 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.215 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.260 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.309 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.358 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.407 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.455 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.503 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.555 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.584 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.633 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.653 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.766 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    0.873 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.163 | 0.046 |   0.744 |    0.919 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.855
  Arrival Time                  1.066
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.211 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.143 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.532 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.846 | 
     | U0_ClkDiv/odd_edge_tog_reg  | SN ^       | SDFFSQX2M | 0.454 | 0.009 |   1.066 |    0.855 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.211 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.228 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.251 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.422 | 
     | UART_SCAN_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.498 | 
     | UART_SCAN_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.588 | 
     | UART_SCAN_CLK__L3_I1       | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.657 | 
     | UART_SCAN_CLK__L4_I2       | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.749 | 
     | UART_SCAN_CLK__L5_I2       | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.784 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    0.894 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.176 | 0.002 |   0.685 |    0.896 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.687
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.717
  Arrival Time                  0.945
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.228 | 
     | U4_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.157 | 
     | U4_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.149 | 0.414 |   0.800 |    0.571 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.145 | 0.144 |   0.944 |    0.716 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX2M | 0.145 | 0.001 |   0.945 |    0.717 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.228 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.246 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.268 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.439 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.515 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.605 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.674 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.767 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.801 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    0.912 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.176 | 0.004 |   0.687 |    0.916 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.687
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.717
  Arrival Time                  0.945
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.228 | 
     | U4_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.112 | 0.386 |   0.386 |    0.157 | 
     | U4_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.149 | 0.414 |   0.800 |    0.571 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.145 | 0.144 |   0.944 |    0.716 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.145 | 0.001 |   0.945 |    0.717 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.228 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.246 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.269 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.439 | 
     | UART_SCAN_CLK__L1_I2         | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.515 | 
     | UART_SCAN_CLK__L2_I3         | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.605 | 
     | UART_SCAN_CLK__L3_I1         | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.674 | 
     | UART_SCAN_CLK__L4_I2         | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.767 | 
     | UART_SCAN_CLK__L5_I2         | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.801 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    0.912 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.176 | 0.004 |   0.687 |    0.916 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  1.061
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | SI[2] ^    |           | 0.000 |       |   0.000 |   -0.289 | 
     | U0_RegFile/FE_PHC8_SI_2_     | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.352 |   0.352 |    0.063 | 
     | U0_RegFile/FE_PHC9_SI_2_     | A ^ -> Y ^ | DLY4X1M   | 0.072 | 0.362 |   0.714 |    0.425 | 
     | U0_RegFile/FE_PHC10_SI_2_    | A ^ -> Y ^ | DLY4X1M   | 0.050 | 0.347 |   1.061 |    0.772 | 
     | U0_RegFile/\regArr_reg[6][4] | SI ^       | SDFFRQX2M | 0.050 | 0.000 |   1.061 |    0.772 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.289 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.306 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.329 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.374 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.423 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.472 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.521 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.569 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.617 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.669 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.698 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.747 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.767 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.880 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.114 | 0.108 |   0.699 |    0.988 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.147 | 0.033 |   0.732 |    1.021 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[1]                                (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.717
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  1.064
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | SI[1] ^    |          | 0.000 |       |   0.000 |   -0.313 | 
     | U0_SYS_CTRL/FE_PHC5_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.055 | 0.347 |   0.347 |    0.034 | 
     | U0_SYS_CTRL/FE_PHC6_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.065 | 0.357 |   0.704 |    0.392 | 
     | U0_SYS_CTRL/FE_PHC7_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.068 | 0.360 |   1.064 |    0.752 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | SI ^       | SDFFRX1M | 0.068 | 0.000 |   1.064 |    0.752 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.313 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.330 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.353 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.398 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.447 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.496 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.545 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.593 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.641 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.693 | 
     | scan_clk__L10_I0                 | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.722 | 
     | scan_clk__L11_I0                 | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.771 | 
     | scan_clk__L12_I0                 | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.791 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.904 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.011 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.133 | 0.019 |   0.717 |    1.030 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.760
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.801
  Arrival Time                  1.140
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.339 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.035 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.434 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.788 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | RN ^       | SDFFRQX2M | 0.541 | 0.013 |   1.140 |    0.801 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.339 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.356 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.379 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.424 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.473 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.522 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.571 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.619 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.667 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.719 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.748 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.797 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.817 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.591 |    0.930 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.037 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | CK ^       | SDFFRQX2M  | 0.176 | 0.062 |   0.760 |    1.099 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.760
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.801
  Arrival Time                  1.140
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.339 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.034 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.434 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.788 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] | RN ^       | SDFFRQX2M | 0.541 | 0.014 |   1.140 |    0.801 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.339 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.357 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.379 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.425 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.473 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.522 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.571 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.619 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.668 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.719 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.748 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.797 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.817 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.931 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.037 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] | CK ^       | SDFFRQX2M  | 0.176 | 0.062 |   0.760 |    1.099 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.760
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.801
  Arrival Time                  1.141
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.339 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.034 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.433 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.788 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | RN ^       | SDFFRQX2M | 0.541 | 0.014 |   1.141 |    0.801 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.339 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.357 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.379 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.425 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.473 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.523 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.571 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.620 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.668 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.720 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.748 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.797 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.818 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.931 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.038 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | CK ^       | SDFFRQX2M  | 0.176 | 0.062 |   0.760 |    1.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.760
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.801
  Arrival Time                  1.141
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.339 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.034 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.433 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.787 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 0.541 | 0.014 |   1.141 |    0.801 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.339 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.357 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.379 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.425 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.474 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.523 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.571 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.620 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.668 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.720 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.748 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.797 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.818 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.931 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.038 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.176 | 0.062 |   0.760 |    1.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.760
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.801
  Arrival Time                  1.141
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.340 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.034 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.433 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.787 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] | RN ^       | SDFFRQX2M | 0.541 | 0.014 |   1.141 |    0.801 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.340 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.357 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.380 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.425 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.474 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.523 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.572 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.620 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.668 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.720 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.749 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.798 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.818 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.931 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.038 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] | CK ^       | SDFFRQX2M  | 0.176 | 0.062 |   0.760 |    1.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.760
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.801
  Arrival Time                  1.141
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.340 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.033 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.433 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.787 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] | RN ^       | SDFFRQX2M | 0.541 | 0.014 |   1.141 |    0.801 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.340 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.358 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.380 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.426 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.474 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.523 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.572 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.620 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.669 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.720 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.749 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.798 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.818 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.932 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.038 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] | CK ^       | SDFFRQX2M  | 0.176 | 0.062 |   0.760 |    1.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.677
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  1.060
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.347 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.007 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.396 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.710 | 
     | U0_PULSE_GEN/pls_flop_reg   | RN ^       | SDFFRQX2M | 0.453 | 0.003 |   1.060 |    0.713 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.347 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.364 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.387 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.432 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.481 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.530 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.579 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.627 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.675 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.727 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.756 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.805 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.825 | 
     | U3_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.113 |   0.592 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.082 |   0.673 |    1.020 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^       | SDFFRQX2M  | 0.059 | 0.004 |   0.677 |    1.024 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_ClkDiv/\count_reg[1] /CK 
Endpoint:   U0_ClkDiv/\count_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  1.071
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.347 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.007 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.396 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.710 | 
     | U0_ClkDiv/\count_reg[1]     | RN ^       | SDFFRQX2M | 0.455 | 0.014 |   1.071 |    0.724 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.347 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.364 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.387 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.558 | 
     | UART_SCAN_CLK__L1_I2    | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.634 | 
     | UART_SCAN_CLK__L2_I3    | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.724 | 
     | UART_SCAN_CLK__L3_I1    | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.793 | 
     | UART_SCAN_CLK__L4_I2    | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.886 | 
     | UART_SCAN_CLK__L5_I2    | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.920 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    1.030 | 
     | U0_ClkDiv/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.176 | 0.002 |   0.686 |    1.032 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.799
  Arrival Time                  1.146
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.347 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.026 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.425 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] | RN ^       | SDFFRQX2M | 0.541 | 0.019 |   1.146 |    0.799 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.347 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.365 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.387 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.433 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.482 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.531 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.579 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.628 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.676 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.728 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.756 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.805 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.826 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.939 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.046 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] | CK ^       | SDFFRQX2M  | 0.175 | 0.059 |   0.758 |    1.105 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_ClkDiv/\count_reg[2] /CK 
Endpoint:   U0_ClkDiv/\count_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  1.072
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.348 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.005 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.394 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.709 | 
     | U0_ClkDiv/\count_reg[2]     | RN ^       | SDFFRQX2M | 0.455 | 0.015 |   1.072 |    0.724 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.348 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.366 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.388 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.559 | 
     | UART_SCAN_CLK__L1_I2    | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.635 | 
     | UART_SCAN_CLK__L2_I3    | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.725 | 
     | UART_SCAN_CLK__L3_I1    | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.794 | 
     | UART_SCAN_CLK__L4_I2    | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.887 | 
     | UART_SCAN_CLK__L5_I2    | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.921 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    1.032 | 
     | U0_ClkDiv/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.176 | 0.002 |   0.686 |    1.034 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[7] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.744
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.134
  Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.349 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.024 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.423 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.778 | 
     | U0_ref_sync/\sync_bus_reg[7] | RN ^       | SDFFRQX2M | 0.541 | 0.008 |   1.134 |    0.785 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.349 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.367 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.389 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.435 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.483 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.533 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.581 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.630 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.678 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.729 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.758 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.807 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.827 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.941 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.047 | 
     | U0_ref_sync/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.163 | 0.046 |   0.744 |    1.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ClkDiv/\count_reg[0] /CK 
Endpoint:   U0_ClkDiv/\count_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  1.074
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.350 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.003 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.392 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.707 | 
     | U0_ClkDiv/\count_reg[0]     | RN ^       | SDFFRQX2M | 0.457 | 0.017 |   1.074 |    0.724 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.350 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.368 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.390 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.561 | 
     | UART_SCAN_CLK__L1_I2    | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.637 | 
     | UART_SCAN_CLK__L2_I3    | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.727 | 
     | UART_SCAN_CLK__L3_I1    | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.796 | 
     | UART_SCAN_CLK__L4_I2    | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.889 | 
     | UART_SCAN_CLK__L5_I2    | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.923 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    1.034 | 
     | U0_ClkDiv/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.176 | 0.002 |   0.685 |    1.036 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.759
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.792
  Arrival Time                  1.143
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.350 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.094 | 0.373 |   0.373 |    0.023 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.125 | 0.399 |   0.773 |    0.422 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.541 | 0.354 |   1.127 |    0.777 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | RN ^       | SDFFRX1M | 0.541 | 0.016 |   1.143 |    0.792 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.350 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.368 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.390 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.436 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.484 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.534 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.582 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.631 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.679 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.731 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.759 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.808 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.829 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.591 |    0.942 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.114 | 0.108 |   0.699 |    1.050 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | CK ^       | SDFFRX1M   | 0.164 | 0.060 |   0.759 |    1.109 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.755
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.796
  Arrival Time                  1.146
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.350 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.023 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.422 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.776 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | RN ^       | SDFFRQX2M | 0.541 | 0.019 |   1.146 |    0.796 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.350 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.368 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.390 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.436 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.485 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.534 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.582 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.631 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.679 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.731 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.759 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.808 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.829 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.942 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.049 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | CK ^       | SDFFRQX2M  | 0.172 | 0.056 |   0.755 |    1.105 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                           (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.773
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.808
  Arrival Time                  1.158
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | SI[0] ^    |           | 0.000 |       |   0.000 |   -0.351 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC2_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.384 |   0.384 |    0.033 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC3_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.079 | 0.369 |   0.753 |    0.402 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC4_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.135 | 0.405 |   1.158 |    0.807 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | SI ^       | SDFFRQX2M | 0.135 | 0.001 |   1.158 |    0.808 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.351 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.368 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.391 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.436 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.485 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.534 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.583 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.631 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.679 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.731 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.760 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.809 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.829 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.942 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.049 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | CK ^       | SDFFRQX2M  | 0.177 | 0.074 |   0.772 |    1.123 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ClkDiv/\count_reg[3] /CK 
Endpoint:   U0_ClkDiv/\count_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  1.075
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.351 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.003 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.392 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.706 | 
     | U0_ClkDiv/\count_reg[3]     | RN ^       | SDFFRQX2M | 0.459 | 0.018 |   1.075 |    0.724 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.351 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.368 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.391 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.562 | 
     | UART_SCAN_CLK__L1_I2    | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.638 | 
     | UART_SCAN_CLK__L2_I3    | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.728 | 
     | UART_SCAN_CLK__L3_I1    | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.797 | 
     | UART_SCAN_CLK__L4_I2    | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.889 | 
     | UART_SCAN_CLK__L5_I2    | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.924 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    1.034 | 
     | U0_ClkDiv/\count_reg[3] | CK ^       | SDFFRQX2M  | 0.176 | 0.002 |   0.686 |    1.037 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[0] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.744
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.137
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.351 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.022 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.421 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.776 | 
     | U0_ref_sync/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.541 | 0.010 |   1.137 |    0.785 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.351 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.369 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.391 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.437 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.485 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.535 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.583 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.632 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.680 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.731 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.760 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.809 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.829 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.943 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.049 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.163 | 0.046 |   0.744 |    1.095 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.794
  Arrival Time                  1.146
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.352 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.022 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.421 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.775 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] | RN ^       | SDFFRQX2M | 0.541 | 0.019 |   1.146 |    0.794 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.352 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.369 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.392 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.437 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.486 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.535 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.583 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.632 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.680 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.732 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.760 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.809 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.830 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.591 |    0.943 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.050 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] | CK ^       | SDFFRQX2M  | 0.171 | 0.055 |   0.753 |    1.105 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_ClkDiv/\count_reg[6] /CK 
Endpoint:   U0_ClkDiv/\count_reg[6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.077
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.352 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.001 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.390 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.705 | 
     | U0_ClkDiv/\count_reg[6]     | RN ^       | SDFFRQX2M | 0.462 | 0.020 |   1.077 |    0.725 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.352 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.370 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.392 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.563 | 
     | UART_SCAN_CLK__L1_I2    | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.639 | 
     | UART_SCAN_CLK__L2_I3    | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.729 | 
     | UART_SCAN_CLK__L3_I1    | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.798 | 
     | UART_SCAN_CLK__L4_I2    | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.891 | 
     | UART_SCAN_CLK__L5_I2    | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.925 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    1.036 | 
     | U0_ClkDiv/\count_reg[6] | CK ^       | SDFFRQX2M  | 0.176 | 0.003 |   0.686 |    1.038 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.794
  Arrival Time                  1.146
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.352 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.021 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.420 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.775 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] | RN ^       | SDFFRQX2M | 0.541 | 0.019 |   1.146 |    0.794 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.352 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.370 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.392 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.438 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.486 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.536 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.584 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.633 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.681 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.733 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.761 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.810 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.831 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.944 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.051 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] | CK ^       | SDFFRQX2M  | 0.171 | 0.054 |   0.753 |    1.105 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[6] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.744
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.138
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.353 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.021 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.420 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.774 | 
     | U0_ref_sync/\sync_bus_reg[6] | RN ^       | SDFFRQX2M | 0.541 | 0.011 |   1.138 |    0.785 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.353 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.370 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.393 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.438 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.487 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.536 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.584 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.633 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.681 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.733 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.761 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.810 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.831 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.944 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.051 | 
     | U0_ref_sync/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.163 | 0.046 |   0.744 |    1.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.744
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.138
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.353 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.020 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.419 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.774 | 
     | U0_ref_sync/enable_flop_reg | RN ^       | SDFFRQX2M | 0.541 | 0.011 |   1.138 |    0.785 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.353 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.371 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.393 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.439 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.487 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.537 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.585 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.634 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.682 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.733 | 
     | scan_clk__L10_I0            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.762 | 
     | scan_clk__L11_I0            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.811 | 
     | scan_clk__L12_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.831 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.945 | 
     | REF_SCAN_CLK__L1_I1         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.051 | 
     | U0_ref_sync/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.164 | 0.045 |   0.744 |    1.097 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_ClkDiv/\count_reg[4] /CK 
Endpoint:   U0_ClkDiv/\count_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.078
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.354 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.000 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.389 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.704 | 
     | U0_ClkDiv/\count_reg[4]     | RN ^       | SDFFRQX2M | 0.465 | 0.021 |   1.078 |    0.725 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.354 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.371 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.394 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.565 | 
     | UART_SCAN_CLK__L1_I2    | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.641 | 
     | UART_SCAN_CLK__L2_I3    | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.730 | 
     | UART_SCAN_CLK__L3_I1    | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.799 | 
     | UART_SCAN_CLK__L4_I2    | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.892 | 
     | UART_SCAN_CLK__L5_I2    | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.926 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    1.037 | 
     | U0_ClkDiv/\count_reg[4] | CK ^       | SDFFRQX2M  | 0.176 | 0.003 |   0.686 |    1.040 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.138
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.354 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.020 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.419 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.773 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | RN ^       | SDFFRQX2M | 0.541 | 0.012 |   1.138 |    0.785 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.354 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.371 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.394 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.439 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.488 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.537 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.586 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.634 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.682 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.734 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.763 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.812 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.832 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.945 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | CK ^       | SDFFRQX2M  | 0.164 | 0.045 |   0.743 |    1.097 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ClkDiv/\count_reg[5] /CK 
Endpoint:   U0_ClkDiv/\count_reg[5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.079
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.354 | 
     | U6_mux2X1/FE_PHC12_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.001 | 
     | U6_mux2X1/FE_PHC15_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.388 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.703 | 
     | U0_ClkDiv/\count_reg[5]     | RN ^       | SDFFRQX2M | 0.466 | 0.022 |   1.079 |    0.725 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.354 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.372 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.394 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.230 | 0.171 |   0.211 |    0.565 | 
     | UART_SCAN_CLK__L1_I2    | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.076 |   0.287 |    0.641 | 
     | UART_SCAN_CLK__L2_I3    | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.090 |   0.377 |    0.731 | 
     | UART_SCAN_CLK__L3_I1    | A ^ -> Y v | INVXLM     | 0.088 | 0.069 |   0.446 |    0.800 | 
     | UART_SCAN_CLK__L4_I2    | A v -> Y ^ | INVXLM     | 0.121 | 0.093 |   0.539 |    0.893 | 
     | UART_SCAN_CLK__L5_I2    | A ^ -> Y v | INVX2M     | 0.044 | 0.034 |   0.573 |    0.927 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y ^ | INVX4M     | 0.176 | 0.111 |   0.683 |    1.038 | 
     | U0_ClkDiv/\count_reg[5] | CK ^       | SDFFRQX2M  | 0.176 | 0.003 |   0.686 |    1.040 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[4] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.138
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.354 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.019 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.418 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.773 | 
     | U0_ref_sync/\sync_bus_reg[4] | RN ^       | SDFFRQX2M | 0.541 | 0.011 |   1.138 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.354 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.372 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.394 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.440 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.488 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.538 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.586 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.635 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.683 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.735 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.763 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.812 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.833 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.946 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.053 | 
     | U0_ref_sync/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.164 | 0.044 |   0.742 |    1.096 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[5] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.138
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.355 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.019 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.418 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.772 | 
     | U0_ref_sync/\sync_bus_reg[5] | RN ^       | SDFFRQX2M | 0.541 | 0.011 |   1.138 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.355 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.372 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.395 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.440 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.489 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.538 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.587 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.635 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.683 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.735 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.764 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.813 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.833 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.946 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.053 | 
     | U0_ref_sync/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.164 | 0.044 |   0.742 |    1.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.744
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.781
  Arrival Time                  1.136
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.355 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.018 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.417 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.772 | 
     | U0_ref_sync/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.541 | 0.010 |   1.136 |    0.781 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.355 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.373 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.395 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.441 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.489 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.539 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.587 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.636 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.684 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.736 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.764 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.813 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.834 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.947 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.054 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.163 | 0.046 |   0.744 |    1.099 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.784
  Arrival Time                  1.140
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.356 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.017 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.417 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.771 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] | RN ^       | SDFFRQX2M | 0.541 | 0.014 |   1.140 |    0.784 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.356 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.374 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.396 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.442 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.490 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.539 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.588 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.636 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.685 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.736 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.765 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.814 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.834 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.948 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.054 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] | CK ^       | SDFFRQX2M  | 0.164 | 0.045 |   0.743 |    1.099 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[2] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.140
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.356 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.017 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.416 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.771 | 
     | U0_ref_sync/\sync_bus_reg[2] | RN ^       | SDFFRQX2M | 0.541 | 0.013 |   1.140 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.356 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.374 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.396 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.442 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.490 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.540 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.588 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.637 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.685 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.737 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.765 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.814 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.835 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.948 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.055 | 
     | U0_ref_sync/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.164 | 0.044 |   0.742 |    1.099 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.140
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.357 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.017 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.416 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.770 | 
     | U0_ref_sync/\sync_bus_reg[1] | RN ^       | SDFFRQX2M | 0.541 | 0.013 |   1.140 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.357 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.374 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.397 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.442 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.491 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.540 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.588 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.637 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.685 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.737 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.765 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.814 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.835 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.948 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.055 | 
     | U0_ref_sync/\sync_bus_reg[1] | CK ^       | SDFFRQX2M  | 0.164 | 0.044 |   0.742 |    1.099 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.784
  Arrival Time                  1.142
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.357 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.016 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.415 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.770 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | RN ^       | SDFFRQX2M | 0.541 | 0.015 |   1.142 |    0.784 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.357 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.375 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.397 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.443 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.491 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.541 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.589 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.638 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.686 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.738 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.766 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.815 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.836 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.591 |    0.949 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.056 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | CK ^       | SDFFRQX2M  | 0.164 | 0.045 |   0.743 |    1.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[3] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.141
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.357 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.016 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.415 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.770 | 
     | U0_ref_sync/\sync_bus_reg[3] | RN ^       | SDFFRQX2M | 0.541 | 0.014 |   1.141 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.357 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.375 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.397 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.443 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.491 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.541 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.589 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.638 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.686 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.738 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.766 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.815 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.836 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.949 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.056 | 
     | U0_ref_sync/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.164 | 0.044 |   0.742 |    1.100 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.747
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.788
  Arrival Time                  1.146
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.358 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.016 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.415 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.769 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] | RN ^       | SDFFRQX2M | 0.541 | 0.019 |   1.146 |    0.788 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.358 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.375 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.398 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.444 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.492 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.541 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.590 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.638 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.686 | 
     | scan_clk__L9_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.738 | 
     | scan_clk__L10_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.767 | 
     | scan_clk__L11_I0                     | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.816 | 
     | scan_clk__L12_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.836 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.949 | 
     | REF_SCAN_CLK__L1_I1                  | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.056 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.167 | 0.048 |   0.747 |    1.104 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.784
  Arrival Time                  1.143
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.360 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.014 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.413 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.767 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | RN ^       | SDFFRQX2M | 0.541 | 0.016 |   1.143 |    0.784 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.360 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.377 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.400 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.445 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.494 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.543 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.592 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.640 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.688 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.740 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.769 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.818 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.838 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.951 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.058 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | CK ^       | SDFFRQX2M  | 0.164 | 0.044 |   0.742 |    1.102 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.145
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.361 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.012 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.411 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.765 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] | RN ^       | SDFFRQX2M | 0.541 | 0.018 |   1.145 |    0.783 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.361 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.379 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.401 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.447 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.496 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.545 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.593 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.642 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.690 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.742 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.770 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.819 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.840 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.953 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.060 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] | CK ^       | SDFFRQX2M  | 0.164 | 0.044 |   0.742 |    1.104 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.784
  Arrival Time                  1.146
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.362 | 
     | U5_mux2X1/FE_PHC13_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.012 | 
     | U5_mux2X1/FE_PHC16_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.411 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.765 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] | RN ^       | SDFFRQX2M | 0.541 | 0.019 |   1.146 |    0.784 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.362 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.379 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.402 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.448 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.496 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.545 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.594 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.642 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.690 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.742 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.771 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.820 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.840 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.953 | 
     | REF_SCAN_CLK__L1_I1                         | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.060 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] | CK ^       | SDFFRQX2M  | 0.164 | 0.045 |   0.743 |    1.105 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[3] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.145
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.362 | 
     | U5_mux2X1/FE_PHC13_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.011 | 
     | U5_mux2X1/FE_PHC16_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.411 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.765 | 
     | U0_SYS_CTRL/\current_state_reg[3] | RN ^       | SDFFRQX2M | 0.541 | 0.018 |   1.145 |    0.783 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.362 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.380 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.402 | 
     | scan_clk__L3_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.448 | 
     | scan_clk__L4_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.496 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.545 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.594 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.642 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.691 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.742 | 
     | scan_clk__L10_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.771 | 
     | scan_clk__L11_I0                  | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.820 | 
     | scan_clk__L12_I0                  | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.840 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.954 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.060 | 
     | U0_SYS_CTRL/\current_state_reg[3] | CK ^       | SDFFRQX2M  | 0.164 | 0.043 |   0.742 |    1.104 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[0] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.145
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.362 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.011 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.410 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.765 | 
     | U0_ref_sync/\sync_bus_reg[0] | RN ^       | SDFFRQX2M | 0.541 | 0.018 |   1.145 |    0.783 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.362 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.380 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.402 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.448 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.496 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.546 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.594 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.643 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.691 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.742 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.771 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.820 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.840 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.592 |    0.954 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.060 | 
     | U0_ref_sync/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.164 | 0.044 |   0.742 |    1.104 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.145
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.362 | 
     | U5_mux2X1/FE_PHC13_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.011 | 
     | U5_mux2X1/FE_PHC16_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.399 |   0.773 |    0.410 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.541 | 0.354 |   1.127 |    0.765 | 
     | U0_ref_sync/enable_pulse_d_reg | RN ^       | SDFFRQX2M | 0.541 | 0.018 |   1.145 |    0.783 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.362 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.380 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.402 | 
     | scan_clk__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.448 | 
     | scan_clk__L4_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.496 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.546 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.594 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.643 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.328 |    0.691 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.743 | 
     | scan_clk__L10_I0               | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.771 | 
     | scan_clk__L11_I0               | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.820 | 
     | scan_clk__L12_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.841 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.121 | 0.113 |   0.591 |    0.954 | 
     | REF_SCAN_CLK__L1_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.109 | 0.107 |   0.698 |    1.061 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.164 | 0.043 |   0.742 |    1.104 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.682
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.718
  Arrival Time                  1.082
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.364 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.011 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.378 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.693 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.471 | 0.025 |   1.082 |    0.718 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.364 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.382 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.404 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.450 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.498 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.548 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.596 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.645 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.693 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.744 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.773 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.822 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.842 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.113 |   0.592 |    0.956 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.082 |   0.673 |    1.037 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.060 | 0.009 |   0.682 |    1.046 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.682
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.718
  Arrival Time                  1.082
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.365 | 
     | U6_mux2X1/FE_PHC12_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.011 | 
     | U6_mux2X1/FE_PHC15_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.389 |   0.742 |    0.378 | 
     | U6_mux2X1/U1                                | B ^ -> Y ^ | CLKMX2X4M | 0.453 | 0.315 |   1.057 |    0.692 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.471 | 0.025 |   1.082 |    0.718 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.365 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.014 | 0.018 |   0.018 |    0.382 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.015 | 0.022 |   0.040 |    0.405 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.086 |    0.450 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.134 |    0.499 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.183 |    0.548 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.232 |    0.597 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.280 |    0.645 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.693 | 
     | scan_clk__L9_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.034 | 0.052 |   0.380 |    0.745 | 
     | scan_clk__L10_I0                            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.029 |   0.409 |    0.774 | 
     | scan_clk__L11_I0                            | A v -> Y v | BUFX32M    | 0.020 | 0.049 |   0.458 |    0.823 | 
     | scan_clk__L12_I0                            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.020 |   0.478 |    0.843 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.113 |   0.592 |    0.956 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.082 |   0.673 |    1.038 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.060 | 0.008 |   0.682 |    1.046 | 
     +------------------------------------------------------------------------------------------------------------+ 

