/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CR */
#define CR_Sync_ctrl_reg__0__MASK 0x01u
#define CR_Sync_ctrl_reg__0__POS 0
#define CR_Sync_ctrl_reg__1__MASK 0x02u
#define CR_Sync_ctrl_reg__1__POS 1
#define CR_Sync_ctrl_reg__2__MASK 0x04u
#define CR_Sync_ctrl_reg__2__POS 2
#define CR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define CR_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define CR_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define CR_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define CR_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define CR_Sync_ctrl_reg__MASK 0x07u
#define CR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define CR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define CR_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU2_INTTYPE7
#define MISO__0__MASK 0x80u
#define MISO__0__PC CYREG_PRT2_PC7
#define MISO__0__PORT 2u
#define MISO__0__SHIFT 7u
#define MISO__AG CYREG_PRT2_AG
#define MISO__AMUX CYREG_PRT2_AMUX
#define MISO__BIE CYREG_PRT2_BIE
#define MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO__BYP CYREG_PRT2_BYP
#define MISO__CTL CYREG_PRT2_CTL
#define MISO__DM0 CYREG_PRT2_DM0
#define MISO__DM1 CYREG_PRT2_DM1
#define MISO__DM2 CYREG_PRT2_DM2
#define MISO__DR CYREG_PRT2_DR
#define MISO__INP_DIS CYREG_PRT2_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT2_LCD_EN
#define MISO__MASK 0x80u
#define MISO__PORT 2u
#define MISO__PRT CYREG_PRT2_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO__PS CYREG_PRT2_PS
#define MISO__SHIFT 7u
#define MISO__SLW CYREG_PRT2_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU2_INTTYPE6
#define MOSI__0__MASK 0x40u
#define MOSI__0__PC CYREG_PRT2_PC6
#define MOSI__0__PORT 2u
#define MOSI__0__SHIFT 6u
#define MOSI__AG CYREG_PRT2_AG
#define MOSI__AMUX CYREG_PRT2_AMUX
#define MOSI__BIE CYREG_PRT2_BIE
#define MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI__BYP CYREG_PRT2_BYP
#define MOSI__CTL CYREG_PRT2_CTL
#define MOSI__DM0 CYREG_PRT2_DM0
#define MOSI__DM1 CYREG_PRT2_DM1
#define MOSI__DM2 CYREG_PRT2_DM2
#define MOSI__DR CYREG_PRT2_DR
#define MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI__MASK 0x40u
#define MOSI__PORT 2u
#define MOSI__PRT CYREG_PRT2_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI__PS CYREG_PRT2_PS
#define MOSI__SHIFT 6u
#define MOSI__SLW CYREG_PRT2_SLW

/* MUX1 */
#define MUX1__0__INTTYPE CYREG_PICU6_INTTYPE2
#define MUX1__0__MASK 0x04u
#define MUX1__0__PC CYREG_PRT6_PC2
#define MUX1__0__PORT 6u
#define MUX1__0__SHIFT 2u
#define MUX1__AG CYREG_PRT6_AG
#define MUX1__AMUX CYREG_PRT6_AMUX
#define MUX1__BIE CYREG_PRT6_BIE
#define MUX1__BIT_MASK CYREG_PRT6_BIT_MASK
#define MUX1__BYP CYREG_PRT6_BYP
#define MUX1__CTL CYREG_PRT6_CTL
#define MUX1__DM0 CYREG_PRT6_DM0
#define MUX1__DM1 CYREG_PRT6_DM1
#define MUX1__DM2 CYREG_PRT6_DM2
#define MUX1__DR CYREG_PRT6_DR
#define MUX1__INP_DIS CYREG_PRT6_INP_DIS
#define MUX1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MUX1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MUX1__LCD_EN CYREG_PRT6_LCD_EN
#define MUX1__MASK 0x04u
#define MUX1__PORT 6u
#define MUX1__PRT CYREG_PRT6_PRT
#define MUX1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MUX1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MUX1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MUX1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MUX1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MUX1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MUX1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MUX1__PS CYREG_PRT6_PS
#define MUX1__SHIFT 2u
#define MUX1__SLW CYREG_PRT6_SLW

/* MUX2 */
#define MUX2__0__INTTYPE CYREG_PICU6_INTTYPE1
#define MUX2__0__MASK 0x02u
#define MUX2__0__PC CYREG_PRT6_PC1
#define MUX2__0__PORT 6u
#define MUX2__0__SHIFT 1u
#define MUX2__AG CYREG_PRT6_AG
#define MUX2__AMUX CYREG_PRT6_AMUX
#define MUX2__BIE CYREG_PRT6_BIE
#define MUX2__BIT_MASK CYREG_PRT6_BIT_MASK
#define MUX2__BYP CYREG_PRT6_BYP
#define MUX2__CTL CYREG_PRT6_CTL
#define MUX2__DM0 CYREG_PRT6_DM0
#define MUX2__DM1 CYREG_PRT6_DM1
#define MUX2__DM2 CYREG_PRT6_DM2
#define MUX2__DR CYREG_PRT6_DR
#define MUX2__INP_DIS CYREG_PRT6_INP_DIS
#define MUX2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MUX2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MUX2__LCD_EN CYREG_PRT6_LCD_EN
#define MUX2__MASK 0x02u
#define MUX2__PORT 6u
#define MUX2__PRT CYREG_PRT6_PRT
#define MUX2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MUX2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MUX2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MUX2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MUX2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MUX2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MUX2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MUX2__PS CYREG_PRT6_PS
#define MUX2__SHIFT 1u
#define MUX2__SLW CYREG_PRT6_SLW

/* MUX3 */
#define MUX3__0__INTTYPE CYREG_PICU6_INTTYPE4
#define MUX3__0__MASK 0x10u
#define MUX3__0__PC CYREG_PRT6_PC4
#define MUX3__0__PORT 6u
#define MUX3__0__SHIFT 4u
#define MUX3__AG CYREG_PRT6_AG
#define MUX3__AMUX CYREG_PRT6_AMUX
#define MUX3__BIE CYREG_PRT6_BIE
#define MUX3__BIT_MASK CYREG_PRT6_BIT_MASK
#define MUX3__BYP CYREG_PRT6_BYP
#define MUX3__CTL CYREG_PRT6_CTL
#define MUX3__DM0 CYREG_PRT6_DM0
#define MUX3__DM1 CYREG_PRT6_DM1
#define MUX3__DM2 CYREG_PRT6_DM2
#define MUX3__DR CYREG_PRT6_DR
#define MUX3__INP_DIS CYREG_PRT6_INP_DIS
#define MUX3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MUX3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MUX3__LCD_EN CYREG_PRT6_LCD_EN
#define MUX3__MASK 0x10u
#define MUX3__PORT 6u
#define MUX3__PRT CYREG_PRT6_PRT
#define MUX3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MUX3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MUX3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MUX3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MUX3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MUX3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MUX3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MUX3__PS CYREG_PRT6_PS
#define MUX3__SHIFT 4u
#define MUX3__SLW CYREG_PRT6_SLW

/* MUX4 */
#define MUX4__0__INTTYPE CYREG_PICU6_INTTYPE5
#define MUX4__0__MASK 0x20u
#define MUX4__0__PC CYREG_PRT6_PC5
#define MUX4__0__PORT 6u
#define MUX4__0__SHIFT 5u
#define MUX4__AG CYREG_PRT6_AG
#define MUX4__AMUX CYREG_PRT6_AMUX
#define MUX4__BIE CYREG_PRT6_BIE
#define MUX4__BIT_MASK CYREG_PRT6_BIT_MASK
#define MUX4__BYP CYREG_PRT6_BYP
#define MUX4__CTL CYREG_PRT6_CTL
#define MUX4__DM0 CYREG_PRT6_DM0
#define MUX4__DM1 CYREG_PRT6_DM1
#define MUX4__DM2 CYREG_PRT6_DM2
#define MUX4__DR CYREG_PRT6_DR
#define MUX4__INP_DIS CYREG_PRT6_INP_DIS
#define MUX4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MUX4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MUX4__LCD_EN CYREG_PRT6_LCD_EN
#define MUX4__MASK 0x20u
#define MUX4__PORT 6u
#define MUX4__PRT CYREG_PRT6_PRT
#define MUX4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MUX4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MUX4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MUX4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MUX4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MUX4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MUX4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MUX4__PS CYREG_PRT6_PS
#define MUX4__SHIFT 5u
#define MUX4__SLW CYREG_PRT6_SLW

/* MUX5 */
#define MUX5__0__INTTYPE CYREG_PICU6_INTTYPE6
#define MUX5__0__MASK 0x40u
#define MUX5__0__PC CYREG_PRT6_PC6
#define MUX5__0__PORT 6u
#define MUX5__0__SHIFT 6u
#define MUX5__AG CYREG_PRT6_AG
#define MUX5__AMUX CYREG_PRT6_AMUX
#define MUX5__BIE CYREG_PRT6_BIE
#define MUX5__BIT_MASK CYREG_PRT6_BIT_MASK
#define MUX5__BYP CYREG_PRT6_BYP
#define MUX5__CTL CYREG_PRT6_CTL
#define MUX5__DM0 CYREG_PRT6_DM0
#define MUX5__DM1 CYREG_PRT6_DM1
#define MUX5__DM2 CYREG_PRT6_DM2
#define MUX5__DR CYREG_PRT6_DR
#define MUX5__INP_DIS CYREG_PRT6_INP_DIS
#define MUX5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MUX5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MUX5__LCD_EN CYREG_PRT6_LCD_EN
#define MUX5__MASK 0x40u
#define MUX5__PORT 6u
#define MUX5__PRT CYREG_PRT6_PRT
#define MUX5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MUX5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MUX5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MUX5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MUX5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MUX5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MUX5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MUX5__PS CYREG_PRT6_PS
#define MUX5__SHIFT 6u
#define MUX5__SLW CYREG_PRT6_SLW

/* MUX6 */
#define MUX6__0__INTTYPE CYREG_PICU6_INTTYPE7
#define MUX6__0__MASK 0x80u
#define MUX6__0__PC CYREG_PRT6_PC7
#define MUX6__0__PORT 6u
#define MUX6__0__SHIFT 7u
#define MUX6__AG CYREG_PRT6_AG
#define MUX6__AMUX CYREG_PRT6_AMUX
#define MUX6__BIE CYREG_PRT6_BIE
#define MUX6__BIT_MASK CYREG_PRT6_BIT_MASK
#define MUX6__BYP CYREG_PRT6_BYP
#define MUX6__CTL CYREG_PRT6_CTL
#define MUX6__DM0 CYREG_PRT6_DM0
#define MUX6__DM1 CYREG_PRT6_DM1
#define MUX6__DM2 CYREG_PRT6_DM2
#define MUX6__DR CYREG_PRT6_DR
#define MUX6__INP_DIS CYREG_PRT6_INP_DIS
#define MUX6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MUX6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MUX6__LCD_EN CYREG_PRT6_LCD_EN
#define MUX6__MASK 0x80u
#define MUX6__PORT 6u
#define MUX6__PRT CYREG_PRT6_PRT
#define MUX6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MUX6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MUX6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MUX6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MUX6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MUX6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MUX6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MUX6__PS CYREG_PRT6_PS
#define MUX6__SHIFT 7u
#define MUX6__SLW CYREG_PRT6_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU2_INTTYPE5
#define SCLK__0__MASK 0x20u
#define SCLK__0__PC CYREG_PRT2_PC5
#define SCLK__0__PORT 2u
#define SCLK__0__SHIFT 5u
#define SCLK__AG CYREG_PRT2_AG
#define SCLK__AMUX CYREG_PRT2_AMUX
#define SCLK__BIE CYREG_PRT2_BIE
#define SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK__BYP CYREG_PRT2_BYP
#define SCLK__CTL CYREG_PRT2_CTL
#define SCLK__DM0 CYREG_PRT2_DM0
#define SCLK__DM1 CYREG_PRT2_DM1
#define SCLK__DM2 CYREG_PRT2_DM2
#define SCLK__DR CYREG_PRT2_DR
#define SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK__MASK 0x20u
#define SCLK__PORT 2u
#define SCLK__PRT CYREG_PRT2_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK__PS CYREG_PRT2_PS
#define SCLK__SHIFT 5u
#define SCLK__SLW CYREG_PRT2_SLW

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB15_MSK
#define SPIM_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPIM_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define SPIM_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB15_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB13_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB13_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB13_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB13_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB13_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB13_F1
#define SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB14_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB14_ST
#define SPIM_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_RxInternalInterrupt__INTC_MASK 0x01u
#define SPIM_RxInternalInterrupt__INTC_NUMBER 0u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SPIM_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPIM_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_TxInternalInterrupt__INTC_MASK 0x02u
#define SPIM_TxInternalInterrupt__INTC_NUMBER 1u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define SPIM_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x01u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x02u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x02u

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x20u
#define isr_1__INTC_NUMBER 5u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* AD5941 */
#define AD5941__0__INTTYPE CYREG_PICU6_INTTYPE3
#define AD5941__0__MASK 0x08u
#define AD5941__0__PC CYREG_PRT6_PC3
#define AD5941__0__PORT 6u
#define AD5941__0__SHIFT 3u
#define AD5941__AG CYREG_PRT6_AG
#define AD5941__AMUX CYREG_PRT6_AMUX
#define AD5941__BIE CYREG_PRT6_BIE
#define AD5941__BIT_MASK CYREG_PRT6_BIT_MASK
#define AD5941__BYP CYREG_PRT6_BYP
#define AD5941__CTL CYREG_PRT6_CTL
#define AD5941__DM0 CYREG_PRT6_DM0
#define AD5941__DM1 CYREG_PRT6_DM1
#define AD5941__DM2 CYREG_PRT6_DM2
#define AD5941__DR CYREG_PRT6_DR
#define AD5941__INP_DIS CYREG_PRT6_INP_DIS
#define AD5941__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define AD5941__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define AD5941__LCD_EN CYREG_PRT6_LCD_EN
#define AD5941__MASK 0x08u
#define AD5941__PORT 6u
#define AD5941__PRT CYREG_PRT6_PRT
#define AD5941__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define AD5941__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define AD5941__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define AD5941__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define AD5941__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define AD5941__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define AD5941__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define AD5941__PS CYREG_PRT6_PS
#define AD5941__SHIFT 3u
#define AD5941__SLW CYREG_PRT6_SLW
#define AD5941_Interrupt__0__INTTYPE CYREG_PICU15_INTTYPE2
#define AD5941_Interrupt__0__MASK 0x04u
#define AD5941_Interrupt__0__PC CYREG_IO_PC_PRT15_PC2
#define AD5941_Interrupt__0__PORT 15u
#define AD5941_Interrupt__0__SHIFT 2u
#define AD5941_Interrupt__AG CYREG_PRT15_AG
#define AD5941_Interrupt__AMUX CYREG_PRT15_AMUX
#define AD5941_Interrupt__BIE CYREG_PRT15_BIE
#define AD5941_Interrupt__BIT_MASK CYREG_PRT15_BIT_MASK
#define AD5941_Interrupt__BYP CYREG_PRT15_BYP
#define AD5941_Interrupt__CTL CYREG_PRT15_CTL
#define AD5941_Interrupt__DM0 CYREG_PRT15_DM0
#define AD5941_Interrupt__DM1 CYREG_PRT15_DM1
#define AD5941_Interrupt__DM2 CYREG_PRT15_DM2
#define AD5941_Interrupt__DR CYREG_PRT15_DR
#define AD5941_Interrupt__INP_DIS CYREG_PRT15_INP_DIS
#define AD5941_Interrupt__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define AD5941_Interrupt__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define AD5941_Interrupt__LCD_EN CYREG_PRT15_LCD_EN
#define AD5941_Interrupt__MASK 0x04u
#define AD5941_Interrupt__PORT 15u
#define AD5941_Interrupt__PRT CYREG_PRT15_PRT
#define AD5941_Interrupt__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define AD5941_Interrupt__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define AD5941_Interrupt__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define AD5941_Interrupt__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define AD5941_Interrupt__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define AD5941_Interrupt__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define AD5941_Interrupt__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define AD5941_Interrupt__PS CYREG_PRT15_PS
#define AD5941_Interrupt__SHIFT 2u
#define AD5941_Interrupt__SLW CYREG_PRT15_SLW
#define AD5941_Reset__0__INTTYPE CYREG_PICU15_INTTYPE3
#define AD5941_Reset__0__MASK 0x08u
#define AD5941_Reset__0__PC CYREG_IO_PC_PRT15_PC3
#define AD5941_Reset__0__PORT 15u
#define AD5941_Reset__0__SHIFT 3u
#define AD5941_Reset__AG CYREG_PRT15_AG
#define AD5941_Reset__AMUX CYREG_PRT15_AMUX
#define AD5941_Reset__BIE CYREG_PRT15_BIE
#define AD5941_Reset__BIT_MASK CYREG_PRT15_BIT_MASK
#define AD5941_Reset__BYP CYREG_PRT15_BYP
#define AD5941_Reset__CTL CYREG_PRT15_CTL
#define AD5941_Reset__DM0 CYREG_PRT15_DM0
#define AD5941_Reset__DM1 CYREG_PRT15_DM1
#define AD5941_Reset__DM2 CYREG_PRT15_DM2
#define AD5941_Reset__DR CYREG_PRT15_DR
#define AD5941_Reset__INP_DIS CYREG_PRT15_INP_DIS
#define AD5941_Reset__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define AD5941_Reset__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define AD5941_Reset__LCD_EN CYREG_PRT15_LCD_EN
#define AD5941_Reset__MASK 0x08u
#define AD5941_Reset__PORT 15u
#define AD5941_Reset__PRT CYREG_PRT15_PRT
#define AD5941_Reset__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define AD5941_Reset__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define AD5941_Reset__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define AD5941_Reset__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define AD5941_Reset__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define AD5941_Reset__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define AD5941_Reset__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define AD5941_Reset__PS CYREG_PRT15_PS
#define AD5941_Reset__SHIFT 3u
#define AD5941_Reset__SLW CYREG_PRT15_SLW

/* DMA_RX */
#define DMA_RX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_RX__DRQ_NUMBER 0u
#define DMA_RX__NUMBEROF_TDS 0u
#define DMA_RX__PRIORITY 2u
#define DMA_RX__TERMIN_EN 0u
#define DMA_RX__TERMIN_SEL 0u
#define DMA_RX__TERMOUT0_EN 0u
#define DMA_RX__TERMOUT0_SEL 0u
#define DMA_RX__TERMOUT1_EN 0u
#define DMA_RX__TERMOUT1_SEL 0u

/* DMA_TX */
#define DMA_TX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_TX__DRQ_NUMBER 1u
#define DMA_TX__NUMBEROF_TDS 0u
#define DMA_TX__PRIORITY 2u
#define DMA_TX__TERMIN_EN 0u
#define DMA_TX__TERMIN_SEL 0u
#define DMA_TX__TERMOUT0_EN 0u
#define DMA_TX__TERMOUT0_SEL 0u
#define DMA_TX__TERMOUT1_EN 0u
#define DMA_TX__TERMOUT1_SEL 0u

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x04u
#define USBUART_ep_1__INTC_NUMBER 2u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x08u
#define USBUART_ep_2__INTC_NUMBER 3u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x10u
#define USBUART_ep_3__INTC_NUMBER 4u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Reset_CR */
#define Reset_CR_Sync_ctrl_reg__0__MASK 0x01u
#define Reset_CR_Sync_ctrl_reg__0__POS 0
#define Reset_CR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Reset_CR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Reset_CR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Reset_CR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Reset_CR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Reset_CR_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Reset_CR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Reset_CR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Reset_CR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Reset_CR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Reset_CR_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Reset_CR_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Reset_CR_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define Reset_CR_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Reset_CR_Sync_ctrl_reg__MASK 0x01u
#define Reset_CR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Reset_CR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Reset_CR_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* Sensor1_m */
#define Sensor1_m__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Sensor1_m__0__MASK 0x80u
#define Sensor1_m__0__PC CYREG_PRT0_PC7
#define Sensor1_m__0__PORT 0u
#define Sensor1_m__0__SHIFT 7u
#define Sensor1_m__AG CYREG_PRT0_AG
#define Sensor1_m__AMUX CYREG_PRT0_AMUX
#define Sensor1_m__BIE CYREG_PRT0_BIE
#define Sensor1_m__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sensor1_m__BYP CYREG_PRT0_BYP
#define Sensor1_m__CTL CYREG_PRT0_CTL
#define Sensor1_m__DM0 CYREG_PRT0_DM0
#define Sensor1_m__DM1 CYREG_PRT0_DM1
#define Sensor1_m__DM2 CYREG_PRT0_DM2
#define Sensor1_m__DR CYREG_PRT0_DR
#define Sensor1_m__INP_DIS CYREG_PRT0_INP_DIS
#define Sensor1_m__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sensor1_m__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sensor1_m__LCD_EN CYREG_PRT0_LCD_EN
#define Sensor1_m__MASK 0x80u
#define Sensor1_m__PORT 0u
#define Sensor1_m__PRT CYREG_PRT0_PRT
#define Sensor1_m__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sensor1_m__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sensor1_m__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sensor1_m__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sensor1_m__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sensor1_m__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sensor1_m__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sensor1_m__PS CYREG_PRT0_PS
#define Sensor1_m__SHIFT 7u
#define Sensor1_m__SLW CYREG_PRT0_SLW

/* Sensor1_p */
#define Sensor1_p__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Sensor1_p__0__MASK 0x40u
#define Sensor1_p__0__PC CYREG_PRT0_PC6
#define Sensor1_p__0__PORT 0u
#define Sensor1_p__0__SHIFT 6u
#define Sensor1_p__AG CYREG_PRT0_AG
#define Sensor1_p__AMUX CYREG_PRT0_AMUX
#define Sensor1_p__BIE CYREG_PRT0_BIE
#define Sensor1_p__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sensor1_p__BYP CYREG_PRT0_BYP
#define Sensor1_p__CTL CYREG_PRT0_CTL
#define Sensor1_p__DM0 CYREG_PRT0_DM0
#define Sensor1_p__DM1 CYREG_PRT0_DM1
#define Sensor1_p__DM2 CYREG_PRT0_DM2
#define Sensor1_p__DR CYREG_PRT0_DR
#define Sensor1_p__INP_DIS CYREG_PRT0_INP_DIS
#define Sensor1_p__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sensor1_p__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sensor1_p__LCD_EN CYREG_PRT0_LCD_EN
#define Sensor1_p__MASK 0x40u
#define Sensor1_p__PORT 0u
#define Sensor1_p__PRT CYREG_PRT0_PRT
#define Sensor1_p__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sensor1_p__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sensor1_p__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sensor1_p__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sensor1_p__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sensor1_p__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sensor1_p__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sensor1_p__PS CYREG_PRT0_PS
#define Sensor1_p__SHIFT 6u
#define Sensor1_p__SLW CYREG_PRT0_SLW

/* ADC_DelSig */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x00u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "KNoT FW"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 1
#define CYDEV_HEAP_SIZE 0x400
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000023u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 5
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
