# do regfile_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying /home/anagha/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/anagha/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {regfile_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity regfile
# -- Compiling architecture structure of regfile
# 
# vcom -93 -work work {/home/anagha/Desktop/ARF/testregfile.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behave of testbench
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /ARF=regfile_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  testbench
# vsim +transport_int_delays +transport_path_delays -L altera -L cycloneive -L gate_work -L work -voptargs=\"+acc\" -sdftyp /ARF=regfile_6_1200mv_85c_vhd_slow.sdo -t 1ps testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behave)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.regfile(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from regfile_6_1200mv_85c_vhd_slow.sdo
# Loading timing data from regfile_6_1200mv_85c_vhd_slow.sdo
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: /home/anagha/Desktop/ARF/testregfile.vhdl
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# ** Warning: */DFFEAS HOLD High VIOLATION ON ENA WITH RESPECT TO CLK;
#   Expected := 0.157 ns; Observed := 0.042 ns; At : 47.26 ns
#    Time: 47260 ps  Iteration: 0  Instance: /testbench/ARF/\tag[3][0]\
# ** Warning: */DFFEAS HOLD High VIOLATION ON ENA WITH RESPECT TO CLK;
#   Expected := 0.157 ns; Observed := 0.042 ns; At : 47.26 ns
#    Time: 47260 ps  Iteration: 0  Instance: /testbench/ARF/\tag[3][1]\
# ** Warning: */DFFEAS HOLD High VIOLATION ON ENA WITH RESPECT TO CLK;
#   Expected := 0.157 ns; Observed := 0.042 ns; At : 347.26 ns
#    Time: 347260 ps  Iteration: 0  Instance: /testbench/ARF/\tag[3][0]\
# ** Warning: */DFFEAS HOLD High VIOLATION ON ENA WITH RESPECT TO CLK;
#   Expected := 0.157 ns; Observed := 0.042 ns; At : 347.26 ns
#    Time: 347260 ps  Iteration: 0  Instance: /testbench/ARF/\tag[3][1]\
