Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e178fdf42fb24886994bd89583259cbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot check_guess_tb_behav xil_defaultlib.check_guess_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.CheckGuess [checkguess_default]
Compiling architecture testbench of entity xil_defaultlib.check_guess_tb
Built simulation snapshot check_guess_tb_behav
