
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command ` read_liberty -lib /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; read_verilog /root/project/code/src/cache.v; hierarchy -top Cache; proc; opt_clean; fsm; opt_clean; techmap; opt_clean; flatten Cache; dfflibmap -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; abc -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; stat -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; ' --

1. Executing Liberty frontend.
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: /root/project/code/src/cache.v
Parsing Verilog input from `/root/project/code/src/cache.v' to AST representation.
Generating RTLIL representation for module `\Cache'.
Warning: Replacing memory \cache_r with list of registers. See /root/project/code/src/cache.v:180
Warning: Replacing memory \cache_w with list of registers. See /root/project/code/src/cache.v:99
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \Cache

3.2. Analyzing design hierarchy..
Top module:  \Cache
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/root/project/code/src/cache.v:88$230 in module Cache.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/cache.v:88$230 in module Cache.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/cache.v:177$228 in module Cache.
Removed 13 dead cases from process $proc$/root/project/code/src/cache.v:96$90 in module Cache.
Marked 21 switch rules as full_case in process $proc$/root/project/code/src/cache.v:96$90 in module Cache.
Removed 7 dead cases from process $proc$/root/project/code/src/cache.v:71$45 in module Cache.
Marked 7 switch rules as full_case in process $proc$/root/project/code/src/cache.v:71$45 in module Cache.
Removed a total of 21 dead cases.

4.3. Executing PROC_INIT pass (extract init attributes).

4.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_rst_n in `\Cache.$proc$/root/project/code/src/cache.v:177$228'.

4.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Cache.$proc$/root/project/code/src/cache.v:88$230'.
     1/4: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:88$44_DATA[155:0]$234
     2/4: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:88$7[155:0]$231
     3/4: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:88$44_DATA[155:0]$233
     4/4: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:88$44_ADDR[1:0]$232
Creating decoders for process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
     1/10: $2\k[31:0]
     2/10: $1\k[31:0]
     3/10: $0\cache_r[3][155:0]
     4/10: $0\cache_r[2][155:0]
     5/10: $0\cache_r[1][155:0]
     6/10: $0\cache_r[0][155:0]
     7/10: $0\write_r[0:0]
     8/10: $0\wen_r[0:0]
     9/10: $0\cen_r[0:0]
    10/10: $0\state_r[1:0]
Creating decoders for process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
     1/232: $8\state_w[1:0]
     2/232: $13\cache_w[0][155:0]
     3/232: $13\cache_w[3][155:0]
     4/232: $13\cache_w[2][155:0]
     5/232: $13\cache_w[1][155:0]
     6/232: $12\cache_w[0][155:0]
     7/232: $12\cache_w[3][155:0]
     8/232: $12\cache_w[2][155:0]
     9/232: $12\cache_w[1][155:0]
    10/232: $11\cache_w[0][155:0]
    11/232: $11\cache_w[3][155:0]
    12/232: $11\cache_w[2][155:0]
    13/232: $11\cache_w[1][155:0]
    14/232: $10\cache_w[0][155:0]
    15/232: $10\cache_w[3][155:0]
    16/232: $10\cache_w[2][155:0]
    17/232: $10\cache_w[1][155:0]
    18/232: $9\cache_w[3][155:0]
    19/232: $9\cache_w[2][155:0]
    20/232: $9\cache_w[1][155:0]
    21/232: $9\cache_w[0][155:0]
    22/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_ADDR[1:0]$216
    23/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_DATA[155:0]$217
    24/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_DATA[155:0]$223
    25/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_ADDR[1:0]$222
    26/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_DATA[155:0]$221
    27/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_ADDR[1:0]$220
    28/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_DATA[155:0]$219
    29/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_ADDR[1:0]$218
    30/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_DATA[155:0]$215
    31/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_ADDR[1:0]$214
    32/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_DATA[155:0]$213
    33/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_ADDR[1:0]$212
    34/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_DATA[155:0]$211
    35/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_ADDR[1:0]$210
    36/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_DATA[155:0]$209
    37/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_ADDR[1:0]$208
    38/232: $8\cache_w[3][155:0]
    39/232: $8\cache_w[2][155:0]
    40/232: $8\cache_w[1][155:0]
    41/232: $8\cache_w[0][155:0]
    42/232: $7\proc_stall[0:0]
    43/232: $6\wen_w[0:0]
    44/232: $6\cen_w[0:0]
    45/232: $6\write_w[0:0]
    46/232: $7\state_w[1:0]
    47/232: $5\proc_rdata[31:0]
    48/232: $7\cache_w[0][155:0]
    49/232: $7\cache_w[3][155:0]
    50/232: $7\cache_w[2][155:0]
    51/232: $7\cache_w[1][155:0]
    52/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_DATA[155:0]$207
    53/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_ADDR[1:0]$206
    54/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_DATA[155:0]$205
    55/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_ADDR[1:0]$204
    56/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_DATA[155:0]$203
    57/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_ADDR[1:0]$202
    58/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_DATA[155:0]$201
    59/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_ADDR[1:0]$200
    60/232: $6\cache_w[3][155:0]
    61/232: $6\cache_w[2][155:0]
    62/232: $6\cache_w[1][155:0]
    63/232: $6\cache_w[0][155:0]
    64/232: $6\proc_stall[0:0]
    65/232: $4\proc_rdata[31:0]
    66/232: $5\write_w[0:0]
    67/232: $5\wen_w[0:0]
    68/232: $5\cen_w[0:0]
    69/232: $6\state_w[1:0]
    70/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:145$39_ADDR[1:0]$198
    71/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:145$39_DATA[155:0]$199
    72/232: $5\cache_w[0][155:0]
    73/232: $5\cache_w[3][155:0]
    74/232: $5\cache_w[2][155:0]
    75/232: $5\cache_w[1][155:0]
    76/232: $4\wen_w[0:0]
    77/232: $4\cen_w[0:0]
    78/232: $4\cache_w[3][155:0]
    79/232: $4\cache_w[2][155:0]
    80/232: $4\cache_w[1][155:0]
    81/232: $4\cache_w[0][155:0]
    82/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_ADDR[1:0]$195
    83/232: $4$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_DATA[155:0]$196
    84/232: $5\state_w[1:0]
    85/232: $5\proc_stall[0:0]
    86/232: $5\mem_wen[0:0]
    87/232: $5\mem_cen[0:0]
    88/232: $4\write_w[0:0]
    89/232: $4$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_DATA[155:0]$192
    90/232: $4$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_DATA[155:0]$191
    91/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_DATA[155:0]$190
    92/232: $3$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_ADDR[1:0]$189
    93/232: $3\cache_w[3][155:0]
    94/232: $3\cache_w[2][155:0]
    95/232: $3\cache_w[1][155:0]
    96/232: $3\cache_w[0][155:0]
    97/232: $4\proc_stall[0:0]
    98/232: $4\mem_wen[0:0]
    99/232: $4\mem_cen[0:0]
   100/232: $3\write_w[0:0]
   101/232: $3\wen_w[0:0]
   102/232: $3\cen_w[0:0]
   103/232: $4\state_w[1:0]
   104/232: $3$mem2bits$\cache_r$/root/project/code/src/cache.v:126$17[155:0]$184
   105/232: $3$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_DATA[155:0]$188
   106/232: $3$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_ADDR[1:0]$187
   107/232: $3$mem2bits$\cache_r$/root/project/code/src/cache.v:126$16[155:0]$183
   108/232: $3$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_DATA[155:0]$186
   109/232: $3$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_ADDR[1:0]$185
   110/232: $4$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_DATA[155:0]$178
   111/232: $3\proc_rdata[31:0]
   112/232: $3$mem2bits$\cache_r$/root/project/code/src/cache.v:116$15[155:0]$175
   113/232: $3$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_DATA[155:0]$177
   114/232: $3$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_ADDR[1:0]$176
   115/232: $3\proc_stall[0:0]
   116/232: $3\mem_wen[0:0]
   117/232: $3\mem_cen[0:0]
   118/232: $3\state_w[1:0]
   119/232: $3$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_DATA[155:0]$172
   120/232: $3$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_DATA[155:0]$171
   121/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_DATA[155:0]$164
   122/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_ADDR[1:0]$163
   123/232: $2$mem2bits$\cache_r$/root/project/code/src/cache.v:116$15[155:0]$156
   124/232: $2\proc_stall[0:0]
   125/232: $2\mem_wen[0:0]
   126/232: $2\mem_cen[0:0]
   127/232: $2\proc_rdata[31:0]
   128/232: $2\state_w[1:0]
   129/232: $2$mem2bits$\cache_r$/root/project/code/src/cache.v:115$14[155:0]$155
   130/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_DATA[155:0]$162
   131/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_ADDR[1:0]$161
   132/232: $2$mem2bits$\cache_r$/root/project/code/src/cache.v:115$13[155:0]$154
   133/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_DATA[155:0]$160
   134/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_ADDR[1:0]$159
   135/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_DATA[155:0]$170
   136/232: $2$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_ADDR[1:0]$169
   137/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_DATA[155:0]$168
   138/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_ADDR[1:0]$167
   139/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_DATA[155:0]$166
   140/232: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_ADDR[1:0]$165
   141/232: $2\cache_w[3][155:0]
   142/232: $2\cache_w[2][155:0]
   143/232: $2\cache_w[1][155:0]
   144/232: $2\cache_w[0][155:0]
   145/232: $2$mem2bits$\cache_r$/root/project/code/src/cache.v:126$17[155:0]$158
   146/232: $2$mem2bits$\cache_r$/root/project/code/src/cache.v:126$16[155:0]$157
   147/232: $2\write_w[0:0]
   148/232: $2\wen_w[0:0]
   149/232: $2\cen_w[0:0]
   150/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_DATA[155:0]$141
   151/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_ADDR[1:0]$140
   152/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_DATA[155:0]$139
   153/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_ADDR[1:0]$138
   154/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_DATA[155:0]$137
   155/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_ADDR[1:0]$136
   156/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_DATA[155:0]$135
   157/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_ADDR[1:0]$134
   158/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_DATA[155:0]$133
   159/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_ADDR[1:0]$132
   160/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_DATA[155:0]$131
   161/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_ADDR[1:0]$130
   162/232: $1\cache_w[3][155:0]
   163/232: $1\cache_w[2][155:0]
   164/232: $1\cache_w[1][155:0]
   165/232: $1\cache_w[0][155:0]
   166/232: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:126$17[155:0]$129
   167/232: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:126$16[155:0]$128
   168/232: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:116$15[155:0]$127
   169/232: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:115$14[155:0]$126
   170/232: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:115$13[155:0]$125
   171/232: $1\proc_stall[0:0]
   172/232: $1\mem_wen[0:0]
   173/232: $1\mem_cen[0:0]
   174/232: $1\proc_rdata[31:0]
   175/232: $1\write_w[0:0]
   176/232: $1\wen_w[0:0]
   177/232: $1\cen_w[0:0]
   178/232: $1\state_w[1:0]
   179/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_DATA[155:0]$151
   180/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_ADDR[1:0]$150
   181/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_DATA[155:0]$149
   182/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_ADDR[1:0]$148
   183/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_DATA[155:0]$147
   184/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_ADDR[1:0]$146
   185/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_DATA[155:0]$145
   186/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_ADDR[1:0]$144
   187/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:145$39_DATA[155:0]$143
   188/232: $1$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:145$39_ADDR[1:0]$142
   189/232: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:104$32_DATA[155:0]$121
   190/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_DATA[155:0]$120
   191/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_ADDR[1:0]$119
   192/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_DATA[155:0]$118
   193/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_ADDR[1:0]$117
   194/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_DATA[155:0]$116
   195/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_ADDR[1:0]$115
   196/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_DATA[155:0]$114
   197/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_ADDR[1:0]$113
   198/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:145$39_DATA[155:0]$112
   199/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:145$39_ADDR[1:0]$111
   200/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_DATA[155:0]$110
   201/232: $0$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_ADDR[1:0]$109
   202/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_DATA[155:0]$108
   203/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_ADDR[1:0]$107
   204/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_DATA[155:0]$106
   205/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_ADDR[1:0]$105
   206/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_DATA[155:0]$104
   207/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_ADDR[1:0]$103
   208/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_DATA[155:0]$102
   209/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_ADDR[1:0]$101
   210/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_DATA[155:0]$100
   211/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_ADDR[1:0]$99
   212/232: $0\cache_w[3][155:0]
   213/232: $0\cache_w[2][155:0]
   214/232: $0\cache_w[1][155:0]
   215/232: $0\cache_w[0][155:0]
   216/232: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:126$17[155:0]$96
   217/232: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:126$16[155:0]$95
   218/232: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:116$15[155:0]$94
   219/232: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:115$14[155:0]$93
   220/232: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:115$13[155:0]$92
   221/232: $0\proc_stall[0:0]
   222/232: $0\mem_wen[0:0]
   223/232: $0\mem_cen[0:0]
   224/232: $0\proc_rdata[31:0]
   225/232: $0\write_w[0:0]
   226/232: $0\wen_w[0:0]
   227/232: $0\cen_w[0:0]
   228/232: $0\state_w[1:0]
   229/232: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:104$12[155:0]$91
   230/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:104$32_DATA[155:0]$98
   231/232: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:104$32_ADDR[1:0]$97
   232/232: $0\k[31:0]
Creating decoders for process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
     1/44: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:76$31_DATA[155:0]$87
     2/44: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$30_DATA[155:0]$86
     3/44: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$29_DATA[155:0]$85
     4/44: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$28_DATA[155:0]$84
     5/44: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$27_DATA[155:0]$83
     6/44: $2$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:73$26_DATA[155:0]$82
     7/44: $1\mem_wdata[127:0]
     8/44: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:73$1[155:0]$64
     9/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:73$26_DATA[155:0]$71
    10/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:73$26_ADDR[1:0]$70
    11/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:76$31_DATA[155:0]$81
    12/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:76$31_ADDR[1:0]$80
    13/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$30_DATA[155:0]$79
    14/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$30_ADDR[1:0]$78
    15/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$29_DATA[155:0]$77
    16/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$29_ADDR[1:0]$76
    17/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$28_DATA[155:0]$75
    18/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$28_ADDR[1:0]$74
    19/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$27_DATA[155:0]$73
    20/44: $1$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$27_ADDR[1:0]$72
    21/44: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:76$6[155:0]$69
    22/44: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:75$5[155:0]$68
    23/44: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:75$4[155:0]$67
    24/44: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:74$3[155:0]$66
    25/44: $1$mem2bits$\cache_r$/root/project/code/src/cache.v:74$2[155:0]$65
    26/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:76$31_DATA[155:0]$63
    27/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:76$31_ADDR[1:0]$62
    28/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$30_DATA[155:0]$61
    29/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$30_ADDR[1:0]$60
    30/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$29_DATA[155:0]$59
    31/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$29_ADDR[1:0]$58
    32/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$28_DATA[155:0]$57
    33/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$28_ADDR[1:0]$56
    34/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$27_DATA[155:0]$55
    35/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$27_ADDR[1:0]$54
    36/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:73$26_DATA[155:0]$53
    37/44: $0$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:73$26_ADDR[1:0]$52
    38/44: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:76$6[155:0]$51
    39/44: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:75$5[155:0]$50
    40/44: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:75$4[155:0]$49
    41/44: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:74$3[155:0]$48
    42/44: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:74$2[155:0]$47
    43/44: $0$mem2bits$\cache_r$/root/project/code/src/cache.v:73$1[155:0]$46
    44/44: $0\mem_wdata[127:0]

4.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:88$7' from process `\Cache.$proc$/root/project/code/src/cache.v:88$230'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:88$44_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:88$230'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:88$44_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:88$230'.
No latch inferred for signal `\Cache.\state_w' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\cen_w' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\wen_w' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\write_w' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\proc_rdata' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\mem_cen' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\mem_wen' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\proc_stall' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\k' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:104$12' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:115$13' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:115$14' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:116$15' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:126$16' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:126$17' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\cache_w[0]' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\cache_w[1]' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\cache_w[2]' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\cache_w[3]' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:104$32_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:104$32_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$33_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:115$34_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:116$35_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$36_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:126$37_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:129$38_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:145$39_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:145$39_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:153$40_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:154$41_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:155$42_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.$mem2reg_wr$\cache_w$/root/project/code/src/cache.v:156$43_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
No latch inferred for signal `\Cache.\mem_wdata' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:73$1' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:74$2' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:74$3' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:75$4' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:75$5' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2bits$\cache_r$/root/project/code/src/cache.v:76$6' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:73$26_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:73$26_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$27_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$27_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$28_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:74$28_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$29_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$29_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$30_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:75$30_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:76$31_ADDR' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
No latch inferred for signal `\Cache.$mem2reg_rd$\cache_r$/root/project/code/src/cache.v:76$31_DATA' from process `\Cache.$proc$/root/project/code/src/cache.v:71$45'.

4.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Cache.\state_r' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $adff cell `$procdff$2282' with positive edge clock and negative level reset.
Creating register for signal `\Cache.\cen_r' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $adff cell `$procdff$2283' with positive edge clock and negative level reset.
Creating register for signal `\Cache.\wen_r' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $adff cell `$procdff$2284' with positive edge clock and negative level reset.
Creating register for signal `\Cache.\write_r' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $adff cell `$procdff$2285' with positive edge clock and negative level reset.
Creating register for signal `\Cache.\k' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $dff cell `$procdff$2286' with positive edge clock.
Creating register for signal `\Cache.\cache_r[0]' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $adff cell `$procdff$2287' with positive edge clock and negative level reset.
Creating register for signal `\Cache.\cache_r[1]' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $adff cell `$procdff$2288' with positive edge clock and negative level reset.
Creating register for signal `\Cache.\cache_r[2]' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $adff cell `$procdff$2289' with positive edge clock and negative level reset.
Creating register for signal `\Cache.\cache_r[3]' using process `\Cache.$proc$/root/project/code/src/cache.v:177$228'.
  created $adff cell `$procdff$2290' with positive edge clock and negative level reset.

4.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\Cache.$proc$/root/project/code/src/cache.v:88$230'.
Removing empty process `Cache.$proc$/root/project/code/src/cache.v:88$230'.
Removing empty process `Cache.$proc$/root/project/code/src/cache.v:177$228'.
Found and cleaned up 21 empty switches in `\Cache.$proc$/root/project/code/src/cache.v:96$90'.
Removing empty process `Cache.$proc$/root/project/code/src/cache.v:96$90'.
Found and cleaned up 7 empty switches in `\Cache.$proc$/root/project/code/src/cache.v:71$45'.
Removing empty process `Cache.$proc$/root/project/code/src/cache.v:71$45'.
Cleaned up 29 empty switches.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Cache..
Removed 385 unused cells and 996 unused wires.
<suppressed ~386 debug messages>

6. Executing FSM pass (extract and optimize FSM).

6.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register Cache.state_r.

6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\state_r' from module `\Cache'.
  found $adff cell for state register: $procdff$2282
  root of input selection tree: \state_w
  found reset state: 2'00 (from async reset)
  found ctrl input: $procmux$2088_CMP
  found ctrl input: $procmux$2089_CMP
  found ctrl input: $procmux$2090_CMP
  found ctrl input: $procmux$245_CMP
  found ctrl input: $logic_not$/root/project/code/src/cache.v:170$227_Y
  found ctrl input: $procmux$1075_CMP
  found ctrl input: $logic_not$/root/project/code/src/cache.v:144$197_Y
  found ctrl input: $procmux$891_CMP
  found ctrl input: \write_r
  found state code: 2'10
  found ctrl input: $procmux$1779_CMP
  found ctrl input: $logic_and$/root/project/code/src/cache.v:114$153_Y
  found ctrl input: $procmux$1520_CMP
  found ctrl input: $logic_and$/root/project/code/src/cache.v:125$182_Y
  found ctrl input: $procmux$1291_CMP
  found ctrl input: $logic_and$/root/project/code/src/cache.v:126$194_Y
  found state code: 2'01
  found ctrl input: $procmux$1689_CMP
  found ctrl input: $logic_and$/root/project/code/src/cache.v:115$174_Y
  found ctrl output: $procmux$245_CMP
  found ctrl output: $procmux$262_CMP
  found ctrl output: $procmux$279_CMP
  found ctrl output: $procmux$296_CMP
  found ctrl output: $procmux$313_CMP
  found ctrl output: $procmux$331_CMP
  found ctrl output: $procmux$349_CMP
  found ctrl output: $procmux$367_CMP
  found ctrl output: $procmux$385_CMP
  found ctrl output: $procmux$404_CMP
  found ctrl output: $procmux$423_CMP
  found ctrl output: $procmux$442_CMP
  found ctrl output: $procmux$461_CMP
  found ctrl output: $procmux$481_CMP
  found ctrl output: $procmux$501_CMP
  found ctrl output: $procmux$521_CMP
  found ctrl output: $procmux$541_CMP
  found ctrl output: $procmux$556_CMP
  found ctrl output: $procmux$571_CMP
  found ctrl output: $procmux$586_CMP
  found ctrl output: $procmux$601_CMP
  found ctrl output: $procmux$811_CMP
  found ctrl output: $procmux$821_CMP
  found ctrl output: $procmux$831_CMP
  found ctrl output: $procmux$841_CMP
  found ctrl output: $procmux$851_CMP
  found ctrl output: $procmux$861_CMP
  found ctrl output: $procmux$871_CMP
  found ctrl output: $procmux$881_CMP
  found ctrl output: $procmux$891_CMP
  found ctrl output: $procmux$901_CMP
  found ctrl output: $procmux$913_CMP
  found ctrl output: $procmux$925_CMP
  found ctrl output: $procmux$937_CMP
  found ctrl output: $procmux$949_CMP
  found ctrl output: $procmux$1012_CMP
  found ctrl output: $procmux$1019_CMP
  found ctrl output: $procmux$1026_CMP
  found ctrl output: $procmux$1033_CMP
  found ctrl output: $procmux$1040_CMP
  found ctrl output: $procmux$1047_CMP
  found ctrl output: $procmux$1054_CMP
  found ctrl output: $procmux$1061_CMP
  found ctrl output: $procmux$1068_CMP
  found ctrl output: $procmux$1075_CMP
  found ctrl output: $procmux$1108_CMP
  found ctrl output: $procmux$1127_CMP
  found ctrl output: $procmux$1146_CMP
  found ctrl output: $procmux$1165_CMP
  found ctrl output: $procmux$1179_CMP
  found ctrl output: $procmux$1193_CMP
  found ctrl output: $procmux$1207_CMP
  found ctrl output: $procmux$1221_CMP
  found ctrl output: $procmux$1235_CMP
  found ctrl output: $procmux$1249_CMP
  found ctrl output: $procmux$1291_CMP
  found ctrl output: $procmux$1304_CMP
  found ctrl output: $procmux$1317_CMP
  found ctrl output: $procmux$1331_CMP
  found ctrl output: $procmux$1345_CMP
  found ctrl output: $procmux$1361_CMP
  found ctrl output: $procmux$1377_CMP
  found ctrl output: $procmux$1410_CMP
  found ctrl output: $procmux$1421_CMP
  found ctrl output: $procmux$1432_CMP
  found ctrl output: $procmux$1443_CMP
  found ctrl output: $procmux$1454_CMP
  found ctrl output: $procmux$1465_CMP
  found ctrl output: $procmux$1476_CMP
  found ctrl output: $procmux$1487_CMP
  found ctrl output: $procmux$1498_CMP
  found ctrl output: $procmux$1509_CMP
  found ctrl output: $procmux$1520_CMP
  found ctrl output: $procmux$1602_CMP
  found ctrl output: $procmux$1613_CMP
  found ctrl output: $procmux$1657_CMP
  found ctrl output: $procmux$1667_CMP
  found ctrl output: $procmux$1678_CMP
  found ctrl output: $procmux$1689_CMP
  found ctrl output: $procmux$1702_CMP
  found ctrl output: $procmux$1715_CMP
  found ctrl output: $procmux$1747_CMP
  found ctrl output: $procmux$1755_CMP
  found ctrl output: $procmux$1763_CMP
  found ctrl output: $procmux$1771_CMP
  found ctrl output: $procmux$1779_CMP
  found ctrl output: $procmux$1883_CMP
  found ctrl output: $procmux$1891_CMP
  found ctrl output: $procmux$1899_CMP
  found ctrl output: $procmux$1907_CMP
  found ctrl output: $procmux$1931_CMP
  found ctrl output: $procmux$1939_CMP
  found ctrl output: $procmux$1947_CMP
  found ctrl output: $procmux$2011_CMP
  found ctrl output: $procmux$2012_CMP
  found ctrl output: $procmux$2016_CMP
  found ctrl output: $procmux$2017_CMP
  found ctrl output: $procmux$2021_CMP
  found ctrl output: $procmux$2022_CMP
  found ctrl output: $procmux$2026_CMP
  found ctrl output: $procmux$2027_CMP
  found ctrl output: $procmux$2055_CMP
  found ctrl output: $procmux$2056_CMP
  found ctrl output: $procmux$2057_CMP
  found ctrl output: $procmux$2060_CMP
  found ctrl output: $procmux$2061_CMP
  found ctrl output: $procmux$2064_CMP
  found ctrl output: $procmux$2065_CMP
  found ctrl output: $procmux$2069_CMP
  found ctrl output: $procmux$2070_CMP
  found ctrl output: $procmux$2074_CMP
  found ctrl output: $procmux$2075_CMP
  found ctrl output: $procmux$2079_CMP
  found ctrl output: $procmux$2080_CMP
  found ctrl output: $procmux$2084_CMP
  found ctrl output: $procmux$2085_CMP
  found ctrl output: $procmux$2088_CMP
  found ctrl output: $procmux$2089_CMP
  found ctrl output: $procmux$2090_CMP
  ctrl inputs: { $logic_not$/root/project/code/src/cache.v:170$227_Y $logic_not$/root/project/code/src/cache.v:144$197_Y $logic_and$/root/project/code/src/cache.v:126$194_Y $logic_and$/root/project/code/src/cache.v:125$182_Y $logic_and$/root/project/code/src/cache.v:115$174_Y $logic_and$/root/project/code/src/cache.v:114$153_Y \write_r }
  ctrl outputs: { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2027_CMP $procmux$2026_CMP $procmux$2022_CMP $procmux$2021_CMP $procmux$2017_CMP $procmux$2016_CMP $procmux$2011_CMP $procmux$2012_CMP $procmux$1947_CMP $procmux$1939_CMP $procmux$1931_CMP $procmux$1907_CMP $procmux$1899_CMP $procmux$1891_CMP $procmux$1883_CMP $procmux$1779_CMP $procmux$1771_CMP $procmux$1763_CMP $procmux$1755_CMP $procmux$1747_CMP $procmux$1715_CMP $procmux$1702_CMP $procmux$1689_CMP $procmux$1678_CMP $procmux$1667_CMP $procmux$1657_CMP $procmux$1613_CMP $procmux$1602_CMP $procmux$1520_CMP $procmux$1509_CMP $procmux$1498_CMP $procmux$1487_CMP $procmux$1476_CMP $procmux$1465_CMP $procmux$1454_CMP $procmux$1443_CMP $procmux$1432_CMP $procmux$1421_CMP $procmux$1410_CMP $procmux$1377_CMP $procmux$1361_CMP $procmux$1345_CMP $procmux$1331_CMP $procmux$1317_CMP $procmux$1304_CMP $procmux$1291_CMP $procmux$1249_CMP $procmux$1235_CMP $procmux$1221_CMP $procmux$1207_CMP $procmux$1193_CMP $procmux$1179_CMP $procmux$1165_CMP $procmux$1146_CMP $procmux$1127_CMP $procmux$1108_CMP $procmux$1075_CMP $procmux$1068_CMP $procmux$1061_CMP $procmux$1054_CMP $procmux$1047_CMP $procmux$1040_CMP $procmux$1033_CMP $procmux$1026_CMP $procmux$1019_CMP $procmux$1012_CMP $procmux$949_CMP $procmux$937_CMP $procmux$925_CMP $procmux$913_CMP $procmux$901_CMP $procmux$891_CMP $procmux$881_CMP $procmux$871_CMP $procmux$861_CMP $procmux$851_CMP $procmux$841_CMP $procmux$831_CMP $procmux$821_CMP $procmux$811_CMP $procmux$601_CMP $procmux$586_CMP $procmux$571_CMP $procmux$556_CMP $procmux$541_CMP $procmux$521_CMP $procmux$501_CMP $procmux$481_CMP $procmux$461_CMP $procmux$442_CMP $procmux$423_CMP $procmux$404_CMP $procmux$385_CMP $procmux$367_CMP $procmux$349_CMP $procmux$331_CMP $procmux$313_CMP $procmux$296_CMP $procmux$279_CMP $procmux$262_CMP $procmux$245_CMP \state_w }
  transition:       2'00 7'---0-0- ->       2'00 121'1001010101010101001010100111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000
  transition:       2'00 7'--01-0- ->       2'01 121'1001010101010101001010100111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000001
  transition:       2'00 7'--11-0- ->       2'10 121'1001010101010101001010100111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000010
  transition:       2'00 7'----01- ->       2'01 121'1001010101010101001010100111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000001
  transition:       2'00 7'----11- ->       2'00 121'1001010101010101001010100111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000
  transition:       2'10 7'0------ ->       2'10 121'0010000000001010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110
  transition:       2'10 7'1------ ->       2'00 121'0010000000001010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
  transition:       2'01 7'-0----- ->       2'01 121'0100101010100000100101011000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111001
  transition:       2'01 7'-1----0 ->       2'00 121'0100101010100000100101011000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111000
  transition:       2'01 7'-1----1 ->       2'10 121'0100101010100000100101011000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111010

6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state_r$2291' from module `\Cache'.

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Cache..
Removed 140 unused cells and 140 unused wires.
<suppressed ~141 debug messages>

6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state_r$2291' from module `\Cache'.
  Removing unused output signal \state_w [0].
  Removing unused output signal \state_w [1].
  Removing unused output signal $procmux$245_CMP.
  Removing unused output signal $procmux$891_CMP.
  Removing unused output signal $procmux$1075_CMP.
  Removing unused output signal $procmux$1291_CMP.
  Removing unused output signal $procmux$1520_CMP.
  Removing unused output signal $procmux$1689_CMP.
  Removing unused output signal $procmux$1779_CMP.
  Removing unused output signal $procmux$2088_CMP.
  Removing unused output signal $procmux$2089_CMP.
  Removing unused output signal $procmux$2090_CMP.

6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\state_r$2291' from module `\Cache' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\state_r$2291' from module `\Cache':
-------------------------------------

  Information on FSM $fsm$\state_r$2291 (\state_r):

  Number of input signals:    7
  Number of output signals: 109
  Number of state bits:       3

  Input signals:
    0: \write_r
    1: $logic_and$/root/project/code/src/cache.v:114$153_Y
    2: $logic_and$/root/project/code/src/cache.v:115$174_Y
    3: $logic_and$/root/project/code/src/cache.v:125$182_Y
    4: $logic_and$/root/project/code/src/cache.v:126$194_Y
    5: $logic_not$/root/project/code/src/cache.v:144$197_Y
    6: $logic_not$/root/project/code/src/cache.v:170$227_Y

  Output signals:
    0: $procmux$262_CMP
    1: $procmux$279_CMP
    2: $procmux$296_CMP
    3: $procmux$313_CMP
    4: $procmux$331_CMP
    5: $procmux$349_CMP
    6: $procmux$367_CMP
    7: $procmux$385_CMP
    8: $procmux$404_CMP
    9: $procmux$423_CMP
   10: $procmux$442_CMP
   11: $procmux$461_CMP
   12: $procmux$481_CMP
   13: $procmux$501_CMP
   14: $procmux$521_CMP
   15: $procmux$541_CMP
   16: $procmux$556_CMP
   17: $procmux$571_CMP
   18: $procmux$586_CMP
   19: $procmux$601_CMP
   20: $procmux$811_CMP
   21: $procmux$821_CMP
   22: $procmux$831_CMP
   23: $procmux$841_CMP
   24: $procmux$851_CMP
   25: $procmux$861_CMP
   26: $procmux$871_CMP
   27: $procmux$881_CMP
   28: $procmux$901_CMP
   29: $procmux$913_CMP
   30: $procmux$925_CMP
   31: $procmux$937_CMP
   32: $procmux$949_CMP
   33: $procmux$1012_CMP
   34: $procmux$1019_CMP
   35: $procmux$1026_CMP
   36: $procmux$1033_CMP
   37: $procmux$1040_CMP
   38: $procmux$1047_CMP
   39: $procmux$1054_CMP
   40: $procmux$1061_CMP
   41: $procmux$1068_CMP
   42: $procmux$1108_CMP
   43: $procmux$1127_CMP
   44: $procmux$1146_CMP
   45: $procmux$1165_CMP
   46: $procmux$1179_CMP
   47: $procmux$1193_CMP
   48: $procmux$1207_CMP
   49: $procmux$1221_CMP
   50: $procmux$1235_CMP
   51: $procmux$1249_CMP
   52: $procmux$1304_CMP
   53: $procmux$1317_CMP
   54: $procmux$1331_CMP
   55: $procmux$1345_CMP
   56: $procmux$1361_CMP
   57: $procmux$1377_CMP
   58: $procmux$1410_CMP
   59: $procmux$1421_CMP
   60: $procmux$1432_CMP
   61: $procmux$1443_CMP
   62: $procmux$1454_CMP
   63: $procmux$1465_CMP
   64: $procmux$1476_CMP
   65: $procmux$1487_CMP
   66: $procmux$1498_CMP
   67: $procmux$1509_CMP
   68: $procmux$1602_CMP
   69: $procmux$1613_CMP
   70: $procmux$1657_CMP
   71: $procmux$1667_CMP
   72: $procmux$1678_CMP
   73: $procmux$1702_CMP
   74: $procmux$1715_CMP
   75: $procmux$1747_CMP
   76: $procmux$1755_CMP
   77: $procmux$1763_CMP
   78: $procmux$1771_CMP
   79: $procmux$1883_CMP
   80: $procmux$1891_CMP
   81: $procmux$1899_CMP
   82: $procmux$1907_CMP
   83: $procmux$1931_CMP
   84: $procmux$1939_CMP
   85: $procmux$1947_CMP
   86: $procmux$2012_CMP
   87: $procmux$2011_CMP
   88: $procmux$2016_CMP
   89: $procmux$2017_CMP
   90: $procmux$2021_CMP
   91: $procmux$2022_CMP
   92: $procmux$2026_CMP
   93: $procmux$2027_CMP
   94: $procmux$2055_CMP
   95: $procmux$2056_CMP
   96: $procmux$2057_CMP
   97: $procmux$2060_CMP
   98: $procmux$2061_CMP
   99: $procmux$2064_CMP
  100: $procmux$2065_CMP
  101: $procmux$2069_CMP
  102: $procmux$2070_CMP
  103: $procmux$2074_CMP
  104: $procmux$2075_CMP
  105: $procmux$2079_CMP
  106: $procmux$2080_CMP
  107: $procmux$2084_CMP
  108: $procmux$2085_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'---0-0-   ->     0 109'1010101010101001010100111111111111111111111111111111111111111111111000000000000000000000000000000000000000000
      1:     0 7'----11-   ->     0 109'1010101010101001010100111111111111111111111111111111111111111111111000000000000000000000000000000000000000000
      2:     0 7'--11-0-   ->     1 109'1010101010101001010100111111111111111111111111111111111111111111111000000000000000000000000000000000000000000
      3:     0 7'--01-0-   ->     2 109'1010101010101001010100111111111111111111111111111111111111111111111000000000000000000000000000000000000000000
      4:     0 7'----01-   ->     2 109'1010101010101001010100111111111111111111111111111111111111111111111000000000000000000000000000000000000000000
      5:     1 7'1------   ->     0 109'0000000001010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
      6:     1 7'0------   ->     1 109'0000000001010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
      7:     2 7'-1----0   ->     0 109'0101010100000100101011000000000000000000000000000000000000000000000111111111111111111111111111111111111111111
      8:     2 7'-1----1   ->     1 109'0101010100000100101011000000000000000000000000000000000000000000000111111111111111111111111111111111111111111
      9:     2 7'-0-----   ->     2 109'0101010100000100101011000000000000000000000000000000000000000000000111111111111111111111111111111111111111111

-------------------------------------

6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\state_r$2291' from module `\Cache'.

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Cache..
Removed 0 unused cells and 122 unused wires.
<suppressed ~2 debug messages>

8. Executing TECHMAP pass (map to technology primitives).

8.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\_90_pmux\WIDTH=156\S_WIDTH=4 for cells of type $pmux.
Using template $paramod$constmap:c2e697d1c301980c42478780c753a9bdb1698dc7$paramod$a87756e2f4c4ca32bf1986084448df3382cdc014\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:db7dd8d4f68c6bf7ffe3a037fe8d69a58e8af958$paramod$9080dc9410e39731f0f15b1ef1dd717d6614f167\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=128\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=156\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper maccmap for cells of type $macc.
  add 32 * \addr [3:2] (32x2 bits, unsigned)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
  add 32 * \addr [3:2] (32x2 bits, unsigned)
  add 32 * \addr [3:2] (32x2 bits, unsigned)
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~10000 debug messages>

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Cache..
Removed 26063 unused cells and 24198 unused wires.
<suppressed ~26064 debug messages>

10. Executing FLATTEN pass (flatten design).
No more expansions possible.

11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\Cache':
  mapped 629 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 1 $_DFF_PN1_ cells to \DFFS_X1 cells.

12. Executing ABC pass (technology mapping using ABC).

12.1. Extracting gate netlist of module `\Cache' to `<abc-temp-dir>/input.blif'..
Extracted 76975 gates and 77835 wires to a netlist network with 857 inputs and 825 outputs.

12.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       82
ABC RESULTS:           AND3_X1 cells:       56
ABC RESULTS:         AOI211_X1 cells:       20
ABC RESULTS:          AOI21_X1 cells:      960
ABC RESULTS:         AOI221_X1 cells:      752
ABC RESULTS:         AOI222_X1 cells:      194
ABC RESULTS:          AOI22_X1 cells:      477
ABC RESULTS:            BUF_X1 cells:        4
ABC RESULTS:            INV_X1 cells:      588
ABC RESULTS:           MUX2_X1 cells:      190
ABC RESULTS:          NAND2_X1 cells:      740
ABC RESULTS:          NAND3_X1 cells:       99
ABC RESULTS:          NAND4_X1 cells:        3
ABC RESULTS:           NOR2_X1 cells:      224
ABC RESULTS:           NOR3_X1 cells:       91
ABC RESULTS:           NOR4_X1 cells:        6
ABC RESULTS:         OAI211_X1 cells:      158
ABC RESULTS:          OAI21_X1 cells:     1246
ABC RESULTS:         OAI221_X1 cells:      205
ABC RESULTS:         OAI222_X1 cells:      207
ABC RESULTS:          OAI22_X1 cells:       68
ABC RESULTS:            OR2_X1 cells:      250
ABC RESULTS:            OR3_X1 cells:        6
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:       98
ABC RESULTS:           XOR2_X1 cells:       42
ABC RESULTS:        internal signals:    76153
ABC RESULTS:           input signals:      857
ABC RESULTS:          output signals:      825
Removing temp directory.

13. Printing statistics.

=== Cache ===

   Number of wires:              15227
   Number of wire bits:         113050
   Number of public wires:          43
   Number of public wire bits:    1941
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7398
     AND2_X1                        82
     AND3_X1                        56
     AOI211_X1                      20
     AOI21_X1                      960
     AOI221_X1                     752
     AOI222_X1                     194
     AOI22_X1                      477
     BUF_X1                          4
     DFFR_X1                       629
     DFFS_X1                         1
     INV_X1                        588
     MUX2_X1                       190
     NAND2_X1                      740
     NAND3_X1                       99
     NAND4_X1                        3
     NOR2_X1                       224
     NOR3_X1                        91
     NOR4_X1                         6
     OAI211_X1                     158
     OAI21_X1                     1246
     OAI221_X1                     205
     OAI222_X1                     207
     OAI22_X1                       68
     OR2_X1                        250
     OR3_X1                          6
     OR4_X1                          2
     XNOR2_X1                       98
     XOR2_X1                        42

   Chip area for module '\Cache': 11356.604000

Warnings: 10 unique messages, 74 total
End of script. Logfile hash: 5bb9f2f87c
CPU: user 7.54s system 0.15s, MEM: 262.67 MB total, 241.48 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 32% 5x opt_clean (2 sec), 31% 1x techmap (2 sec), ...
