# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do SingleCycleProcessor_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DispController
# -- Compiling architecture behave of DispController
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity dataMemory
# -- Compiling architecture struct of dataMemory
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerFile
# -- Compiling architecture rtl of registerFile
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitFullAdder
# -- Compiling architecture rtl of oneBitFullAdder
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitRegister
# -- Compiling architecture rtl of eightbitRegister
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitDecoder
# -- Compiling architecture struct of eightBitDecoder
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitComparator
# -- Compiling architecture rtl of eightBitComparator
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eightBitALU
# -- Compiling architecture struct of eightBitALU
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitAdder
# -- Compiling architecture struct of eightBitAdder
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBit8x3MUX
# -- Compiling architecture struct of eightBit8x3MUX
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBit2x1MUX
# -- Compiling architecture struct of eightBit2x1MUX
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnitALU
# -- Compiling architecture struct of controlUnitALU
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit
# -- Compiling architecture struct of controlUnit
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity singleCycleProcessor
# -- Compiling architecture rtl of singleCycleProcessor
# vcom -93 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity instructionMemory
# -- Compiling architecture struct of instructionMemory
# 
vcom -reportprogress 300 -work work {C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_singleCycleProcessor
# -- Compiling architecture testbench of tb_singleCycleProcessor
# ** Warning: [4] C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd(13): (vcom-1207) An abstract literal and an identifier must have a separator between them.
vsim -voptargs=+acc work.tb_singlecycleprocessor
# vsim -voptargs=+acc work.tb_singlecycleprocessor 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_singlecycleprocessor(testbench)
# Loading lpm.lpm_components
# Loading work.singlecycleprocessor(rtl)
# Loading ieee.numeric_std(body)
# Loading work.dispcontroller(behave)
# Loading work.eightbit8x3mux(struct)
# Loading work.eightbitregister(rtl)
# Loading work.enardff_2(rtl)
# Loading work.eightbitadder(struct)
# Loading work.onebitfulladder(rtl)
# Loading work.instructionmemory(struct)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_rom(lpm_syn)
# Loading work.eightbit2x1mux(struct)
# Loading work.registerfile(rtl)
# Loading work.eightbitdecoder(struct)
# Loading work.controlunit(struct)
# Loading work.controlunitalu(struct)
# Loading work.eightbitalu(struct)
# Loading work.eightbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading work.datamemory(struct)
# Loading lpm.lpm_ram_dq(lpm_syn)
add wave -position insertpoint  \
sim:/tb_singlecycleprocessor/sim_end \
sim:/tb_singlecycleprocessor/period \
sim:/tb_singlecycleprocessor/int_valueSel \
sim:/tb_singlecycleprocessor/int_muxOut \
sim:/tb_singlecycleprocessor/int_instructionOut \
sim:/tb_singlecycleprocessor/int_clk2 \
sim:/tb_singlecycleprocessor/int_clk1 \
sim:/tb_singlecycleprocessor/int_ZeroOut \
sim:/tb_singlecycleprocessor/int_RegWriteOut \
sim:/tb_singlecycleprocessor/int_MemWriteOut \
sim:/tb_singlecycleprocessor/int_GReset \
sim:/tb_singlecycleprocessor/int_GClk \
sim:/tb_singlecycleprocessor/int_BranchOut
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_singlecycleprocessor/uut/instructionMem/instructionMem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_singlecycleprocessor/uut/instructionMem/instructionMem
# ** Error: Unknown INTENDED_DEVICE_FAMILY UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /tb_singlecycleprocessor/uut/instructionMem/instructionMem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 2  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 60 ns  Iteration: 2  Instance: /tb_singlecycleprocessor/uut/dataMem/dataMem
