-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Mon Jan 14 15:50:30 2019
-- Host        : L3712-07 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               x:/Bureau/ADV7511-ADAU1761/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0_sim_netlist.vhdl
-- Design      : system_axi_hdmi_core_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000011001000100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => P(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_10 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_10;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_10 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001110000011100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => P(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_15 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_15;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_15 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001110000011100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => P(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_16 is
  port (
    \p1_data_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_2_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_16 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_16;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_16 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001001010011100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => \p1_data_2_reg[23]\(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
\p1_data_2[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => \p1_data_2_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_1_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_17 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_17;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_17 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000100101111100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => P(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
\p1_data_1[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bbstub_P[18]\(0),
      O => \p1_data_1_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_4 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_4;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_4 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000010000001000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => P(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_5 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_5;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_5 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001000001101100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => P(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_8 is
  port (
    \p1_data_3_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_3_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_8 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_8;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_8 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000010010010000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => \p1_data_3_reg[23]\(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
\p1_data_3[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => p1_data_3_n_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_2_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_9 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_9;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_9 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001011110001000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 9) => Q(7 downto 0),
      B(8 downto 0) => B"000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40 downto 17) => P(23 downto 0),
      P(16 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(16 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
\p1_data_2[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bbstub_P[18]\(0),
      O => p1_data_2_n_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_add is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_data_2_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_24_hsync_reg : out STD_LOGIC;
    hdmi_24_vsync_reg : out STD_LOGIC;
    hdmi_24_data_e_reg : out STD_LOGIC;
    hdmi_es_vs_de_reg : out STD_LOGIC;
    hdmi_es_hs_de_reg : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_hsync : in STD_LOGIC;
    hdmi_clk : in STD_LOGIC;
    hdmi_vsync : in STD_LOGIC;
    hdmi_hsync_data_e : in STD_LOGIC;
    hdmi_vsync_data_e : in STD_LOGIC;
    hdmi_data_e : in STD_LOGIC;
    \bbstub_P[17]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[33]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[37]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[40]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bbstub_P[17]_0\ : in STD_LOGIC;
    \bbstub_P[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[33]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[37]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[40]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_reg[186]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bbstub_P[40]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sign_p_reg : in STD_LOGIC;
    p1_data_3_n_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_2_n_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sign_p_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_add : entity is "ad_csc_1_add";
end system_axi_hdmi_core_0_ad_csc_1_add;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_add is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry__4_n_2\ : STD_LOGIC;
  signal \_carry__4_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \data_p[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[7]_i_1_n_0\ : STD_LOGIC;
  signal \ddata_out_reg_n_0_[0]\ : STD_LOGIC;
  signal hdmi_csc_hsync_data_e_s : STD_LOGIC;
  signal hdmi_csc_hsync_s : STD_LOGIC;
  signal hdmi_csc_vsync_data_e_s : STD_LOGIC;
  signal hdmi_csc_vsync_s : STD_LOGIC;
  signal p1_data_1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p1_data_2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \p1_data_2_n_s__0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p1_data_2_s : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p1_data_3 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \p1_data_3_n_s__0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p1_data_3_s : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p1_data_4 : STD_LOGIC_VECTOR ( 19 to 19 );
  signal p2_data_0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p2_data_00 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \p2_data_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p2_data_1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p2_data_10 : STD_LOGIC_VECTOR ( 24 downto 19 );
  signal \p2_data_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal p3_data0 : STD_LOGIC_VECTOR ( 24 downto 12 );
  signal \p3_data[15]_i_10_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_17_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_18_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_19_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_20_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_9_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \p3_ddata_reg[0]_srl6_n_0\ : STD_LOGIC;
  signal \p3_ddata_reg[1]_srl6_n_0\ : STD_LOGIC;
  signal \p3_ddata_reg[2]_srl6_n_0\ : STD_LOGIC;
  signal \p3_ddata_reg[3]_srl6_n_0\ : STD_LOGIC;
  signal \p3_ddata_reg[4]_srl6_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__0/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__inferred__0/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_1_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of hdmi_24_data_e_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of hdmi_24_hsync_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of hdmi_24_vsync_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p1_data_2[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p1_data_2[11]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p1_data_2[12]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p1_data_2[13]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p1_data_2[14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p1_data_2[15]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p1_data_2[16]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p1_data_2[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p1_data_2[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p1_data_2[19]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p1_data_2[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p1_data_2[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p1_data_2[21]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p1_data_2[22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p1_data_2[23]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p1_data_2[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p1_data_2[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p1_data_2[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p1_data_2[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p1_data_2[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p1_data_2[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p1_data_2[8]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p1_data_2[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p1_data_3[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p1_data_3[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p1_data_3[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p1_data_3[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p1_data_3[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p1_data_3[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p1_data_3[16]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p1_data_3[17]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p1_data_3[18]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p1_data_3[19]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p1_data_3[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p1_data_3[20]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p1_data_3[21]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p1_data_3[22]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p1_data_3[23]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p1_data_3[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p1_data_3[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p1_data_3[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p1_data_3[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p1_data_3[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p1_data_3[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p1_data_3[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \p1_data_3[9]_i_1\ : label is "soft_lutpair29";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \p3_ddata_reg[0]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name : string;
  attribute srl_name of \p3_ddata_reg[0]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6 ";
  attribute srl_bus_name of \p3_ddata_reg[1]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name of \p3_ddata_reg[1]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[1]_srl6 ";
  attribute srl_bus_name of \p3_ddata_reg[2]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name of \p3_ddata_reg[2]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[2]_srl6 ";
  attribute srl_bus_name of \p3_ddata_reg[3]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name of \p3_ddata_reg[3]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6 ";
  attribute srl_bus_name of \p3_ddata_reg[4]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name of \p3_ddata_reg[4]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6 ";
  attribute SOFT_HLUTNM of \s422_sync_reg[2]_srl5_i_1\ : label is "soft_lutpair24";
begin
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \bbstub_P[17]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(8 downto 5),
      S(3 downto 0) => \bbstub_P[25]\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(12 downto 9),
      S(3 downto 0) => \bbstub_P[29]\(3 downto 0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(16 downto 13),
      S(3 downto 0) => \bbstub_P[33]\(3 downto 0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \_carry__3_n_0\,
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(20 downto 17),
      S(3 downto 0) => \bbstub_P[37]\(3 downto 0)
    );
\_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__3_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_carry__4_n_2\,
      CO(0) => \_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \p1_data_3_n_s__0\(23 downto 21),
      S(3) => '1',
      S(2 downto 0) => \bbstub_P[40]\(2 downto 0)
    );
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => \bbstub_P[17]_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(4 downto 1),
      S(3 downto 0) => \bbstub_P[21]\(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(8 downto 5),
      S(3 downto 0) => \bbstub_P[25]_0\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(12 downto 9),
      S(3 downto 0) => \bbstub_P[29]_0\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(16 downto 13),
      S(3 downto 0) => \bbstub_P[33]_0\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => \_inferred__0/i__carry__3_n_0\,
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(20 downto 17),
      S(3 downto 0) => \bbstub_P[37]_0\(3 downto 0)
    );
\_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__3_n_0\,
      CO(3) => \p1_data_2_reg[24]_0\(0),
      CO(2) => \NLW__inferred__0/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_inferred__0/i__carry__4_n_2\,
      CO(0) => \_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__inferred__0/i__carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \p1_data_2_n_s__0\(23 downto 21),
      S(3) => '1',
      S(2 downto 0) => \bbstub_P[40]_0\(2 downto 0)
    );
\data_p[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[0]_i_1_n_0\
    );
\data_p[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(1),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[1]_i_1_n_0\
    );
\data_p[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(2),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[2]_i_1_n_0\
    );
\data_p[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(3),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[3]_i_1_n_0\
    );
\data_p[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(4),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[4]_i_1_n_0\
    );
\data_p[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(5),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[5]_i_1_n_0\
    );
\data_p[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(6),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[6]_i_1_n_0\
    );
\data_p[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(7),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[7]_i_1_n_0\
    );
\data_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[0]_i_1_n_0\,
      Q => CrYCb_data(0),
      R => p_1_in
    );
\data_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[1]_i_1_n_0\,
      Q => CrYCb_data(1),
      R => p_1_in
    );
\data_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[2]_i_1_n_0\,
      Q => CrYCb_data(2),
      R => p_1_in
    );
\data_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[3]_i_1_n_0\,
      Q => CrYCb_data(3),
      R => p_1_in
    );
\data_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[4]_i_1_n_0\,
      Q => CrYCb_data(4),
      R => p_1_in
    );
\data_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[5]_i_1_n_0\,
      Q => CrYCb_data(5),
      R => p_1_in
    );
\data_p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[6]_i_1_n_0\,
      Q => CrYCb_data(6),
      R => p_1_in
    );
\data_p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[7]_i_1_n_0\,
      Q => CrYCb_data(7),
      R => p_1_in
    );
\ddata_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[0]_srl6_n_0\,
      Q => \ddata_out_reg_n_0_[0]\,
      R => '0'
    );
\ddata_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[1]_srl6_n_0\,
      Q => hdmi_csc_vsync_data_e_s,
      R => '0'
    );
\ddata_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[2]_srl6_n_0\,
      Q => hdmi_csc_hsync_data_e_s,
      R => '0'
    );
\ddata_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[3]_srl6_n_0\,
      Q => hdmi_csc_vsync_s,
      R => '0'
    );
\ddata_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[4]_srl6_n_0\,
      Q => hdmi_csc_hsync_s,
      R => '0'
    );
hdmi_24_data_e_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_e,
      I1 => \d_data_cntrl_reg[186]\(0),
      I2 => \ddata_out_reg_n_0_[0]\,
      O => hdmi_24_data_e_reg
    );
hdmi_24_hsync_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_hsync,
      I1 => \d_data_cntrl_reg[186]\(0),
      I2 => hdmi_csc_hsync_s,
      O => hdmi_24_hsync_reg
    );
hdmi_24_vsync_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_vsync,
      I1 => \d_data_cntrl_reg[186]\(0),
      I2 => hdmi_csc_vsync_s,
      O => hdmi_24_vsync_reg
    );
\p1_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(0),
      Q => p1_data_1(0),
      R => '0'
    );
\p1_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(10),
      Q => p1_data_1(10),
      R => '0'
    );
\p1_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(11),
      Q => p1_data_1(11),
      R => '0'
    );
\p1_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(12),
      Q => p1_data_1(12),
      R => '0'
    );
\p1_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(13),
      Q => p1_data_1(13),
      R => '0'
    );
\p1_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(14),
      Q => p1_data_1(14),
      R => '0'
    );
\p1_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(15),
      Q => p1_data_1(15),
      R => '0'
    );
\p1_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(16),
      Q => p1_data_1(16),
      R => '0'
    );
\p1_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(17),
      Q => p1_data_1(17),
      R => '0'
    );
\p1_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(18),
      Q => p1_data_1(18),
      R => '0'
    );
\p1_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(19),
      Q => p1_data_1(19),
      R => '0'
    );
\p1_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(1),
      Q => p1_data_1(1),
      R => '0'
    );
\p1_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(20),
      Q => p1_data_1(20),
      R => '0'
    );
\p1_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(21),
      Q => p1_data_1(21),
      R => '0'
    );
\p1_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(22),
      Q => p1_data_1(22),
      R => '0'
    );
\p1_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(23),
      Q => p1_data_1(23),
      R => '0'
    );
\p1_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(2),
      Q => p1_data_1(2),
      R => '0'
    );
\p1_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(3),
      Q => p1_data_1(3),
      R => '0'
    );
\p1_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(4),
      Q => p1_data_1(4),
      R => '0'
    );
\p1_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(5),
      Q => p1_data_1(5),
      R => '0'
    );
\p1_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(6),
      Q => p1_data_1(6),
      R => '0'
    );
\p1_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(7),
      Q => p1_data_1(7),
      R => '0'
    );
\p1_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(8),
      Q => p1_data_1(8),
      R => '0'
    );
\p1_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(9),
      Q => p1_data_1(9),
      R => '0'
    );
\p1_data_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(10),
      I1 => sign_p_reg_0,
      I2 => P(10),
      O => p1_data_2_s(10)
    );
\p1_data_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(11),
      I1 => sign_p_reg_0,
      I2 => P(11),
      O => p1_data_2_s(11)
    );
\p1_data_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(12),
      I1 => sign_p_reg_0,
      I2 => P(12),
      O => p1_data_2_s(12)
    );
\p1_data_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(13),
      I1 => sign_p_reg_0,
      I2 => P(13),
      O => p1_data_2_s(13)
    );
\p1_data_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(14),
      I1 => sign_p_reg_0,
      I2 => P(14),
      O => p1_data_2_s(14)
    );
\p1_data_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(15),
      I1 => sign_p_reg_0,
      I2 => P(15),
      O => p1_data_2_s(15)
    );
\p1_data_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(16),
      I1 => sign_p_reg_0,
      I2 => P(16),
      O => p1_data_2_s(16)
    );
\p1_data_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(17),
      I1 => sign_p_reg_0,
      I2 => P(17),
      O => p1_data_2_s(17)
    );
\p1_data_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(18),
      I1 => sign_p_reg_0,
      I2 => P(18),
      O => p1_data_2_s(18)
    );
\p1_data_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(19),
      I1 => sign_p_reg_0,
      I2 => P(19),
      O => p1_data_2_s(19)
    );
\p1_data_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(1),
      I1 => sign_p_reg_0,
      I2 => P(1),
      O => p1_data_2_s(1)
    );
\p1_data_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(20),
      I1 => sign_p_reg_0,
      I2 => P(20),
      O => p1_data_2_s(20)
    );
\p1_data_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(21),
      I1 => sign_p_reg_0,
      I2 => P(21),
      O => p1_data_2_s(21)
    );
\p1_data_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(22),
      I1 => sign_p_reg_0,
      I2 => P(22),
      O => p1_data_2_s(22)
    );
\p1_data_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(23),
      I1 => sign_p_reg_0,
      I2 => P(23),
      O => p1_data_2_s(23)
    );
\p1_data_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(2),
      I1 => sign_p_reg_0,
      I2 => P(2),
      O => p1_data_2_s(2)
    );
\p1_data_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(3),
      I1 => sign_p_reg_0,
      I2 => P(3),
      O => p1_data_2_s(3)
    );
\p1_data_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(4),
      I1 => sign_p_reg_0,
      I2 => P(4),
      O => p1_data_2_s(4)
    );
\p1_data_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(5),
      I1 => sign_p_reg_0,
      I2 => P(5),
      O => p1_data_2_s(5)
    );
\p1_data_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(6),
      I1 => sign_p_reg_0,
      I2 => P(6),
      O => p1_data_2_s(6)
    );
\p1_data_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(7),
      I1 => sign_p_reg_0,
      I2 => P(7),
      O => p1_data_2_s(7)
    );
\p1_data_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(8),
      I1 => sign_p_reg_0,
      I2 => P(8),
      O => p1_data_2_s(8)
    );
\p1_data_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(9),
      I1 => sign_p_reg_0,
      I2 => P(9),
      O => p1_data_2_s(9)
    );
\p1_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => P(0),
      Q => p1_data_2(0),
      R => '0'
    );
\p1_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(10),
      Q => p1_data_2(10),
      R => '0'
    );
\p1_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(11),
      Q => p1_data_2(11),
      R => '0'
    );
\p1_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(12),
      Q => p1_data_2(12),
      R => '0'
    );
\p1_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(13),
      Q => p1_data_2(13),
      R => '0'
    );
\p1_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(14),
      Q => p1_data_2(14),
      R => '0'
    );
\p1_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(15),
      Q => p1_data_2(15),
      R => '0'
    );
\p1_data_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(16),
      Q => p1_data_2(16),
      R => '0'
    );
\p1_data_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(17),
      Q => p1_data_2(17),
      R => '0'
    );
\p1_data_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(18),
      Q => p1_data_2(18),
      R => '0'
    );
\p1_data_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(19),
      Q => p1_data_2(19),
      R => '0'
    );
\p1_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(1),
      Q => p1_data_2(1),
      R => '0'
    );
\p1_data_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(20),
      Q => p1_data_2(20),
      R => '0'
    );
\p1_data_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(21),
      Q => p1_data_2(21),
      R => '0'
    );
\p1_data_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(22),
      Q => p1_data_2(22),
      R => '0'
    );
\p1_data_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(23),
      Q => p1_data_2(23),
      R => '0'
    );
\p1_data_2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_n_s(0),
      Q => p1_data_2(24),
      R => sign_p_reg
    );
\p1_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(2),
      Q => p1_data_2(2),
      R => '0'
    );
\p1_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(3),
      Q => p1_data_2(3),
      R => '0'
    );
\p1_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(4),
      Q => p1_data_2(4),
      R => '0'
    );
\p1_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(5),
      Q => p1_data_2(5),
      R => '0'
    );
\p1_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(6),
      Q => p1_data_2(6),
      R => '0'
    );
\p1_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(7),
      Q => p1_data_2(7),
      R => '0'
    );
\p1_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(8),
      Q => p1_data_2(8),
      R => '0'
    );
\p1_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(9),
      Q => p1_data_2(9),
      R => '0'
    );
\p1_data_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(10),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(10),
      O => p1_data_3_s(10)
    );
\p1_data_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(11),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(11),
      O => p1_data_3_s(11)
    );
\p1_data_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(12),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(12),
      O => p1_data_3_s(12)
    );
\p1_data_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(13),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(13),
      O => p1_data_3_s(13)
    );
\p1_data_3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(14),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(14),
      O => p1_data_3_s(14)
    );
\p1_data_3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(15),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(15),
      O => p1_data_3_s(15)
    );
\p1_data_3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(16),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(16),
      O => p1_data_3_s(16)
    );
\p1_data_3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(17),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(17),
      O => p1_data_3_s(17)
    );
\p1_data_3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(18),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(18),
      O => p1_data_3_s(18)
    );
\p1_data_3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(19),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(19),
      O => p1_data_3_s(19)
    );
\p1_data_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(1),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(1),
      O => p1_data_3_s(1)
    );
\p1_data_3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(20),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(20),
      O => p1_data_3_s(20)
    );
\p1_data_3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(21),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(21),
      O => p1_data_3_s(21)
    );
\p1_data_3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(22),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(22),
      O => p1_data_3_s(22)
    );
\p1_data_3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(23),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(23),
      O => p1_data_3_s(23)
    );
\p1_data_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(2),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(2),
      O => p1_data_3_s(2)
    );
\p1_data_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(3),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(3),
      O => p1_data_3_s(3)
    );
\p1_data_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(4),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(4),
      O => p1_data_3_s(4)
    );
\p1_data_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(5),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(5),
      O => p1_data_3_s(5)
    );
\p1_data_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(6),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(6),
      O => p1_data_3_s(6)
    );
\p1_data_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(7),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(7),
      O => p1_data_3_s(7)
    );
\p1_data_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(8),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(8),
      O => p1_data_3_s(8)
    );
\p1_data_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(9),
      I1 => sign_p_reg_0,
      I2 => \bbstub_P[40]_1\(9),
      O => p1_data_3_s(9)
    );
\p1_data_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_1\(0),
      Q => p1_data_3(0),
      R => '0'
    );
\p1_data_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(10),
      Q => p1_data_3(10),
      R => '0'
    );
\p1_data_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(11),
      Q => p1_data_3(11),
      R => '0'
    );
\p1_data_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(12),
      Q => p1_data_3(12),
      R => '0'
    );
\p1_data_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(13),
      Q => p1_data_3(13),
      R => '0'
    );
\p1_data_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(14),
      Q => p1_data_3(14),
      R => '0'
    );
\p1_data_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(15),
      Q => p1_data_3(15),
      R => '0'
    );
\p1_data_3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(16),
      Q => p1_data_3(16),
      R => '0'
    );
\p1_data_3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(17),
      Q => p1_data_3(17),
      R => '0'
    );
\p1_data_3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(18),
      Q => p1_data_3(18),
      R => '0'
    );
\p1_data_3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(19),
      Q => p1_data_3(19),
      R => '0'
    );
\p1_data_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(1),
      Q => p1_data_3(1),
      R => '0'
    );
\p1_data_3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(20),
      Q => p1_data_3(20),
      R => '0'
    );
\p1_data_3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(21),
      Q => p1_data_3(21),
      R => '0'
    );
\p1_data_3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(22),
      Q => p1_data_3(22),
      R => '0'
    );
\p1_data_3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(23),
      Q => p1_data_3(23),
      R => '0'
    );
\p1_data_3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_n_s(0),
      Q => p1_data_3(24),
      R => sign_p_reg
    );
\p1_data_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(2),
      Q => p1_data_3(2),
      R => '0'
    );
\p1_data_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(3),
      Q => p1_data_3(3),
      R => '0'
    );
\p1_data_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(4),
      Q => p1_data_3(4),
      R => '0'
    );
\p1_data_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(5),
      Q => p1_data_3(5),
      R => '0'
    );
\p1_data_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(6),
      Q => p1_data_3(6),
      R => '0'
    );
\p1_data_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(7),
      Q => p1_data_3(7),
      R => '0'
    );
\p1_data_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(8),
      Q => p1_data_3(8),
      R => '0'
    );
\p1_data_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(9),
      Q => p1_data_3(9),
      R => '0'
    );
\p1_data_4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => '1',
      Q => p1_data_4(19),
      R => '0'
    );
\p2_data_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(11),
      I1 => p1_data_2(11),
      O => \p2_data_0[11]_i_2_n_0\
    );
\p2_data_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(10),
      I1 => p1_data_2(10),
      O => \p2_data_0[11]_i_3_n_0\
    );
\p2_data_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(9),
      I1 => p1_data_2(9),
      O => \p2_data_0[11]_i_4_n_0\
    );
\p2_data_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(8),
      I1 => p1_data_2(8),
      O => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(15),
      I1 => p1_data_2(15),
      O => \p2_data_0[15]_i_2_n_0\
    );
\p2_data_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(14),
      I1 => p1_data_2(14),
      O => \p2_data_0[15]_i_3_n_0\
    );
\p2_data_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(13),
      I1 => p1_data_2(13),
      O => \p2_data_0[15]_i_4_n_0\
    );
\p2_data_0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(12),
      I1 => p1_data_2(12),
      O => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(19),
      I1 => p1_data_2(19),
      O => \p2_data_0[19]_i_2_n_0\
    );
\p2_data_0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(18),
      I1 => p1_data_2(18),
      O => \p2_data_0[19]_i_3_n_0\
    );
\p2_data_0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(17),
      I1 => p1_data_2(17),
      O => \p2_data_0[19]_i_4_n_0\
    );
\p2_data_0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(16),
      I1 => p1_data_2(16),
      O => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(23),
      I1 => p1_data_2(23),
      O => \p2_data_0[23]_i_2_n_0\
    );
\p2_data_0[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(22),
      I1 => p1_data_2(22),
      O => \p2_data_0[23]_i_3_n_0\
    );
\p2_data_0[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(21),
      I1 => p1_data_2(21),
      O => \p2_data_0[23]_i_4_n_0\
    );
\p2_data_0[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(20),
      I1 => p1_data_2(20),
      O => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(3),
      I1 => p1_data_2(3),
      O => \p2_data_0[3]_i_2_n_0\
    );
\p2_data_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(2),
      I1 => p1_data_2(2),
      O => \p2_data_0[3]_i_3_n_0\
    );
\p2_data_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(1),
      I1 => p1_data_2(1),
      O => \p2_data_0[3]_i_4_n_0\
    );
\p2_data_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(0),
      I1 => p1_data_2(0),
      O => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(7),
      I1 => p1_data_2(7),
      O => \p2_data_0[7]_i_2_n_0\
    );
\p2_data_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(6),
      I1 => p1_data_2(6),
      O => \p2_data_0[7]_i_3_n_0\
    );
\p2_data_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(5),
      I1 => p1_data_2(5),
      O => \p2_data_0[7]_i_4_n_0\
    );
\p2_data_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(4),
      I1 => p1_data_2(4),
      O => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(0),
      Q => p2_data_0(0),
      R => '0'
    );
\p2_data_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(10),
      Q => p2_data_0(10),
      R => '0'
    );
\p2_data_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(11),
      Q => p2_data_0(11),
      R => '0'
    );
\p2_data_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[7]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[11]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[11]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[11]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(11 downto 8),
      O(3 downto 0) => p2_data_00(11 downto 8),
      S(3) => \p2_data_0[11]_i_2_n_0\,
      S(2) => \p2_data_0[11]_i_3_n_0\,
      S(1) => \p2_data_0[11]_i_4_n_0\,
      S(0) => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(12),
      Q => p2_data_0(12),
      R => '0'
    );
\p2_data_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(13),
      Q => p2_data_0(13),
      R => '0'
    );
\p2_data_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(14),
      Q => p2_data_0(14),
      R => '0'
    );
\p2_data_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(15),
      Q => p2_data_0(15),
      R => '0'
    );
\p2_data_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[11]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[15]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[15]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[15]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(15 downto 12),
      O(3 downto 0) => p2_data_00(15 downto 12),
      S(3) => \p2_data_0[15]_i_2_n_0\,
      S(2) => \p2_data_0[15]_i_3_n_0\,
      S(1) => \p2_data_0[15]_i_4_n_0\,
      S(0) => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(16),
      Q => p2_data_0(16),
      R => '0'
    );
\p2_data_0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(17),
      Q => p2_data_0(17),
      R => '0'
    );
\p2_data_0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(18),
      Q => p2_data_0(18),
      R => '0'
    );
\p2_data_0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(19),
      Q => p2_data_0(19),
      R => '0'
    );
\p2_data_0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[15]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[19]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[19]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[19]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(19 downto 16),
      O(3 downto 0) => p2_data_00(19 downto 16),
      S(3) => \p2_data_0[19]_i_2_n_0\,
      S(2) => \p2_data_0[19]_i_3_n_0\,
      S(1) => \p2_data_0[19]_i_4_n_0\,
      S(0) => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(1),
      Q => p2_data_0(1),
      R => '0'
    );
\p2_data_0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(20),
      Q => p2_data_0(20),
      R => '0'
    );
\p2_data_0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(21),
      Q => p2_data_0(21),
      R => '0'
    );
\p2_data_0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(22),
      Q => p2_data_0(22),
      R => '0'
    );
\p2_data_0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(23),
      Q => p2_data_0(23),
      R => '0'
    );
\p2_data_0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[19]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[23]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[23]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[23]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(23 downto 20),
      O(3 downto 0) => p2_data_00(23 downto 20),
      S(3) => \p2_data_0[23]_i_2_n_0\,
      S(2) => \p2_data_0[23]_i_3_n_0\,
      S(1) => \p2_data_0[23]_i_4_n_0\,
      S(0) => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(24),
      Q => p2_data_0(24),
      R => '0'
    );
\p2_data_0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p2_data_00(24),
      S(3 downto 1) => B"000",
      S(0) => p1_data_2(24)
    );
\p2_data_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(2),
      Q => p2_data_0(2),
      R => '0'
    );
\p2_data_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(3),
      Q => p2_data_0(3),
      R => '0'
    );
\p2_data_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_0_reg[3]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[3]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[3]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(3 downto 0),
      O(3 downto 0) => p2_data_00(3 downto 0),
      S(3) => \p2_data_0[3]_i_2_n_0\,
      S(2) => \p2_data_0[3]_i_3_n_0\,
      S(1) => \p2_data_0[3]_i_4_n_0\,
      S(0) => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(4),
      Q => p2_data_0(4),
      R => '0'
    );
\p2_data_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(5),
      Q => p2_data_0(5),
      R => '0'
    );
\p2_data_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(6),
      Q => p2_data_0(6),
      R => '0'
    );
\p2_data_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(7),
      Q => p2_data_0(7),
      R => '0'
    );
\p2_data_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[3]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[7]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[7]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[7]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(7 downto 4),
      O(3 downto 0) => p2_data_00(7 downto 4),
      S(3) => \p2_data_0[7]_i_2_n_0\,
      S(2) => \p2_data_0[7]_i_3_n_0\,
      S(1) => \p2_data_0[7]_i_4_n_0\,
      S(0) => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(8),
      Q => p2_data_0(8),
      R => '0'
    );
\p2_data_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(9),
      Q => p2_data_0(9),
      R => '0'
    );
\p2_data_1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_3(19),
      I1 => p1_data_4(19),
      O => p2_data_10(19)
    );
\p2_data_1[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_3(19),
      I1 => p1_data_4(19),
      O => \p2_data_1[22]_i_2_n_0\
    );
\p2_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(0),
      Q => p2_data_1(0),
      R => '0'
    );
\p2_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(10),
      Q => p2_data_1(10),
      R => '0'
    );
\p2_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(11),
      Q => p2_data_1(11),
      R => '0'
    );
\p2_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(12),
      Q => p2_data_1(12),
      R => '0'
    );
\p2_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(13),
      Q => p2_data_1(13),
      R => '0'
    );
\p2_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(14),
      Q => p2_data_1(14),
      R => '0'
    );
\p2_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(15),
      Q => p2_data_1(15),
      R => '0'
    );
\p2_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(16),
      Q => p2_data_1(16),
      R => '0'
    );
\p2_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(17),
      Q => p2_data_1(17),
      R => '0'
    );
\p2_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(18),
      Q => p2_data_1(18),
      R => '0'
    );
\p2_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(19),
      Q => p2_data_1(19),
      R => '0'
    );
\p2_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(1),
      Q => p2_data_1(1),
      R => '0'
    );
\p2_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(20),
      Q => p2_data_1(20),
      R => '0'
    );
\p2_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(21),
      Q => p2_data_1(21),
      R => '0'
    );
\p2_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(22),
      Q => p2_data_1(22),
      R => '0'
    );
\p2_data_1_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_1_reg[22]_i_1_n_0\,
      CO(2) => \p2_data_1_reg[22]_i_1_n_1\,
      CO(1) => \p2_data_1_reg[22]_i_1_n_2\,
      CO(0) => \p2_data_1_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_3(22 downto 19),
      O(3 downto 1) => p2_data_10(22 downto 20),
      O(0) => \NLW_p2_data_1_reg[22]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => p1_data_3(22 downto 20),
      S(0) => \p2_data_1[22]_i_2_n_0\
    );
\p2_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(23),
      Q => p2_data_1(23),
      R => '0'
    );
\p2_data_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(24),
      Q => p2_data_1(24),
      R => '0'
    );
\p2_data_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_1_reg[22]_i_1_n_0\,
      CO(3 downto 1) => \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p2_data_1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p1_data_3(23),
      O(3 downto 2) => \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p2_data_10(24 downto 23),
      S(3 downto 2) => B"00",
      S(1 downto 0) => p1_data_3(24 downto 23)
    );
\p2_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(2),
      Q => p2_data_1(2),
      R => '0'
    );
\p2_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(3),
      Q => p2_data_1(3),
      R => '0'
    );
\p2_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(4),
      Q => p2_data_1(4),
      R => '0'
    );
\p2_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(5),
      Q => p2_data_1(5),
      R => '0'
    );
\p2_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(6),
      Q => p2_data_1(6),
      R => '0'
    );
\p2_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(7),
      Q => p2_data_1(7),
      R => '0'
    );
\p2_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(8),
      Q => p2_data_1(8),
      R => '0'
    );
\p2_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(9),
      Q => p2_data_1(9),
      R => '0'
    );
\p3_data[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(9),
      I1 => p2_data_1(9),
      O => \p3_data[15]_i_10_n_0\
    );
\p3_data[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(8),
      I1 => p2_data_1(8),
      O => \p3_data[15]_i_11_n_0\
    );
\p3_data[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(7),
      I1 => p2_data_1(7),
      O => \p3_data[15]_i_13_n_0\
    );
\p3_data[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(6),
      I1 => p2_data_1(6),
      O => \p3_data[15]_i_14_n_0\
    );
\p3_data[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(5),
      I1 => p2_data_1(5),
      O => \p3_data[15]_i_15_n_0\
    );
\p3_data[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(4),
      I1 => p2_data_1(4),
      O => \p3_data[15]_i_16_n_0\
    );
\p3_data[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(3),
      I1 => p2_data_1(3),
      O => \p3_data[15]_i_17_n_0\
    );
\p3_data[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(2),
      I1 => p2_data_1(2),
      O => \p3_data[15]_i_18_n_0\
    );
\p3_data[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(1),
      I1 => p2_data_1(1),
      O => \p3_data[15]_i_19_n_0\
    );
\p3_data[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(0),
      I1 => p2_data_1(0),
      O => \p3_data[15]_i_20_n_0\
    );
\p3_data[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(15),
      I1 => p2_data_1(15),
      O => \p3_data[15]_i_3_n_0\
    );
\p3_data[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(14),
      I1 => p2_data_1(14),
      O => \p3_data[15]_i_4_n_0\
    );
\p3_data[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(13),
      I1 => p2_data_1(13),
      O => \p3_data[15]_i_5_n_0\
    );
\p3_data[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(12),
      I1 => p2_data_1(12),
      O => \p3_data[15]_i_6_n_0\
    );
\p3_data[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(11),
      I1 => p2_data_1(11),
      O => \p3_data[15]_i_8_n_0\
    );
\p3_data[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(10),
      I1 => p2_data_1(10),
      O => \p3_data[15]_i_9_n_0\
    );
\p3_data[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(19),
      I1 => p2_data_1(19),
      O => \p3_data[19]_i_2_n_0\
    );
\p3_data[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(18),
      I1 => p2_data_1(18),
      O => \p3_data[19]_i_3_n_0\
    );
\p3_data[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(17),
      I1 => p2_data_1(17),
      O => \p3_data[19]_i_4_n_0\
    );
\p3_data[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(16),
      I1 => p2_data_1(16),
      O => \p3_data[19]_i_5_n_0\
    );
\p3_data[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(23),
      I1 => p2_data_1(23),
      O => \p3_data[23]_i_2_n_0\
    );
\p3_data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(22),
      I1 => p2_data_1(22),
      O => \p3_data[23]_i_3_n_0\
    );
\p3_data[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(21),
      I1 => p2_data_1(21),
      O => \p3_data[23]_i_4_n_0\
    );
\p3_data[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(20),
      I1 => p2_data_1(20),
      O => \p3_data[23]_i_5_n_0\
    );
\p3_data[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(24),
      I1 => p2_data_1(24),
      O => \p3_data[24]_i_2_n_0\
    );
\p3_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(12),
      Q => p_2_in(0),
      R => '0'
    );
\p3_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(13),
      Q => p_2_in(1),
      R => '0'
    );
\p3_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(14),
      Q => p_2_in(2),
      R => '0'
    );
\p3_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(15),
      Q => p_2_in(3),
      R => '0'
    );
\p3_data_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_2_n_0\,
      CO(3) => \p3_data_reg[15]_i_1_n_0\,
      CO(2) => \p3_data_reg[15]_i_1_n_1\,
      CO(1) => \p3_data_reg[15]_i_1_n_2\,
      CO(0) => \p3_data_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(15 downto 12),
      O(3 downto 0) => p3_data0(15 downto 12),
      S(3) => \p3_data[15]_i_3_n_0\,
      S(2) => \p3_data[15]_i_4_n_0\,
      S(1) => \p3_data[15]_i_5_n_0\,
      S(0) => \p3_data[15]_i_6_n_0\
    );
\p3_data_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p3_data_reg[15]_i_12_n_0\,
      CO(2) => \p3_data_reg[15]_i_12_n_1\,
      CO(1) => \p3_data_reg[15]_i_12_n_2\,
      CO(0) => \p3_data_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(3 downto 0),
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_17_n_0\,
      S(2) => \p3_data[15]_i_18_n_0\,
      S(1) => \p3_data[15]_i_19_n_0\,
      S(0) => \p3_data[15]_i_20_n_0\
    );
\p3_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_7_n_0\,
      CO(3) => \p3_data_reg[15]_i_2_n_0\,
      CO(2) => \p3_data_reg[15]_i_2_n_1\,
      CO(1) => \p3_data_reg[15]_i_2_n_2\,
      CO(0) => \p3_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(11 downto 8),
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_8_n_0\,
      S(2) => \p3_data[15]_i_9_n_0\,
      S(1) => \p3_data[15]_i_10_n_0\,
      S(0) => \p3_data[15]_i_11_n_0\
    );
\p3_data_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_12_n_0\,
      CO(3) => \p3_data_reg[15]_i_7_n_0\,
      CO(2) => \p3_data_reg[15]_i_7_n_1\,
      CO(1) => \p3_data_reg[15]_i_7_n_2\,
      CO(0) => \p3_data_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(7 downto 4),
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_13_n_0\,
      S(2) => \p3_data[15]_i_14_n_0\,
      S(1) => \p3_data[15]_i_15_n_0\,
      S(0) => \p3_data[15]_i_16_n_0\
    );
\p3_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(16),
      Q => p_2_in(4),
      R => '0'
    );
\p3_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(17),
      Q => p_2_in(5),
      R => '0'
    );
\p3_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(18),
      Q => p_2_in(6),
      R => '0'
    );
\p3_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(19),
      Q => p_2_in(7),
      R => '0'
    );
\p3_data_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_1_n_0\,
      CO(3) => \p3_data_reg[19]_i_1_n_0\,
      CO(2) => \p3_data_reg[19]_i_1_n_1\,
      CO(1) => \p3_data_reg[19]_i_1_n_2\,
      CO(0) => \p3_data_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(19 downto 16),
      O(3 downto 0) => p3_data0(19 downto 16),
      S(3) => \p3_data[19]_i_2_n_0\,
      S(2) => \p3_data[19]_i_3_n_0\,
      S(1) => \p3_data[19]_i_4_n_0\,
      S(0) => \p3_data[19]_i_5_n_0\
    );
\p3_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(20),
      Q => \p3_data_reg_n_0_[20]\,
      R => '0'
    );
\p3_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(21),
      Q => \p3_data_reg_n_0_[21]\,
      R => '0'
    );
\p3_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(22),
      Q => \p3_data_reg_n_0_[22]\,
      R => '0'
    );
\p3_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(23),
      Q => \p3_data_reg_n_0_[23]\,
      R => '0'
    );
\p3_data_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[19]_i_1_n_0\,
      CO(3) => \p3_data_reg[23]_i_1_n_0\,
      CO(2) => \p3_data_reg[23]_i_1_n_1\,
      CO(1) => \p3_data_reg[23]_i_1_n_2\,
      CO(0) => \p3_data_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(23 downto 20),
      O(3 downto 0) => p3_data0(23 downto 20),
      S(3) => \p3_data[23]_i_2_n_0\,
      S(2) => \p3_data[23]_i_3_n_0\,
      S(1) => \p3_data[23]_i_4_n_0\,
      S(0) => \p3_data[23]_i_5_n_0\
    );
\p3_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(24),
      Q => p_1_in,
      R => '0'
    );
\p3_data_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p3_data0(24),
      S(3 downto 1) => B"000",
      S(0) => \p3_data[24]_i_2_n_0\
    );
\p3_ddata_reg[0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_e,
      Q => \p3_ddata_reg[0]_srl6_n_0\
    );
\p3_ddata_reg[1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_vsync_data_e,
      Q => \p3_ddata_reg[1]_srl6_n_0\
    );
\p3_ddata_reg[2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hsync_data_e,
      Q => \p3_ddata_reg[2]_srl6_n_0\
    );
\p3_ddata_reg[3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_vsync,
      Q => \p3_ddata_reg[3]_srl6_n_0\
    );
\p3_ddata_reg[4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hsync,
      Q => \p3_ddata_reg[4]_srl6_n_0\
    );
\s422_sync_reg[1]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_vsync_data_e,
      I1 => \d_data_cntrl_reg[186]\(0),
      I2 => hdmi_csc_vsync_data_e_s,
      O => hdmi_es_vs_de_reg
    );
\s422_sync_reg[2]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_hsync_data_e,
      I1 => \d_data_cntrl_reg[186]\(0),
      I2 => hdmi_csc_hsync_data_e_s,
      O => hdmi_es_hs_de_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\ is
  port (
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[40]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[40]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\ : entity is "ad_csc_1_add";
end \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\ is
  signal \data_p[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[7]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_4_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[9]\ : STD_LOGIC;
  signal \p2_data_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1[19]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \p3_data[15]_i_10_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_17_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_18_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_19_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_20_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_9_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_data_1_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\data_p[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[12]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[0]_i_1_n_0\
    );
\data_p[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[13]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[1]_i_1_n_0\
    );
\data_p[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[14]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[2]_i_1_n_0\
    );
\data_p[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[15]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[3]_i_1_n_0\
    );
\data_p[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[16]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[4]_i_1_n_0\
    );
\data_p[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[17]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[5]_i_1_n_0\
    );
\data_p[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[18]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[6]_i_1_n_0\
    );
\data_p[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[19]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[7]_i_1_n_0\
    );
\data_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[0]_i_1_n_0\,
      Q => CrYCb_data(0),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[1]_i_1_n_0\,
      Q => CrYCb_data(1),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[2]_i_1_n_0\,
      Q => CrYCb_data(2),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[3]_i_1_n_0\,
      Q => CrYCb_data(3),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[4]_i_1_n_0\,
      Q => CrYCb_data(4),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[5]_i_1_n_0\,
      Q => CrYCb_data(5),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[6]_i_1_n_0\,
      Q => CrYCb_data(6),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[7]_i_1_n_0\,
      Q => CrYCb_data(7),
      R => \p3_data_reg_n_0_[24]\
    );
\p1_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(0),
      Q => \p1_data_1_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(10),
      Q => \p1_data_1_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(11),
      Q => \p1_data_1_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(12),
      Q => \p1_data_1_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(13),
      Q => \p1_data_1_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(14),
      Q => \p1_data_1_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(15),
      Q => \p1_data_1_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(16),
      Q => \p1_data_1_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(17),
      Q => \p1_data_1_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(18),
      Q => \p1_data_1_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(19),
      Q => \p1_data_1_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(1),
      Q => \p1_data_1_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(20),
      Q => \p1_data_1_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(21),
      Q => \p1_data_1_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(22),
      Q => \p1_data_1_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(23),
      Q => \p1_data_1_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(2),
      Q => \p1_data_1_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(3),
      Q => \p1_data_1_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(4),
      Q => \p1_data_1_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(5),
      Q => \p1_data_1_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(6),
      Q => \p1_data_1_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(7),
      Q => \p1_data_1_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(8),
      Q => \p1_data_1_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_0\(9),
      Q => \p1_data_1_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(0),
      Q => \p1_data_2_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(10),
      Q => \p1_data_2_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(11),
      Q => \p1_data_2_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(12),
      Q => \p1_data_2_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(13),
      Q => \p1_data_2_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(14),
      Q => \p1_data_2_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(15),
      Q => \p1_data_2_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(16),
      Q => \p1_data_2_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(17),
      Q => \p1_data_2_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(18),
      Q => \p1_data_2_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(19),
      Q => \p1_data_2_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(1),
      Q => \p1_data_2_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(20),
      Q => \p1_data_2_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(21),
      Q => \p1_data_2_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(22),
      Q => \p1_data_2_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(23),
      Q => \p1_data_2_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(2),
      Q => \p1_data_2_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(3),
      Q => \p1_data_2_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(4),
      Q => \p1_data_2_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(5),
      Q => \p1_data_2_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(6),
      Q => \p1_data_2_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(7),
      Q => \p1_data_2_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(8),
      Q => \p1_data_2_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]\(9),
      Q => \p1_data_2_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(0),
      Q => \p1_data_3_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(10),
      Q => \p1_data_3_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(11),
      Q => \p1_data_3_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(12),
      Q => \p1_data_3_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(13),
      Q => \p1_data_3_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(14),
      Q => \p1_data_3_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(15),
      Q => \p1_data_3_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(16),
      Q => \p1_data_3_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(17),
      Q => \p1_data_3_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(18),
      Q => \p1_data_3_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(19),
      Q => \p1_data_3_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(1),
      Q => \p1_data_3_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(20),
      Q => \p1_data_3_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(21),
      Q => \p1_data_3_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(22),
      Q => \p1_data_3_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(23),
      Q => \p1_data_3_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(2),
      Q => \p1_data_3_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(3),
      Q => \p1_data_3_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(4),
      Q => \p1_data_3_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(5),
      Q => \p1_data_3_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(6),
      Q => \p1_data_3_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(7),
      Q => \p1_data_3_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(8),
      Q => \p1_data_3_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(9),
      Q => \p1_data_3_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => '1',
      Q => \p1_data_4_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[11]\,
      I1 => \p1_data_2_reg_n_0_[11]\,
      O => \p2_data_0[11]_i_2_n_0\
    );
\p2_data_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[10]\,
      I1 => \p1_data_2_reg_n_0_[10]\,
      O => \p2_data_0[11]_i_3_n_0\
    );
\p2_data_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[9]\,
      I1 => \p1_data_2_reg_n_0_[9]\,
      O => \p2_data_0[11]_i_4_n_0\
    );
\p2_data_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[8]\,
      I1 => \p1_data_2_reg_n_0_[8]\,
      O => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[15]\,
      I1 => \p1_data_2_reg_n_0_[15]\,
      O => \p2_data_0[15]_i_2_n_0\
    );
\p2_data_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[14]\,
      I1 => \p1_data_2_reg_n_0_[14]\,
      O => \p2_data_0[15]_i_3_n_0\
    );
\p2_data_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[13]\,
      I1 => \p1_data_2_reg_n_0_[13]\,
      O => \p2_data_0[15]_i_4_n_0\
    );
\p2_data_0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[12]\,
      I1 => \p1_data_2_reg_n_0_[12]\,
      O => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[19]\,
      I1 => \p1_data_2_reg_n_0_[19]\,
      O => \p2_data_0[19]_i_2_n_0\
    );
\p2_data_0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[18]\,
      I1 => \p1_data_2_reg_n_0_[18]\,
      O => \p2_data_0[19]_i_3_n_0\
    );
\p2_data_0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[17]\,
      I1 => \p1_data_2_reg_n_0_[17]\,
      O => \p2_data_0[19]_i_4_n_0\
    );
\p2_data_0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[16]\,
      I1 => \p1_data_2_reg_n_0_[16]\,
      O => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[23]\,
      I1 => \p1_data_2_reg_n_0_[23]\,
      O => \p2_data_0[23]_i_2_n_0\
    );
\p2_data_0[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[22]\,
      I1 => \p1_data_2_reg_n_0_[22]\,
      O => \p2_data_0[23]_i_3_n_0\
    );
\p2_data_0[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[21]\,
      I1 => \p1_data_2_reg_n_0_[21]\,
      O => \p2_data_0[23]_i_4_n_0\
    );
\p2_data_0[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[20]\,
      I1 => \p1_data_2_reg_n_0_[20]\,
      O => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[3]\,
      I1 => \p1_data_2_reg_n_0_[3]\,
      O => \p2_data_0[3]_i_2_n_0\
    );
\p2_data_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[2]\,
      I1 => \p1_data_2_reg_n_0_[2]\,
      O => \p2_data_0[3]_i_3_n_0\
    );
\p2_data_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[1]\,
      I1 => \p1_data_2_reg_n_0_[1]\,
      O => \p2_data_0[3]_i_4_n_0\
    );
\p2_data_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[0]\,
      I1 => \p1_data_2_reg_n_0_[0]\,
      O => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[7]\,
      I1 => \p1_data_2_reg_n_0_[7]\,
      O => \p2_data_0[7]_i_2_n_0\
    );
\p2_data_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[6]\,
      I1 => \p1_data_2_reg_n_0_[6]\,
      O => \p2_data_0[7]_i_3_n_0\
    );
\p2_data_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[5]\,
      I1 => \p1_data_2_reg_n_0_[5]\,
      O => \p2_data_0[7]_i_4_n_0\
    );
\p2_data_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[4]\,
      I1 => \p1_data_2_reg_n_0_[4]\,
      O => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[0]\,
      R => '0'
    );
\p2_data_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[10]\,
      R => '0'
    );
\p2_data_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[11]\,
      R => '0'
    );
\p2_data_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[7]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[11]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[11]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[11]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[11]\,
      DI(2) => \p1_data_1_reg_n_0_[10]\,
      DI(1) => \p1_data_1_reg_n_0_[9]\,
      DI(0) => \p1_data_1_reg_n_0_[8]\,
      O(3) => \p2_data_0_reg[11]_i_1_n_4\,
      O(2) => \p2_data_0_reg[11]_i_1_n_5\,
      O(1) => \p2_data_0_reg[11]_i_1_n_6\,
      O(0) => \p2_data_0_reg[11]_i_1_n_7\,
      S(3) => \p2_data_0[11]_i_2_n_0\,
      S(2) => \p2_data_0[11]_i_3_n_0\,
      S(1) => \p2_data_0[11]_i_4_n_0\,
      S(0) => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[12]\,
      R => '0'
    );
\p2_data_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[13]\,
      R => '0'
    );
\p2_data_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[14]\,
      R => '0'
    );
\p2_data_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[15]\,
      R => '0'
    );
\p2_data_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[11]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[15]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[15]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[15]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[15]\,
      DI(2) => \p1_data_1_reg_n_0_[14]\,
      DI(1) => \p1_data_1_reg_n_0_[13]\,
      DI(0) => \p1_data_1_reg_n_0_[12]\,
      O(3) => \p2_data_0_reg[15]_i_1_n_4\,
      O(2) => \p2_data_0_reg[15]_i_1_n_5\,
      O(1) => \p2_data_0_reg[15]_i_1_n_6\,
      O(0) => \p2_data_0_reg[15]_i_1_n_7\,
      S(3) => \p2_data_0[15]_i_2_n_0\,
      S(2) => \p2_data_0[15]_i_3_n_0\,
      S(1) => \p2_data_0[15]_i_4_n_0\,
      S(0) => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[17]\,
      R => '0'
    );
\p2_data_0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[18]\,
      R => '0'
    );
\p2_data_0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[15]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[19]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[19]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[19]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[19]\,
      DI(2) => \p1_data_1_reg_n_0_[18]\,
      DI(1) => \p1_data_1_reg_n_0_[17]\,
      DI(0) => \p1_data_1_reg_n_0_[16]\,
      O(3) => \p2_data_0_reg[19]_i_1_n_4\,
      O(2) => \p2_data_0_reg[19]_i_1_n_5\,
      O(1) => \p2_data_0_reg[19]_i_1_n_6\,
      O(0) => \p2_data_0_reg[19]_i_1_n_7\,
      S(3) => \p2_data_0[19]_i_2_n_0\,
      S(2) => \p2_data_0[19]_i_3_n_0\,
      S(1) => \p2_data_0[19]_i_4_n_0\,
      S(0) => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[1]\,
      R => '0'
    );
\p2_data_0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[20]\,
      R => '0'
    );
\p2_data_0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[21]\,
      R => '0'
    );
\p2_data_0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[22]\,
      R => '0'
    );
\p2_data_0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[23]\,
      R => '0'
    );
\p2_data_0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[19]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[23]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[23]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[23]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[23]\,
      DI(2) => \p1_data_1_reg_n_0_[22]\,
      DI(1) => \p1_data_1_reg_n_0_[21]\,
      DI(0) => \p1_data_1_reg_n_0_[20]\,
      O(3) => \p2_data_0_reg[23]_i_1_n_4\,
      O(2) => \p2_data_0_reg[23]_i_1_n_5\,
      O(1) => \p2_data_0_reg[23]_i_1_n_6\,
      O(0) => \p2_data_0_reg[23]_i_1_n_7\,
      S(3) => \p2_data_0[23]_i_2_n_0\,
      S(2) => \p2_data_0[23]_i_3_n_0\,
      S(1) => \p2_data_0[23]_i_4_n_0\,
      S(0) => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[24]_i_1_n_3\,
      Q => \p2_data_0_reg_n_0_[24]\,
      R => '0'
    );
\p2_data_0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p2_data_0_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p2_data_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[2]\,
      R => '0'
    );
\p2_data_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[3]\,
      R => '0'
    );
\p2_data_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_0_reg[3]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[3]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[3]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[3]\,
      DI(2) => \p1_data_1_reg_n_0_[2]\,
      DI(1) => \p1_data_1_reg_n_0_[1]\,
      DI(0) => \p1_data_1_reg_n_0_[0]\,
      O(3) => \p2_data_0_reg[3]_i_1_n_4\,
      O(2) => \p2_data_0_reg[3]_i_1_n_5\,
      O(1) => \p2_data_0_reg[3]_i_1_n_6\,
      O(0) => \p2_data_0_reg[3]_i_1_n_7\,
      S(3) => \p2_data_0[3]_i_2_n_0\,
      S(2) => \p2_data_0[3]_i_3_n_0\,
      S(1) => \p2_data_0[3]_i_4_n_0\,
      S(0) => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[4]\,
      R => '0'
    );
\p2_data_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[5]\,
      R => '0'
    );
\p2_data_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[6]\,
      R => '0'
    );
\p2_data_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[7]\,
      R => '0'
    );
\p2_data_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[3]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[7]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[7]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[7]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[7]\,
      DI(2) => \p1_data_1_reg_n_0_[6]\,
      DI(1) => \p1_data_1_reg_n_0_[5]\,
      DI(0) => \p1_data_1_reg_n_0_[4]\,
      O(3) => \p2_data_0_reg[7]_i_1_n_4\,
      O(2) => \p2_data_0_reg[7]_i_1_n_5\,
      O(1) => \p2_data_0_reg[7]_i_1_n_6\,
      O(0) => \p2_data_0_reg[7]_i_1_n_7\,
      S(3) => \p2_data_0[7]_i_2_n_0\,
      S(2) => \p2_data_0[7]_i_3_n_0\,
      S(1) => \p2_data_0[7]_i_4_n_0\,
      S(0) => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[8]\,
      R => '0'
    );
\p2_data_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[9]\,
      R => '0'
    );
\p2_data_1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_3_reg_n_0_[16]\,
      I1 => \p1_data_4_reg_n_0_[16]\,
      O => \p2_data_1[16]_i_1_n_0\
    );
\p2_data_1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_3_reg_n_0_[16]\,
      I1 => \p1_data_4_reg_n_0_[16]\,
      O => \p2_data_1[19]_i_2_n_0\
    );
\p2_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[0]\,
      Q => \p2_data_1_reg_n_0_[0]\,
      R => '0'
    );
\p2_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[10]\,
      Q => \p2_data_1_reg_n_0_[10]\,
      R => '0'
    );
\p2_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[11]\,
      Q => \p2_data_1_reg_n_0_[11]\,
      R => '0'
    );
\p2_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[12]\,
      Q => \p2_data_1_reg_n_0_[12]\,
      R => '0'
    );
\p2_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[13]\,
      Q => \p2_data_1_reg_n_0_[13]\,
      R => '0'
    );
\p2_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[14]\,
      Q => \p2_data_1_reg_n_0_[14]\,
      R => '0'
    );
\p2_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[15]\,
      Q => \p2_data_1_reg_n_0_[15]\,
      R => '0'
    );
\p2_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1[16]_i_1_n_0\,
      Q => \p2_data_1_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[19]_i_1_n_6\,
      Q => \p2_data_1_reg_n_0_[17]\,
      R => '0'
    );
\p2_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[19]_i_1_n_5\,
      Q => \p2_data_1_reg_n_0_[18]\,
      R => '0'
    );
\p2_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[19]_i_1_n_4\,
      Q => \p2_data_1_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_1_reg[19]_i_1_n_0\,
      CO(2) => \p2_data_1_reg[19]_i_1_n_1\,
      CO(1) => \p2_data_1_reg[19]_i_1_n_2\,
      CO(0) => \p2_data_1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_3_reg_n_0_[19]\,
      DI(2) => \p1_data_3_reg_n_0_[18]\,
      DI(1) => \p1_data_3_reg_n_0_[17]\,
      DI(0) => \p1_data_3_reg_n_0_[16]\,
      O(3) => \p2_data_1_reg[19]_i_1_n_4\,
      O(2) => \p2_data_1_reg[19]_i_1_n_5\,
      O(1) => \p2_data_1_reg[19]_i_1_n_6\,
      O(0) => \NLW_p2_data_1_reg[19]_i_1_O_UNCONNECTED\(0),
      S(3) => \p1_data_3_reg_n_0_[19]\,
      S(2) => \p1_data_3_reg_n_0_[18]\,
      S(1) => \p1_data_3_reg_n_0_[17]\,
      S(0) => \p2_data_1[19]_i_2_n_0\
    );
\p2_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[1]\,
      Q => \p2_data_1_reg_n_0_[1]\,
      R => '0'
    );
\p2_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[23]_i_1_n_7\,
      Q => \p2_data_1_reg_n_0_[20]\,
      R => '0'
    );
\p2_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[23]_i_1_n_6\,
      Q => \p2_data_1_reg_n_0_[21]\,
      R => '0'
    );
\p2_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[23]_i_1_n_5\,
      Q => \p2_data_1_reg_n_0_[22]\,
      R => '0'
    );
\p2_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[23]_i_1_n_4\,
      Q => \p2_data_1_reg_n_0_[23]\,
      R => '0'
    );
\p2_data_1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_1_reg[19]_i_1_n_0\,
      CO(3) => \p2_data_1_reg[23]_i_1_n_0\,
      CO(2) => \p2_data_1_reg[23]_i_1_n_1\,
      CO(1) => \p2_data_1_reg[23]_i_1_n_2\,
      CO(0) => \p2_data_1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_3_reg_n_0_[23]\,
      DI(2) => \p1_data_3_reg_n_0_[22]\,
      DI(1) => \p1_data_3_reg_n_0_[21]\,
      DI(0) => \p1_data_3_reg_n_0_[20]\,
      O(3) => \p2_data_1_reg[23]_i_1_n_4\,
      O(2) => \p2_data_1_reg[23]_i_1_n_5\,
      O(1) => \p2_data_1_reg[23]_i_1_n_6\,
      O(0) => \p2_data_1_reg[23]_i_1_n_7\,
      S(3) => \p1_data_3_reg_n_0_[23]\,
      S(2) => \p1_data_3_reg_n_0_[22]\,
      S(1) => \p1_data_3_reg_n_0_[21]\,
      S(0) => \p1_data_3_reg_n_0_[20]\
    );
\p2_data_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[24]_i_1_n_3\,
      Q => \p2_data_1_reg_n_0_[24]\,
      R => '0'
    );
\p2_data_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_1_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p2_data_1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p2_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[2]\,
      Q => \p2_data_1_reg_n_0_[2]\,
      R => '0'
    );
\p2_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[3]\,
      Q => \p2_data_1_reg_n_0_[3]\,
      R => '0'
    );
\p2_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[4]\,
      Q => \p2_data_1_reg_n_0_[4]\,
      R => '0'
    );
\p2_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[5]\,
      Q => \p2_data_1_reg_n_0_[5]\,
      R => '0'
    );
\p2_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[6]\,
      Q => \p2_data_1_reg_n_0_[6]\,
      R => '0'
    );
\p2_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[7]\,
      Q => \p2_data_1_reg_n_0_[7]\,
      R => '0'
    );
\p2_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[8]\,
      Q => \p2_data_1_reg_n_0_[8]\,
      R => '0'
    );
\p2_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[9]\,
      Q => \p2_data_1_reg_n_0_[9]\,
      R => '0'
    );
\p3_data[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[9]\,
      I1 => \p2_data_1_reg_n_0_[9]\,
      O => \p3_data[15]_i_10_n_0\
    );
\p3_data[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[8]\,
      I1 => \p2_data_1_reg_n_0_[8]\,
      O => \p3_data[15]_i_11_n_0\
    );
\p3_data[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[7]\,
      I1 => \p2_data_1_reg_n_0_[7]\,
      O => \p3_data[15]_i_13_n_0\
    );
\p3_data[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[6]\,
      I1 => \p2_data_1_reg_n_0_[6]\,
      O => \p3_data[15]_i_14_n_0\
    );
\p3_data[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[5]\,
      I1 => \p2_data_1_reg_n_0_[5]\,
      O => \p3_data[15]_i_15_n_0\
    );
\p3_data[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[4]\,
      I1 => \p2_data_1_reg_n_0_[4]\,
      O => \p3_data[15]_i_16_n_0\
    );
\p3_data[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[3]\,
      I1 => \p2_data_1_reg_n_0_[3]\,
      O => \p3_data[15]_i_17_n_0\
    );
\p3_data[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[2]\,
      I1 => \p2_data_1_reg_n_0_[2]\,
      O => \p3_data[15]_i_18_n_0\
    );
\p3_data[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[1]\,
      I1 => \p2_data_1_reg_n_0_[1]\,
      O => \p3_data[15]_i_19_n_0\
    );
\p3_data[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[0]\,
      I1 => \p2_data_1_reg_n_0_[0]\,
      O => \p3_data[15]_i_20_n_0\
    );
\p3_data[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[15]\,
      I1 => \p2_data_1_reg_n_0_[15]\,
      O => \p3_data[15]_i_3_n_0\
    );
\p3_data[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[14]\,
      I1 => \p2_data_1_reg_n_0_[14]\,
      O => \p3_data[15]_i_4_n_0\
    );
\p3_data[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[13]\,
      I1 => \p2_data_1_reg_n_0_[13]\,
      O => \p3_data[15]_i_5_n_0\
    );
\p3_data[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[12]\,
      I1 => \p2_data_1_reg_n_0_[12]\,
      O => \p3_data[15]_i_6_n_0\
    );
\p3_data[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[11]\,
      I1 => \p2_data_1_reg_n_0_[11]\,
      O => \p3_data[15]_i_8_n_0\
    );
\p3_data[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[10]\,
      I1 => \p2_data_1_reg_n_0_[10]\,
      O => \p3_data[15]_i_9_n_0\
    );
\p3_data[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[19]\,
      I1 => \p2_data_1_reg_n_0_[19]\,
      O => \p3_data[19]_i_2_n_0\
    );
\p3_data[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[18]\,
      I1 => \p2_data_1_reg_n_0_[18]\,
      O => \p3_data[19]_i_3_n_0\
    );
\p3_data[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[17]\,
      I1 => \p2_data_1_reg_n_0_[17]\,
      O => \p3_data[19]_i_4_n_0\
    );
\p3_data[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[16]\,
      I1 => \p2_data_1_reg_n_0_[16]\,
      O => \p3_data[19]_i_5_n_0\
    );
\p3_data[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[23]\,
      I1 => \p2_data_1_reg_n_0_[23]\,
      O => \p3_data[23]_i_2_n_0\
    );
\p3_data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[22]\,
      I1 => \p2_data_1_reg_n_0_[22]\,
      O => \p3_data[23]_i_3_n_0\
    );
\p3_data[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[21]\,
      I1 => \p2_data_1_reg_n_0_[21]\,
      O => \p3_data[23]_i_4_n_0\
    );
\p3_data[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[20]\,
      I1 => \p2_data_1_reg_n_0_[20]\,
      O => \p3_data[23]_i_5_n_0\
    );
\p3_data[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[24]\,
      I1 => \p2_data_1_reg_n_0_[24]\,
      O => \p3_data[24]_i_2_n_0\
    );
\p3_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[12]\,
      R => '0'
    );
\p3_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[13]\,
      R => '0'
    );
\p3_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[14]\,
      R => '0'
    );
\p3_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[15]\,
      R => '0'
    );
\p3_data_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_2_n_0\,
      CO(3) => \p3_data_reg[15]_i_1_n_0\,
      CO(2) => \p3_data_reg[15]_i_1_n_1\,
      CO(1) => \p3_data_reg[15]_i_1_n_2\,
      CO(0) => \p3_data_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[15]\,
      DI(2) => \p2_data_0_reg_n_0_[14]\,
      DI(1) => \p2_data_0_reg_n_0_[13]\,
      DI(0) => \p2_data_0_reg_n_0_[12]\,
      O(3) => \p3_data_reg[15]_i_1_n_4\,
      O(2) => \p3_data_reg[15]_i_1_n_5\,
      O(1) => \p3_data_reg[15]_i_1_n_6\,
      O(0) => \p3_data_reg[15]_i_1_n_7\,
      S(3) => \p3_data[15]_i_3_n_0\,
      S(2) => \p3_data[15]_i_4_n_0\,
      S(1) => \p3_data[15]_i_5_n_0\,
      S(0) => \p3_data[15]_i_6_n_0\
    );
\p3_data_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p3_data_reg[15]_i_12_n_0\,
      CO(2) => \p3_data_reg[15]_i_12_n_1\,
      CO(1) => \p3_data_reg[15]_i_12_n_2\,
      CO(0) => \p3_data_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[3]\,
      DI(2) => \p2_data_0_reg_n_0_[2]\,
      DI(1) => \p2_data_0_reg_n_0_[1]\,
      DI(0) => \p2_data_0_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_17_n_0\,
      S(2) => \p3_data[15]_i_18_n_0\,
      S(1) => \p3_data[15]_i_19_n_0\,
      S(0) => \p3_data[15]_i_20_n_0\
    );
\p3_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_7_n_0\,
      CO(3) => \p3_data_reg[15]_i_2_n_0\,
      CO(2) => \p3_data_reg[15]_i_2_n_1\,
      CO(1) => \p3_data_reg[15]_i_2_n_2\,
      CO(0) => \p3_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[11]\,
      DI(2) => \p2_data_0_reg_n_0_[10]\,
      DI(1) => \p2_data_0_reg_n_0_[9]\,
      DI(0) => \p2_data_0_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_8_n_0\,
      S(2) => \p3_data[15]_i_9_n_0\,
      S(1) => \p3_data[15]_i_10_n_0\,
      S(0) => \p3_data[15]_i_11_n_0\
    );
\p3_data_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_12_n_0\,
      CO(3) => \p3_data_reg[15]_i_7_n_0\,
      CO(2) => \p3_data_reg[15]_i_7_n_1\,
      CO(1) => \p3_data_reg[15]_i_7_n_2\,
      CO(0) => \p3_data_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[7]\,
      DI(2) => \p2_data_0_reg_n_0_[6]\,
      DI(1) => \p2_data_0_reg_n_0_[5]\,
      DI(0) => \p2_data_0_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_13_n_0\,
      S(2) => \p3_data[15]_i_14_n_0\,
      S(1) => \p3_data[15]_i_15_n_0\,
      S(0) => \p3_data[15]_i_16_n_0\
    );
\p3_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[16]\,
      R => '0'
    );
\p3_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[17]\,
      R => '0'
    );
\p3_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[18]\,
      R => '0'
    );
\p3_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[19]\,
      R => '0'
    );
\p3_data_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_1_n_0\,
      CO(3) => \p3_data_reg[19]_i_1_n_0\,
      CO(2) => \p3_data_reg[19]_i_1_n_1\,
      CO(1) => \p3_data_reg[19]_i_1_n_2\,
      CO(0) => \p3_data_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[19]\,
      DI(2) => \p2_data_0_reg_n_0_[18]\,
      DI(1) => \p2_data_0_reg_n_0_[17]\,
      DI(0) => \p2_data_0_reg_n_0_[16]\,
      O(3) => \p3_data_reg[19]_i_1_n_4\,
      O(2) => \p3_data_reg[19]_i_1_n_5\,
      O(1) => \p3_data_reg[19]_i_1_n_6\,
      O(0) => \p3_data_reg[19]_i_1_n_7\,
      S(3) => \p3_data[19]_i_2_n_0\,
      S(2) => \p3_data[19]_i_3_n_0\,
      S(1) => \p3_data[19]_i_4_n_0\,
      S(0) => \p3_data[19]_i_5_n_0\
    );
\p3_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[20]\,
      R => '0'
    );
\p3_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[21]\,
      R => '0'
    );
\p3_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[22]\,
      R => '0'
    );
\p3_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[23]\,
      R => '0'
    );
\p3_data_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[19]_i_1_n_0\,
      CO(3) => \p3_data_reg[23]_i_1_n_0\,
      CO(2) => \p3_data_reg[23]_i_1_n_1\,
      CO(1) => \p3_data_reg[23]_i_1_n_2\,
      CO(0) => \p3_data_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[23]\,
      DI(2) => \p2_data_0_reg_n_0_[22]\,
      DI(1) => \p2_data_0_reg_n_0_[21]\,
      DI(0) => \p2_data_0_reg_n_0_[20]\,
      O(3) => \p3_data_reg[23]_i_1_n_4\,
      O(2) => \p3_data_reg[23]_i_1_n_5\,
      O(1) => \p3_data_reg[23]_i_1_n_6\,
      O(0) => \p3_data_reg[23]_i_1_n_7\,
      S(3) => \p3_data[23]_i_2_n_0\,
      S(2) => \p3_data[23]_i_3_n_0\,
      S(1) => \p3_data[23]_i_4_n_0\,
      S(0) => \p3_data[23]_i_5_n_0\
    );
\p3_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[24]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[24]\,
      R => '0'
    );
\p3_data_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p3_data_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \p3_data[24]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_11\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_data_1_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_data_1_reg[24]_1\ : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[17]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[33]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[37]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[40]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bbstub_P[17]_0\ : in STD_LOGIC;
    \bbstub_P[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[33]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[37]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[40]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[40]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[18]\ : in STD_LOGIC;
    sign_p : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[18]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_11\ : entity is "ad_csc_1_add";
end \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_11\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_11\ is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \data_p[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[7]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[10]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[11]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[12]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[13]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[14]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[15]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[17]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[18]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[19]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[20]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[21]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[22]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[23]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^p1_data_1_reg[24]_1\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_2[10]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[12]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[13]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[14]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[15]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[16]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[17]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[18]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[19]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[20]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[21]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[22]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[23]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[8]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[9]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[24]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_4_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[24]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[9]\ : STD_LOGIC;
  signal \p2_data_1[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_1_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \p3_data[15]_i_10_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_17_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_18_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_19_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_20_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_9_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \NLW__inferred__0/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__inferred__0/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_1_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p1_data_1[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p1_data_1[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p1_data_1[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p1_data_1[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p1_data_1[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p1_data_1[15]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p1_data_1[16]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p1_data_1[17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p1_data_1[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p1_data_1[19]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p1_data_1[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p1_data_1[20]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p1_data_1[21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p1_data_1[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p1_data_1[23]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p1_data_1[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p1_data_1[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p1_data_1[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p1_data_1[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p1_data_1[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p1_data_1[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p1_data_1[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p1_data_1[9]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p1_data_2[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p1_data_2[11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p1_data_2[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p1_data_2[13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p1_data_2[14]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p1_data_2[15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p1_data_2[16]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p1_data_2[17]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p1_data_2[18]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p1_data_2[19]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p1_data_2[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p1_data_2[20]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p1_data_2[21]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p1_data_2[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p1_data_2[23]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p1_data_2[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p1_data_2[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p1_data_2[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p1_data_2[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p1_data_2[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p1_data_2[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p1_data_2[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \p1_data_2[9]_i_1\ : label is "soft_lutpair4";
begin
  \p1_data_1_reg[24]_1\ <= \^p1_data_1_reg[24]_1\;
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => \bbstub_P[17]\,
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry_n_4\,
      O(2) => \_inferred__0/i__carry_n_5\,
      O(1) => \_inferred__0/i__carry_n_6\,
      O(0) => \_inferred__0/i__carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry__0_n_4\,
      O(2) => \_inferred__0/i__carry__0_n_5\,
      O(1) => \_inferred__0/i__carry__0_n_6\,
      O(0) => \_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => \bbstub_P[25]\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry__1_n_4\,
      O(2) => \_inferred__0/i__carry__1_n_5\,
      O(1) => \_inferred__0/i__carry__1_n_6\,
      O(0) => \_inferred__0/i__carry__1_n_7\,
      S(3 downto 0) => \bbstub_P[29]\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry__2_n_4\,
      O(2) => \_inferred__0/i__carry__2_n_5\,
      O(1) => \_inferred__0/i__carry__2_n_6\,
      O(0) => \_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => \bbstub_P[33]\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => \_inferred__0/i__carry__3_n_0\,
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry__3_n_4\,
      O(2) => \_inferred__0/i__carry__3_n_5\,
      O(1) => \_inferred__0/i__carry__3_n_6\,
      O(0) => \_inferred__0/i__carry__3_n_7\,
      S(3 downto 0) => \bbstub_P[37]\(3 downto 0)
    );
\_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__3_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW__inferred__0/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_inferred__0/i__carry__4_n_2\,
      CO(0) => \_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__inferred__0/i__carry__4_O_UNCONNECTED\(3),
      O(2) => \_inferred__0/i__carry__4_n_5\,
      O(1) => \_inferred__0/i__carry__4_n_6\,
      O(0) => \_inferred__0/i__carry__4_n_7\,
      S(3) => '1',
      S(2 downto 0) => \bbstub_P[40]\(2 downto 0)
    );
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \bbstub_P[17]_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry_n_4\,
      O(2) => \_inferred__1/i__carry_n_5\,
      O(1) => \_inferred__1/i__carry_n_6\,
      O(0) => \_inferred__1/i__carry_n_7\,
      S(3 downto 0) => \bbstub_P[21]\(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__0_n_4\,
      O(2) => \_inferred__1/i__carry__0_n_5\,
      O(1) => \_inferred__1/i__carry__0_n_6\,
      O(0) => \_inferred__1/i__carry__0_n_7\,
      S(3 downto 0) => \bbstub_P[25]_0\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__1_n_4\,
      O(2) => \_inferred__1/i__carry__1_n_5\,
      O(1) => \_inferred__1/i__carry__1_n_6\,
      O(0) => \_inferred__1/i__carry__1_n_7\,
      S(3 downto 0) => \bbstub_P[29]_0\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__2_n_4\,
      O(2) => \_inferred__1/i__carry__2_n_5\,
      O(1) => \_inferred__1/i__carry__2_n_6\,
      O(0) => \_inferred__1/i__carry__2_n_7\,
      S(3 downto 0) => \bbstub_P[33]_0\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => \_inferred__1/i__carry__3_n_0\,
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__3_n_4\,
      O(2) => \_inferred__1/i__carry__3_n_5\,
      O(1) => \_inferred__1/i__carry__3_n_6\,
      O(0) => \_inferred__1/i__carry__3_n_7\,
      S(3 downto 0) => \bbstub_P[37]_0\(3 downto 0)
    );
\_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__3_n_0\,
      CO(3) => \p1_data_1_reg[24]_0\(0),
      CO(2) => \NLW__inferred__1/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_inferred__1/i__carry__4_n_2\,
      CO(0) => \_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__inferred__1/i__carry__4_O_UNCONNECTED\(3),
      O(2) => \_inferred__1/i__carry__4_n_5\,
      O(1) => \_inferred__1/i__carry__4_n_6\,
      O(0) => \_inferred__1/i__carry__4_n_7\,
      S(3) => '1',
      S(2 downto 0) => \bbstub_P[40]_0\(2 downto 0)
    );
\data_p[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[12]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[0]_i_1_n_0\
    );
\data_p[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[13]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[1]_i_1_n_0\
    );
\data_p[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[14]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[2]_i_1_n_0\
    );
\data_p[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[15]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[3]_i_1_n_0\
    );
\data_p[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[16]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[4]_i_1_n_0\
    );
\data_p[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[17]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[5]_i_1_n_0\
    );
\data_p[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[18]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[6]_i_1_n_0\
    );
\data_p[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[19]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[7]_i_1_n_0\
    );
\data_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[0]_i_1_n_0\,
      Q => CrYCb_data(0),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[1]_i_1_n_0\,
      Q => CrYCb_data(1),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[2]_i_1_n_0\,
      Q => CrYCb_data(2),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[3]_i_1_n_0\,
      Q => CrYCb_data(3),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[4]_i_1_n_0\,
      Q => CrYCb_data(4),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[5]_i_1_n_0\,
      Q => CrYCb_data(5),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[6]_i_1_n_0\,
      Q => CrYCb_data(6),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[7]_i_1_n_0\,
      Q => CrYCb_data(7),
      R => \p3_data_reg_n_0_[24]\
    );
\p1_data_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__1_n_6\,
      I1 => sign_p,
      I2 => P(10),
      O => \p1_data_1[10]_i_1_n_0\
    );
\p1_data_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__1_n_5\,
      I1 => sign_p,
      I2 => P(11),
      O => \p1_data_1[11]_i_1_n_0\
    );
\p1_data_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__1_n_4\,
      I1 => sign_p,
      I2 => P(12),
      O => \p1_data_1[12]_i_1_n_0\
    );
\p1_data_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__2_n_7\,
      I1 => sign_p,
      I2 => P(13),
      O => \p1_data_1[13]_i_1_n_0\
    );
\p1_data_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__2_n_6\,
      I1 => sign_p,
      I2 => P(14),
      O => \p1_data_1[14]_i_1_n_0\
    );
\p1_data_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__2_n_5\,
      I1 => sign_p,
      I2 => P(15),
      O => \p1_data_1[15]_i_1_n_0\
    );
\p1_data_1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__2_n_4\,
      I1 => sign_p,
      I2 => P(16),
      O => \p1_data_1[16]_i_1_n_0\
    );
\p1_data_1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_n_7\,
      I1 => sign_p,
      I2 => P(17),
      O => \p1_data_1[17]_i_1_n_0\
    );
\p1_data_1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_n_6\,
      I1 => sign_p,
      I2 => P(18),
      O => \p1_data_1[18]_i_1_n_0\
    );
\p1_data_1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_n_5\,
      I1 => sign_p,
      I2 => P(19),
      O => \p1_data_1[19]_i_1_n_0\
    );
\p1_data_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry_n_7\,
      I1 => sign_p,
      I2 => P(1),
      O => \p1_data_1[1]_i_1_n_0\
    );
\p1_data_1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_n_4\,
      I1 => sign_p,
      I2 => P(20),
      O => \p1_data_1[20]_i_1_n_0\
    );
\p1_data_1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__4_n_7\,
      I1 => sign_p,
      I2 => P(21),
      O => \p1_data_1[21]_i_1_n_0\
    );
\p1_data_1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__4_n_6\,
      I1 => sign_p,
      I2 => P(22),
      O => \p1_data_1[22]_i_1_n_0\
    );
\p1_data_1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__4_n_5\,
      I1 => sign_p,
      I2 => P(23),
      O => \p1_data_1[23]_i_1_n_0\
    );
\p1_data_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry_n_6\,
      I1 => sign_p,
      I2 => P(2),
      O => \p1_data_1[2]_i_1_n_0\
    );
\p1_data_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry_n_5\,
      I1 => sign_p,
      I2 => P(3),
      O => \p1_data_1[3]_i_1_n_0\
    );
\p1_data_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry_n_4\,
      I1 => sign_p,
      I2 => P(4),
      O => \p1_data_1[4]_i_1_n_0\
    );
\p1_data_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__0_n_7\,
      I1 => sign_p,
      I2 => P(5),
      O => \p1_data_1[5]_i_1_n_0\
    );
\p1_data_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__0_n_6\,
      I1 => sign_p,
      I2 => P(6),
      O => \p1_data_1[6]_i_1_n_0\
    );
\p1_data_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__0_n_5\,
      I1 => sign_p,
      I2 => P(7),
      O => \p1_data_1[7]_i_1_n_0\
    );
\p1_data_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__0_n_4\,
      I1 => sign_p,
      I2 => P(8),
      O => \p1_data_1[8]_i_1_n_0\
    );
\p1_data_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__1_n_7\,
      I1 => sign_p,
      I2 => P(9),
      O => \p1_data_1[9]_i_1_n_0\
    );
\p1_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => P(0),
      Q => \p1_data_1_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[10]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[11]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[12]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[13]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[14]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[15]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[16]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[17]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[18]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[19]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[1]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[20]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[21]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[22]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[23]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[18]_0\,
      Q => \p1_data_1_reg_n_0_[24]\,
      R => \^p1_data_1_reg[24]_1\
    );
\p1_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[2]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[3]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[4]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[5]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[6]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[7]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[8]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[9]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_6\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(10),
      O => \p1_data_2[10]_i_1_n_0\
    );
\p1_data_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_5\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(11),
      O => \p1_data_2[11]_i_1_n_0\
    );
\p1_data_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_4\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(12),
      O => \p1_data_2[12]_i_1_n_0\
    );
\p1_data_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__2_n_7\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(13),
      O => \p1_data_2[13]_i_1_n_0\
    );
\p1_data_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__2_n_6\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(14),
      O => \p1_data_2[14]_i_1_n_0\
    );
\p1_data_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__2_n_5\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(15),
      O => \p1_data_2[15]_i_1_n_0\
    );
\p1_data_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__2_n_4\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(16),
      O => \p1_data_2[16]_i_1_n_0\
    );
\p1_data_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__3_n_7\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(17),
      O => \p1_data_2[17]_i_1_n_0\
    );
\p1_data_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__3_n_6\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(18),
      O => \p1_data_2[18]_i_1_n_0\
    );
\p1_data_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__3_n_5\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(19),
      O => \p1_data_2[19]_i_1_n_0\
    );
\p1_data_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry_n_7\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(1),
      O => \p1_data_2[1]_i_1_n_0\
    );
\p1_data_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__3_n_4\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(20),
      O => \p1_data_2[20]_i_1_n_0\
    );
\p1_data_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__4_n_7\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(21),
      O => \p1_data_2[21]_i_1_n_0\
    );
\p1_data_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__4_n_6\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(22),
      O => \p1_data_2[22]_i_1_n_0\
    );
\p1_data_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__4_n_5\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(23),
      O => \p1_data_2[23]_i_1_n_0\
    );
\p1_data_2[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sign_p,
      O => \^p1_data_1_reg[24]_1\
    );
\p1_data_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry_n_6\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(2),
      O => \p1_data_2[2]_i_1_n_0\
    );
\p1_data_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry_n_5\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(3),
      O => \p1_data_2[3]_i_1_n_0\
    );
\p1_data_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry_n_4\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(4),
      O => \p1_data_2[4]_i_1_n_0\
    );
\p1_data_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__0_n_7\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(5),
      O => \p1_data_2[5]_i_1_n_0\
    );
\p1_data_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__0_n_6\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(6),
      O => \p1_data_2[6]_i_1_n_0\
    );
\p1_data_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__0_n_5\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(7),
      O => \p1_data_2[7]_i_1_n_0\
    );
\p1_data_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__0_n_4\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(8),
      O => \p1_data_2[8]_i_1_n_0\
    );
\p1_data_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_7\,
      I1 => sign_p,
      I2 => \bbstub_P[40]_1\(9),
      O => \p1_data_2[9]_i_1_n_0\
    );
\p1_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[40]_1\(0),
      Q => \p1_data_2_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[10]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[11]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[12]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[13]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[14]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[15]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[16]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[17]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[18]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[19]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[1]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[20]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[21]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[22]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[23]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[18]\,
      Q => \p1_data_2_reg_n_0_[24]\,
      R => \^p1_data_1_reg[24]_1\
    );
\p1_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[2]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[3]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[4]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[5]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[6]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[7]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[8]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[9]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(0),
      Q => \p1_data_3_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(10),
      Q => \p1_data_3_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(11),
      Q => \p1_data_3_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(12),
      Q => \p1_data_3_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(13),
      Q => \p1_data_3_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(14),
      Q => \p1_data_3_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(15),
      Q => \p1_data_3_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(16),
      Q => \p1_data_3_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(17),
      Q => \p1_data_3_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(18),
      Q => \p1_data_3_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(19),
      Q => \p1_data_3_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(1),
      Q => \p1_data_3_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(20),
      Q => \p1_data_3_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(21),
      Q => \p1_data_3_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(22),
      Q => \p1_data_3_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(23),
      Q => \p1_data_3_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(2),
      Q => \p1_data_3_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(3),
      Q => \p1_data_3_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(4),
      Q => \p1_data_3_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(5),
      Q => \p1_data_3_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(6),
      Q => \p1_data_3_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(7),
      Q => \p1_data_3_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(8),
      Q => \p1_data_3_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(9),
      Q => \p1_data_3_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => '1',
      Q => \p1_data_4_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[11]\,
      I1 => \p1_data_2_reg_n_0_[11]\,
      O => \p2_data_0[11]_i_2_n_0\
    );
\p2_data_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[10]\,
      I1 => \p1_data_2_reg_n_0_[10]\,
      O => \p2_data_0[11]_i_3_n_0\
    );
\p2_data_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[9]\,
      I1 => \p1_data_2_reg_n_0_[9]\,
      O => \p2_data_0[11]_i_4_n_0\
    );
\p2_data_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[8]\,
      I1 => \p1_data_2_reg_n_0_[8]\,
      O => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[15]\,
      I1 => \p1_data_2_reg_n_0_[15]\,
      O => \p2_data_0[15]_i_2_n_0\
    );
\p2_data_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[14]\,
      I1 => \p1_data_2_reg_n_0_[14]\,
      O => \p2_data_0[15]_i_3_n_0\
    );
\p2_data_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[13]\,
      I1 => \p1_data_2_reg_n_0_[13]\,
      O => \p2_data_0[15]_i_4_n_0\
    );
\p2_data_0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[12]\,
      I1 => \p1_data_2_reg_n_0_[12]\,
      O => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[19]\,
      I1 => \p1_data_2_reg_n_0_[19]\,
      O => \p2_data_0[19]_i_2_n_0\
    );
\p2_data_0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[18]\,
      I1 => \p1_data_2_reg_n_0_[18]\,
      O => \p2_data_0[19]_i_3_n_0\
    );
\p2_data_0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[17]\,
      I1 => \p1_data_2_reg_n_0_[17]\,
      O => \p2_data_0[19]_i_4_n_0\
    );
\p2_data_0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[16]\,
      I1 => \p1_data_2_reg_n_0_[16]\,
      O => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[23]\,
      I1 => \p1_data_2_reg_n_0_[23]\,
      O => \p2_data_0[23]_i_2_n_0\
    );
\p2_data_0[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[22]\,
      I1 => \p1_data_2_reg_n_0_[22]\,
      O => \p2_data_0[23]_i_3_n_0\
    );
\p2_data_0[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[21]\,
      I1 => \p1_data_2_reg_n_0_[21]\,
      O => \p2_data_0[23]_i_4_n_0\
    );
\p2_data_0[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[20]\,
      I1 => \p1_data_2_reg_n_0_[20]\,
      O => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[24]\,
      I1 => \p1_data_2_reg_n_0_[24]\,
      O => \p2_data_0[24]_i_2_n_0\
    );
\p2_data_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[3]\,
      I1 => \p1_data_2_reg_n_0_[3]\,
      O => \p2_data_0[3]_i_2_n_0\
    );
\p2_data_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[2]\,
      I1 => \p1_data_2_reg_n_0_[2]\,
      O => \p2_data_0[3]_i_3_n_0\
    );
\p2_data_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[1]\,
      I1 => \p1_data_2_reg_n_0_[1]\,
      O => \p2_data_0[3]_i_4_n_0\
    );
\p2_data_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[0]\,
      I1 => \p1_data_2_reg_n_0_[0]\,
      O => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[7]\,
      I1 => \p1_data_2_reg_n_0_[7]\,
      O => \p2_data_0[7]_i_2_n_0\
    );
\p2_data_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[6]\,
      I1 => \p1_data_2_reg_n_0_[6]\,
      O => \p2_data_0[7]_i_3_n_0\
    );
\p2_data_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[5]\,
      I1 => \p1_data_2_reg_n_0_[5]\,
      O => \p2_data_0[7]_i_4_n_0\
    );
\p2_data_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[4]\,
      I1 => \p1_data_2_reg_n_0_[4]\,
      O => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[0]\,
      R => '0'
    );
\p2_data_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[10]\,
      R => '0'
    );
\p2_data_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[11]\,
      R => '0'
    );
\p2_data_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[7]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[11]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[11]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[11]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[11]\,
      DI(2) => \p1_data_1_reg_n_0_[10]\,
      DI(1) => \p1_data_1_reg_n_0_[9]\,
      DI(0) => \p1_data_1_reg_n_0_[8]\,
      O(3) => \p2_data_0_reg[11]_i_1_n_4\,
      O(2) => \p2_data_0_reg[11]_i_1_n_5\,
      O(1) => \p2_data_0_reg[11]_i_1_n_6\,
      O(0) => \p2_data_0_reg[11]_i_1_n_7\,
      S(3) => \p2_data_0[11]_i_2_n_0\,
      S(2) => \p2_data_0[11]_i_3_n_0\,
      S(1) => \p2_data_0[11]_i_4_n_0\,
      S(0) => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[12]\,
      R => '0'
    );
\p2_data_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[13]\,
      R => '0'
    );
\p2_data_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[14]\,
      R => '0'
    );
\p2_data_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[15]\,
      R => '0'
    );
\p2_data_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[11]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[15]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[15]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[15]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[15]\,
      DI(2) => \p1_data_1_reg_n_0_[14]\,
      DI(1) => \p1_data_1_reg_n_0_[13]\,
      DI(0) => \p1_data_1_reg_n_0_[12]\,
      O(3) => \p2_data_0_reg[15]_i_1_n_4\,
      O(2) => \p2_data_0_reg[15]_i_1_n_5\,
      O(1) => \p2_data_0_reg[15]_i_1_n_6\,
      O(0) => \p2_data_0_reg[15]_i_1_n_7\,
      S(3) => \p2_data_0[15]_i_2_n_0\,
      S(2) => \p2_data_0[15]_i_3_n_0\,
      S(1) => \p2_data_0[15]_i_4_n_0\,
      S(0) => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[17]\,
      R => '0'
    );
\p2_data_0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[18]\,
      R => '0'
    );
\p2_data_0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[15]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[19]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[19]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[19]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[19]\,
      DI(2) => \p1_data_1_reg_n_0_[18]\,
      DI(1) => \p1_data_1_reg_n_0_[17]\,
      DI(0) => \p1_data_1_reg_n_0_[16]\,
      O(3) => \p2_data_0_reg[19]_i_1_n_4\,
      O(2) => \p2_data_0_reg[19]_i_1_n_5\,
      O(1) => \p2_data_0_reg[19]_i_1_n_6\,
      O(0) => \p2_data_0_reg[19]_i_1_n_7\,
      S(3) => \p2_data_0[19]_i_2_n_0\,
      S(2) => \p2_data_0[19]_i_3_n_0\,
      S(1) => \p2_data_0[19]_i_4_n_0\,
      S(0) => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[1]\,
      R => '0'
    );
\p2_data_0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[20]\,
      R => '0'
    );
\p2_data_0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[21]\,
      R => '0'
    );
\p2_data_0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[22]\,
      R => '0'
    );
\p2_data_0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[23]\,
      R => '0'
    );
\p2_data_0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[19]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[23]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[23]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[23]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[23]\,
      DI(2) => \p1_data_1_reg_n_0_[22]\,
      DI(1) => \p1_data_1_reg_n_0_[21]\,
      DI(0) => \p1_data_1_reg_n_0_[20]\,
      O(3) => \p2_data_0_reg[23]_i_1_n_4\,
      O(2) => \p2_data_0_reg[23]_i_1_n_5\,
      O(1) => \p2_data_0_reg[23]_i_1_n_6\,
      O(0) => \p2_data_0_reg[23]_i_1_n_7\,
      S(3) => \p2_data_0[23]_i_2_n_0\,
      S(2) => \p2_data_0[23]_i_3_n_0\,
      S(1) => \p2_data_0[23]_i_4_n_0\,
      S(0) => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[24]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[24]\,
      R => '0'
    );
\p2_data_0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p2_data_0_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \p2_data_0[24]_i_2_n_0\
    );
\p2_data_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[2]\,
      R => '0'
    );
\p2_data_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[3]\,
      R => '0'
    );
\p2_data_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_0_reg[3]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[3]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[3]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[3]\,
      DI(2) => \p1_data_1_reg_n_0_[2]\,
      DI(1) => \p1_data_1_reg_n_0_[1]\,
      DI(0) => \p1_data_1_reg_n_0_[0]\,
      O(3) => \p2_data_0_reg[3]_i_1_n_4\,
      O(2) => \p2_data_0_reg[3]_i_1_n_5\,
      O(1) => \p2_data_0_reg[3]_i_1_n_6\,
      O(0) => \p2_data_0_reg[3]_i_1_n_7\,
      S(3) => \p2_data_0[3]_i_2_n_0\,
      S(2) => \p2_data_0[3]_i_3_n_0\,
      S(1) => \p2_data_0[3]_i_4_n_0\,
      S(0) => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[4]\,
      R => '0'
    );
\p2_data_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[5]\,
      R => '0'
    );
\p2_data_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[6]\,
      R => '0'
    );
\p2_data_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[7]\,
      R => '0'
    );
\p2_data_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[3]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[7]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[7]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[7]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[7]\,
      DI(2) => \p1_data_1_reg_n_0_[6]\,
      DI(1) => \p1_data_1_reg_n_0_[5]\,
      DI(0) => \p1_data_1_reg_n_0_[4]\,
      O(3) => \p2_data_0_reg[7]_i_1_n_4\,
      O(2) => \p2_data_0_reg[7]_i_1_n_5\,
      O(1) => \p2_data_0_reg[7]_i_1_n_6\,
      O(0) => \p2_data_0_reg[7]_i_1_n_7\,
      S(3) => \p2_data_0[7]_i_2_n_0\,
      S(2) => \p2_data_0[7]_i_3_n_0\,
      S(1) => \p2_data_0[7]_i_4_n_0\,
      S(0) => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[8]\,
      R => '0'
    );
\p2_data_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[9]\,
      R => '0'
    );
\p2_data_1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_3_reg_n_0_[19]\,
      I1 => \p1_data_4_reg_n_0_[19]\,
      O => \p2_data_1[19]_i_1_n_0\
    );
\p2_data_1[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_3_reg_n_0_[19]\,
      I1 => \p1_data_4_reg_n_0_[19]\,
      O => \p2_data_1[22]_i_2_n_0\
    );
\p2_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[0]\,
      Q => \p2_data_1_reg_n_0_[0]\,
      R => '0'
    );
\p2_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[10]\,
      Q => \p2_data_1_reg_n_0_[10]\,
      R => '0'
    );
\p2_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[11]\,
      Q => \p2_data_1_reg_n_0_[11]\,
      R => '0'
    );
\p2_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[12]\,
      Q => \p2_data_1_reg_n_0_[12]\,
      R => '0'
    );
\p2_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[13]\,
      Q => \p2_data_1_reg_n_0_[13]\,
      R => '0'
    );
\p2_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[14]\,
      Q => \p2_data_1_reg_n_0_[14]\,
      R => '0'
    );
\p2_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[15]\,
      Q => \p2_data_1_reg_n_0_[15]\,
      R => '0'
    );
\p2_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[16]\,
      Q => \p2_data_1_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[17]\,
      Q => \p2_data_1_reg_n_0_[17]\,
      R => '0'
    );
\p2_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[18]\,
      Q => \p2_data_1_reg_n_0_[18]\,
      R => '0'
    );
\p2_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1[19]_i_1_n_0\,
      Q => \p2_data_1_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[1]\,
      Q => \p2_data_1_reg_n_0_[1]\,
      R => '0'
    );
\p2_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[22]_i_1_n_6\,
      Q => \p2_data_1_reg_n_0_[20]\,
      R => '0'
    );
\p2_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[22]_i_1_n_5\,
      Q => \p2_data_1_reg_n_0_[21]\,
      R => '0'
    );
\p2_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[22]_i_1_n_4\,
      Q => \p2_data_1_reg_n_0_[22]\,
      R => '0'
    );
\p2_data_1_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_1_reg[22]_i_1_n_0\,
      CO(2) => \p2_data_1_reg[22]_i_1_n_1\,
      CO(1) => \p2_data_1_reg[22]_i_1_n_2\,
      CO(0) => \p2_data_1_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_3_reg_n_0_[22]\,
      DI(2) => \p1_data_3_reg_n_0_[21]\,
      DI(1) => \p1_data_3_reg_n_0_[20]\,
      DI(0) => \p1_data_3_reg_n_0_[19]\,
      O(3) => \p2_data_1_reg[22]_i_1_n_4\,
      O(2) => \p2_data_1_reg[22]_i_1_n_5\,
      O(1) => \p2_data_1_reg[22]_i_1_n_6\,
      O(0) => \NLW_p2_data_1_reg[22]_i_1_O_UNCONNECTED\(0),
      S(3) => \p1_data_3_reg_n_0_[22]\,
      S(2) => \p1_data_3_reg_n_0_[21]\,
      S(1) => \p1_data_3_reg_n_0_[20]\,
      S(0) => \p2_data_1[22]_i_2_n_0\
    );
\p2_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[24]_i_1_n_7\,
      Q => \p2_data_1_reg_n_0_[23]\,
      R => '0'
    );
\p2_data_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[24]_i_1_n_2\,
      Q => \p2_data_1_reg_n_0_[24]\,
      R => '0'
    );
\p2_data_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_1_reg[22]_i_1_n_0\,
      CO(3 downto 2) => \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p2_data_1_reg[24]_i_1_n_2\,
      CO(0) => \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p1_data_3_reg_n_0_[23]\,
      O(3 downto 1) => \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p2_data_1_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \p1_data_3_reg_n_0_[23]\
    );
\p2_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[2]\,
      Q => \p2_data_1_reg_n_0_[2]\,
      R => '0'
    );
\p2_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[3]\,
      Q => \p2_data_1_reg_n_0_[3]\,
      R => '0'
    );
\p2_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[4]\,
      Q => \p2_data_1_reg_n_0_[4]\,
      R => '0'
    );
\p2_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[5]\,
      Q => \p2_data_1_reg_n_0_[5]\,
      R => '0'
    );
\p2_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[6]\,
      Q => \p2_data_1_reg_n_0_[6]\,
      R => '0'
    );
\p2_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[7]\,
      Q => \p2_data_1_reg_n_0_[7]\,
      R => '0'
    );
\p2_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[8]\,
      Q => \p2_data_1_reg_n_0_[8]\,
      R => '0'
    );
\p2_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[9]\,
      Q => \p2_data_1_reg_n_0_[9]\,
      R => '0'
    );
\p3_data[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[9]\,
      I1 => \p2_data_1_reg_n_0_[9]\,
      O => \p3_data[15]_i_10_n_0\
    );
\p3_data[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[8]\,
      I1 => \p2_data_1_reg_n_0_[8]\,
      O => \p3_data[15]_i_11_n_0\
    );
\p3_data[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[7]\,
      I1 => \p2_data_1_reg_n_0_[7]\,
      O => \p3_data[15]_i_13_n_0\
    );
\p3_data[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[6]\,
      I1 => \p2_data_1_reg_n_0_[6]\,
      O => \p3_data[15]_i_14_n_0\
    );
\p3_data[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[5]\,
      I1 => \p2_data_1_reg_n_0_[5]\,
      O => \p3_data[15]_i_15_n_0\
    );
\p3_data[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[4]\,
      I1 => \p2_data_1_reg_n_0_[4]\,
      O => \p3_data[15]_i_16_n_0\
    );
\p3_data[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[3]\,
      I1 => \p2_data_1_reg_n_0_[3]\,
      O => \p3_data[15]_i_17_n_0\
    );
\p3_data[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[2]\,
      I1 => \p2_data_1_reg_n_0_[2]\,
      O => \p3_data[15]_i_18_n_0\
    );
\p3_data[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[1]\,
      I1 => \p2_data_1_reg_n_0_[1]\,
      O => \p3_data[15]_i_19_n_0\
    );
\p3_data[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[0]\,
      I1 => \p2_data_1_reg_n_0_[0]\,
      O => \p3_data[15]_i_20_n_0\
    );
\p3_data[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[15]\,
      I1 => \p2_data_1_reg_n_0_[15]\,
      O => \p3_data[15]_i_3_n_0\
    );
\p3_data[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[14]\,
      I1 => \p2_data_1_reg_n_0_[14]\,
      O => \p3_data[15]_i_4_n_0\
    );
\p3_data[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[13]\,
      I1 => \p2_data_1_reg_n_0_[13]\,
      O => \p3_data[15]_i_5_n_0\
    );
\p3_data[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[12]\,
      I1 => \p2_data_1_reg_n_0_[12]\,
      O => \p3_data[15]_i_6_n_0\
    );
\p3_data[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[11]\,
      I1 => \p2_data_1_reg_n_0_[11]\,
      O => \p3_data[15]_i_8_n_0\
    );
\p3_data[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[10]\,
      I1 => \p2_data_1_reg_n_0_[10]\,
      O => \p3_data[15]_i_9_n_0\
    );
\p3_data[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[19]\,
      I1 => \p2_data_1_reg_n_0_[19]\,
      O => \p3_data[19]_i_2_n_0\
    );
\p3_data[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[18]\,
      I1 => \p2_data_1_reg_n_0_[18]\,
      O => \p3_data[19]_i_3_n_0\
    );
\p3_data[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[17]\,
      I1 => \p2_data_1_reg_n_0_[17]\,
      O => \p3_data[19]_i_4_n_0\
    );
\p3_data[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[16]\,
      I1 => \p2_data_1_reg_n_0_[16]\,
      O => \p3_data[19]_i_5_n_0\
    );
\p3_data[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[23]\,
      I1 => \p2_data_1_reg_n_0_[23]\,
      O => \p3_data[23]_i_2_n_0\
    );
\p3_data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[22]\,
      I1 => \p2_data_1_reg_n_0_[22]\,
      O => \p3_data[23]_i_3_n_0\
    );
\p3_data[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[21]\,
      I1 => \p2_data_1_reg_n_0_[21]\,
      O => \p3_data[23]_i_4_n_0\
    );
\p3_data[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[20]\,
      I1 => \p2_data_1_reg_n_0_[20]\,
      O => \p3_data[23]_i_5_n_0\
    );
\p3_data[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[24]\,
      I1 => \p2_data_1_reg_n_0_[24]\,
      O => \p3_data[24]_i_2_n_0\
    );
\p3_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[12]\,
      R => '0'
    );
\p3_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[13]\,
      R => '0'
    );
\p3_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[14]\,
      R => '0'
    );
\p3_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[15]\,
      R => '0'
    );
\p3_data_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_2_n_0\,
      CO(3) => \p3_data_reg[15]_i_1_n_0\,
      CO(2) => \p3_data_reg[15]_i_1_n_1\,
      CO(1) => \p3_data_reg[15]_i_1_n_2\,
      CO(0) => \p3_data_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[15]\,
      DI(2) => \p2_data_0_reg_n_0_[14]\,
      DI(1) => \p2_data_0_reg_n_0_[13]\,
      DI(0) => \p2_data_0_reg_n_0_[12]\,
      O(3) => \p3_data_reg[15]_i_1_n_4\,
      O(2) => \p3_data_reg[15]_i_1_n_5\,
      O(1) => \p3_data_reg[15]_i_1_n_6\,
      O(0) => \p3_data_reg[15]_i_1_n_7\,
      S(3) => \p3_data[15]_i_3_n_0\,
      S(2) => \p3_data[15]_i_4_n_0\,
      S(1) => \p3_data[15]_i_5_n_0\,
      S(0) => \p3_data[15]_i_6_n_0\
    );
\p3_data_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p3_data_reg[15]_i_12_n_0\,
      CO(2) => \p3_data_reg[15]_i_12_n_1\,
      CO(1) => \p3_data_reg[15]_i_12_n_2\,
      CO(0) => \p3_data_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[3]\,
      DI(2) => \p2_data_0_reg_n_0_[2]\,
      DI(1) => \p2_data_0_reg_n_0_[1]\,
      DI(0) => \p2_data_0_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_17_n_0\,
      S(2) => \p3_data[15]_i_18_n_0\,
      S(1) => \p3_data[15]_i_19_n_0\,
      S(0) => \p3_data[15]_i_20_n_0\
    );
\p3_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_7_n_0\,
      CO(3) => \p3_data_reg[15]_i_2_n_0\,
      CO(2) => \p3_data_reg[15]_i_2_n_1\,
      CO(1) => \p3_data_reg[15]_i_2_n_2\,
      CO(0) => \p3_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[11]\,
      DI(2) => \p2_data_0_reg_n_0_[10]\,
      DI(1) => \p2_data_0_reg_n_0_[9]\,
      DI(0) => \p2_data_0_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_8_n_0\,
      S(2) => \p3_data[15]_i_9_n_0\,
      S(1) => \p3_data[15]_i_10_n_0\,
      S(0) => \p3_data[15]_i_11_n_0\
    );
\p3_data_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_12_n_0\,
      CO(3) => \p3_data_reg[15]_i_7_n_0\,
      CO(2) => \p3_data_reg[15]_i_7_n_1\,
      CO(1) => \p3_data_reg[15]_i_7_n_2\,
      CO(0) => \p3_data_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[7]\,
      DI(2) => \p2_data_0_reg_n_0_[6]\,
      DI(1) => \p2_data_0_reg_n_0_[5]\,
      DI(0) => \p2_data_0_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_13_n_0\,
      S(2) => \p3_data[15]_i_14_n_0\,
      S(1) => \p3_data[15]_i_15_n_0\,
      S(0) => \p3_data[15]_i_16_n_0\
    );
\p3_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[16]\,
      R => '0'
    );
\p3_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[17]\,
      R => '0'
    );
\p3_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[18]\,
      R => '0'
    );
\p3_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[19]\,
      R => '0'
    );
\p3_data_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_1_n_0\,
      CO(3) => \p3_data_reg[19]_i_1_n_0\,
      CO(2) => \p3_data_reg[19]_i_1_n_1\,
      CO(1) => \p3_data_reg[19]_i_1_n_2\,
      CO(0) => \p3_data_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[19]\,
      DI(2) => \p2_data_0_reg_n_0_[18]\,
      DI(1) => \p2_data_0_reg_n_0_[17]\,
      DI(0) => \p2_data_0_reg_n_0_[16]\,
      O(3) => \p3_data_reg[19]_i_1_n_4\,
      O(2) => \p3_data_reg[19]_i_1_n_5\,
      O(1) => \p3_data_reg[19]_i_1_n_6\,
      O(0) => \p3_data_reg[19]_i_1_n_7\,
      S(3) => \p3_data[19]_i_2_n_0\,
      S(2) => \p3_data[19]_i_3_n_0\,
      S(1) => \p3_data[19]_i_4_n_0\,
      S(0) => \p3_data[19]_i_5_n_0\
    );
\p3_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[20]\,
      R => '0'
    );
\p3_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[21]\,
      R => '0'
    );
\p3_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[22]\,
      R => '0'
    );
\p3_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[23]\,
      R => '0'
    );
\p3_data_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[19]_i_1_n_0\,
      CO(3) => \p3_data_reg[23]_i_1_n_0\,
      CO(2) => \p3_data_reg[23]_i_1_n_1\,
      CO(1) => \p3_data_reg[23]_i_1_n_2\,
      CO(0) => \p3_data_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[23]\,
      DI(2) => \p2_data_0_reg_n_0_[22]\,
      DI(1) => \p2_data_0_reg_n_0_[21]\,
      DI(0) => \p2_data_0_reg_n_0_[20]\,
      O(3) => \p3_data_reg[23]_i_1_n_4\,
      O(2) => \p3_data_reg[23]_i_1_n_5\,
      O(1) => \p3_data_reg[23]_i_1_n_6\,
      O(0) => \p3_data_reg[23]_i_1_n_7\,
      S(3) => \p3_data[23]_i_2_n_0\,
      S(2) => \p3_data[23]_i_3_n_0\,
      S(1) => \p3_data[23]_i_4_n_0\,
      S(0) => \p3_data[23]_i_5_n_0\
    );
\p3_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[24]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[24]\,
      R => '0'
    );
\p3_data_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p3_data_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \p3_data[24]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mem is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_data_reg[0]\ : out STD_LOGIC;
    \hdmi_data_reg[1]\ : out STD_LOGIC;
    \hdmi_data_reg[2]\ : out STD_LOGIC;
    \hdmi_data_reg[5]\ : out STD_LOGIC;
    \hdmi_data_reg[3]\ : out STD_LOGIC;
    \hdmi_data_reg[4]\ : out STD_LOGIC;
    \hdmi_data_reg[8]\ : out STD_LOGIC;
    \hdmi_data_reg[6]\ : out STD_LOGIC;
    \hdmi_data_reg[7]\ : out STD_LOGIC;
    \hdmi_data_reg[11]\ : out STD_LOGIC;
    \hdmi_data_reg[9]\ : out STD_LOGIC;
    \hdmi_data_reg[10]\ : out STD_LOGIC;
    hdmi_tpm_oos_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_data_reg[14]\ : out STD_LOGIC;
    \hdmi_data_reg[12]\ : out STD_LOGIC;
    \hdmi_data_reg[13]\ : out STD_LOGIC;
    \hdmi_data_reg[17]\ : out STD_LOGIC;
    \hdmi_data_reg[15]\ : out STD_LOGIC;
    \hdmi_data_reg[16]\ : out STD_LOGIC;
    \hdmi_data_reg[20]\ : out STD_LOGIC;
    \hdmi_data_reg[18]\ : out STD_LOGIC;
    \hdmi_data_reg[19]\ : out STD_LOGIC;
    \hdmi_data_reg[23]\ : out STD_LOGIC;
    \hdmi_data_reg[21]\ : out STD_LOGIC;
    \hdmi_data_reg[22]\ : out STD_LOGIC;
    hdmi_tpm_oos_reg_0 : out STD_LOGIC;
    hdmi_clk : in STD_LOGIC;
    m_axis_mm2s_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \vdma_wdata_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    vdma_wr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hdmi_tpm_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_data_sel_2d : in STD_LOGIC;
    hdmi_de_2d : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mem : entity is "ad_mem";
end system_axi_hdmi_core_0_ad_mem;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mem is
  signal hdmi_data_2d : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^hdmi_data_reg[0]\ : STD_LOGIC;
  signal \^hdmi_data_reg[10]\ : STD_LOGIC;
  signal \^hdmi_data_reg[11]\ : STD_LOGIC;
  signal \^hdmi_data_reg[12]\ : STD_LOGIC;
  signal \^hdmi_data_reg[13]\ : STD_LOGIC;
  signal \^hdmi_data_reg[14]\ : STD_LOGIC;
  signal \^hdmi_data_reg[15]\ : STD_LOGIC;
  signal \^hdmi_data_reg[16]\ : STD_LOGIC;
  signal \^hdmi_data_reg[17]\ : STD_LOGIC;
  signal \^hdmi_data_reg[18]\ : STD_LOGIC;
  signal \^hdmi_data_reg[19]\ : STD_LOGIC;
  signal \^hdmi_data_reg[1]\ : STD_LOGIC;
  signal \^hdmi_data_reg[20]\ : STD_LOGIC;
  signal \^hdmi_data_reg[21]\ : STD_LOGIC;
  signal \^hdmi_data_reg[22]\ : STD_LOGIC;
  signal \^hdmi_data_reg[23]\ : STD_LOGIC;
  signal \^hdmi_data_reg[2]\ : STD_LOGIC;
  signal \^hdmi_data_reg[3]\ : STD_LOGIC;
  signal \^hdmi_data_reg[4]\ : STD_LOGIC;
  signal \^hdmi_data_reg[5]\ : STD_LOGIC;
  signal \^hdmi_data_reg[6]\ : STD_LOGIC;
  signal \^hdmi_data_reg[7]\ : STD_LOGIC;
  signal \^hdmi_data_reg[8]\ : STD_LOGIC;
  signal \^hdmi_data_reg[9]\ : STD_LOGIC;
  signal NLW_m_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hdmi_data[0]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \hdmi_data[10]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \hdmi_data[11]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \hdmi_data[12]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \hdmi_data[13]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \hdmi_data[14]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \hdmi_data[15]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \hdmi_data[16]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \hdmi_data[17]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \hdmi_data[18]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \hdmi_data[19]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \hdmi_data[1]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \hdmi_data[20]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \hdmi_data[21]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hdmi_data[22]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \hdmi_data[23]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hdmi_data[2]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \hdmi_data[3]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hdmi_data[4]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \hdmi_data[5]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hdmi_data[6]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \hdmi_data[7]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \hdmi_data[8]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \hdmi_data[9]_i_2\ : label is "soft_lutpair53";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg : label is "p0_d48";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg : label is "p0_d48";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of m_ram_reg : label is 24576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of m_ram_reg : label is "m_ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of m_ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of m_ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of m_ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of m_ram_reg : label is 47;
begin
  \hdmi_data_reg[0]\ <= \^hdmi_data_reg[0]\;
  \hdmi_data_reg[10]\ <= \^hdmi_data_reg[10]\;
  \hdmi_data_reg[11]\ <= \^hdmi_data_reg[11]\;
  \hdmi_data_reg[12]\ <= \^hdmi_data_reg[12]\;
  \hdmi_data_reg[13]\ <= \^hdmi_data_reg[13]\;
  \hdmi_data_reg[14]\ <= \^hdmi_data_reg[14]\;
  \hdmi_data_reg[15]\ <= \^hdmi_data_reg[15]\;
  \hdmi_data_reg[16]\ <= \^hdmi_data_reg[16]\;
  \hdmi_data_reg[17]\ <= \^hdmi_data_reg[17]\;
  \hdmi_data_reg[18]\ <= \^hdmi_data_reg[18]\;
  \hdmi_data_reg[19]\ <= \^hdmi_data_reg[19]\;
  \hdmi_data_reg[1]\ <= \^hdmi_data_reg[1]\;
  \hdmi_data_reg[20]\ <= \^hdmi_data_reg[20]\;
  \hdmi_data_reg[21]\ <= \^hdmi_data_reg[21]\;
  \hdmi_data_reg[22]\ <= \^hdmi_data_reg[22]\;
  \hdmi_data_reg[23]\ <= \^hdmi_data_reg[23]\;
  \hdmi_data_reg[2]\ <= \^hdmi_data_reg[2]\;
  \hdmi_data_reg[3]\ <= \^hdmi_data_reg[3]\;
  \hdmi_data_reg[4]\ <= \^hdmi_data_reg[4]\;
  \hdmi_data_reg[5]\ <= \^hdmi_data_reg[5]\;
  \hdmi_data_reg[6]\ <= \^hdmi_data_reg[6]\;
  \hdmi_data_reg[7]\ <= \^hdmi_data_reg[7]\;
  \hdmi_data_reg[8]\ <= \^hdmi_data_reg[8]\;
  \hdmi_data_reg[9]\ <= \^hdmi_data_reg[9]\;
\hdmi_data[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(24),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(0),
      O => \^hdmi_data_reg[0]\
    );
\hdmi_data[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(34),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(10),
      O => \^hdmi_data_reg[10]\
    );
\hdmi_data[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(35),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(11),
      O => \^hdmi_data_reg[11]\
    );
\hdmi_data[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(36),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(12),
      O => \^hdmi_data_reg[12]\
    );
\hdmi_data[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(37),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(13),
      O => \^hdmi_data_reg[13]\
    );
\hdmi_data[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(38),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(14),
      O => \^hdmi_data_reg[14]\
    );
\hdmi_data[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(39),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(15),
      O => \^hdmi_data_reg[15]\
    );
\hdmi_data[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(40),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(16),
      O => \^hdmi_data_reg[16]\
    );
\hdmi_data[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(41),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(17),
      O => \^hdmi_data_reg[17]\
    );
\hdmi_data[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(42),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(18),
      O => \^hdmi_data_reg[18]\
    );
\hdmi_data[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(43),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(19),
      O => \^hdmi_data_reg[19]\
    );
\hdmi_data[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(25),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(1),
      O => \^hdmi_data_reg[1]\
    );
\hdmi_data[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(44),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(20),
      O => \^hdmi_data_reg[20]\
    );
\hdmi_data[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(45),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(21),
      O => \^hdmi_data_reg[21]\
    );
\hdmi_data[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(46),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(22),
      O => \^hdmi_data_reg[22]\
    );
\hdmi_data[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(47),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(23),
      O => \^hdmi_data_reg[23]\
    );
\hdmi_data[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(26),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(2),
      O => \^hdmi_data_reg[2]\
    );
\hdmi_data[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(27),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(3),
      O => \^hdmi_data_reg[3]\
    );
\hdmi_data[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(28),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(4),
      O => \^hdmi_data_reg[4]\
    );
\hdmi_data[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(29),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(5),
      O => \^hdmi_data_reg[5]\
    );
\hdmi_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(30),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(6),
      O => \^hdmi_data_reg[6]\
    );
\hdmi_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(31),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(7),
      O => \^hdmi_data_reg[7]\
    );
\hdmi_data[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(32),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(8),
      O => \^hdmi_data_reg[8]\
    );
\hdmi_data[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(33),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(9),
      O => \^hdmi_data_reg[9]\
    );
\hdmi_tpm_oos0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(23),
      I1 => \^hdmi_data_reg[23]\,
      I2 => \hdmi_tpm_data_reg[23]\(21),
      I3 => \^hdmi_data_reg[21]\,
      I4 => \^hdmi_data_reg[22]\,
      I5 => \hdmi_tpm_data_reg[23]\(22),
      O => hdmi_tpm_oos_reg(3)
    );
\hdmi_tpm_oos0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(20),
      I1 => \^hdmi_data_reg[20]\,
      I2 => \hdmi_tpm_data_reg[23]\(18),
      I3 => \^hdmi_data_reg[18]\,
      I4 => \^hdmi_data_reg[19]\,
      I5 => \hdmi_tpm_data_reg[23]\(19),
      O => hdmi_tpm_oos_reg(2)
    );
\hdmi_tpm_oos0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(17),
      I1 => \^hdmi_data_reg[17]\,
      I2 => \hdmi_tpm_data_reg[23]\(15),
      I3 => \^hdmi_data_reg[15]\,
      I4 => \^hdmi_data_reg[16]\,
      I5 => \hdmi_tpm_data_reg[23]\(16),
      O => hdmi_tpm_oos_reg(1)
    );
\hdmi_tpm_oos0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(14),
      I1 => \^hdmi_data_reg[14]\,
      I2 => \hdmi_tpm_data_reg[23]\(12),
      I3 => \^hdmi_data_reg[12]\,
      I4 => \^hdmi_data_reg[13]\,
      I5 => \hdmi_tpm_data_reg[23]\(13),
      O => hdmi_tpm_oos_reg(0)
    );
hdmi_tpm_oos0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(11),
      I1 => \^hdmi_data_reg[11]\,
      I2 => \hdmi_tpm_data_reg[23]\(9),
      I3 => \^hdmi_data_reg[9]\,
      I4 => \^hdmi_data_reg[10]\,
      I5 => \hdmi_tpm_data_reg[23]\(10),
      O => S(3)
    );
hdmi_tpm_oos0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(8),
      I1 => \^hdmi_data_reg[8]\,
      I2 => \hdmi_tpm_data_reg[23]\(6),
      I3 => \^hdmi_data_reg[6]\,
      I4 => \^hdmi_data_reg[7]\,
      I5 => \hdmi_tpm_data_reg[23]\(7),
      O => S(2)
    );
hdmi_tpm_oos0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(5),
      I1 => \^hdmi_data_reg[5]\,
      I2 => \hdmi_tpm_data_reg[23]\(3),
      I3 => \^hdmi_data_reg[3]\,
      I4 => \^hdmi_data_reg[4]\,
      I5 => \hdmi_tpm_data_reg[23]\(4),
      O => S(1)
    );
hdmi_tpm_oos0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hdmi_data_reg[0]\,
      I1 => \hdmi_tpm_data_reg[23]\(0),
      I2 => \hdmi_tpm_data_reg[23]\(1),
      I3 => \^hdmi_data_reg[1]\,
      I4 => \hdmi_tpm_data_reg[23]\(2),
      I5 => \^hdmi_data_reg[2]\,
      O => S(0)
    );
hdmi_tpm_oos_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hdmi_de_2d,
      I1 => CO(0),
      O => hdmi_tpm_oos_reg_0
    );
m_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => Q(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_m_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_m_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => hdmi_clk,
      CLKBWRCLK => m_axis_mm2s_clk,
      DBITERR => NLW_m_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \vdma_wdata_reg[47]\(31 downto 0),
      DIBDI(31 downto 16) => B"1111111111111111",
      DIBDI(15 downto 0) => \vdma_wdata_reg[47]\(47 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => hdmi_data_2d(31 downto 0),
      DOBDO(31 downto 16) => NLW_m_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => hdmi_data_2d(47 downto 32),
      DOPADOP(3 downto 0) => NLW_m_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_m_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_m_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_m_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_m_ram_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => vdma_wr_reg(0),
      WEBWE(6) => vdma_wr_reg(0),
      WEBWE(5) => vdma_wr_reg(0),
      WEBWE(4) => vdma_wr_reg(0),
      WEBWE(3) => vdma_wr_reg(0),
      WEBWE(2) => vdma_wr_reg(0),
      WEBWE(1) => vdma_wr_reg(0),
      WEBWE(0) => vdma_wr_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_rst is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_clk : in STD_LOGIC;
    up_preset_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_rst : entity is "ad_rst";
end system_axi_hdmi_core_0_ad_rst;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_rst is
  signal rst_p : STD_LOGIC;
begin
rst_p_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => '0',
      PRE => up_preset_s,
      Q => rst_p
    );
rst_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => rst_p,
      PRE => up_preset_s,
      Q => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_rst_0 is
  port (
    up_preset_s : out STD_LOGIC;
    vdma_fs_toggle_m1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vdma_tpm_data_reg[22]\ : out STD_LOGIC;
    m_axis_mm2s_clk : in STD_LOGIC;
    up_resetn : in STD_LOGIC;
    m_axis_mm2s_fsync_ret : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_rst_0 : entity is "ad_rst";
end system_axi_hdmi_core_0_ad_rst_0;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_rst_0 is
  signal rst_p_reg_n_0 : STD_LOGIC;
  signal \^up_preset_s\ : STD_LOGIC;
  signal \^vdma_fs_toggle_m1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  up_preset_s <= \^up_preset_s\;
  vdma_fs_toggle_m1_reg(0) <= \^vdma_fs_toggle_m1_reg\(0);
rst_p_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_resetn,
      O => \^up_preset_s\
    );
rst_p_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => '0',
      PRE => \^up_preset_s\,
      Q => rst_p_reg_n_0
    );
rst_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => rst_p_reg_n_0,
      PRE => \^up_preset_s\,
      Q => \^vdma_fs_toggle_m1_reg\(0)
    );
\vdma_tpm_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^vdma_fs_toggle_m1_reg\(0),
      I1 => m_axis_mm2s_fsync_ret,
      O => \vdma_tpm_data_reg[22]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_ss_444to422 is
  port (
    hdmi_16_hsync_reg : out STD_LOGIC;
    hdmi_16_vsync_reg : out STD_LOGIC;
    hdmi_es_vs_de_reg : out STD_LOGIC;
    hdmi_es_hs_de_reg : out STD_LOGIC;
    s422_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hdmi_es_data_reg[6]\ : out STD_LOGIC;
    \hdmi_es_data_reg[5]\ : out STD_LOGIC;
    \hdmi_es_data_reg[4]\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    s422_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hdmi_es_data_reg[3]\ : out STD_LOGIC;
    \hdmi_es_data_reg[2]\ : out STD_LOGIC;
    \hdmi_es_data_reg[1]\ : out STD_LOGIC;
    \hdmi_es_data_reg[0]\ : out STD_LOGIC;
    \hdmi_es_data_reg[14]\ : out STD_LOGIC;
    \hdmi_es_data_reg[13]\ : out STD_LOGIC;
    \hdmi_es_data_reg[12]\ : out STD_LOGIC;
    hdmi_es_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hdmi_es_data_reg[11]\ : out STD_LOGIC;
    \hdmi_es_data_reg[10]\ : out STD_LOGIC;
    \hdmi_es_data_reg[9]\ : out STD_LOGIC;
    \hdmi_es_data_reg[8]\ : out STD_LOGIC;
    \hdmi_es_data_reg[0]_0\ : out STD_LOGIC;
    hdmi_36_hsync : in STD_LOGIC;
    hdmi_clk : in STD_LOGIC;
    hdmi_36_vsync : in STD_LOGIC;
    hdmi_vsync_data_e_reg : in STD_LOGIC;
    hdmi_hsync_data_e_reg : in STD_LOGIC;
    \d_data_cntrl_reg[187]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s444_de : in STD_LOGIC;
    hdmi_36_data : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_ss_444to422 : entity is "ad_ss_444to422";
end system_axi_hdmi_core_0_ad_ss_444to422;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_ss_444to422 is
  signal cb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cb[1]_i_2_n_0\ : STD_LOGIC;
  signal \cb[1]_i_3_n_0\ : STD_LOGIC;
  signal \cb[1]_i_4_n_0\ : STD_LOGIC;
  signal \cb[1]_i_5_n_0\ : STD_LOGIC;
  signal \cb[1]_i_6_n_0\ : STD_LOGIC;
  signal \cb[1]_i_7_n_0\ : STD_LOGIC;
  signal \cb[5]_i_2_n_0\ : STD_LOGIC;
  signal \cb[5]_i_3_n_0\ : STD_LOGIC;
  signal \cb[5]_i_4_n_0\ : STD_LOGIC;
  signal \cb[5]_i_5_n_0\ : STD_LOGIC;
  signal \cb[5]_i_6_n_0\ : STD_LOGIC;
  signal \cb[5]_i_7_n_0\ : STD_LOGIC;
  signal \cb[5]_i_8_n_0\ : STD_LOGIC;
  signal \cb[5]_i_9_n_0\ : STD_LOGIC;
  signal \cb[7]_i_2_n_0\ : STD_LOGIC;
  signal \cb_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \cb_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \cb_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \cb_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \cb_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \cb_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \cb_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal cr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cr[1]_i_2_n_0\ : STD_LOGIC;
  signal \cr[1]_i_3_n_0\ : STD_LOGIC;
  signal \cr[1]_i_4_n_0\ : STD_LOGIC;
  signal \cr[1]_i_5_n_0\ : STD_LOGIC;
  signal \cr[1]_i_6_n_0\ : STD_LOGIC;
  signal \cr[1]_i_7_n_0\ : STD_LOGIC;
  signal \cr[5]_i_2_n_0\ : STD_LOGIC;
  signal \cr[5]_i_3_n_0\ : STD_LOGIC;
  signal \cr[5]_i_4_n_0\ : STD_LOGIC;
  signal \cr[5]_i_5_n_0\ : STD_LOGIC;
  signal \cr[5]_i_6_n_0\ : STD_LOGIC;
  signal \cr[5]_i_7_n_0\ : STD_LOGIC;
  signal \cr[5]_i_8_n_0\ : STD_LOGIC;
  signal \cr[5]_i_9_n_0\ : STD_LOGIC;
  signal \cr[7]_i_2_n_0\ : STD_LOGIC;
  signal cr_cb_sel : STD_LOGIC;
  signal cr_cb_sel_i_1_n_0 : STD_LOGIC;
  signal cr_cb_sel_i_2_n_0 : STD_LOGIC;
  signal \cr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \cr_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \cr_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \cr_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \cr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \cr_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \cr_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \cr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal cr_s : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal hdmi_es_data2 : STD_LOGIC;
  signal hdmi_es_data23_in : STD_LOGIC;
  signal \hdmi_es_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data[7]_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s422_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s422_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^s422_sync\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s444_data_2d : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \s444_data_3d_reg_n_0_[0]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[10]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[11]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[12]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[13]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[14]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[15]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[16]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[17]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[18]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[19]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[1]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[20]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[21]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[22]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[23]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[2]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[3]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[4]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[5]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[6]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[7]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[8]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[9]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[10]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[11]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[12]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[13]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[14]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[15]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[7]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[8]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[9]\ : STD_LOGIC;
  signal s444_sync_2d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s444_sync_3d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s444_sync_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cb_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_cb_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cb_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cr_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_cr_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cr_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \cb[1]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \cb[1]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \cb[1]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \cb[5]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \cb[5]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \cb[5]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \cb[5]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \cb[5]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \cb[5]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \cb[5]_i_9\ : label is "lutpair2";
  attribute HLUTNM of \cr[1]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \cr[1]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \cr[1]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \cr[5]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \cr[5]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \cr[5]_i_4\ : label is "lutpair7";
  attribute HLUTNM of \cr[5]_i_5\ : label is "lutpair6";
  attribute HLUTNM of \cr[5]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \cr[5]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \cr[5]_i_9\ : label is "lutpair7";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hdmi_es_data[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hdmi_es_data[10]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \hdmi_es_data[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \hdmi_es_data[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \hdmi_es_data[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hdmi_es_data[14]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \hdmi_es_data[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hdmi_es_data[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hdmi_es_data[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hdmi_es_data[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hdmi_es_data[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hdmi_es_data[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hdmi_es_data[8]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \hdmi_es_data[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s422_data[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s422_data[11]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s422_data[12]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s422_data[13]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s422_data[14]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s422_data[15]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s422_data[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s422_data[9]_i_1\ : label is "soft_lutpair66";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \s422_sync_reg[1]_srl5\ : label is "inst/\i_tx_core/i_ss_444to422/s422_sync_reg ";
  attribute srl_name : string;
  attribute srl_name of \s422_sync_reg[1]_srl5\ : label is "inst/\i_tx_core/i_ss_444to422/s422_sync_reg[1]_srl5 ";
  attribute srl_bus_name of \s422_sync_reg[2]_srl5\ : label is "inst/\i_tx_core/i_ss_444to422/s422_sync_reg ";
  attribute srl_name of \s422_sync_reg[2]_srl5\ : label is "inst/\i_tx_core/i_ss_444to422/s422_sync_reg[2]_srl5 ";
  attribute srl_bus_name of \s422_sync_reg[3]_srl4\ : label is "inst/\i_tx_core/i_ss_444to422/s422_sync_reg ";
  attribute srl_name of \s422_sync_reg[3]_srl4\ : label is "inst/\i_tx_core/i_ss_444to422/s422_sync_reg[3]_srl4 ";
  attribute srl_bus_name of \s422_sync_reg[4]_srl4\ : label is "inst/\i_tx_core/i_ss_444to422/s422_sync_reg ";
  attribute srl_name of \s422_sync_reg[4]_srl4\ : label is "inst/\i_tx_core/i_ss_444to422/s422_sync_reg[4]_srl4 ";
begin
  s422_data(15 downto 0) <= \^s422_data\(15 downto 0);
  s422_sync(0) <= \^s422_sync\(0);
\cb[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[2]\,
      I1 => s444_data_2d(1),
      I2 => \s444_data_d_reg_n_0_[2]\,
      O => \cb[1]_i_2_n_0\
    );
\cb[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \s444_data_d_reg_n_0_[2]\,
      I1 => \s444_data_3d_reg_n_0_[2]\,
      I2 => s444_data_2d(1),
      O => \cb[1]_i_3_n_0\
    );
\cb[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[3]\,
      I1 => s444_data_2d(2),
      I2 => \s444_data_d_reg_n_0_[3]\,
      I3 => \cb[1]_i_2_n_0\,
      O => \cb[1]_i_4_n_0\
    );
\cb[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[2]\,
      I1 => s444_data_2d(1),
      I2 => \s444_data_d_reg_n_0_[2]\,
      I3 => s444_data_2d(0),
      I4 => \s444_data_3d_reg_n_0_[1]\,
      O => \cb[1]_i_5_n_0\
    );
\cb[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[1]\,
      I1 => s444_data_2d(0),
      I2 => \s444_data_d_reg_n_0_[1]\,
      O => \cb[1]_i_6_n_0\
    );
\cb[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s444_data_d_reg_n_0_[0]\,
      I1 => \s444_data_3d_reg_n_0_[0]\,
      O => \cb[1]_i_7_n_0\
    );
\cb[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[6]\,
      I1 => s444_data_2d(5),
      I2 => \s444_data_d_reg_n_0_[6]\,
      O => \cb[5]_i_2_n_0\
    );
\cb[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[5]\,
      I1 => s444_data_2d(4),
      I2 => \s444_data_d_reg_n_0_[5]\,
      O => \cb[5]_i_3_n_0\
    );
\cb[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[4]\,
      I1 => s444_data_2d(3),
      I2 => \s444_data_d_reg_n_0_[4]\,
      O => \cb[5]_i_4_n_0\
    );
\cb[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[3]\,
      I1 => s444_data_2d(2),
      I2 => \s444_data_d_reg_n_0_[3]\,
      O => \cb[5]_i_5_n_0\
    );
\cb[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cb[5]_i_2_n_0\,
      I1 => s444_data_2d(6),
      I2 => \s444_data_3d_reg_n_0_[7]\,
      I3 => \s444_data_d_reg_n_0_[7]\,
      O => \cb[5]_i_6_n_0\
    );
\cb[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[6]\,
      I1 => s444_data_2d(5),
      I2 => \s444_data_d_reg_n_0_[6]\,
      I3 => \cb[5]_i_3_n_0\,
      O => \cb[5]_i_7_n_0\
    );
\cb[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[5]\,
      I1 => s444_data_2d(4),
      I2 => \s444_data_d_reg_n_0_[5]\,
      I3 => \cb[5]_i_4_n_0\,
      O => \cb[5]_i_8_n_0\
    );
\cb[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[4]\,
      I1 => s444_data_2d(3),
      I2 => \s444_data_d_reg_n_0_[4]\,
      I3 => \cb[5]_i_5_n_0\,
      O => \cb[5]_i_9_n_0\
    );
\cb[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \s444_data_d_reg_n_0_[7]\,
      I1 => s444_data_2d(6),
      I2 => \s444_data_3d_reg_n_0_[7]\,
      I3 => s444_data_2d(7),
      O => \cb[7]_i_2_n_0\
    );
\cb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(0),
      Q => cb(0),
      R => '0'
    );
\cb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(1),
      Q => cb(1),
      R => '0'
    );
\cb_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cb_reg[1]_i_1_n_0\,
      CO(2) => \cb_reg[1]_i_1_n_1\,
      CO(1) => \cb_reg[1]_i_1_n_2\,
      CO(0) => \cb_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cb[1]_i_2_n_0\,
      DI(2) => \cb[1]_i_3_n_0\,
      DI(1) => \s444_data_d_reg_n_0_[1]\,
      DI(0) => \s444_data_d_reg_n_0_[0]\,
      O(3 downto 2) => p_0_in(1 downto 0),
      O(1 downto 0) => \NLW_cb_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \cb[1]_i_4_n_0\,
      S(2) => \cb[1]_i_5_n_0\,
      S(1) => \cb[1]_i_6_n_0\,
      S(0) => \cb[1]_i_7_n_0\
    );
\cb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(2),
      Q => cb(2),
      R => '0'
    );
\cb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(3),
      Q => cb(3),
      R => '0'
    );
\cb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(4),
      Q => cb(4),
      R => '0'
    );
\cb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(5),
      Q => cb(5),
      R => '0'
    );
\cb_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cb_reg[1]_i_1_n_0\,
      CO(3) => \cb_reg[5]_i_1_n_0\,
      CO(2) => \cb_reg[5]_i_1_n_1\,
      CO(1) => \cb_reg[5]_i_1_n_2\,
      CO(0) => \cb_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cb[5]_i_2_n_0\,
      DI(2) => \cb[5]_i_3_n_0\,
      DI(1) => \cb[5]_i_4_n_0\,
      DI(0) => \cb[5]_i_5_n_0\,
      O(3 downto 0) => p_0_in(5 downto 2),
      S(3) => \cb[5]_i_6_n_0\,
      S(2) => \cb[5]_i_7_n_0\,
      S(1) => \cb[5]_i_8_n_0\,
      S(0) => \cb[5]_i_9_n_0\
    );
\cb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(6),
      Q => cb(6),
      R => '0'
    );
\cb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(7),
      Q => cb(7),
      R => '0'
    );
\cb_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cb_reg[5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cb_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in(7),
      CO(0) => \NLW_cb_reg[7]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => s444_data_2d(7),
      O(3 downto 1) => \NLW_cb_reg[7]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(6),
      S(3 downto 1) => B"001",
      S(0) => \cb[7]_i_2_n_0\
    );
\cr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[18]\,
      I1 => s444_data_2d(17),
      I2 => p_1_in(2),
      O => \cr[1]_i_2_n_0\
    );
\cr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \s444_data_3d_reg_n_0_[18]\,
      I2 => s444_data_2d(17),
      O => \cr[1]_i_3_n_0\
    );
\cr[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[19]\,
      I1 => s444_data_2d(18),
      I2 => p_1_in(3),
      I3 => \cr[1]_i_2_n_0\,
      O => \cr[1]_i_4_n_0\
    );
\cr[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[18]\,
      I1 => s444_data_2d(17),
      I2 => p_1_in(2),
      I3 => s444_data_2d(16),
      I4 => \s444_data_3d_reg_n_0_[17]\,
      O => \cr[1]_i_5_n_0\
    );
\cr[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[17]\,
      I1 => s444_data_2d(16),
      I2 => p_1_in(1),
      O => \cr[1]_i_6_n_0\
    );
\cr[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \s444_data_3d_reg_n_0_[16]\,
      O => \cr[1]_i_7_n_0\
    );
\cr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[22]\,
      I1 => s444_data_2d(21),
      I2 => p_1_in(6),
      O => \cr[5]_i_2_n_0\
    );
\cr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[21]\,
      I1 => s444_data_2d(20),
      I2 => p_1_in(5),
      O => \cr[5]_i_3_n_0\
    );
\cr[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[20]\,
      I1 => s444_data_2d(19),
      I2 => p_1_in(4),
      O => \cr[5]_i_4_n_0\
    );
\cr[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[19]\,
      I1 => s444_data_2d(18),
      I2 => p_1_in(3),
      O => \cr[5]_i_5_n_0\
    );
\cr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cr[5]_i_2_n_0\,
      I1 => s444_data_2d(22),
      I2 => \s444_data_3d_reg_n_0_[23]\,
      I3 => p_1_in(7),
      O => \cr[5]_i_6_n_0\
    );
\cr[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[22]\,
      I1 => s444_data_2d(21),
      I2 => p_1_in(6),
      I3 => \cr[5]_i_3_n_0\,
      O => \cr[5]_i_7_n_0\
    );
\cr[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[21]\,
      I1 => s444_data_2d(20),
      I2 => p_1_in(5),
      I3 => \cr[5]_i_4_n_0\,
      O => \cr[5]_i_8_n_0\
    );
\cr[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[20]\,
      I1 => s444_data_2d(19),
      I2 => p_1_in(4),
      I3 => \cr[5]_i_5_n_0\,
      O => \cr[5]_i_9_n_0\
    );
\cr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => s444_data_2d(22),
      I2 => \s444_data_3d_reg_n_0_[23]\,
      I3 => s444_data_2d(23),
      O => \cr[7]_i_2_n_0\
    );
cr_cb_sel_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s444_sync_3d(0),
      O => cr_cb_sel_i_1_n_0
    );
cr_cb_sel_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cr_cb_sel,
      O => cr_cb_sel_i_2_n_0
    );
cr_cb_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_cb_sel_i_2_n_0,
      Q => cr_cb_sel,
      R => cr_cb_sel_i_1_n_0
    );
\cr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(2),
      Q => cr(0),
      R => '0'
    );
\cr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(3),
      Q => cr(1),
      R => '0'
    );
\cr_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cr_reg[1]_i_1_n_0\,
      CO(2) => \cr_reg[1]_i_1_n_1\,
      CO(1) => \cr_reg[1]_i_1_n_2\,
      CO(0) => \cr_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cr[1]_i_2_n_0\,
      DI(2) => \cr[1]_i_3_n_0\,
      DI(1 downto 0) => p_1_in(1 downto 0),
      O(3 downto 2) => cr_s(3 downto 2),
      O(1 downto 0) => \NLW_cr_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \cr[1]_i_4_n_0\,
      S(2) => \cr[1]_i_5_n_0\,
      S(1) => \cr[1]_i_6_n_0\,
      S(0) => \cr[1]_i_7_n_0\
    );
\cr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(4),
      Q => cr(2),
      R => '0'
    );
\cr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(5),
      Q => cr(3),
      R => '0'
    );
\cr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(6),
      Q => cr(4),
      R => '0'
    );
\cr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(7),
      Q => cr(5),
      R => '0'
    );
\cr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_reg[1]_i_1_n_0\,
      CO(3) => \cr_reg[5]_i_1_n_0\,
      CO(2) => \cr_reg[5]_i_1_n_1\,
      CO(1) => \cr_reg[5]_i_1_n_2\,
      CO(0) => \cr_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cr[5]_i_2_n_0\,
      DI(2) => \cr[5]_i_3_n_0\,
      DI(1) => \cr[5]_i_4_n_0\,
      DI(0) => \cr[5]_i_5_n_0\,
      O(3 downto 0) => cr_s(7 downto 4),
      S(3) => \cr[5]_i_6_n_0\,
      S(2) => \cr[5]_i_7_n_0\,
      S(1) => \cr[5]_i_8_n_0\,
      S(0) => \cr[5]_i_9_n_0\
    );
\cr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(8),
      Q => cr(6),
      R => '0'
    );
\cr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(9),
      Q => cr(7),
      R => '0'
    );
\cr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_reg[5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cr_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cr_s(9),
      CO(0) => \NLW_cr_reg[7]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => s444_data_2d(23),
      O(3 downto 1) => \NLW_cr_reg[7]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => cr_s(8),
      S(3 downto 1) => B"001",
      S(0) => \cr[7]_i_2_n_0\
    );
\hdmi_es_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => hdmi_es_data23_in,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \hdmi_es_data[7]_i_3_n_0\,
      I3 => \^s422_data\(0),
      O => \hdmi_es_data_reg[0]\
    );
\hdmi_es_data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => hdmi_es_data2,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \hdmi_es_data[15]_i_3_n_0\,
      I3 => \^s422_data\(10),
      O => \hdmi_es_data_reg[10]\
    );
\hdmi_es_data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => hdmi_es_data2,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \hdmi_es_data[15]_i_3_n_0\,
      I3 => \^s422_data\(11),
      O => \hdmi_es_data_reg[11]\
    );
\hdmi_es_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0D0D1"
    )
        port map (
      I0 => hdmi_es_data2,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \^s422_data\(12),
      I3 => \^s422_data\(13),
      I4 => \^s422_data\(14),
      I5 => \^s422_data\(15),
      O => \hdmi_es_data_reg[12]\
    );
\hdmi_es_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => hdmi_es_data2,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \^s422_data\(13),
      O => \hdmi_es_data_reg[13]\
    );
\hdmi_es_data[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s422_sync\(0),
      O => \hdmi_es_data_reg[0]_0\
    );
\hdmi_es_data[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => hdmi_es_data2,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \^s422_data\(14),
      O => \hdmi_es_data_reg[14]\
    );
\hdmi_es_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => hdmi_es_data2,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \^s422_data\(15),
      I3 => \hdmi_es_data[15]_i_3_n_0\,
      I4 => \^s422_sync\(0),
      O => hdmi_es_data(0)
    );
\hdmi_es_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808000000000"
    )
        port map (
      I0 => \^s422_data\(14),
      I1 => \^s422_data\(15),
      I2 => \^s422_data\(12),
      I3 => \^s422_data\(11),
      I4 => \^s422_data\(10),
      I5 => \^s422_data\(13),
      O => hdmi_es_data2
    );
\hdmi_es_data[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^s422_data\(13),
      I1 => \^s422_data\(12),
      I2 => \^s422_data\(14),
      I3 => \^s422_data\(15),
      I4 => \d_data_cntrl_reg[187]\(0),
      O => \hdmi_es_data[15]_i_3_n_0\
    );
\hdmi_es_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => hdmi_es_data23_in,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \hdmi_es_data[7]_i_3_n_0\,
      I3 => \^s422_data\(1),
      O => \hdmi_es_data_reg[1]\
    );
\hdmi_es_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => hdmi_es_data23_in,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \hdmi_es_data[7]_i_3_n_0\,
      I3 => \^s422_data\(2),
      O => \hdmi_es_data_reg[2]\
    );
\hdmi_es_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => hdmi_es_data23_in,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \hdmi_es_data[7]_i_3_n_0\,
      I3 => \^s422_data\(3),
      O => \hdmi_es_data_reg[3]\
    );
\hdmi_es_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0D0D1"
    )
        port map (
      I0 => hdmi_es_data23_in,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \^s422_data\(4),
      I3 => \^s422_data\(5),
      I4 => \^s422_data\(6),
      I5 => \^s422_data\(7),
      O => \hdmi_es_data_reg[4]\
    );
\hdmi_es_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => hdmi_es_data23_in,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \^s422_data\(5),
      O => \hdmi_es_data_reg[5]\
    );
\hdmi_es_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => hdmi_es_data23_in,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \^s422_data\(6),
      O => \hdmi_es_data_reg[6]\
    );
\hdmi_es_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => hdmi_es_data23_in,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \^s422_data\(7),
      I3 => \hdmi_es_data[7]_i_3_n_0\,
      I4 => \^s422_sync\(0),
      O => p_2_out(0)
    );
\hdmi_es_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808000000000"
    )
        port map (
      I0 => \^s422_data\(6),
      I1 => \^s422_data\(7),
      I2 => \^s422_data\(4),
      I3 => \^s422_data\(3),
      I4 => \^s422_data\(2),
      I5 => \^s422_data\(5),
      O => hdmi_es_data23_in
    );
\hdmi_es_data[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^s422_data\(5),
      I1 => \^s422_data\(4),
      I2 => \^s422_data\(6),
      I3 => \^s422_data\(7),
      I4 => \d_data_cntrl_reg[187]\(0),
      O => \hdmi_es_data[7]_i_3_n_0\
    );
\hdmi_es_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => hdmi_es_data2,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \hdmi_es_data[15]_i_3_n_0\,
      I3 => \^s422_data\(8),
      O => \hdmi_es_data_reg[8]\
    );
\hdmi_es_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => hdmi_es_data2,
      I1 => \d_data_cntrl_reg[187]\(0),
      I2 => \hdmi_es_data[15]_i_3_n_0\,
      I3 => \^s422_data\(9),
      O => \hdmi_es_data_reg[9]\
    );
\s422_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(2),
      I1 => cr_cb_sel,
      I2 => cb(2),
      O => \s422_data[10]_i_1_n_0\
    );
\s422_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(3),
      I1 => cr_cb_sel,
      I2 => cb(3),
      O => \s422_data[11]_i_1_n_0\
    );
\s422_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(4),
      I1 => cr_cb_sel,
      I2 => cb(4),
      O => \s422_data[12]_i_1_n_0\
    );
\s422_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(5),
      I1 => cr_cb_sel,
      I2 => cb(5),
      O => \s422_data[13]_i_1_n_0\
    );
\s422_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(6),
      I1 => cr_cb_sel,
      I2 => cb(6),
      O => \s422_data[14]_i_1_n_0\
    );
\s422_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(7),
      I1 => cr_cb_sel,
      I2 => cb(7),
      O => \s422_data[15]_i_1_n_0\
    );
\s422_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(0),
      I1 => cr_cb_sel,
      I2 => cb(0),
      O => \s422_data[8]_i_1_n_0\
    );
\s422_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(1),
      I1 => cr_cb_sel,
      I2 => cb(1),
      O => \s422_data[9]_i_1_n_0\
    );
\s422_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[8]\,
      Q => \^s422_data\(0),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[10]_i_1_n_0\,
      Q => \^s422_data\(10),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[11]_i_1_n_0\,
      Q => \^s422_data\(11),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[12]_i_1_n_0\,
      Q => \^s422_data\(12),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[13]_i_1_n_0\,
      Q => \^s422_data\(13),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[14]_i_1_n_0\,
      Q => \^s422_data\(14),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[15]_i_1_n_0\,
      Q => \^s422_data\(15),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[9]\,
      Q => \^s422_data\(1),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[10]\,
      Q => \^s422_data\(2),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[11]\,
      Q => \^s422_data\(3),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[12]\,
      Q => \^s422_data\(4),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[13]\,
      Q => \^s422_data\(5),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[14]\,
      Q => \^s422_data\(6),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[15]\,
      Q => \^s422_data\(7),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[8]_i_1_n_0\,
      Q => \^s422_data\(8),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[9]_i_1_n_0\,
      Q => \^s422_data\(9),
      R => cr_cb_sel_i_1_n_0
    );
\s422_sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => s444_sync_3d(0),
      Q => \^s422_sync\(0),
      R => '0'
    );
\s422_sync_reg[1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_vsync_data_e_reg,
      Q => hdmi_es_vs_de_reg
    );
\s422_sync_reg[2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hsync_data_e_reg,
      Q => hdmi_es_hs_de_reg
    );
\s422_sync_reg[3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_36_vsync,
      Q => hdmi_16_vsync_reg
    );
\s422_sync_reg[4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_36_hsync,
      Q => hdmi_16_hsync_reg
    );
\s444_data_2d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[0]\,
      Q => s444_data_2d(0),
      R => '0'
    );
\s444_data_2d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[10]\,
      Q => s444_data_2d(10),
      R => '0'
    );
\s444_data_2d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[11]\,
      Q => s444_data_2d(11),
      R => '0'
    );
\s444_data_2d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[12]\,
      Q => s444_data_2d(12),
      R => '0'
    );
\s444_data_2d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[13]\,
      Q => s444_data_2d(13),
      R => '0'
    );
\s444_data_2d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[14]\,
      Q => s444_data_2d(14),
      R => '0'
    );
\s444_data_2d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[15]\,
      Q => s444_data_2d(15),
      R => '0'
    );
\s444_data_2d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(0),
      Q => s444_data_2d(16),
      R => '0'
    );
\s444_data_2d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(1),
      Q => s444_data_2d(17),
      R => '0'
    );
\s444_data_2d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(2),
      Q => s444_data_2d(18),
      R => '0'
    );
\s444_data_2d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(3),
      Q => s444_data_2d(19),
      R => '0'
    );
\s444_data_2d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[1]\,
      Q => s444_data_2d(1),
      R => '0'
    );
\s444_data_2d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(4),
      Q => s444_data_2d(20),
      R => '0'
    );
\s444_data_2d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(5),
      Q => s444_data_2d(21),
      R => '0'
    );
\s444_data_2d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(6),
      Q => s444_data_2d(22),
      R => '0'
    );
\s444_data_2d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(7),
      Q => s444_data_2d(23),
      R => '0'
    );
\s444_data_2d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[2]\,
      Q => s444_data_2d(2),
      R => '0'
    );
\s444_data_2d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[3]\,
      Q => s444_data_2d(3),
      R => '0'
    );
\s444_data_2d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[4]\,
      Q => s444_data_2d(4),
      R => '0'
    );
\s444_data_2d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[5]\,
      Q => s444_data_2d(5),
      R => '0'
    );
\s444_data_2d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[6]\,
      Q => s444_data_2d(6),
      R => '0'
    );
\s444_data_2d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[7]\,
      Q => s444_data_2d(7),
      R => '0'
    );
\s444_data_2d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[8]\,
      Q => s444_data_2d(8),
      R => '0'
    );
\s444_data_2d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[9]\,
      Q => s444_data_2d(9),
      R => '0'
    );
\s444_data_3d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(0),
      Q => \s444_data_3d_reg_n_0_[0]\,
      R => '0'
    );
\s444_data_3d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(10),
      Q => \s444_data_3d_reg_n_0_[10]\,
      R => '0'
    );
\s444_data_3d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(11),
      Q => \s444_data_3d_reg_n_0_[11]\,
      R => '0'
    );
\s444_data_3d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(12),
      Q => \s444_data_3d_reg_n_0_[12]\,
      R => '0'
    );
\s444_data_3d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(13),
      Q => \s444_data_3d_reg_n_0_[13]\,
      R => '0'
    );
\s444_data_3d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(14),
      Q => \s444_data_3d_reg_n_0_[14]\,
      R => '0'
    );
\s444_data_3d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(15),
      Q => \s444_data_3d_reg_n_0_[15]\,
      R => '0'
    );
\s444_data_3d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(16),
      Q => \s444_data_3d_reg_n_0_[16]\,
      R => '0'
    );
\s444_data_3d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(17),
      Q => \s444_data_3d_reg_n_0_[17]\,
      R => '0'
    );
\s444_data_3d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(18),
      Q => \s444_data_3d_reg_n_0_[18]\,
      R => '0'
    );
\s444_data_3d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(19),
      Q => \s444_data_3d_reg_n_0_[19]\,
      R => '0'
    );
\s444_data_3d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(1),
      Q => \s444_data_3d_reg_n_0_[1]\,
      R => '0'
    );
\s444_data_3d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(20),
      Q => \s444_data_3d_reg_n_0_[20]\,
      R => '0'
    );
\s444_data_3d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(21),
      Q => \s444_data_3d_reg_n_0_[21]\,
      R => '0'
    );
\s444_data_3d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(22),
      Q => \s444_data_3d_reg_n_0_[22]\,
      R => '0'
    );
\s444_data_3d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(23),
      Q => \s444_data_3d_reg_n_0_[23]\,
      R => '0'
    );
\s444_data_3d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(2),
      Q => \s444_data_3d_reg_n_0_[2]\,
      R => '0'
    );
\s444_data_3d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(3),
      Q => \s444_data_3d_reg_n_0_[3]\,
      R => '0'
    );
\s444_data_3d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(4),
      Q => \s444_data_3d_reg_n_0_[4]\,
      R => '0'
    );
\s444_data_3d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(5),
      Q => \s444_data_3d_reg_n_0_[5]\,
      R => '0'
    );
\s444_data_3d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(6),
      Q => \s444_data_3d_reg_n_0_[6]\,
      R => '0'
    );
\s444_data_3d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(7),
      Q => \s444_data_3d_reg_n_0_[7]\,
      R => '0'
    );
\s444_data_3d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(8),
      Q => \s444_data_3d_reg_n_0_[8]\,
      R => '0'
    );
\s444_data_3d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(9),
      Q => \s444_data_3d_reg_n_0_[9]\,
      R => '0'
    );
\s444_data_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(0),
      Q => \s444_data_d_reg_n_0_[0]\,
      R => '0'
    );
\s444_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(10),
      Q => \s444_data_d_reg_n_0_[10]\,
      R => '0'
    );
\s444_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(11),
      Q => \s444_data_d_reg_n_0_[11]\,
      R => '0'
    );
\s444_data_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(12),
      Q => \s444_data_d_reg_n_0_[12]\,
      R => '0'
    );
\s444_data_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(13),
      Q => \s444_data_d_reg_n_0_[13]\,
      R => '0'
    );
\s444_data_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(14),
      Q => \s444_data_d_reg_n_0_[14]\,
      R => '0'
    );
\s444_data_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(15),
      Q => \s444_data_d_reg_n_0_[15]\,
      R => '0'
    );
\s444_data_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(16),
      Q => p_1_in(0),
      R => '0'
    );
\s444_data_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(17),
      Q => p_1_in(1),
      R => '0'
    );
\s444_data_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(18),
      Q => p_1_in(2),
      R => '0'
    );
\s444_data_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(19),
      Q => p_1_in(3),
      R => '0'
    );
\s444_data_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(1),
      Q => \s444_data_d_reg_n_0_[1]\,
      R => '0'
    );
\s444_data_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(20),
      Q => p_1_in(4),
      R => '0'
    );
\s444_data_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(21),
      Q => p_1_in(5),
      R => '0'
    );
\s444_data_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(22),
      Q => p_1_in(6),
      R => '0'
    );
\s444_data_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(23),
      Q => p_1_in(7),
      R => '0'
    );
\s444_data_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(2),
      Q => \s444_data_d_reg_n_0_[2]\,
      R => '0'
    );
\s444_data_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(3),
      Q => \s444_data_d_reg_n_0_[3]\,
      R => '0'
    );
\s444_data_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(4),
      Q => \s444_data_d_reg_n_0_[4]\,
      R => '0'
    );
\s444_data_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(5),
      Q => \s444_data_d_reg_n_0_[5]\,
      R => '0'
    );
\s444_data_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(6),
      Q => \s444_data_d_reg_n_0_[6]\,
      R => '0'
    );
\s444_data_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(7),
      Q => \s444_data_d_reg_n_0_[7]\,
      R => '0'
    );
\s444_data_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(8),
      Q => \s444_data_d_reg_n_0_[8]\,
      R => '0'
    );
\s444_data_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_de,
      D => hdmi_36_data(9),
      Q => \s444_data_d_reg_n_0_[9]\,
      R => '0'
    );
\s444_sync_2d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => s444_sync_d(0),
      Q => s444_sync_2d(0),
      R => '0'
    );
\s444_sync_3d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => s444_sync_2d(0),
      Q => s444_sync_3d(0),
      R => '0'
    );
\s444_sync_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => s444_de,
      Q => s444_sync_d(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_axi_hdmi_tx_vdma is
  port (
    m_axis_mm2s_fsync : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    vdma_fs_ret_toggle_s : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axis_mm2s_tready : out STD_LOGIC;
    vdma_tpm_oos_s : out STD_LOGIC;
    vdma_unf_s : out STD_LOGIC;
    vdma_ovf_s : out STD_LOGIC;
    m_ram_reg : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \hdmi_fs_waddr_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_fs_toggle_s : in STD_LOGIC;
    m_axis_mm2s_clk : in STD_LOGIC;
    m_axis_mm2s_fsync_ret : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_axi_hdmi_tx_vdma : entity is "axi_hdmi_tx_vdma";
end system_axi_hdmi_core_0_axi_hdmi_tx_vdma;

architecture STRUCTURE of system_axi_hdmi_core_0_axi_hdmi_tx_vdma is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \g2b_return__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axis_mm2s_tready\ : STD_LOGIC;
  signal \^m_ram_reg\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in11_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal vdma_addr_diff : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vdma_addr_diff_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \vdma_addr_diff_s_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_n_1\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_n_2\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_n_3\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__1_i_1_n_0\ : STD_LOGIC;
  signal vdma_addr_diff_s_carry_i_1_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_i_2_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_i_3_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_i_4_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_n_1 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_n_2 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_n_3 : STD_LOGIC;
  signal vdma_almost_empty : STD_LOGIC;
  signal vdma_almost_empty_i_1_n_0 : STD_LOGIC;
  signal vdma_almost_full : STD_LOGIC;
  signal vdma_almost_full_i_1_n_0 : STD_LOGIC;
  signal vdma_almost_full_i_2_n_0 : STD_LOGIC;
  signal vdma_fs0 : STD_LOGIC;
  signal vdma_fs_ret_toggle_i_1_n_0 : STD_LOGIC;
  signal \^vdma_fs_ret_toggle_s\ : STD_LOGIC;
  signal vdma_fs_toggle_m1 : STD_LOGIC;
  signal vdma_fs_toggle_m2 : STD_LOGIC;
  signal vdma_fs_toggle_m3 : STD_LOGIC;
  signal vdma_ovf_i_1_n_0 : STD_LOGIC;
  signal vdma_raddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vdma_raddr_g_m1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \vdma_raddr_g_m2_reg_n_0_[0]\ : STD_LOGIC;
  signal \vdma_raddr_g_m2_reg_n_0_[7]\ : STD_LOGIC;
  signal vdma_ready_i_1_n_0 : STD_LOGIC;
  signal vdma_ready_i_2_n_0 : STD_LOGIC;
  signal vdma_ready_i_3_n_0 : STD_LOGIC;
  signal \vdma_tpm_data[0]_i_3_n_0\ : STD_LOGIC;
  signal vdma_tpm_data_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \vdma_tpm_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal vdma_tpm_oos0 : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_n_1\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_n_2\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_n_3\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_n_1\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_n_2\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_n_3\ : STD_LOGIC;
  signal vdma_tpm_oos0_carry_i_1_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_i_2_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_i_3_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_i_4_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_n_1 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_n_2 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_n_3 : STD_LOGIC;
  signal vdma_tpm_oos_i_1_n_0 : STD_LOGIC;
  signal \^vdma_tpm_oos_s\ : STD_LOGIC;
  signal vdma_unf_i_1_n_0 : STD_LOGIC;
  signal \vdma_waddr[8]_i_2_n_0\ : STD_LOGIC;
  signal vdma_wr0 : STD_LOGIC;
  signal \NLW_vdma_addr_diff_s_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vdma_addr_diff_s_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vdma_tpm_data_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vdma_tpm_data_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vdma_tpm_oos0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vdma_tpm_oos0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vdma_tpm_oos0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vdma_tpm_oos0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of vdma_almost_empty_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of vdma_almost_full_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of vdma_ovf_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \vdma_raddr[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \vdma_raddr[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \vdma_raddr[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \vdma_raddr[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \vdma_raddr[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \vdma_raddr[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of vdma_unf_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \vdma_waddr[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \vdma_waddr[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \vdma_waddr[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \vdma_waddr[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \vdma_waddr[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \vdma_waddr[8]_i_1\ : label is "soft_lutpair138";
begin
  E(0) <= \^e\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  m_axis_mm2s_tready <= \^m_axis_mm2s_tready\;
  m_ram_reg(47 downto 0) <= \^m_ram_reg\(47 downto 0);
  vdma_fs_ret_toggle_s <= \^vdma_fs_ret_toggle_s\;
  vdma_tpm_oos_s <= \^vdma_tpm_oos_s\;
\vdma_addr_diff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(0),
      Q => vdma_addr_diff(0),
      R => '0'
    );
\vdma_addr_diff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(1),
      Q => vdma_addr_diff(1),
      R => '0'
    );
\vdma_addr_diff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(2),
      Q => vdma_addr_diff(2),
      R => '0'
    );
\vdma_addr_diff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(3),
      Q => vdma_addr_diff(3),
      R => '0'
    );
\vdma_addr_diff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(4),
      Q => vdma_addr_diff(4),
      R => '0'
    );
\vdma_addr_diff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(5),
      Q => vdma_addr_diff(5),
      R => '0'
    );
\vdma_addr_diff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(6),
      Q => vdma_addr_diff(6),
      R => '0'
    );
\vdma_addr_diff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(7),
      Q => vdma_addr_diff(7),
      R => '0'
    );
\vdma_addr_diff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_addr_diff_s(8),
      Q => vdma_addr_diff(8),
      R => '0'
    );
vdma_addr_diff_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vdma_addr_diff_s_carry_n_0,
      CO(2) => vdma_addr_diff_s_carry_n_1,
      CO(1) => vdma_addr_diff_s_carry_n_2,
      CO(0) => vdma_addr_diff_s_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => vdma_addr_diff_s(3 downto 0),
      S(3) => vdma_addr_diff_s_carry_i_1_n_0,
      S(2) => vdma_addr_diff_s_carry_i_2_n_0,
      S(1) => vdma_addr_diff_s_carry_i_3_n_0,
      S(0) => vdma_addr_diff_s_carry_i_4_n_0
    );
\vdma_addr_diff_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vdma_addr_diff_s_carry_n_0,
      CO(3) => \vdma_addr_diff_s_carry__0_n_0\,
      CO(2) => \vdma_addr_diff_s_carry__0_n_1\,
      CO(1) => \vdma_addr_diff_s_carry__0_n_2\,
      CO(0) => \vdma_addr_diff_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => vdma_addr_diff_s(7 downto 4),
      S(3) => \vdma_addr_diff_s_carry__0_i_1_n_0\,
      S(2) => \vdma_addr_diff_s_carry__0_i_2_n_0\,
      S(1) => \vdma_addr_diff_s_carry__0_i_3_n_0\,
      S(0) => \vdma_addr_diff_s_carry__0_i_4_n_0\
    );
\vdma_addr_diff_s_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => vdma_raddr(7),
      O => \vdma_addr_diff_s_carry__0_i_1_n_0\
    );
\vdma_addr_diff_s_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => vdma_raddr(6),
      O => \vdma_addr_diff_s_carry__0_i_2_n_0\
    );
\vdma_addr_diff_s_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => vdma_raddr(5),
      O => \vdma_addr_diff_s_carry__0_i_3_n_0\
    );
\vdma_addr_diff_s_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => vdma_raddr(4),
      O => \vdma_addr_diff_s_carry__0_i_4_n_0\
    );
\vdma_addr_diff_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_addr_diff_s_carry__0_n_0\,
      CO(3 downto 0) => \NLW_vdma_addr_diff_s_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vdma_addr_diff_s_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => vdma_addr_diff_s(8),
      S(3 downto 1) => B"000",
      S(0) => \vdma_addr_diff_s_carry__1_i_1_n_0\
    );
\vdma_addr_diff_s_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => vdma_raddr(8),
      O => \vdma_addr_diff_s_carry__1_i_1_n_0\
    );
vdma_addr_diff_s_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => vdma_raddr(3),
      O => vdma_addr_diff_s_carry_i_1_n_0
    );
vdma_addr_diff_s_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => vdma_raddr(2),
      O => vdma_addr_diff_s_carry_i_2_n_0
    );
vdma_addr_diff_s_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => vdma_raddr(1),
      O => vdma_addr_diff_s_carry_i_3_n_0
    );
vdma_addr_diff_s_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => vdma_raddr(0),
      O => vdma_addr_diff_s_carry_i_4_n_0
    );
vdma_almost_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => vdma_addr_diff(8),
      I1 => vdma_ready_i_3_n_0,
      I2 => vdma_addr_diff(6),
      I3 => vdma_addr_diff(7),
      O => vdma_almost_empty_i_1_n_0
    );
vdma_almost_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_almost_empty_i_1_n_0,
      Q => vdma_almost_empty,
      R => '0'
    );
vdma_almost_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => vdma_addr_diff(8),
      I1 => vdma_almost_full_i_2_n_0,
      I2 => vdma_addr_diff(7),
      O => vdma_almost_full_i_1_n_0
    );
vdma_almost_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => vdma_addr_diff(5),
      I1 => vdma_addr_diff(3),
      I2 => vdma_addr_diff(1),
      I3 => vdma_addr_diff(2),
      I4 => vdma_addr_diff(4),
      I5 => vdma_addr_diff(6),
      O => vdma_almost_full_i_2_n_0
    );
vdma_almost_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_almost_full_i_1_n_0,
      Q => vdma_almost_full,
      R => '0'
    );
vdma_fs_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vdma_fs_toggle_m3,
      I1 => vdma_fs_toggle_m2,
      O => vdma_fs0
    );
vdma_fs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_fs0,
      Q => m_axis_mm2s_fsync,
      R => '0'
    );
vdma_fs_ret_toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vdma_fs_ret_toggle_s\,
      O => vdma_fs_ret_toggle_i_1_n_0
    );
vdma_fs_ret_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => vdma_fs_ret_toggle_i_1_n_0,
      Q => \^vdma_fs_ret_toggle_s\,
      R => '0'
    );
vdma_fs_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => hdmi_fs_toggle_s,
      Q => vdma_fs_toggle_m1,
      R => SR(0)
    );
vdma_fs_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_fs_toggle_m1,
      Q => vdma_fs_toggle_m2,
      R => SR(0)
    );
vdma_fs_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_fs_toggle_m2,
      Q => vdma_fs_toggle_m3,
      R => SR(0)
    );
\vdma_fs_waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(0),
      Q => \hdmi_fs_waddr_reg[8]\(0),
      R => '0'
    );
\vdma_fs_waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(1),
      Q => \hdmi_fs_waddr_reg[8]\(1),
      R => '0'
    );
\vdma_fs_waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(2),
      Q => \hdmi_fs_waddr_reg[8]\(2),
      R => '0'
    );
\vdma_fs_waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(3),
      Q => \hdmi_fs_waddr_reg[8]\(3),
      R => '0'
    );
\vdma_fs_waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(4),
      Q => \hdmi_fs_waddr_reg[8]\(4),
      R => '0'
    );
\vdma_fs_waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(5),
      Q => \hdmi_fs_waddr_reg[8]\(5),
      R => '0'
    );
\vdma_fs_waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(6),
      Q => \hdmi_fs_waddr_reg[8]\(6),
      R => '0'
    );
\vdma_fs_waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(7),
      Q => \hdmi_fs_waddr_reg[8]\(7),
      R => '0'
    );
\vdma_fs_waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => m_axis_mm2s_fsync_ret,
      D => \^q\(8),
      Q => \hdmi_fs_waddr_reg[8]\(8),
      R => '0'
    );
vdma_ovf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => vdma_addr_diff(7),
      I1 => vdma_addr_diff(6),
      I2 => vdma_ready_i_3_n_0,
      I3 => vdma_addr_diff(8),
      I4 => vdma_almost_full,
      O => vdma_ovf_i_1_n_0
    );
vdma_ovf_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_ovf_i_1_n_0,
      Q => vdma_ovf_s,
      R => '0'
    );
\vdma_raddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \vdma_raddr_g_m2_reg_n_0_[0]\,
      I1 => p_5_in11_in,
      I2 => \g2b_return__0\(3),
      I3 => p_6_in,
      O => \g2b_return__0\(0)
    );
\vdma_raddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_6_in,
      I1 => \g2b_return__0\(3),
      I2 => p_5_in11_in,
      O => \g2b_return__0\(1)
    );
\vdma_raddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in11_in,
      I1 => \g2b_return__0\(3),
      O => \g2b_return__0\(2)
    );
\vdma_raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in4_in,
      I2 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      I3 => p_0_in1_in,
      I4 => p_1_in,
      I5 => p_3_in,
      O => \g2b_return__0\(3)
    );
\vdma_raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in,
      I1 => p_1_in,
      I2 => p_0_in1_in,
      I3 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      I4 => p_2_in4_in,
      O => \g2b_return__0\(4)
    );
\vdma_raddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in4_in,
      I1 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      I2 => p_0_in1_in,
      I3 => p_1_in,
      O => \g2b_return__0\(5)
    );
\vdma_raddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in1_in,
      I2 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      O => \g2b_return__0\(6)
    );
\vdma_raddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      I1 => p_0_in1_in,
      O => \g2b_return__0\(7)
    );
\vdma_raddr_g_m1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(0),
      Q => vdma_raddr_g_m1(0),
      R => SR(0)
    );
\vdma_raddr_g_m1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(1),
      Q => vdma_raddr_g_m1(1),
      R => SR(0)
    );
\vdma_raddr_g_m1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(2),
      Q => vdma_raddr_g_m1(2),
      R => SR(0)
    );
\vdma_raddr_g_m1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(3),
      Q => vdma_raddr_g_m1(3),
      R => SR(0)
    );
\vdma_raddr_g_m1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(4),
      Q => vdma_raddr_g_m1(4),
      R => SR(0)
    );
\vdma_raddr_g_m1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(5),
      Q => vdma_raddr_g_m1(5),
      R => SR(0)
    );
\vdma_raddr_g_m1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(6),
      Q => vdma_raddr_g_m1(6),
      R => SR(0)
    );
\vdma_raddr_g_m1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(7),
      Q => vdma_raddr_g_m1(7),
      R => SR(0)
    );
\vdma_raddr_g_m1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => D(8),
      Q => vdma_raddr_g_m1(8),
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(0),
      Q => \vdma_raddr_g_m2_reg_n_0_[0]\,
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(1),
      Q => p_6_in,
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(2),
      Q => p_5_in11_in,
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(3),
      Q => p_4_in,
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(4),
      Q => p_3_in,
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(5),
      Q => p_2_in4_in,
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(6),
      Q => p_1_in,
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(7),
      Q => \vdma_raddr_g_m2_reg_n_0_[7]\,
      R => SR(0)
    );
\vdma_raddr_g_m2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_raddr_g_m1(8),
      Q => p_0_in1_in,
      R => SR(0)
    );
\vdma_raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => \g2b_return__0\(0),
      Q => vdma_raddr(0),
      R => '0'
    );
\vdma_raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => \g2b_return__0\(1),
      Q => vdma_raddr(1),
      R => '0'
    );
\vdma_raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => \g2b_return__0\(2),
      Q => vdma_raddr(2),
      R => '0'
    );
\vdma_raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => \g2b_return__0\(3),
      Q => vdma_raddr(3),
      R => '0'
    );
\vdma_raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => \g2b_return__0\(4),
      Q => vdma_raddr(4),
      R => '0'
    );
\vdma_raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => \g2b_return__0\(5),
      Q => vdma_raddr(5),
      R => '0'
    );
\vdma_raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => \g2b_return__0\(6),
      Q => vdma_raddr(6),
      R => '0'
    );
\vdma_raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => \g2b_return__0\(7),
      Q => vdma_raddr(7),
      R => '0'
    );
\vdma_raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => p_0_in1_in,
      Q => vdma_raddr(8),
      R => '0'
    );
vdma_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAFFFFFFFF"
    )
        port map (
      I0 => vdma_ready_i_2_n_0,
      I1 => \^m_axis_mm2s_tready\,
      I2 => vdma_addr_diff(8),
      I3 => vdma_ready_i_3_n_0,
      I4 => vdma_addr_diff(6),
      I5 => vdma_addr_diff(7),
      O => vdma_ready_i_1_n_0
    );
vdma_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => vdma_addr_diff(6),
      I1 => vdma_addr_diff(4),
      I2 => vdma_addr_diff(2),
      I3 => vdma_addr_diff(3),
      I4 => vdma_addr_diff(5),
      I5 => vdma_addr_diff(8),
      O => vdma_ready_i_2_n_0
    );
vdma_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => vdma_addr_diff(4),
      I1 => vdma_addr_diff(2),
      I2 => vdma_addr_diff(1),
      I3 => vdma_addr_diff(0),
      I4 => vdma_addr_diff(3),
      I5 => vdma_addr_diff(5),
      O => vdma_ready_i_3_n_0
    );
vdma_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_ready_i_1_n_0,
      Q => \^m_axis_mm2s_tready\,
      R => '0'
    );
\vdma_tpm_data[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vdma_tpm_data_reg(0),
      O => \vdma_tpm_data[0]_i_3_n_0\
    );
\vdma_tpm_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[0]_i_2_n_7\,
      Q => vdma_tpm_data_reg(0),
      R => rst_reg
    );
\vdma_tpm_data_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vdma_tpm_data_reg[0]_i_2_n_0\,
      CO(2) => \vdma_tpm_data_reg[0]_i_2_n_1\,
      CO(1) => \vdma_tpm_data_reg[0]_i_2_n_2\,
      CO(0) => \vdma_tpm_data_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \vdma_tpm_data_reg[0]_i_2_n_4\,
      O(2) => \vdma_tpm_data_reg[0]_i_2_n_5\,
      O(1) => \vdma_tpm_data_reg[0]_i_2_n_6\,
      O(0) => \vdma_tpm_data_reg[0]_i_2_n_7\,
      S(3 downto 1) => vdma_tpm_data_reg(3 downto 1),
      S(0) => \vdma_tpm_data[0]_i_3_n_0\
    );
\vdma_tpm_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[8]_i_1_n_5\,
      Q => vdma_tpm_data_reg(10),
      R => rst_reg
    );
\vdma_tpm_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[8]_i_1_n_4\,
      Q => vdma_tpm_data_reg(11),
      R => rst_reg
    );
\vdma_tpm_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[12]_i_1_n_7\,
      Q => vdma_tpm_data_reg(12),
      R => rst_reg
    );
\vdma_tpm_data_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[8]_i_1_n_0\,
      CO(3) => \vdma_tpm_data_reg[12]_i_1_n_0\,
      CO(2) => \vdma_tpm_data_reg[12]_i_1_n_1\,
      CO(1) => \vdma_tpm_data_reg[12]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vdma_tpm_data_reg[12]_i_1_n_4\,
      O(2) => \vdma_tpm_data_reg[12]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[12]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[12]_i_1_n_7\,
      S(3 downto 0) => vdma_tpm_data_reg(15 downto 12)
    );
\vdma_tpm_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[12]_i_1_n_6\,
      Q => vdma_tpm_data_reg(13),
      R => rst_reg
    );
\vdma_tpm_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[12]_i_1_n_5\,
      Q => vdma_tpm_data_reg(14),
      R => rst_reg
    );
\vdma_tpm_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[12]_i_1_n_4\,
      Q => vdma_tpm_data_reg(15),
      R => rst_reg
    );
\vdma_tpm_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[16]_i_1_n_7\,
      Q => vdma_tpm_data_reg(16),
      R => rst_reg
    );
\vdma_tpm_data_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[12]_i_1_n_0\,
      CO(3) => \vdma_tpm_data_reg[16]_i_1_n_0\,
      CO(2) => \vdma_tpm_data_reg[16]_i_1_n_1\,
      CO(1) => \vdma_tpm_data_reg[16]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vdma_tpm_data_reg[16]_i_1_n_4\,
      O(2) => \vdma_tpm_data_reg[16]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[16]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[16]_i_1_n_7\,
      S(3 downto 0) => vdma_tpm_data_reg(19 downto 16)
    );
\vdma_tpm_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[16]_i_1_n_6\,
      Q => vdma_tpm_data_reg(17),
      R => rst_reg
    );
\vdma_tpm_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[16]_i_1_n_5\,
      Q => vdma_tpm_data_reg(18),
      R => rst_reg
    );
\vdma_tpm_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[16]_i_1_n_4\,
      Q => vdma_tpm_data_reg(19),
      R => rst_reg
    );
\vdma_tpm_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[0]_i_2_n_6\,
      Q => vdma_tpm_data_reg(1),
      R => rst_reg
    );
\vdma_tpm_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[20]_i_1_n_7\,
      Q => vdma_tpm_data_reg(20),
      R => rst_reg
    );
\vdma_tpm_data_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_vdma_tpm_data_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vdma_tpm_data_reg[20]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_vdma_tpm_data_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \vdma_tpm_data_reg[20]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[20]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[20]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => vdma_tpm_data_reg(22 downto 20)
    );
\vdma_tpm_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[20]_i_1_n_6\,
      Q => vdma_tpm_data_reg(21),
      R => rst_reg
    );
\vdma_tpm_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[20]_i_1_n_5\,
      Q => vdma_tpm_data_reg(22),
      R => rst_reg
    );
\vdma_tpm_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[0]_i_2_n_5\,
      Q => vdma_tpm_data_reg(2),
      R => rst_reg
    );
\vdma_tpm_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[0]_i_2_n_4\,
      Q => vdma_tpm_data_reg(3),
      R => rst_reg
    );
\vdma_tpm_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[4]_i_1_n_7\,
      Q => vdma_tpm_data_reg(4),
      R => rst_reg
    );
\vdma_tpm_data_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[0]_i_2_n_0\,
      CO(3) => \vdma_tpm_data_reg[4]_i_1_n_0\,
      CO(2) => \vdma_tpm_data_reg[4]_i_1_n_1\,
      CO(1) => \vdma_tpm_data_reg[4]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vdma_tpm_data_reg[4]_i_1_n_4\,
      O(2) => \vdma_tpm_data_reg[4]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[4]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[4]_i_1_n_7\,
      S(3 downto 0) => vdma_tpm_data_reg(7 downto 4)
    );
\vdma_tpm_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[4]_i_1_n_6\,
      Q => vdma_tpm_data_reg(5),
      R => rst_reg
    );
\vdma_tpm_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[4]_i_1_n_5\,
      Q => vdma_tpm_data_reg(6),
      R => rst_reg
    );
\vdma_tpm_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[4]_i_1_n_4\,
      Q => vdma_tpm_data_reg(7),
      R => rst_reg
    );
\vdma_tpm_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[8]_i_1_n_7\,
      Q => vdma_tpm_data_reg(8),
      R => rst_reg
    );
\vdma_tpm_data_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[4]_i_1_n_0\,
      CO(3) => \vdma_tpm_data_reg[8]_i_1_n_0\,
      CO(2) => \vdma_tpm_data_reg[8]_i_1_n_1\,
      CO(1) => \vdma_tpm_data_reg[8]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vdma_tpm_data_reg[8]_i_1_n_4\,
      O(2) => \vdma_tpm_data_reg[8]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[8]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[8]_i_1_n_7\,
      S(3 downto 0) => vdma_tpm_data_reg(11 downto 8)
    );
\vdma_tpm_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[8]_i_1_n_6\,
      Q => vdma_tpm_data_reg(9),
      R => rst_reg
    );
vdma_tpm_oos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vdma_tpm_oos0_carry_n_0,
      CO(2) => vdma_tpm_oos0_carry_n_1,
      CO(1) => vdma_tpm_oos0_carry_n_2,
      CO(0) => vdma_tpm_oos0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vdma_tpm_oos0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => vdma_tpm_oos0_carry_i_1_n_0,
      S(2) => vdma_tpm_oos0_carry_i_2_n_0,
      S(1) => vdma_tpm_oos0_carry_i_3_n_0,
      S(0) => vdma_tpm_oos0_carry_i_4_n_0
    );
\vdma_tpm_oos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vdma_tpm_oos0_carry_n_0,
      CO(3) => \vdma_tpm_oos0_carry__0_n_0\,
      CO(2) => \vdma_tpm_oos0_carry__0_n_1\,
      CO(1) => \vdma_tpm_oos0_carry__0_n_2\,
      CO(0) => \vdma_tpm_oos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vdma_tpm_oos0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \vdma_tpm_oos0_carry__0_i_1_n_0\,
      S(2) => \vdma_tpm_oos0_carry__0_i_2_n_0\,
      S(1) => \vdma_tpm_oos0_carry__0_i_3_n_0\,
      S(0) => \vdma_tpm_oos0_carry__0_i_4_n_0\
    );
\vdma_tpm_oos0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(21),
      I1 => vdma_tpm_data_reg(20),
      I2 => vdma_tpm_data_reg(22),
      I3 => \^m_ram_reg\(23),
      I4 => vdma_tpm_data_reg(21),
      I5 => \^m_ram_reg\(22),
      O => \vdma_tpm_oos0_carry__0_i_1_n_0\
    );
\vdma_tpm_oos0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(18),
      I1 => vdma_tpm_data_reg(17),
      I2 => vdma_tpm_data_reg(19),
      I3 => \^m_ram_reg\(20),
      I4 => vdma_tpm_data_reg(18),
      I5 => \^m_ram_reg\(19),
      O => \vdma_tpm_oos0_carry__0_i_2_n_0\
    );
\vdma_tpm_oos0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(15),
      I1 => vdma_tpm_data_reg(14),
      I2 => vdma_tpm_data_reg(16),
      I3 => \^m_ram_reg\(17),
      I4 => vdma_tpm_data_reg(15),
      I5 => \^m_ram_reg\(16),
      O => \vdma_tpm_oos0_carry__0_i_3_n_0\
    );
\vdma_tpm_oos0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(12),
      I1 => vdma_tpm_data_reg(11),
      I2 => vdma_tpm_data_reg(13),
      I3 => \^m_ram_reg\(14),
      I4 => vdma_tpm_data_reg(12),
      I5 => \^m_ram_reg\(13),
      O => \vdma_tpm_oos0_carry__0_i_4_n_0\
    );
\vdma_tpm_oos0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_oos0_carry__0_n_0\,
      CO(3) => \vdma_tpm_oos0_carry__1_n_0\,
      CO(2) => \vdma_tpm_oos0_carry__1_n_1\,
      CO(1) => \vdma_tpm_oos0_carry__1_n_2\,
      CO(0) => \vdma_tpm_oos0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vdma_tpm_oos0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \vdma_tpm_oos0_carry__1_i_1_n_0\,
      S(2) => \vdma_tpm_oos0_carry__1_i_2_n_0\,
      S(1) => \vdma_tpm_oos0_carry__1_i_3_n_0\,
      S(0) => \vdma_tpm_oos0_carry__1_i_4_n_0\
    );
\vdma_tpm_oos0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(33),
      I1 => vdma_tpm_data_reg(8),
      I2 => vdma_tpm_data_reg(10),
      I3 => \^m_ram_reg\(35),
      I4 => vdma_tpm_data_reg(9),
      I5 => \^m_ram_reg\(34),
      O => \vdma_tpm_oos0_carry__1_i_1_n_0\
    );
\vdma_tpm_oos0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(30),
      I1 => vdma_tpm_data_reg(5),
      I2 => vdma_tpm_data_reg(7),
      I3 => \^m_ram_reg\(32),
      I4 => vdma_tpm_data_reg(6),
      I5 => \^m_ram_reg\(31),
      O => \vdma_tpm_oos0_carry__1_i_2_n_0\
    );
\vdma_tpm_oos0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(27),
      I1 => vdma_tpm_data_reg(2),
      I2 => vdma_tpm_data_reg(4),
      I3 => \^m_ram_reg\(29),
      I4 => vdma_tpm_data_reg(3),
      I5 => \^m_ram_reg\(28),
      O => \vdma_tpm_oos0_carry__1_i_3_n_0\
    );
\vdma_tpm_oos0_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \^m_ram_reg\(24),
      I1 => vdma_tpm_data_reg(1),
      I2 => \^m_ram_reg\(26),
      I3 => vdma_tpm_data_reg(0),
      I4 => \^m_ram_reg\(25),
      O => \vdma_tpm_oos0_carry__1_i_4_n_0\
    );
\vdma_tpm_oos0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_oos0_carry__1_n_0\,
      CO(3) => vdma_tpm_oos0,
      CO(2) => \vdma_tpm_oos0_carry__2_n_1\,
      CO(1) => \vdma_tpm_oos0_carry__2_n_2\,
      CO(0) => \vdma_tpm_oos0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vdma_tpm_oos0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \vdma_tpm_oos0_carry__2_i_1_n_0\,
      S(2) => \vdma_tpm_oos0_carry__2_i_2_n_0\,
      S(1) => \vdma_tpm_oos0_carry__2_i_3_n_0\,
      S(0) => \vdma_tpm_oos0_carry__2_i_4_n_0\
    );
\vdma_tpm_oos0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(45),
      I1 => vdma_tpm_data_reg(20),
      I2 => vdma_tpm_data_reg(22),
      I3 => \^m_ram_reg\(47),
      I4 => vdma_tpm_data_reg(21),
      I5 => \^m_ram_reg\(46),
      O => \vdma_tpm_oos0_carry__2_i_1_n_0\
    );
\vdma_tpm_oos0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(42),
      I1 => vdma_tpm_data_reg(17),
      I2 => vdma_tpm_data_reg(19),
      I3 => \^m_ram_reg\(44),
      I4 => vdma_tpm_data_reg(18),
      I5 => \^m_ram_reg\(43),
      O => \vdma_tpm_oos0_carry__2_i_2_n_0\
    );
\vdma_tpm_oos0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(39),
      I1 => vdma_tpm_data_reg(14),
      I2 => vdma_tpm_data_reg(16),
      I3 => \^m_ram_reg\(41),
      I4 => vdma_tpm_data_reg(15),
      I5 => \^m_ram_reg\(40),
      O => \vdma_tpm_oos0_carry__2_i_3_n_0\
    );
\vdma_tpm_oos0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(36),
      I1 => vdma_tpm_data_reg(11),
      I2 => vdma_tpm_data_reg(13),
      I3 => \^m_ram_reg\(38),
      I4 => vdma_tpm_data_reg(12),
      I5 => \^m_ram_reg\(37),
      O => \vdma_tpm_oos0_carry__2_i_4_n_0\
    );
vdma_tpm_oos0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(9),
      I1 => vdma_tpm_data_reg(8),
      I2 => vdma_tpm_data_reg(10),
      I3 => \^m_ram_reg\(11),
      I4 => vdma_tpm_data_reg(9),
      I5 => \^m_ram_reg\(10),
      O => vdma_tpm_oos0_carry_i_1_n_0
    );
vdma_tpm_oos0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(6),
      I1 => vdma_tpm_data_reg(5),
      I2 => vdma_tpm_data_reg(7),
      I3 => \^m_ram_reg\(8),
      I4 => vdma_tpm_data_reg(6),
      I5 => \^m_ram_reg\(7),
      O => vdma_tpm_oos0_carry_i_2_n_0
    );
vdma_tpm_oos0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(3),
      I1 => vdma_tpm_data_reg(2),
      I2 => vdma_tpm_data_reg(4),
      I3 => \^m_ram_reg\(5),
      I4 => vdma_tpm_data_reg(3),
      I5 => \^m_ram_reg\(4),
      O => vdma_tpm_oos0_carry_i_3_n_0
    );
vdma_tpm_oos0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => vdma_tpm_data_reg(1),
      I1 => \^m_ram_reg\(2),
      I2 => vdma_tpm_data_reg(0),
      I3 => \^m_ram_reg\(1),
      I4 => \^m_ram_reg\(0),
      O => vdma_tpm_oos0_carry_i_4_n_0
    );
vdma_tpm_oos_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \^vdma_tpm_oos_s\,
      I1 => \^e\(0),
      I2 => vdma_tpm_oos0,
      I3 => SR(0),
      I4 => m_axis_mm2s_fsync_ret,
      O => vdma_tpm_oos_i_1_n_0
    );
vdma_tpm_oos_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_tpm_oos_i_1_n_0,
      Q => \^vdma_tpm_oos_s\,
      R => '0'
    );
vdma_unf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => vdma_addr_diff(7),
      I1 => vdma_almost_full_i_2_n_0,
      I2 => vdma_addr_diff(8),
      I3 => vdma_almost_empty,
      O => vdma_unf_i_1_n_0
    );
vdma_unf_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_unf_i_1_n_0,
      Q => vdma_unf_s,
      R => '0'
    );
\vdma_waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\vdma_waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\vdma_waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => p_0_in(2)
    );
\vdma_waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => p_0_in(3)
    );
\vdma_waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => p_0_in(4)
    );
\vdma_waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => p_0_in(5)
    );
\vdma_waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vdma_waddr[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => p_0_in(6)
    );
\vdma_waddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \vdma_waddr[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => p_0_in(7)
    );
\vdma_waddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \vdma_waddr[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => p_0_in(8)
    );
\vdma_waddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \vdma_waddr[8]_i_2_n_0\
    );
\vdma_waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\vdma_waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\vdma_waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\vdma_waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\vdma_waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\vdma_waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\vdma_waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\vdma_waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\vdma_waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => \^e\(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\vdma_wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(0),
      Q => \^m_ram_reg\(0),
      R => '0'
    );
\vdma_wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(10),
      Q => \^m_ram_reg\(10),
      R => '0'
    );
\vdma_wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(11),
      Q => \^m_ram_reg\(11),
      R => '0'
    );
\vdma_wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(12),
      Q => \^m_ram_reg\(12),
      R => '0'
    );
\vdma_wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(13),
      Q => \^m_ram_reg\(13),
      R => '0'
    );
\vdma_wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(14),
      Q => \^m_ram_reg\(14),
      R => '0'
    );
\vdma_wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(15),
      Q => \^m_ram_reg\(15),
      R => '0'
    );
\vdma_wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(16),
      Q => \^m_ram_reg\(16),
      R => '0'
    );
\vdma_wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(17),
      Q => \^m_ram_reg\(17),
      R => '0'
    );
\vdma_wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(18),
      Q => \^m_ram_reg\(18),
      R => '0'
    );
\vdma_wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(19),
      Q => \^m_ram_reg\(19),
      R => '0'
    );
\vdma_wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(1),
      Q => \^m_ram_reg\(1),
      R => '0'
    );
\vdma_wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(20),
      Q => \^m_ram_reg\(20),
      R => '0'
    );
\vdma_wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(21),
      Q => \^m_ram_reg\(21),
      R => '0'
    );
\vdma_wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(22),
      Q => \^m_ram_reg\(22),
      R => '0'
    );
\vdma_wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(23),
      Q => \^m_ram_reg\(23),
      R => '0'
    );
\vdma_wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(24),
      Q => \^m_ram_reg\(24),
      R => '0'
    );
\vdma_wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(25),
      Q => \^m_ram_reg\(25),
      R => '0'
    );
\vdma_wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(26),
      Q => \^m_ram_reg\(26),
      R => '0'
    );
\vdma_wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(27),
      Q => \^m_ram_reg\(27),
      R => '0'
    );
\vdma_wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(28),
      Q => \^m_ram_reg\(28),
      R => '0'
    );
\vdma_wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(29),
      Q => \^m_ram_reg\(29),
      R => '0'
    );
\vdma_wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(2),
      Q => \^m_ram_reg\(2),
      R => '0'
    );
\vdma_wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(30),
      Q => \^m_ram_reg\(30),
      R => '0'
    );
\vdma_wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(31),
      Q => \^m_ram_reg\(31),
      R => '0'
    );
\vdma_wdata_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(32),
      Q => \^m_ram_reg\(32),
      R => '0'
    );
\vdma_wdata_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(33),
      Q => \^m_ram_reg\(33),
      R => '0'
    );
\vdma_wdata_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(34),
      Q => \^m_ram_reg\(34),
      R => '0'
    );
\vdma_wdata_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(35),
      Q => \^m_ram_reg\(35),
      R => '0'
    );
\vdma_wdata_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(36),
      Q => \^m_ram_reg\(36),
      R => '0'
    );
\vdma_wdata_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(37),
      Q => \^m_ram_reg\(37),
      R => '0'
    );
\vdma_wdata_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(38),
      Q => \^m_ram_reg\(38),
      R => '0'
    );
\vdma_wdata_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(39),
      Q => \^m_ram_reg\(39),
      R => '0'
    );
\vdma_wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(3),
      Q => \^m_ram_reg\(3),
      R => '0'
    );
\vdma_wdata_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(40),
      Q => \^m_ram_reg\(40),
      R => '0'
    );
\vdma_wdata_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(41),
      Q => \^m_ram_reg\(41),
      R => '0'
    );
\vdma_wdata_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(42),
      Q => \^m_ram_reg\(42),
      R => '0'
    );
\vdma_wdata_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(43),
      Q => \^m_ram_reg\(43),
      R => '0'
    );
\vdma_wdata_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(44),
      Q => \^m_ram_reg\(44),
      R => '0'
    );
\vdma_wdata_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(45),
      Q => \^m_ram_reg\(45),
      R => '0'
    );
\vdma_wdata_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(46),
      Q => \^m_ram_reg\(46),
      R => '0'
    );
\vdma_wdata_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(47),
      Q => \^m_ram_reg\(47),
      R => '0'
    );
\vdma_wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(4),
      Q => \^m_ram_reg\(4),
      R => '0'
    );
\vdma_wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(5),
      Q => \^m_ram_reg\(5),
      R => '0'
    );
\vdma_wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(6),
      Q => \^m_ram_reg\(6),
      R => '0'
    );
\vdma_wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(7),
      Q => \^m_ram_reg\(7),
      R => '0'
    );
\vdma_wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(8),
      Q => \^m_ram_reg\(8),
      R => '0'
    );
\vdma_wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => m_axis_mm2s_tdata(9),
      Q => \^m_ram_reg\(9),
      R => '0'
    );
vdma_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => \^m_axis_mm2s_tready\,
      O => vdma_wr0
    );
vdma_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_clk,
      CE => '1',
      D => vdma_wr0,
      Q => \^e\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_axi is
  port (
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_ve_min_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_resetn_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_vs_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_vf_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_resetn_reg_0 : out STD_LOGIC;
    \up_hs_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_he_min_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_hl_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_const_rgb_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_resetn_reg_1 : out STD_LOGIC;
    up_wreq_s : out STD_LOGIC;
    \up_rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rreq_s : out STD_LOGIC;
    \up_rdata_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_reg[0]_0\ : out STD_LOGIC;
    \up_rdata_reg[0]_1\ : out STD_LOGIC;
    \up_rdata_reg[1]\ : out STD_LOGIC;
    \up_axi_rdata_reg[31]_0\ : out STD_LOGIC;
    up_resetn_reg_2 : out STD_LOGIC;
    \up_ve_max_reg[15]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_vdma_unf_reg : out STD_LOGIC;
    up_vdma_ovf_reg : out STD_LOGIC;
    up_vdma_tpm_oos_reg : out STD_LOGIC;
    up_hdmi_tpm_oos_reg : out STD_LOGIC;
    up_full_range_reg : out STD_LOGIC;
    up_csc_bypass_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn_0 : in STD_LOGIC;
    s_axi_aresetn_1 : in STD_LOGIC;
    \up_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rack_s : in STD_LOGIC;
    up_vdma_tpm_oos_reg_0 : in STD_LOGIC;
    \up_d_count_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_scratch_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 153 downto 0 );
    up_csc_bypass_reg_0 : in STD_LOGIC;
    \up_vf_active_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \up_hl_active_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_7_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    up_wack_s : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    up_resetn : in STD_LOGIC;
    up_vdma_unf_s : in STD_LOGIC;
    up_vdma_ovf_s : in STD_LOGIC;
    \up_data_status_reg[0]\ : in STD_LOGIC;
    \up_data_status_reg[0]_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn_2 : in STD_LOGIC;
    s_axi_aresetn_3 : in STD_LOGIC;
    s_axi_aresetn_4 : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_up_axi : entity is "up_axi";
end system_axi_hdmi_core_0_up_axi;

architecture STRUCTURE of system_axi_hdmi_core_0_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_up/up_hdmi_tpm_oos0__4\ : STD_LOGIC;
  signal \i_up/up_vdma_ovf0__5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal up_axi_arready_i_1_n_0 : STD_LOGIC;
  signal up_axi_awready_i_1_n_0 : STD_LOGIC;
  signal up_axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^up_axi_rdata_reg[31]_0\ : STD_LOGIC;
  signal up_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal up_axi_rvalid_i_2_n_0 : STD_LOGIC;
  signal up_axi_rvalid_i_3_n_0 : STD_LOGIC;
  signal up_axi_wready_i_1_n_0 : STD_LOGIC;
  signal \up_const_rgb[23]_i_2_n_0\ : STD_LOGIC;
  signal up_rack_int : STD_LOGIC;
  signal up_rack_int_d : STD_LOGIC;
  signal up_rack_int_i_1_n_0 : STD_LOGIC;
  signal \up_raddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_raddr_reg_n_0_[9]\ : STD_LOGIC;
  signal up_raddr_s : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal up_rdata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_1_n_0\ : STD_LOGIC;
  signal up_rdata_int_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^up_rdata_reg[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^up_rdata_reg[1]\ : STD_LOGIC;
  signal \^up_resetn_reg\ : STD_LOGIC;
  signal \^up_resetn_reg_0\ : STD_LOGIC;
  signal \^up_resetn_reg_1\ : STD_LOGIC;
  signal up_rreq_i_1_n_0 : STD_LOGIC;
  signal \^up_rreq_s\ : STD_LOGIC;
  signal \up_rreq_s__0\ : STD_LOGIC;
  signal up_rsel_i_1_n_0 : STD_LOGIC;
  signal up_rsel_reg_n_0 : STD_LOGIC;
  signal \up_scratch[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_scratch[31]_i_3_n_0\ : STD_LOGIC;
  signal up_vdma_tpm_oos_i_3_n_0 : STD_LOGIC;
  signal up_vdma_unf_i_3_n_0 : STD_LOGIC;
  signal \^up_ve_max_reg[15]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_vf_width[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_vs_width[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_vs_width[15]_i_3_n_0\ : STD_LOGIC;
  signal up_wack_int : STD_LOGIC;
  signal up_wack_int_i_1_n_0 : STD_LOGIC;
  signal up_waddr_s : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal up_wcount : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \up_wcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[2]_i_1_n_0\ : STD_LOGIC;
  signal up_wreq_i_1_n_0 : STD_LOGIC;
  signal \up_wreq_s__0\ : STD_LOGIC;
  signal up_wsel_i_1_n_0 : STD_LOGIC;
  signal up_wsel_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of up_axi_awready_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of up_axi_bvalid_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \up_axi_rdata[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \up_axi_rdata[10]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \up_axi_rdata[11]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \up_axi_rdata[12]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \up_axi_rdata[13]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \up_axi_rdata[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \up_axi_rdata[15]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \up_axi_rdata[16]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \up_axi_rdata[17]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \up_axi_rdata[18]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \up_axi_rdata[19]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \up_axi_rdata[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \up_axi_rdata[20]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \up_axi_rdata[21]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \up_axi_rdata[22]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \up_axi_rdata[23]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \up_axi_rdata[24]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \up_axi_rdata[25]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \up_axi_rdata[26]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \up_axi_rdata[27]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \up_axi_rdata[28]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \up_axi_rdata[29]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \up_axi_rdata[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \up_axi_rdata[30]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \up_axi_rdata[31]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \up_axi_rdata[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \up_axi_rdata[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \up_axi_rdata[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \up_axi_rdata[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \up_axi_rdata[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \up_axi_rdata[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \up_axi_rdata[9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \up_const_rgb[23]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \up_he_min[15]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \up_hl_width[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \up_hs_width[15]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \up_rcount[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \up_rcount[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \up_rcount[3]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \up_rdata[0]_i_8\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \up_rdata[0]_i_9\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_6\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \up_rdata[18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_10\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \up_rdata[23]_i_10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \up_rdata[23]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \up_rdata[23]_i_8\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \up_rdata[23]_i_9\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \up_rdata[25]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \up_rdata[27]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_7\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_9\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \up_srcsel[1]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \up_srcsel[1]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of up_vdma_tpm_oos_i_3 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of up_vdma_unf_i_3 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \up_vf_width[15]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \up_vs_width[15]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \up_vs_width[15]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of up_wack_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of up_wreq_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of up_wsel_i_1 : label is "soft_lutpair103";
begin
  Q(0) <= \^q\(0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_axi_wready <= \^s_axi_wready\;
  \up_axi_rdata_reg[31]_0\ <= \^up_axi_rdata_reg[31]_0\;
  \up_rdata_reg[0]\(1 downto 0) <= \^up_rdata_reg[0]\(1 downto 0);
  \up_rdata_reg[1]\ <= \^up_rdata_reg[1]\;
  up_resetn_reg <= \^up_resetn_reg\;
  up_resetn_reg_0 <= \^up_resetn_reg_0\;
  up_resetn_reg_1 <= \^up_resetn_reg_1\;
  up_rreq_s <= \^up_rreq_s\;
  \up_ve_max_reg[15]\(31 downto 0) <= \^up_ve_max_reg[15]\(31 downto 0);
up_axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => up_rack_int,
      O => up_axi_arready_i_1_n_0
    );
up_axi_arready_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_axi_arready_i_1_n_0,
      Q => \^s_axi_arready\
    );
up_axi_awready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => up_wack_int,
      O => up_axi_awready_i_1_n_0
    );
up_axi_awready_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => up_axi_awready_i_1_n_0,
      Q => \^s_axi_awready\
    );
up_axi_bvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => up_wack_int,
      O => up_axi_bvalid_i_1_n_0
    );
up_axi_bvalid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => up_axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\
    );
\up_axi_rdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(0),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(0)
    );
\up_axi_rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(10),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(10)
    );
\up_axi_rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(11),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(11)
    );
\up_axi_rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(12),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(12)
    );
\up_axi_rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(13),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(13)
    );
\up_axi_rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(14),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(14)
    );
\up_axi_rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(15),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(15)
    );
\up_axi_rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(16),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(16)
    );
\up_axi_rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(17),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(17)
    );
\up_axi_rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(18),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(18)
    );
\up_axi_rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(19),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(19)
    );
\up_axi_rdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(1),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(1)
    );
\up_axi_rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(20),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(20)
    );
\up_axi_rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(21),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(21)
    );
\up_axi_rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(22),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(22)
    );
\up_axi_rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(23),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(23)
    );
\up_axi_rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(24),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(24)
    );
\up_axi_rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(25),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(25)
    );
\up_axi_rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(26),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(26)
    );
\up_axi_rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(27),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(27)
    );
\up_axi_rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(28),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(28)
    );
\up_axi_rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(29),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(29)
    );
\up_axi_rdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(2),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(2)
    );
\up_axi_rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(30),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(30)
    );
\up_axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(31),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(31)
    );
\up_axi_rdata[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^up_axi_rdata_reg[31]_0\
    );
\up_axi_rdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(3),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(3)
    );
\up_axi_rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(4),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(4)
    );
\up_axi_rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(5),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(5)
    );
\up_axi_rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(6),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(6)
    );
\up_axi_rdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(7),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(7)
    );
\up_axi_rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(8),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(8)
    );
\up_axi_rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rdata_int_d(9),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => p_1_in(9)
    );
\up_axi_rdata_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(0),
      Q => s_axi_rdata(0)
    );
\up_axi_rdata_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(10),
      Q => s_axi_rdata(10)
    );
\up_axi_rdata_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(11),
      Q => s_axi_rdata(11)
    );
\up_axi_rdata_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(12),
      Q => s_axi_rdata(12)
    );
\up_axi_rdata_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(13),
      Q => s_axi_rdata(13)
    );
\up_axi_rdata_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(14),
      Q => s_axi_rdata(14)
    );
\up_axi_rdata_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(15),
      Q => s_axi_rdata(15)
    );
\up_axi_rdata_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(16),
      Q => s_axi_rdata(16)
    );
\up_axi_rdata_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(17),
      Q => s_axi_rdata(17)
    );
\up_axi_rdata_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(18),
      Q => s_axi_rdata(18)
    );
\up_axi_rdata_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(19),
      Q => s_axi_rdata(19)
    );
\up_axi_rdata_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(1),
      Q => s_axi_rdata(1)
    );
\up_axi_rdata_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(20),
      Q => s_axi_rdata(20)
    );
\up_axi_rdata_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(21),
      Q => s_axi_rdata(21)
    );
\up_axi_rdata_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(22),
      Q => s_axi_rdata(22)
    );
\up_axi_rdata_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(23),
      Q => s_axi_rdata(23)
    );
\up_axi_rdata_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(24),
      Q => s_axi_rdata(24)
    );
\up_axi_rdata_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(25),
      Q => s_axi_rdata(25)
    );
\up_axi_rdata_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(26),
      Q => s_axi_rdata(26)
    );
\up_axi_rdata_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(27),
      Q => s_axi_rdata(27)
    );
\up_axi_rdata_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(28),
      Q => s_axi_rdata(28)
    );
\up_axi_rdata_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(29),
      Q => s_axi_rdata(29)
    );
\up_axi_rdata_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(2),
      Q => s_axi_rdata(2)
    );
\up_axi_rdata_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(30),
      Q => s_axi_rdata(30)
    );
\up_axi_rdata_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(31),
      Q => s_axi_rdata(31)
    );
\up_axi_rdata_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(3),
      Q => s_axi_rdata(3)
    );
\up_axi_rdata_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(4),
      Q => s_axi_rdata(4)
    );
\up_axi_rdata_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(5),
      Q => s_axi_rdata(5)
    );
\up_axi_rdata_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(6),
      Q => s_axi_rdata(6)
    );
\up_axi_rdata_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(7),
      Q => s_axi_rdata(7)
    );
\up_axi_rdata_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(8),
      Q => s_axi_rdata(8)
    );
\up_axi_rdata_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => \^up_axi_rdata_reg[31]_0\,
      D => p_1_in(9),
      Q => s_axi_rdata(9)
    );
up_axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      I2 => up_rack_int_d,
      O => up_axi_rvalid_i_1_n_0
    );
up_axi_rvalid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => up_rack_int_d,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      O => up_axi_rvalid_i_2_n_0
    );
up_axi_rvalid_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => up_axi_rvalid_i_3_n_0
    );
up_axi_rvalid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_axi_rvalid_i_1_n_0,
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_axi_rvalid_i_2_n_0,
      Q => \^s_axi_rvalid\
    );
up_axi_wready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => up_wack_int,
      O => up_axi_wready_i_1_n_0
    );
up_axi_wready_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => up_axi_wready_i_1_n_0,
      Q => \^s_axi_wready\
    );
\up_const_rgb[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \up_const_rgb[23]_i_2_n_0\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => \^q\(0),
      I4 => up_waddr_s(0),
      I5 => \^up_resetn_reg_1\,
      O => \up_const_rgb_reg[23]\(0)
    );
\up_const_rgb[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(5),
      O => \up_const_rgb[23]_i_2_n_0\
    );
up_csc_bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(0),
      I1 => \up_vs_width[15]_i_2_n_0\,
      I2 => up_waddr_s(0),
      I3 => \^up_resetn_reg_0\,
      I4 => \^up_resetn_reg_1\,
      I5 => D(152),
      O => up_csc_bypass_reg
    );
up_full_range_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(1),
      I1 => \up_vs_width[15]_i_2_n_0\,
      I2 => up_waddr_s(0),
      I3 => \^up_resetn_reg_0\,
      I4 => \^up_resetn_reg_1\,
      I5 => D(153),
      O => up_full_range_reg
    );
up_hdmi_tpm_oos_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFCC"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(1),
      I1 => \up_data_status_reg[0]_0\,
      I2 => \i_up/up_hdmi_tpm_oos0__4\,
      I3 => p_7_in(1),
      O => up_hdmi_tpm_oos_reg
    );
\up_he_min[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => up_waddr_s(0),
      I2 => \^q\(0),
      I3 => up_waddr_s(8),
      I4 => \up_scratch[31]_i_3_n_0\,
      O => \up_he_min_reg[15]\(0)
    );
\up_hl_width[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(8),
      I3 => \^q\(0),
      I4 => \up_scratch[31]_i_3_n_0\,
      O => \up_hl_width_reg[15]\(0)
    );
\up_hs_width[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(8),
      I4 => \up_scratch[31]_i_3_n_0\,
      O => \up_hs_width_reg[15]\(0)
    );
up_rack_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_raddr_s(13),
      I1 => \up_rreq_s__0\,
      I2 => up_raddr_s(12),
      O => \^up_rreq_s\
    );
up_rack_int_d_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_rack_int,
      Q => up_rack_int_d
    );
up_rack_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[2]\,
      I1 => p_0_in,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => up_rack_s,
      O => up_rack_int_i_1_n_0
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_rack_int_i_1_n_0,
      Q => up_rack_int
    );
\up_raddr[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_rsel_reg_n_0,
      O => p_1_in_0
    );
\up_raddr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(0),
      Q => \^up_rdata_reg[0]\(0)
    );
\up_raddr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(10),
      Q => \up_raddr_reg_n_0_[10]\
    );
\up_raddr_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(11),
      Q => \up_raddr_reg_n_0_[11]\
    );
\up_raddr_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(12),
      Q => up_raddr_s(12)
    );
\up_raddr_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(13),
      Q => up_raddr_s(13)
    );
\up_raddr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(1),
      Q => \^up_rdata_reg[0]\(1)
    );
\up_raddr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(2),
      Q => \up_raddr_reg_n_0_[2]\
    );
\up_raddr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(3),
      Q => \up_raddr_reg_n_0_[3]\
    );
\up_raddr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(4),
      Q => \up_raddr_reg_n_0_[4]\
    );
\up_raddr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(5),
      Q => \up_raddr_reg_n_0_[5]\
    );
\up_raddr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(6),
      Q => \up_raddr_reg_n_0_[6]\
    );
\up_raddr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(7),
      Q => \up_raddr_reg_n_0_[7]\
    );
\up_raddr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(8),
      Q => \up_raddr_reg_n_0_[8]\
    );
\up_raddr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      CLR => s_axi_aresetn_0,
      D => s_axi_araddr(9),
      Q => \up_raddr_reg_n_0_[9]\
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_rack_int,
      I1 => p_0_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => p_0_in,
      I1 => up_rack_int,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => p_0_in,
      I1 => up_rack_int,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => p_0_in,
      I2 => up_rack_int,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070F0F0F"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[2]\,
      I1 => p_0_in,
      I2 => up_rack_int,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[3]_i_2_n_0\
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[3]_i_1_n_0\,
      CLR => s_axi_aresetn_0,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[3]_i_1_n_0\,
      CLR => s_axi_aresetn_0,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[3]_i_1_n_0\,
      CLR => s_axi_aresetn_0,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[3]_i_1_n_0\,
      CLR => s_axi_aresetn_0,
      D => \up_rcount[3]_i_2_n_0\,
      Q => p_0_in
    );
\up_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888880"
    )
        port map (
      I0 => \up_rdata[1]_i_2_n_0\,
      I1 => \up_rdata[1]_i_3_n_0\,
      I2 => \up_rdata[0]_i_2_n_0\,
      I3 => \up_rdata[0]_i_3_n_0\,
      I4 => \up_rdata[0]_i_4_n_0\,
      I5 => up_vdma_tpm_oos_reg_0,
      O => \up_rdata_reg[31]\(0)
    );
\up_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(32),
      I4 => D(0),
      I5 => D(48),
      O => \up_rdata[0]_i_2_n_0\
    );
\up_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(96),
      I4 => D(64),
      I5 => D(112),
      O => \up_rdata[0]_i_3_n_0\
    );
\up_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888B8BB"
    )
        port map (
      I0 => up_csc_bypass_reg_0,
      I1 => \up_raddr_reg_n_0_[4]\,
      I2 => \up_scratch_reg[31]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[0]_i_4_n_0\
    );
\up_rdata[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \up_raddr_reg_n_0_[2]\,
      I2 => \up_raddr_reg_n_0_[8]\,
      I3 => \up_raddr_reg_n_0_[3]\,
      O => \up_rdata_reg[0]_0\
    );
\up_rdata[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^up_rdata_reg[0]\(1),
      I1 => \^up_rdata_reg[0]\(0),
      I2 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata_reg[0]_1\
    );
\up_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[10]_i_2_n_0\,
      I1 => \up_rdata[10]_i_3_n_0\,
      I2 => \up_rdata[10]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(9),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(10)
    );
\up_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(106),
      I4 => D(74),
      I5 => D(122),
      O => \up_rdata[10]_i_2_n_0\
    );
\up_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(42),
      I4 => D(10),
      I5 => D(58),
      O => \up_rdata[10]_i_3_n_0\
    );
\up_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(137),
      I1 => \up_scratch_reg[31]\(10),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[10]_i_4_n_0\
    );
\up_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[11]_i_2_n_0\,
      I1 => \up_rdata[11]_i_3_n_0\,
      I2 => \up_rdata[11]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(10),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(11)
    );
\up_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(107),
      I4 => D(75),
      I5 => D(123),
      O => \up_rdata[11]_i_2_n_0\
    );
\up_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(43),
      I4 => D(11),
      I5 => D(59),
      O => \up_rdata[11]_i_3_n_0\
    );
\up_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(138),
      I1 => \up_scratch_reg[31]\(11),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[11]_i_4_n_0\
    );
\up_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[12]_i_2_n_0\,
      I1 => \up_rdata[12]_i_3_n_0\,
      I2 => \up_rdata[12]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(11),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(12)
    );
\up_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(108),
      I4 => D(76),
      I5 => D(124),
      O => \up_rdata[12]_i_2_n_0\
    );
\up_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(44),
      I4 => D(12),
      I5 => D(60),
      O => \up_rdata[12]_i_3_n_0\
    );
\up_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(139),
      I1 => \up_scratch_reg[31]\(12),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[12]_i_4_n_0\
    );
\up_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[13]_i_2_n_0\,
      I1 => \up_rdata[13]_i_3_n_0\,
      I2 => \up_rdata[13]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(12),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(13)
    );
\up_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(109),
      I4 => D(77),
      I5 => D(125),
      O => \up_rdata[13]_i_2_n_0\
    );
\up_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(45),
      I4 => D(13),
      I5 => D(61),
      O => \up_rdata[13]_i_3_n_0\
    );
\up_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(140),
      I1 => \up_scratch_reg[31]\(13),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[13]_i_4_n_0\
    );
\up_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[14]_i_2_n_0\,
      I1 => \up_rdata[14]_i_3_n_0\,
      I2 => \up_rdata[14]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(13),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(14)
    );
\up_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(110),
      I4 => D(78),
      I5 => D(126),
      O => \up_rdata[14]_i_2_n_0\
    );
\up_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(46),
      I4 => D(14),
      I5 => D(62),
      O => \up_rdata[14]_i_3_n_0\
    );
\up_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(141),
      I1 => \up_scratch_reg[31]\(14),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[14]_i_4_n_0\
    );
\up_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata[15]_i_3_n_0\,
      I2 => \up_rdata[15]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(14),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(15)
    );
\up_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(111),
      I4 => D(79),
      I5 => D(127),
      O => \up_rdata[15]_i_2_n_0\
    );
\up_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(47),
      I4 => D(15),
      I5 => D(63),
      O => \up_rdata[15]_i_3_n_0\
    );
\up_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(142),
      I1 => \up_scratch_reg[31]\(15),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[15]_i_4_n_0\
    );
\up_rdata[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[8]\,
      I1 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[15]_i_5_n_0\
    );
\up_rdata[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[8]\,
      I1 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[15]_i_6_n_0\
    );
\up_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \up_rdata[16]_i_2_n_0\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \up_rdata[16]_i_3_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(15),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(16)
    );
\up_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(143),
      I1 => \up_scratch_reg[31]\(16),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[16]_i_2_n_0\
    );
\up_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(80),
      I4 => D(16),
      I5 => \up_rdata[16]_i_4_n_0\,
      O => \up_rdata[16]_i_3_n_0\
    );
\up_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(0),
      I1 => \up_hl_active_reg[15]\(0),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[16]_i_4_n_0\
    );
\up_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \up_rdata[17]_i_2_n_0\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \up_rdata[17]_i_3_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(16),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(17)
    );
\up_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(144),
      I1 => \up_scratch_reg[31]\(17),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[17]_i_2_n_0\
    );
\up_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(81),
      I4 => D(17),
      I5 => \up_rdata[17]_i_4_n_0\,
      O => \up_rdata[17]_i_3_n_0\
    );
\up_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(1),
      I1 => \up_hl_active_reg[15]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[17]_i_4_n_0\
    );
\up_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0800"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \up_raddr_reg_n_0_[2]\,
      I3 => \up_rdata[18]_i_2_n_0\,
      I4 => \up_rdata[18]_i_3_n_0\,
      O => \up_rdata_reg[31]\(18)
    );
\up_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(82),
      I4 => D(18),
      I5 => \up_rdata[18]_i_4_n_0\,
      O => \up_rdata[18]_i_2_n_0\
    );
\up_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AA00AA"
    )
        port map (
      I0 => \up_rdata[18]_i_5_n_0\,
      I1 => \up_d_count_reg[31]\(17),
      I2 => \up_rdata[23]_i_9_n_0\,
      I3 => \up_raddr_reg_n_0_[2]\,
      I4 => \up_raddr_reg_n_0_[4]\,
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[18]_i_3_n_0\
    );
\up_rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(2),
      I1 => \up_hl_active_reg[15]\(2),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[18]_i_4_n_0\
    );
\up_rdata[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0000A0F"
    )
        port map (
      I0 => \up_scratch_reg[31]\(18),
      I1 => D(145),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[18]_i_5_n_0\
    );
\up_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \up_rdata[19]_i_2_n_0\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \up_rdata[19]_i_3_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(18),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(19)
    );
\up_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(146),
      I1 => \up_scratch_reg[31]\(19),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[19]_i_2_n_0\
    );
\up_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(83),
      I4 => D(19),
      I5 => \up_rdata[19]_i_4_n_0\,
      O => \up_rdata[19]_i_3_n_0\
    );
\up_rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(3),
      I1 => \up_hl_active_reg[15]\(3),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[19]_i_4_n_0\
    );
\up_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888880"
    )
        port map (
      I0 => \up_rdata[1]_i_2_n_0\,
      I1 => \up_rdata[1]_i_3_n_0\,
      I2 => \up_rdata[1]_i_4_n_0\,
      I3 => \up_rdata[1]_i_5_n_0\,
      I4 => \up_rdata[1]_i_6_n_0\,
      I5 => \up_rdata[1]_i_7_n_0\,
      O => \up_rdata_reg[31]\(1)
    );
\up_rdata[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \up_raddr_reg_n_0_[3]\,
      I3 => \up_raddr_reg_n_0_[8]\,
      I4 => \up_raddr_reg_n_0_[2]\,
      O => \^up_rdata_reg[1]\
    );
\up_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \up_rdata[23]_i_7_n_0\,
      I1 => \up_raddr_reg_n_0_[9]\,
      I2 => \up_raddr_reg_n_0_[10]\,
      I3 => \up_raddr_reg_n_0_[11]\,
      I4 => \up_raddr_reg_n_0_[6]\,
      I5 => \up_raddr_reg_n_0_[7]\,
      O => \up_rdata[1]_i_2_n_0\
    );
\up_rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[3]\,
      I1 => \up_raddr_reg_n_0_[2]\,
      O => \up_rdata[1]_i_3_n_0\
    );
\up_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(33),
      I4 => D(1),
      I5 => D(49),
      O => \up_rdata[1]_i_4_n_0\
    );
\up_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(97),
      I4 => D(65),
      I5 => D(113),
      O => \up_rdata[1]_i_5_n_0\
    );
\up_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAEAF"
    )
        port map (
      I0 => \up_rdata[1]_i_8_n_0\,
      I1 => \up_scratch_reg[31]\(1),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[1]_i_6_n_0\
    );
\up_rdata[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[3]\,
      I1 => \up_rdata[31]_i_5_n_0\,
      I2 => \up_d_count_reg[31]\(0),
      I3 => \up_rdata[1]_i_9_n_0\,
      I4 => \^up_rdata_reg[1]\,
      O => \up_rdata[1]_i_7_n_0\
    );
\up_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6C4A28000000000"
    )
        port map (
      I0 => \^up_rdata_reg[0]\(0),
      I1 => \^up_rdata_reg[0]\(1),
      I2 => D(128),
      I3 => D(153),
      I4 => D(151),
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[1]_i_8_n_0\
    );
\up_rdata[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => p_7_in(1),
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \up_raddr_reg_n_0_[4]\,
      I4 => p_8_in(1),
      O => \up_rdata[1]_i_9_n_0\
    );
\up_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \up_rdata[20]_i_2_n_0\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \up_rdata[20]_i_3_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(19),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(20)
    );
\up_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(147),
      I1 => \up_scratch_reg[31]\(20),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[20]_i_2_n_0\
    );
\up_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(84),
      I4 => D(20),
      I5 => \up_rdata[20]_i_4_n_0\,
      O => \up_rdata[20]_i_3_n_0\
    );
\up_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(4),
      I1 => \up_hl_active_reg[15]\(4),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[20]_i_4_n_0\
    );
\up_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \up_rdata[21]_i_2_n_0\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \up_rdata[21]_i_3_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(20),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(21)
    );
\up_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(148),
      I1 => \up_scratch_reg[31]\(21),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[21]_i_2_n_0\
    );
\up_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(85),
      I4 => D(21),
      I5 => \up_rdata[21]_i_4_n_0\,
      O => \up_rdata[21]_i_3_n_0\
    );
\up_rdata[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(5),
      I1 => \up_hl_active_reg[15]\(5),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[21]_i_4_n_0\
    );
\up_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \up_rdata[22]_i_2_n_0\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \up_rdata[22]_i_3_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(21),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(22)
    );
\up_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(149),
      I1 => \up_scratch_reg[31]\(22),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[22]_i_2_n_0\
    );
\up_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(86),
      I4 => D(22),
      I5 => \up_rdata[22]_i_4_n_0\,
      O => \up_rdata[22]_i_3_n_0\
    );
\up_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(6),
      I1 => \up_hl_active_reg[15]\(6),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[22]_i_4_n_0\
    );
\up_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \up_rdata[23]_i_2_n_0\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \up_rdata[23]_i_3_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(22),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(23)
    );
\up_rdata[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[8]\,
      I1 => \up_raddr_reg_n_0_[4]\,
      I2 => \up_raddr_reg_n_0_[2]\,
      O => \up_rdata[23]_i_10_n_0\
    );
\up_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(150),
      I1 => \up_scratch_reg[31]\(23),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[23]_i_2_n_0\
    );
\up_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(87),
      I4 => D(23),
      I5 => \up_rdata[23]_i_6_n_0\,
      O => \up_rdata[23]_i_3_n_0\
    );
\up_rdata[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[23]_i_7_n_0\,
      I2 => \up_raddr_reg_n_0_[3]\,
      I3 => \up_raddr_reg_n_0_[2]\,
      O => \up_rdata[23]_i_4_n_0\
    );
\up_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[3]\,
      I1 => \up_rdata[23]_i_8_n_0\,
      I2 => \up_rdata[23]_i_9_n_0\,
      I3 => \up_rdata[23]_i_10_n_0\,
      I4 => \up_rdata[31]_i_6_n_0\,
      I5 => \up_rdata[23]_i_7_n_0\,
      O => \up_rdata[23]_i_5_n_0\
    );
\up_rdata[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(7),
      I1 => \up_hl_active_reg[15]\(7),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[23]_i_6_n_0\
    );
\up_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000230000"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[6]\,
      I1 => \up_raddr_reg_n_0_[7]\,
      I2 => \up_raddr_reg_n_0_[5]\,
      I3 => up_raddr_s(12),
      I4 => \up_rreq_s__0\,
      I5 => up_raddr_s(13),
      O => \up_rdata[23]_i_7_n_0\
    );
\up_rdata[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[8]\,
      I1 => \up_raddr_reg_n_0_[2]\,
      O => \up_rdata[23]_i_8_n_0\
    );
\up_rdata[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_rdata_reg[0]\(0),
      I1 => \^up_rdata_reg[0]\(1),
      O => \up_rdata[23]_i_9_n_0\
    );
\up_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata[24]_i_2_n_0\,
      I2 => \up_scratch_reg[31]\(24),
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(23),
      I5 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(24)
    );
\up_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[24]_i_3_n_0\,
      I2 => D(24),
      I3 => D(88),
      I4 => \up_rdata[31]_i_9_n_0\,
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[24]_i_2_n_0\
    );
\up_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(8),
      I1 => \up_hl_active_reg[15]\(8),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[24]_i_3_n_0\
    );
\up_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata[25]_i_2_n_0\,
      I2 => \up_scratch_reg[31]\(25),
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(24),
      I5 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(25)
    );
\up_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[25]_i_3_n_0\,
      I2 => D(25),
      I3 => D(89),
      I4 => \up_rdata[31]_i_9_n_0\,
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[25]_i_2_n_0\
    );
\up_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(9),
      I1 => \up_hl_active_reg[15]\(9),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[25]_i_3_n_0\
    );
\up_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata[26]_i_2_n_0\,
      I2 => \up_scratch_reg[31]\(26),
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(25),
      I5 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(26)
    );
\up_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => D(26),
      I3 => D(90),
      I4 => \up_rdata[31]_i_9_n_0\,
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[26]_i_2_n_0\
    );
\up_rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(10),
      I1 => \up_hl_active_reg[15]\(10),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[26]_i_3_n_0\
    );
\up_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata[27]_i_2_n_0\,
      I2 => \up_scratch_reg[31]\(27),
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(26),
      I5 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(27)
    );
\up_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[27]_i_3_n_0\,
      I2 => D(27),
      I3 => D(91),
      I4 => \up_rdata[31]_i_9_n_0\,
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[27]_i_2_n_0\
    );
\up_rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(11),
      I1 => \up_hl_active_reg[15]\(11),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[27]_i_3_n_0\
    );
\up_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata[28]_i_2_n_0\,
      I2 => \up_scratch_reg[31]\(28),
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(27),
      I5 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(28)
    );
\up_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[28]_i_3_n_0\,
      I2 => D(28),
      I3 => D(92),
      I4 => \up_rdata[31]_i_9_n_0\,
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[28]_i_2_n_0\
    );
\up_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(12),
      I1 => \up_hl_active_reg[15]\(12),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[28]_i_3_n_0\
    );
\up_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata[29]_i_2_n_0\,
      I2 => \up_scratch_reg[31]\(29),
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(28),
      I5 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(29)
    );
\up_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[29]_i_3_n_0\,
      I2 => D(29),
      I3 => D(93),
      I4 => \up_rdata[31]_i_9_n_0\,
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[29]_i_2_n_0\
    );
\up_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(13),
      I1 => \up_hl_active_reg[15]\(13),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[29]_i_3_n_0\
    );
\up_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[2]_i_2_n_0\,
      I1 => \up_rdata[2]_i_3_n_0\,
      I2 => \up_rdata[2]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(2)
    );
\up_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(98),
      I4 => D(66),
      I5 => D(114),
      O => \up_rdata[2]_i_2_n_0\
    );
\up_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(34),
      I4 => D(2),
      I5 => D(50),
      O => \up_rdata[2]_i_3_n_0\
    );
\up_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(129),
      I1 => \up_scratch_reg[31]\(2),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[2]_i_4_n_0\
    );
\up_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_scratch_reg[31]\(30),
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(29),
      I5 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(30)
    );
\up_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[30]_i_3_n_0\,
      I2 => D(30),
      I3 => D(94),
      I4 => \up_rdata[31]_i_9_n_0\,
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[30]_i_2_n_0\
    );
\up_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(14),
      I1 => \up_hl_active_reg[15]\(14),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[30]_i_3_n_0\
    );
\up_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata[31]_i_3_n_0\,
      I2 => \up_scratch_reg[31]\(31),
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(30),
      I5 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(31)
    );
\up_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004400000000"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[3]\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_raddr_reg_n_0_[6]\,
      I3 => \up_raddr_reg_n_0_[7]\,
      I4 => \up_raddr_reg_n_0_[5]\,
      I5 => \^up_rreq_s\,
      O => \up_rdata[31]_i_2_n_0\
    );
\up_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => D(31),
      I3 => D(95),
      I4 => \up_rdata[31]_i_9_n_0\,
      I5 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[31]_i_3_n_0\
    );
\up_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[2]\,
      I1 => \up_raddr_reg_n_0_[8]\,
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[31]_i_4_n_0\
    );
\up_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^up_rdata_reg[0]\(0),
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \up_raddr_reg_n_0_[2]\,
      I3 => \up_raddr_reg_n_0_[4]\,
      I4 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[31]_i_5_n_0\
    );
\up_rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[7]\,
      I1 => \up_raddr_reg_n_0_[6]\,
      I2 => \up_raddr_reg_n_0_[11]\,
      I3 => \up_raddr_reg_n_0_[10]\,
      I4 => \up_raddr_reg_n_0_[9]\,
      O => \up_rdata[31]_i_6_n_0\
    );
\up_rdata[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[2]\,
      I1 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[31]_i_7_n_0\
    );
\up_rdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \up_vf_active_reg[15]\(15),
      I1 => \up_hl_active_reg[15]\(15),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \up_raddr_reg_n_0_[4]\,
      O => \up_rdata[31]_i_8_n_0\
    );
\up_rdata[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_rdata_reg[0]\(1),
      I1 => \^up_rdata_reg[0]\(0),
      O => \up_rdata[31]_i_9_n_0\
    );
\up_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[3]_i_2_n_0\,
      I1 => \up_rdata[3]_i_3_n_0\,
      I2 => \up_rdata[3]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(2),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(3)
    );
\up_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(99),
      I4 => D(67),
      I5 => D(115),
      O => \up_rdata[3]_i_2_n_0\
    );
\up_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(35),
      I4 => D(3),
      I5 => D(51),
      O => \up_rdata[3]_i_3_n_0\
    );
\up_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(130),
      I1 => \up_scratch_reg[31]\(3),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[3]_i_4_n_0\
    );
\up_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[4]_i_2_n_0\,
      I1 => \up_rdata[4]_i_3_n_0\,
      I2 => \up_rdata[4]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(3),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(4)
    );
\up_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(100),
      I4 => D(68),
      I5 => D(116),
      O => \up_rdata[4]_i_2_n_0\
    );
\up_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(36),
      I4 => D(4),
      I5 => D(52),
      O => \up_rdata[4]_i_3_n_0\
    );
\up_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(131),
      I1 => \up_scratch_reg[31]\(4),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[4]_i_4_n_0\
    );
\up_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[5]_i_2_n_0\,
      I1 => \up_rdata[5]_i_3_n_0\,
      I2 => \up_rdata[5]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(4),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(5)
    );
\up_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000085058101"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(132),
      I4 => \up_scratch_reg[31]\(5),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[5]_i_2_n_0\
    );
\up_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(101),
      I4 => D(69),
      I5 => D(117),
      O => \up_rdata[5]_i_3_n_0\
    );
\up_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(37),
      I4 => D(5),
      I5 => D(53),
      O => \up_rdata[5]_i_4_n_0\
    );
\up_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[6]_i_2_n_0\,
      I1 => \up_rdata[6]_i_3_n_0\,
      I2 => \up_rdata[6]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(5),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(6)
    );
\up_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000085058101"
    )
        port map (
      I0 => \up_raddr_reg_n_0_[4]\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(133),
      I4 => \up_scratch_reg[31]\(6),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[6]_i_2_n_0\
    );
\up_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(102),
      I4 => D(70),
      I5 => D(118),
      O => \up_rdata[6]_i_3_n_0\
    );
\up_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(38),
      I4 => D(6),
      I5 => D(54),
      O => \up_rdata[6]_i_4_n_0\
    );
\up_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[7]_i_2_n_0\,
      I1 => \up_rdata[7]_i_3_n_0\,
      I2 => \up_rdata[7]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(6),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(7)
    );
\up_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(103),
      I4 => D(71),
      I5 => D(119),
      O => \up_rdata[7]_i_2_n_0\
    );
\up_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(39),
      I4 => D(7),
      I5 => D(55),
      O => \up_rdata[7]_i_3_n_0\
    );
\up_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(134),
      I1 => \up_scratch_reg[31]\(7),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[7]_i_4_n_0\
    );
\up_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[8]_i_2_n_0\,
      I1 => \up_rdata[8]_i_3_n_0\,
      I2 => \up_rdata[8]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(7),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(8)
    );
\up_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(104),
      I4 => D(72),
      I5 => D(120),
      O => \up_rdata[8]_i_2_n_0\
    );
\up_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(40),
      I4 => D(8),
      I5 => D(56),
      O => \up_rdata[8]_i_3_n_0\
    );
\up_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(135),
      I1 => \up_scratch_reg[31]\(8),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[8]_i_4_n_0\
    );
\up_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \up_rdata[9]_i_2_n_0\,
      I1 => \up_rdata[9]_i_3_n_0\,
      I2 => \up_rdata[9]_i_4_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_d_count_reg[31]\(8),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata_reg[31]\(9)
    );
\up_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(105),
      I4 => D(73),
      I5 => D(121),
      O => \up_rdata[9]_i_2_n_0\
    );
\up_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \up_rdata[15]_i_6_n_0\,
      I1 => \^up_rdata_reg[0]\(1),
      I2 => \^up_rdata_reg[0]\(0),
      I3 => D(41),
      I4 => D(9),
      I5 => D(57),
      O => \up_rdata[9]_i_3_n_0\
    );
\up_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => D(136),
      I1 => \up_scratch_reg[31]\(9),
      I2 => \up_raddr_reg_n_0_[4]\,
      I3 => \^up_rdata_reg[0]\(1),
      I4 => \^up_rdata_reg[0]\(0),
      I5 => \up_raddr_reg_n_0_[8]\,
      O => \up_rdata[9]_i_4_n_0\
    );
\up_rdata_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(0),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[0]_i_1_n_0\
    );
\up_rdata_int[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(10),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[10]_i_1_n_0\
    );
\up_rdata_int[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(11),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[11]_i_1_n_0\
    );
\up_rdata_int[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(12),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[12]_i_1_n_0\
    );
\up_rdata_int[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(13),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[13]_i_1_n_0\
    );
\up_rdata_int[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(14),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[14]_i_1_n_0\
    );
\up_rdata_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(15),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[15]_i_1_n_0\
    );
\up_rdata_int[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(16),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[16]_i_1_n_0\
    );
\up_rdata_int[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(17),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[17]_i_1_n_0\
    );
\up_rdata_int[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(18),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[18]_i_1_n_0\
    );
\up_rdata_int[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(19),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[19]_i_1_n_0\
    );
\up_rdata_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(1),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[1]_i_1_n_0\
    );
\up_rdata_int[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(20),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[20]_i_1_n_0\
    );
\up_rdata_int[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(21),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[21]_i_1_n_0\
    );
\up_rdata_int[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(22),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[22]_i_1_n_0\
    );
\up_rdata_int[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(23),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[23]_i_1_n_0\
    );
\up_rdata_int[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(24),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[24]_i_1_n_0\
    );
\up_rdata_int[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(25),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[25]_i_1_n_0\
    );
\up_rdata_int[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(26),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[26]_i_1_n_0\
    );
\up_rdata_int[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(27),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[27]_i_1_n_0\
    );
\up_rdata_int[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(28),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[28]_i_1_n_0\
    );
\up_rdata_int[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(29),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[29]_i_1_n_0\
    );
\up_rdata_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(2),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[2]_i_1_n_0\
    );
\up_rdata_int[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(30),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[30]_i_1_n_0\
    );
\up_rdata_int[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(31),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[31]_i_1_n_0\
    );
\up_rdata_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(3),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[3]_i_1_n_0\
    );
\up_rdata_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(4),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[4]_i_1_n_0\
    );
\up_rdata_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(5),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[5]_i_1_n_0\
    );
\up_rdata_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(6),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[6]_i_1_n_0\
    );
\up_rdata_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(7),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[7]_i_1_n_0\
    );
\up_rdata_int[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(8),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[8]_i_1_n_0\
    );
\up_rdata_int[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(9),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => up_rack_s,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rdata_int[9]_i_1_n_0\
    );
\up_rdata_int_d_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(0),
      Q => up_rdata_int_d(0)
    );
\up_rdata_int_d_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(10),
      Q => up_rdata_int_d(10)
    );
\up_rdata_int_d_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(11),
      Q => up_rdata_int_d(11)
    );
\up_rdata_int_d_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(12),
      Q => up_rdata_int_d(12)
    );
\up_rdata_int_d_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(13),
      Q => up_rdata_int_d(13)
    );
\up_rdata_int_d_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(14),
      Q => up_rdata_int_d(14)
    );
\up_rdata_int_d_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(15),
      Q => up_rdata_int_d(15)
    );
\up_rdata_int_d_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(16),
      Q => up_rdata_int_d(16)
    );
\up_rdata_int_d_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(17),
      Q => up_rdata_int_d(17)
    );
\up_rdata_int_d_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(18),
      Q => up_rdata_int_d(18)
    );
\up_rdata_int_d_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(19),
      Q => up_rdata_int_d(19)
    );
\up_rdata_int_d_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(1),
      Q => up_rdata_int_d(1)
    );
\up_rdata_int_d_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(20),
      Q => up_rdata_int_d(20)
    );
\up_rdata_int_d_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(21),
      Q => up_rdata_int_d(21)
    );
\up_rdata_int_d_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(22),
      Q => up_rdata_int_d(22)
    );
\up_rdata_int_d_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(23),
      Q => up_rdata_int_d(23)
    );
\up_rdata_int_d_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(24),
      Q => up_rdata_int_d(24)
    );
\up_rdata_int_d_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(25),
      Q => up_rdata_int_d(25)
    );
\up_rdata_int_d_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(26),
      Q => up_rdata_int_d(26)
    );
\up_rdata_int_d_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(27),
      Q => up_rdata_int_d(27)
    );
\up_rdata_int_d_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(28),
      Q => up_rdata_int_d(28)
    );
\up_rdata_int_d_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(29),
      Q => up_rdata_int_d(29)
    );
\up_rdata_int_d_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(2),
      Q => up_rdata_int_d(2)
    );
\up_rdata_int_d_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(30),
      Q => up_rdata_int_d(30)
    );
\up_rdata_int_d_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(31),
      Q => up_rdata_int_d(31)
    );
\up_rdata_int_d_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(3),
      Q => up_rdata_int_d(3)
    );
\up_rdata_int_d_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(4),
      Q => up_rdata_int_d(4)
    );
\up_rdata_int_d_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(5),
      Q => up_rdata_int_d(5)
    );
\up_rdata_int_d_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(6),
      Q => up_rdata_int_d(6)
    );
\up_rdata_int_d_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(7),
      Q => up_rdata_int_d(7)
    );
\up_rdata_int_d_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(8),
      Q => up_rdata_int_d(8)
    );
\up_rdata_int_d_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rdata_int(9),
      Q => up_rdata_int_d(9)
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[0]_i_1_n_0\,
      Q => up_rdata_int(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[10]_i_1_n_0\,
      Q => up_rdata_int(10)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[11]_i_1_n_0\,
      Q => up_rdata_int(11)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[12]_i_1_n_0\,
      Q => up_rdata_int(12)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[13]_i_1_n_0\,
      Q => up_rdata_int(13)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[14]_i_1_n_0\,
      Q => up_rdata_int(14)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[15]_i_1_n_0\,
      Q => up_rdata_int(15)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[16]_i_1_n_0\,
      Q => up_rdata_int(16)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[17]_i_1_n_0\,
      Q => up_rdata_int(17)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[18]_i_1_n_0\,
      Q => up_rdata_int(18)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[19]_i_1_n_0\,
      Q => up_rdata_int(19)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[1]_i_1_n_0\,
      Q => up_rdata_int(1)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[20]_i_1_n_0\,
      Q => up_rdata_int(20)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[21]_i_1_n_0\,
      Q => up_rdata_int(21)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[22]_i_1_n_0\,
      Q => up_rdata_int(22)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[23]_i_1_n_0\,
      Q => up_rdata_int(23)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[24]_i_1_n_0\,
      Q => up_rdata_int(24)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[25]_i_1_n_0\,
      Q => up_rdata_int(25)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[26]_i_1_n_0\,
      Q => up_rdata_int(26)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[27]_i_1_n_0\,
      Q => up_rdata_int(27)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[28]_i_1_n_0\,
      Q => up_rdata_int(28)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[29]_i_1_n_0\,
      Q => up_rdata_int(29)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[2]_i_1_n_0\,
      Q => up_rdata_int(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[30]_i_1_n_0\,
      Q => up_rdata_int(30)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[31]_i_1_n_0\,
      Q => up_rdata_int(31)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[3]_i_1_n_0\,
      Q => up_rdata_int(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[4]_i_1_n_0\,
      Q => up_rdata_int(4)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[5]_i_1_n_0\,
      Q => up_rdata_int(5)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[6]_i_1_n_0\,
      Q => up_rdata_int(6)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[7]_i_1_n_0\,
      Q => up_rdata_int(7)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[8]_i_1_n_0\,
      Q => up_rdata_int(8)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => \up_rdata_int[9]_i_1_n_0\,
      Q => up_rdata_int(9)
    );
up_resetn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(0),
      I1 => \^up_resetn_reg\,
      I2 => \^up_resetn_reg_0\,
      I3 => \^q\(0),
      I4 => \^up_resetn_reg_1\,
      I5 => up_resetn,
      O => up_resetn_reg_2
    );
up_rreq_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => up_rsel_reg_n_0,
      O => up_rreq_i_1_n_0
    );
up_rreq_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_rreq_i_1_n_0,
      Q => \up_rreq_s__0\
    );
up_rsel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FAA"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      I3 => up_rsel_reg_n_0,
      O => up_rsel_i_1_n_0
    );
up_rsel_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => up_axi_rvalid_i_3_n_0,
      D => up_rsel_i_1_n_0,
      Q => up_rsel_reg_n_0
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => up_waddr_s(8),
      I2 => \^q\(0),
      I3 => up_waddr_s(0),
      I4 => \up_scratch[31]_i_3_n_0\,
      O => E(0)
    );
\up_scratch[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => up_waddr_s(11),
      I1 => up_waddr_s(10),
      I2 => up_waddr_s(9),
      O => \up_scratch[31]_i_2_n_0\
    );
\up_scratch[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^up_resetn_reg_0\,
      I1 => \up_const_rgb[23]_i_2_n_0\,
      I2 => up_waddr_s(4),
      I3 => \up_wreq_s__0\,
      I4 => up_waddr_s(12),
      I5 => up_waddr_s(13),
      O => \up_scratch[31]_i_3_n_0\
    );
\up_srcsel[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(0),
      O => \^up_resetn_reg\
    );
\up_srcsel[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => up_waddr_s(2),
      O => \^up_resetn_reg_0\
    );
\up_srcsel[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \up_vf_width[15]_i_2_n_0\,
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(11),
      I3 => up_waddr_s(10),
      I4 => up_waddr_s(9),
      O => \^up_resetn_reg_1\
    );
up_vdma_ovf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFCC"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(1),
      I1 => up_vdma_ovf_s,
      I2 => \i_up/up_vdma_ovf0__5\,
      I3 => p_8_in(1),
      O => up_vdma_ovf_reg
    );
up_vdma_tpm_oos_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFCC"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(0),
      I1 => \up_data_status_reg[0]\,
      I2 => \i_up/up_hdmi_tpm_oos0__4\,
      I3 => p_7_in(0),
      O => up_vdma_tpm_oos_reg
    );
up_vdma_tpm_oos_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => up_vdma_tpm_oos_i_3_n_0,
      I1 => \^q\(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => up_vdma_unf_i_3_n_0,
      I5 => \up_vf_width[15]_i_2_n_0\,
      O => \i_up/up_hdmi_tpm_oos0__4\
    );
up_vdma_tpm_oos_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(2),
      O => up_vdma_tpm_oos_i_3_n_0
    );
up_vdma_unf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFCC"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(0),
      I1 => up_vdma_unf_s,
      I2 => \i_up/up_vdma_ovf0__5\,
      I3 => p_8_in(0),
      O => up_vdma_unf_reg
    );
up_vdma_unf_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \up_vs_width[15]_i_2_n_0\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => up_vdma_unf_i_3_n_0,
      I5 => \up_vf_width[15]_i_2_n_0\,
      O => \i_up/up_vdma_ovf0__5\
    );
up_vdma_unf_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_waddr_s(9),
      I1 => up_waddr_s(10),
      I2 => up_waddr_s(11),
      I3 => up_waddr_s(8),
      O => up_vdma_unf_i_3_n_0
    );
\up_ve_min[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^up_resetn_reg\,
      I1 => \^q\(0),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(3),
      I4 => \up_vf_width[15]_i_2_n_0\,
      I5 => \up_vs_width[15]_i_3_n_0\,
      O => \up_ve_min_reg[15]\(0)
    );
\up_vf_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^up_resetn_reg\,
      I1 => \^up_resetn_reg_0\,
      I2 => up_waddr_s(8),
      I3 => \up_vf_width[15]_i_2_n_0\,
      I4 => \^q\(0),
      I5 => \up_scratch[31]_i_2_n_0\,
      O => \up_vf_width_reg[15]\(0)
    );
\up_vf_width[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(12),
      I2 => up_waddr_s(13),
      I3 => up_waddr_s(4),
      O => \up_vf_width[15]_i_2_n_0\
    );
\up_vs_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \up_vs_width[15]_i_2_n_0\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(3),
      I4 => \up_vf_width[15]_i_2_n_0\,
      I5 => \up_vs_width[15]_i_3_n_0\,
      O => \up_vs_width_reg[15]\(0)
    );
\up_vs_width[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(6),
      I3 => \^q\(0),
      O => \up_vs_width[15]_i_2_n_0\
    );
\up_vs_width[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_waddr_s(9),
      I1 => up_waddr_s(10),
      I2 => up_waddr_s(11),
      I3 => up_waddr_s(2),
      O => \up_vs_width[15]_i_3_n_0\
    );
up_wack_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => up_waddr_s(13),
      I1 => up_waddr_s(12),
      I2 => \up_wreq_s__0\,
      O => up_wreq_s
    );
up_wack_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA4000"
    )
        port map (
      I0 => up_wack_s,
      I1 => up_wcount(1),
      I2 => up_wcount(0),
      I3 => up_wcount(2),
      I4 => up_wsel_reg_n_0,
      I5 => up_wack_int,
      O => up_wack_int_i_1_n_0
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => up_wack_int_i_1_n_0,
      Q => up_wack_int
    );
\up_waddr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(0),
      Q => up_waddr_s(0)
    );
\up_waddr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(10),
      Q => up_waddr_s(10)
    );
\up_waddr_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(11),
      Q => up_waddr_s(11)
    );
\up_waddr_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_1,
      D => s_axi_awaddr(12),
      Q => up_waddr_s(12)
    );
\up_waddr_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_1,
      D => s_axi_awaddr(13),
      Q => up_waddr_s(13)
    );
\up_waddr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(1),
      Q => \^q\(0)
    );
\up_waddr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(2),
      Q => up_waddr_s(2)
    );
\up_waddr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(3),
      Q => up_waddr_s(3)
    );
\up_waddr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_1,
      D => s_axi_awaddr(4),
      Q => up_waddr_s(4)
    );
\up_waddr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(5),
      Q => up_waddr_s(5)
    );
\up_waddr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(6),
      Q => up_waddr_s(6)
    );
\up_waddr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(7),
      Q => up_waddr_s(7)
    );
\up_waddr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(8),
      Q => up_waddr_s(8)
    );
\up_waddr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_awaddr(9),
      Q => up_waddr_s(9)
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_wsel_reg_n_0,
      I1 => up_wcount(0),
      O => \up_wcount[0]_i_1_n_0\
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => up_wsel_reg_n_0,
      I1 => up_wcount(1),
      I2 => up_wcount(0),
      O => \up_wcount[1]_i_1_n_0\
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => up_wsel_reg_n_0,
      I1 => up_wcount(2),
      I2 => up_wcount(1),
      I3 => up_wcount(0),
      O => \up_wcount[2]_i_1_n_0\
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => \up_wcount[0]_i_1_n_0\,
      Q => up_wcount(0)
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => \up_wcount[1]_i_1_n_0\,
      Q => up_wcount(1)
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => \up_wcount[2]_i_1_n_0\,
      Q => up_wcount(2)
    );
\up_wdata[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_wsel_reg_n_0,
      O => p_5_in
    );
\up_wdata_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_wdata(0),
      Q => \^up_ve_max_reg[15]\(0)
    );
\up_wdata_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_4,
      D => s_axi_wdata(10),
      Q => \^up_ve_max_reg[15]\(10)
    );
\up_wdata_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_4,
      D => s_axi_wdata(11),
      Q => \^up_ve_max_reg[15]\(11)
    );
\up_wdata_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_4,
      D => s_axi_wdata(12),
      Q => \^up_ve_max_reg[15]\(12)
    );
\up_wdata_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_4,
      D => s_axi_wdata(13),
      Q => \^up_ve_max_reg[15]\(13)
    );
\up_wdata_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(14),
      Q => \^up_ve_max_reg[15]\(14)
    );
\up_wdata_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(15),
      Q => \^up_ve_max_reg[15]\(15)
    );
\up_wdata_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(16),
      Q => \^up_ve_max_reg[15]\(16)
    );
\up_wdata_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(17),
      Q => \^up_ve_max_reg[15]\(17)
    );
\up_wdata_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_wdata(18),
      Q => \^up_ve_max_reg[15]\(18)
    );
\up_wdata_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(19),
      Q => \^up_ve_max_reg[15]\(19)
    );
\up_wdata_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_wdata(1),
      Q => \^up_ve_max_reg[15]\(1)
    );
\up_wdata_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(20),
      Q => \^up_ve_max_reg[15]\(20)
    );
\up_wdata_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(21),
      Q => \^up_ve_max_reg[15]\(21)
    );
\up_wdata_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(22),
      Q => \^up_ve_max_reg[15]\(22)
    );
\up_wdata_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_0,
      D => s_axi_wdata(23),
      Q => \^up_ve_max_reg[15]\(23)
    );
\up_wdata_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_2,
      D => s_axi_wdata(24),
      Q => \^up_ve_max_reg[15]\(24)
    );
\up_wdata_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_2,
      D => s_axi_wdata(25),
      Q => \^up_ve_max_reg[15]\(25)
    );
\up_wdata_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_2,
      D => s_axi_wdata(26),
      Q => \^up_ve_max_reg[15]\(26)
    );
\up_wdata_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_2,
      D => s_axi_wdata(27),
      Q => \^up_ve_max_reg[15]\(27)
    );
\up_wdata_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_2,
      D => s_axi_wdata(28),
      Q => \^up_ve_max_reg[15]\(28)
    );
\up_wdata_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_2,
      D => s_axi_wdata(29),
      Q => \^up_ve_max_reg[15]\(29)
    );
\up_wdata_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_wdata(2),
      Q => \^up_ve_max_reg[15]\(2)
    );
\up_wdata_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_2,
      D => s_axi_wdata(30),
      Q => \^up_ve_max_reg[15]\(30)
    );
\up_wdata_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_2,
      D => s_axi_wdata(31),
      Q => \^up_ve_max_reg[15]\(31)
    );
\up_wdata_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_wdata(3),
      Q => \^up_ve_max_reg[15]\(3)
    );
\up_wdata_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_4,
      D => s_axi_wdata(4),
      Q => \^up_ve_max_reg[15]\(4)
    );
\up_wdata_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_wdata(5),
      Q => \^up_ve_max_reg[15]\(5)
    );
\up_wdata_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_3,
      D => s_axi_wdata(6),
      Q => \^up_ve_max_reg[15]\(6)
    );
\up_wdata_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_4,
      D => s_axi_wdata(7),
      Q => \^up_ve_max_reg[15]\(7)
    );
\up_wdata_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_4,
      D => s_axi_wdata(8),
      Q => \^up_ve_max_reg[15]\(8)
    );
\up_wdata_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      CLR => s_axi_aresetn_4,
      D => s_axi_wdata(9),
      Q => \^up_ve_max_reg[15]\(9)
    );
up_wreq_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => up_wsel_reg_n_0,
      O => up_wreq_i_1_n_0
    );
up_wreq_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => up_wreq_i_1_n_0,
      Q => \up_wreq_s__0\
    );
up_wsel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF8888"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      I4 => up_wsel_reg_n_0,
      O => up_wsel_i_1_n_0
    );
up_wsel_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_1,
      D => up_wsel_i_1_n_0,
      Q => up_wsel_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_clock_mon is
  port (
    \up_d_count_reg[21]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_clk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aresetn_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_up_clock_mon : entity is "up_clock_mon";
end system_axi_hdmi_core_0_up_clock_mon;

architecture STRUCTURE of system_axi_hdmi_core_0_up_clock_mon is
  signal \d_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_5_n_0\ : STD_LOGIC;
  signal d_count_hold : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \d_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[9]\ : STD_LOGIC;
  signal d_count_toggle : STD_LOGIC;
  signal d_count_toggle_i_1_n_0 : STD_LOGIC;
  signal d_count_toggle_m1 : STD_LOGIC;
  signal d_count_toggle_m2 : STD_LOGIC;
  signal d_count_toggle_m3 : STD_LOGIC;
  signal d_count_toggle_s : STD_LOGIC;
  signal \up_count[0]_i_2_n_0\ : STD_LOGIC;
  signal up_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \up_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal up_count_toggle : STD_LOGIC;
  signal up_count_toggle_i_1_n_0 : STD_LOGIC;
  signal up_count_toggle_i_2_n_0 : STD_LOGIC;
  signal up_count_toggle_i_3_n_0 : STD_LOGIC;
  signal up_count_toggle_i_4_n_0 : STD_LOGIC;
  signal up_count_toggle_m1 : STD_LOGIC;
  signal up_count_toggle_m2 : STD_LOGIC;
  signal up_count_toggle_m3 : STD_LOGIC;
  signal up_count_toggle_s : STD_LOGIC;
  signal \^up_d_count_reg[21]_0\ : STD_LOGIC;
  signal \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \up_d_count_reg[21]_0\ <= \^up_d_count_reg[21]_0\;
\d_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[0]\,
      O => \d_count[0]_i_2_n_0\
    );
\d_count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[3]\,
      O => \d_count[0]_i_3_n_0\
    );
\d_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[2]\,
      O => \d_count[0]_i_4_n_0\
    );
\d_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[1]\,
      O => \d_count[0]_i_5_n_0\
    );
\d_count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \d_count_reg_n_0_[0]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_6_n_0\
    );
\d_count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[15]\,
      O => \d_count[12]_i_2_n_0\
    );
\d_count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[14]\,
      O => \d_count[12]_i_3_n_0\
    );
\d_count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[13]\,
      O => \d_count[12]_i_4_n_0\
    );
\d_count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[12]\,
      O => \d_count[12]_i_5_n_0\
    );
\d_count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[19]\,
      O => \d_count[16]_i_2_n_0\
    );
\d_count[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[18]\,
      O => \d_count[16]_i_3_n_0\
    );
\d_count[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[17]\,
      O => \d_count[16]_i_4_n_0\
    );
\d_count[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[16]\,
      O => \d_count[16]_i_5_n_0\
    );
\d_count[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[23]\,
      O => \d_count[20]_i_2_n_0\
    );
\d_count[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[22]\,
      O => \d_count[20]_i_3_n_0\
    );
\d_count[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[21]\,
      O => \d_count[20]_i_4_n_0\
    );
\d_count[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[20]\,
      O => \d_count[20]_i_5_n_0\
    );
\d_count[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[27]\,
      O => \d_count[24]_i_2_n_0\
    );
\d_count[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[26]\,
      O => \d_count[24]_i_3_n_0\
    );
\d_count[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[25]\,
      O => \d_count[24]_i_4_n_0\
    );
\d_count[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[24]\,
      O => \d_count[24]_i_5_n_0\
    );
\d_count[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[31]\,
      O => \d_count[28]_i_2_n_0\
    );
\d_count[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[30]\,
      O => \d_count[28]_i_3_n_0\
    );
\d_count[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[29]\,
      O => \d_count[28]_i_4_n_0\
    );
\d_count[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[28]\,
      O => \d_count[28]_i_5_n_0\
    );
\d_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[7]\,
      O => \d_count[4]_i_2_n_0\
    );
\d_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[6]\,
      O => \d_count[4]_i_3_n_0\
    );
\d_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[5]\,
      O => \d_count[4]_i_4_n_0\
    );
\d_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[4]\,
      O => \d_count[4]_i_5_n_0\
    );
\d_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[11]\,
      O => \d_count[8]_i_2_n_0\
    );
\d_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[10]\,
      O => \d_count[8]_i_3_n_0\
    );
\d_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[9]\,
      O => \d_count[8]_i_4_n_0\
    );
\d_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[8]\,
      O => \d_count[8]_i_5_n_0\
    );
\d_count_hold[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_count_toggle_m3,
      I1 => d_count_toggle_m2,
      O => d_count_toggle_s
    );
\d_count_hold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[0]\,
      Q => d_count_hold(0),
      R => '0'
    );
\d_count_hold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[10]\,
      Q => d_count_hold(10),
      R => '0'
    );
\d_count_hold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[11]\,
      Q => d_count_hold(11),
      R => '0'
    );
\d_count_hold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[12]\,
      Q => d_count_hold(12),
      R => '0'
    );
\d_count_hold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[13]\,
      Q => d_count_hold(13),
      R => '0'
    );
\d_count_hold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[14]\,
      Q => d_count_hold(14),
      R => '0'
    );
\d_count_hold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[15]\,
      Q => d_count_hold(15),
      R => '0'
    );
\d_count_hold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[16]\,
      Q => d_count_hold(16),
      R => '0'
    );
\d_count_hold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[17]\,
      Q => d_count_hold(17),
      R => '0'
    );
\d_count_hold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[18]\,
      Q => d_count_hold(18),
      R => '0'
    );
\d_count_hold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[19]\,
      Q => d_count_hold(19),
      R => '0'
    );
\d_count_hold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[1]\,
      Q => d_count_hold(1),
      R => '0'
    );
\d_count_hold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[20]\,
      Q => d_count_hold(20),
      R => '0'
    );
\d_count_hold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[21]\,
      Q => d_count_hold(21),
      R => '0'
    );
\d_count_hold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[22]\,
      Q => d_count_hold(22),
      R => '0'
    );
\d_count_hold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[23]\,
      Q => d_count_hold(23),
      R => '0'
    );
\d_count_hold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[24]\,
      Q => d_count_hold(24),
      R => '0'
    );
\d_count_hold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[25]\,
      Q => d_count_hold(25),
      R => '0'
    );
\d_count_hold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[26]\,
      Q => d_count_hold(26),
      R => '0'
    );
\d_count_hold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[27]\,
      Q => d_count_hold(27),
      R => '0'
    );
\d_count_hold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[28]\,
      Q => d_count_hold(28),
      R => '0'
    );
\d_count_hold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[29]\,
      Q => d_count_hold(29),
      R => '0'
    );
\d_count_hold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[2]\,
      Q => d_count_hold(2),
      R => '0'
    );
\d_count_hold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[30]\,
      Q => d_count_hold(30),
      R => '0'
    );
\d_count_hold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[31]\,
      Q => d_count_hold(31),
      R => '0'
    );
\d_count_hold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[3]\,
      Q => d_count_hold(3),
      R => '0'
    );
\d_count_hold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[4]\,
      Q => d_count_hold(4),
      R => '0'
    );
\d_count_hold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[5]\,
      Q => d_count_hold(5),
      R => '0'
    );
\d_count_hold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[6]\,
      Q => d_count_hold(6),
      R => '0'
    );
\d_count_hold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[7]\,
      Q => d_count_hold(7),
      R => '0'
    );
\d_count_hold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[8]\,
      Q => d_count_hold(8),
      R => '0'
    );
\d_count_hold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => \d_count_reg_n_0_[9]\,
      Q => d_count_hold(9),
      R => '0'
    );
\d_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[0]_i_1_n_7\,
      Q => \d_count_reg_n_0_[0]\,
      S => d_count_toggle_s
    );
\d_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_count_reg[0]_i_1_n_0\,
      CO(2) => \d_count_reg[0]_i_1_n_1\,
      CO(1) => \d_count_reg[0]_i_1_n_2\,
      CO(0) => \d_count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \d_count[0]_i_2_n_0\,
      O(3) => \d_count_reg[0]_i_1_n_4\,
      O(2) => \d_count_reg[0]_i_1_n_5\,
      O(1) => \d_count_reg[0]_i_1_n_6\,
      O(0) => \d_count_reg[0]_i_1_n_7\,
      S(3) => \d_count[0]_i_3_n_0\,
      S(2) => \d_count[0]_i_4_n_0\,
      S(1) => \d_count[0]_i_5_n_0\,
      S(0) => \d_count[0]_i_6_n_0\
    );
\d_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[8]_i_1_n_5\,
      Q => \d_count_reg_n_0_[10]\,
      R => d_count_toggle_s
    );
\d_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[8]_i_1_n_4\,
      Q => \d_count_reg_n_0_[11]\,
      R => d_count_toggle_s
    );
\d_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[12]_i_1_n_7\,
      Q => \d_count_reg_n_0_[12]\,
      R => d_count_toggle_s
    );
\d_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[8]_i_1_n_0\,
      CO(3) => \d_count_reg[12]_i_1_n_0\,
      CO(2) => \d_count_reg[12]_i_1_n_1\,
      CO(1) => \d_count_reg[12]_i_1_n_2\,
      CO(0) => \d_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[12]_i_1_n_4\,
      O(2) => \d_count_reg[12]_i_1_n_5\,
      O(1) => \d_count_reg[12]_i_1_n_6\,
      O(0) => \d_count_reg[12]_i_1_n_7\,
      S(3) => \d_count[12]_i_2_n_0\,
      S(2) => \d_count[12]_i_3_n_0\,
      S(1) => \d_count[12]_i_4_n_0\,
      S(0) => \d_count[12]_i_5_n_0\
    );
\d_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[12]_i_1_n_6\,
      Q => \d_count_reg_n_0_[13]\,
      R => d_count_toggle_s
    );
\d_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[12]_i_1_n_5\,
      Q => \d_count_reg_n_0_[14]\,
      R => d_count_toggle_s
    );
\d_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[12]_i_1_n_4\,
      Q => \d_count_reg_n_0_[15]\,
      R => d_count_toggle_s
    );
\d_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[16]_i_1_n_7\,
      Q => \d_count_reg_n_0_[16]\,
      R => d_count_toggle_s
    );
\d_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[12]_i_1_n_0\,
      CO(3) => \d_count_reg[16]_i_1_n_0\,
      CO(2) => \d_count_reg[16]_i_1_n_1\,
      CO(1) => \d_count_reg[16]_i_1_n_2\,
      CO(0) => \d_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[16]_i_1_n_4\,
      O(2) => \d_count_reg[16]_i_1_n_5\,
      O(1) => \d_count_reg[16]_i_1_n_6\,
      O(0) => \d_count_reg[16]_i_1_n_7\,
      S(3) => \d_count[16]_i_2_n_0\,
      S(2) => \d_count[16]_i_3_n_0\,
      S(1) => \d_count[16]_i_4_n_0\,
      S(0) => \d_count[16]_i_5_n_0\
    );
\d_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[16]_i_1_n_6\,
      Q => \d_count_reg_n_0_[17]\,
      R => d_count_toggle_s
    );
\d_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[16]_i_1_n_5\,
      Q => \d_count_reg_n_0_[18]\,
      R => d_count_toggle_s
    );
\d_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[16]_i_1_n_4\,
      Q => \d_count_reg_n_0_[19]\,
      R => d_count_toggle_s
    );
\d_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[0]_i_1_n_6\,
      Q => \d_count_reg_n_0_[1]\,
      R => d_count_toggle_s
    );
\d_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[20]_i_1_n_7\,
      Q => \d_count_reg_n_0_[20]\,
      R => d_count_toggle_s
    );
\d_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[16]_i_1_n_0\,
      CO(3) => \d_count_reg[20]_i_1_n_0\,
      CO(2) => \d_count_reg[20]_i_1_n_1\,
      CO(1) => \d_count_reg[20]_i_1_n_2\,
      CO(0) => \d_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[20]_i_1_n_4\,
      O(2) => \d_count_reg[20]_i_1_n_5\,
      O(1) => \d_count_reg[20]_i_1_n_6\,
      O(0) => \d_count_reg[20]_i_1_n_7\,
      S(3) => \d_count[20]_i_2_n_0\,
      S(2) => \d_count[20]_i_3_n_0\,
      S(1) => \d_count[20]_i_4_n_0\,
      S(0) => \d_count[20]_i_5_n_0\
    );
\d_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[20]_i_1_n_6\,
      Q => \d_count_reg_n_0_[21]\,
      R => d_count_toggle_s
    );
\d_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[20]_i_1_n_5\,
      Q => \d_count_reg_n_0_[22]\,
      R => d_count_toggle_s
    );
\d_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[20]_i_1_n_4\,
      Q => \d_count_reg_n_0_[23]\,
      R => d_count_toggle_s
    );
\d_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[24]_i_1_n_7\,
      Q => \d_count_reg_n_0_[24]\,
      R => d_count_toggle_s
    );
\d_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[20]_i_1_n_0\,
      CO(3) => \d_count_reg[24]_i_1_n_0\,
      CO(2) => \d_count_reg[24]_i_1_n_1\,
      CO(1) => \d_count_reg[24]_i_1_n_2\,
      CO(0) => \d_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[24]_i_1_n_4\,
      O(2) => \d_count_reg[24]_i_1_n_5\,
      O(1) => \d_count_reg[24]_i_1_n_6\,
      O(0) => \d_count_reg[24]_i_1_n_7\,
      S(3) => \d_count[24]_i_2_n_0\,
      S(2) => \d_count[24]_i_3_n_0\,
      S(1) => \d_count[24]_i_4_n_0\,
      S(0) => \d_count[24]_i_5_n_0\
    );
\d_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[24]_i_1_n_6\,
      Q => \d_count_reg_n_0_[25]\,
      R => d_count_toggle_s
    );
\d_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[24]_i_1_n_5\,
      Q => \d_count_reg_n_0_[26]\,
      R => d_count_toggle_s
    );
\d_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[24]_i_1_n_4\,
      Q => \d_count_reg_n_0_[27]\,
      R => d_count_toggle_s
    );
\d_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[28]_i_1_n_7\,
      Q => \d_count_reg_n_0_[28]\,
      R => d_count_toggle_s
    );
\d_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[24]_i_1_n_0\,
      CO(3) => \d_count_reg[28]_i_1_n_0\,
      CO(2) => \d_count_reg[28]_i_1_n_1\,
      CO(1) => \d_count_reg[28]_i_1_n_2\,
      CO(0) => \d_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[28]_i_1_n_4\,
      O(2) => \d_count_reg[28]_i_1_n_5\,
      O(1) => \d_count_reg[28]_i_1_n_6\,
      O(0) => \d_count_reg[28]_i_1_n_7\,
      S(3) => \d_count[28]_i_2_n_0\,
      S(2) => \d_count[28]_i_3_n_0\,
      S(1) => \d_count[28]_i_4_n_0\,
      S(0) => \d_count[28]_i_5_n_0\
    );
\d_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[28]_i_1_n_6\,
      Q => \d_count_reg_n_0_[29]\,
      R => d_count_toggle_s
    );
\d_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[0]_i_1_n_5\,
      Q => \d_count_reg_n_0_[2]\,
      R => d_count_toggle_s
    );
\d_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[28]_i_1_n_5\,
      Q => \d_count_reg_n_0_[30]\,
      R => d_count_toggle_s
    );
\d_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[28]_i_1_n_4\,
      Q => \d_count_reg_n_0_[31]\,
      R => d_count_toggle_s
    );
\d_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[32]_i_1_n_7\,
      Q => \d_count_reg_n_0_[32]\,
      R => d_count_toggle_s
    );
\d_count_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \d_count_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \d_count_reg_n_0_[32]\
    );
\d_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[0]_i_1_n_4\,
      Q => \d_count_reg_n_0_[3]\,
      R => d_count_toggle_s
    );
\d_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[4]_i_1_n_7\,
      Q => \d_count_reg_n_0_[4]\,
      R => d_count_toggle_s
    );
\d_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[0]_i_1_n_0\,
      CO(3) => \d_count_reg[4]_i_1_n_0\,
      CO(2) => \d_count_reg[4]_i_1_n_1\,
      CO(1) => \d_count_reg[4]_i_1_n_2\,
      CO(0) => \d_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[4]_i_1_n_4\,
      O(2) => \d_count_reg[4]_i_1_n_5\,
      O(1) => \d_count_reg[4]_i_1_n_6\,
      O(0) => \d_count_reg[4]_i_1_n_7\,
      S(3) => \d_count[4]_i_2_n_0\,
      S(2) => \d_count[4]_i_3_n_0\,
      S(1) => \d_count[4]_i_4_n_0\,
      S(0) => \d_count[4]_i_5_n_0\
    );
\d_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[4]_i_1_n_6\,
      Q => \d_count_reg_n_0_[5]\,
      R => d_count_toggle_s
    );
\d_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[4]_i_1_n_5\,
      Q => \d_count_reg_n_0_[6]\,
      R => d_count_toggle_s
    );
\d_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[4]_i_1_n_4\,
      Q => \d_count_reg_n_0_[7]\,
      R => d_count_toggle_s
    );
\d_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[8]_i_1_n_7\,
      Q => \d_count_reg_n_0_[8]\,
      R => d_count_toggle_s
    );
\d_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[4]_i_1_n_0\,
      CO(3) => \d_count_reg[8]_i_1_n_0\,
      CO(2) => \d_count_reg[8]_i_1_n_1\,
      CO(1) => \d_count_reg[8]_i_1_n_2\,
      CO(0) => \d_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[8]_i_1_n_4\,
      O(2) => \d_count_reg[8]_i_1_n_5\,
      O(1) => \d_count_reg[8]_i_1_n_6\,
      O(0) => \d_count_reg[8]_i_1_n_7\,
      S(3) => \d_count[8]_i_2_n_0\,
      S(2) => \d_count[8]_i_3_n_0\,
      S(1) => \d_count[8]_i_4_n_0\,
      S(0) => \d_count[8]_i_5_n_0\
    );
\d_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_count_reg[8]_i_1_n_6\,
      Q => \d_count_reg_n_0_[9]\,
      R => d_count_toggle_s
    );
d_count_toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_count_toggle,
      O => d_count_toggle_i_1_n_0
    );
d_count_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => up_count_toggle,
      Q => d_count_toggle_m1,
      R => SR(0)
    );
d_count_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_count_toggle_m1,
      Q => d_count_toggle_m2,
      R => SR(0)
    );
d_count_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_count_toggle_m2,
      Q => d_count_toggle_m3,
      R => SR(0)
    );
d_count_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_count_toggle_s,
      D => d_count_toggle_i_1_n_0,
      Q => d_count_toggle,
      R => '0'
    );
up_axi_awready_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^up_d_count_reg[21]_0\
    );
\up_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_reg(0),
      O => \up_count[0]_i_2_n_0\
    );
\up_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[0]_i_1_n_7\,
      Q => up_count_reg(0)
    );
\up_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_count_reg[0]_i_1_n_0\,
      CO(2) => \up_count_reg[0]_i_1_n_1\,
      CO(1) => \up_count_reg[0]_i_1_n_2\,
      CO(0) => \up_count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \up_count_reg[0]_i_1_n_4\,
      O(2) => \up_count_reg[0]_i_1_n_5\,
      O(1) => \up_count_reg[0]_i_1_n_6\,
      O(0) => \up_count_reg[0]_i_1_n_7\,
      S(3 downto 1) => up_count_reg(3 downto 1),
      S(0) => \up_count[0]_i_2_n_0\
    );
\up_count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[8]_i_1_n_5\,
      Q => up_count_reg(10)
    );
\up_count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[8]_i_1_n_4\,
      Q => up_count_reg(11)
    );
\up_count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[12]_i_1_n_7\,
      Q => up_count_reg(12)
    );
\up_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \up_count_reg[12]_i_1_n_1\,
      CO(1) => \up_count_reg[12]_i_1_n_2\,
      CO(0) => \up_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[12]_i_1_n_4\,
      O(2) => \up_count_reg[12]_i_1_n_5\,
      O(1) => \up_count_reg[12]_i_1_n_6\,
      O(0) => \up_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(15 downto 12)
    );
\up_count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[12]_i_1_n_6\,
      Q => up_count_reg(13)
    );
\up_count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[12]_i_1_n_5\,
      Q => up_count_reg(14)
    );
\up_count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[12]_i_1_n_4\,
      Q => up_count_reg(15)
    );
\up_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[0]_i_1_n_6\,
      Q => up_count_reg(1)
    );
\up_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[0]_i_1_n_5\,
      Q => up_count_reg(2)
    );
\up_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[0]_i_1_n_4\,
      Q => up_count_reg(3)
    );
\up_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[4]_i_1_n_7\,
      Q => up_count_reg(4)
    );
\up_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[0]_i_1_n_0\,
      CO(3) => \up_count_reg[4]_i_1_n_0\,
      CO(2) => \up_count_reg[4]_i_1_n_1\,
      CO(1) => \up_count_reg[4]_i_1_n_2\,
      CO(0) => \up_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[4]_i_1_n_4\,
      O(2) => \up_count_reg[4]_i_1_n_5\,
      O(1) => \up_count_reg[4]_i_1_n_6\,
      O(0) => \up_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(7 downto 4)
    );
\up_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[4]_i_1_n_6\,
      Q => up_count_reg(5)
    );
\up_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[4]_i_1_n_5\,
      Q => up_count_reg(6)
    );
\up_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[4]_i_1_n_4\,
      Q => up_count_reg(7)
    );
\up_count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[8]_i_1_n_7\,
      Q => up_count_reg(8)
    );
\up_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[4]_i_1_n_0\,
      CO(3) => \up_count_reg[8]_i_1_n_0\,
      CO(2) => \up_count_reg[8]_i_1_n_1\,
      CO(1) => \up_count_reg[8]_i_1_n_2\,
      CO(0) => \up_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[8]_i_1_n_4\,
      O(2) => \up_count_reg[8]_i_1_n_5\,
      O(1) => \up_count_reg[8]_i_1_n_6\,
      O(0) => \up_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(11 downto 8)
    );
\up_count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_count_reg[8]_i_1_n_6\,
      Q => up_count_reg(9)
    );
up_count_toggle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => up_count_toggle_i_2_n_0,
      I1 => up_count_toggle_i_3_n_0,
      I2 => up_count_toggle_i_4_n_0,
      I3 => up_count_toggle,
      O => up_count_toggle_i_1_n_0
    );
up_count_toggle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => up_count_reg(6),
      I1 => up_count_reg(7),
      I2 => up_count_reg(4),
      I3 => up_count_reg(5),
      I4 => up_count_reg(9),
      I5 => up_count_reg(8),
      O => up_count_toggle_i_2_n_0
    );
up_count_toggle_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(1),
      I1 => up_count_reg(0),
      I2 => up_count_reg(3),
      I3 => up_count_reg(2),
      O => up_count_toggle_i_3_n_0
    );
up_count_toggle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => up_count_reg(12),
      I1 => up_count_reg(13),
      I2 => up_count_reg(10),
      I3 => up_count_reg(11),
      I4 => up_count_reg(15),
      I5 => up_count_reg(14),
      O => up_count_toggle_i_4_n_0
    );
up_count_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_toggle,
      Q => up_count_toggle_m1
    );
up_count_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]_0\,
      D => up_count_toggle_m1,
      Q => up_count_toggle_m2
    );
up_count_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]_0\,
      D => up_count_toggle_m2,
      Q => up_count_toggle_m3
    );
up_count_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_count_toggle_i_1_n_0,
      Q => up_count_toggle
    );
\up_d_count[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_count_toggle_m2,
      I1 => up_count_toggle_m3,
      O => up_count_toggle_s
    );
\up_d_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(0),
      Q => Q(0)
    );
\up_d_count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(10),
      Q => Q(10)
    );
\up_d_count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(11),
      Q => Q(11)
    );
\up_d_count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(12),
      Q => Q(12)
    );
\up_d_count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(13),
      Q => Q(13)
    );
\up_d_count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(14),
      Q => Q(14)
    );
\up_d_count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(15),
      Q => Q(15)
    );
\up_d_count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(16),
      Q => Q(16)
    );
\up_d_count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(17),
      Q => Q(17)
    );
\up_d_count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(18),
      Q => Q(18)
    );
\up_d_count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(19),
      Q => Q(19)
    );
\up_d_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(1),
      Q => Q(1)
    );
\up_d_count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(20),
      Q => Q(20)
    );
\up_d_count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(21),
      Q => Q(21)
    );
\up_d_count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => s_axi_aresetn_1,
      D => d_count_hold(22),
      Q => Q(22)
    );
\up_d_count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => s_axi_aresetn_1,
      D => d_count_hold(23),
      Q => Q(23)
    );
\up_d_count_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(24),
      Q => Q(24)
    );
\up_d_count_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(25),
      Q => Q(25)
    );
\up_d_count_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(26),
      Q => Q(26)
    );
\up_d_count_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(27),
      Q => Q(27)
    );
\up_d_count_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(28),
      Q => Q(28)
    );
\up_d_count_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(29),
      Q => Q(29)
    );
\up_d_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(2),
      Q => Q(2)
    );
\up_d_count_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(30),
      Q => Q(30)
    );
\up_d_count_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(31),
      Q => Q(31)
    );
\up_d_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(3),
      Q => Q(3)
    );
\up_d_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(4),
      Q => Q(4)
    );
\up_d_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(5),
      Q => Q(5)
    );
\up_d_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(6),
      Q => Q(6)
    );
\up_d_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(7),
      Q => Q(7)
    );
\up_d_count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(8),
      Q => Q(8)
    );
\up_d_count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_count_toggle_s,
      CLR => \^up_d_count_reg[21]_0\,
      D => d_count_hold(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_xfer_cntrl is
  port (
    \hdmi_vs_count_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hdmi_es_data_reg[8]\ : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \hdmi_vs_count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_enable0 : out STD_LOGIC;
    hdmi_fs_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vsync_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_fs_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_hsync_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hsync_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hdmi_vs_count_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_data_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_vsync_reg_0 : out STD_LOGIC;
    \up_xfer_data_reg[62]_0\ : out STD_LOGIC;
    \up_xfer_data_reg[164]_0\ : out STD_LOGIC;
    \up_xfer_data_reg[178]_0\ : out STD_LOGIC;
    \up_xfer_data_reg[143]_0\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_clk : in STD_LOGIC;
    \hdmi_vs_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_ram_reg : in STD_LOGIC;
    \hdmi_tpm_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_ram_reg_0 : in STD_LOGIC;
    m_ram_reg_1 : in STD_LOGIC;
    m_ram_reg_2 : in STD_LOGIC;
    m_ram_reg_3 : in STD_LOGIC;
    m_ram_reg_4 : in STD_LOGIC;
    m_ram_reg_5 : in STD_LOGIC;
    m_ram_reg_6 : in STD_LOGIC;
    m_ram_reg_7 : in STD_LOGIC;
    m_ram_reg_8 : in STD_LOGIC;
    m_ram_reg_9 : in STD_LOGIC;
    m_ram_reg_10 : in STD_LOGIC;
    m_ram_reg_11 : in STD_LOGIC;
    m_ram_reg_12 : in STD_LOGIC;
    m_ram_reg_13 : in STD_LOGIC;
    m_ram_reg_14 : in STD_LOGIC;
    m_ram_reg_15 : in STD_LOGIC;
    m_ram_reg_16 : in STD_LOGIC;
    m_ram_reg_17 : in STD_LOGIC;
    m_ram_reg_18 : in STD_LOGIC;
    m_ram_reg_19 : in STD_LOGIC;
    m_ram_reg_20 : in STD_LOGIC;
    m_ram_reg_21 : in STD_LOGIC;
    m_ram_reg_22 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_enable : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 155 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_up_xfer_cntrl : entity is "up_xfer_cntrl";
end system_axi_hdmi_core_0_up_xfer_cntrl;

architecture STRUCTURE of system_axi_hdmi_core_0_up_xfer_cntrl is
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal hdmi_const_rgb_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^hdmi_es_data_reg[8]\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal hdmi_hl_width_s : STD_LOGIC_VECTOR ( 15 to 15 );
  signal hdmi_srcsel_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal hdmi_vf_width_s : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \up_xfer_count_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 187 downto 0 );
  signal \^up_xfer_data_reg[143]_0\ : STD_LOGIC;
  signal \^up_xfer_data_reg[164]_0\ : STD_LOGIC;
  signal \^up_xfer_data_reg[178]_0\ : STD_LOGIC;
  signal \^up_xfer_data_reg[62]_0\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal up_xfer_toggle_i_2_n_0 : STD_LOGIC;
  signal up_xfer_toggle_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hdmi_data[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of hdmi_enable_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1\ : label is "soft_lutpair91";
begin
  \hdmi_es_data_reg[8]\(127 downto 0) <= \^hdmi_es_data_reg[8]\(127 downto 0);
  \up_xfer_data_reg[143]_0\ <= \^up_xfer_data_reg[143]_0\;
  \up_xfer_data_reg[164]_0\ <= \^up_xfer_data_reg[164]_0\;
  \up_xfer_data_reg[178]_0\ <= \^up_xfer_data_reg[178]_0\;
  \up_xfer_data_reg[62]_0\ <= \^up_xfer_data_reg[62]_0\;
\d_data_cntrl[187]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(0),
      Q => \^hdmi_es_data_reg[8]\(0),
      R => SR(0)
    );
\d_data_cntrl_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(100),
      Q => \^hdmi_es_data_reg[8]\(83),
      R => SR(0)
    );
\d_data_cntrl_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(101),
      Q => \^hdmi_es_data_reg[8]\(84),
      R => SR(0)
    );
\d_data_cntrl_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(102),
      Q => \^hdmi_es_data_reg[8]\(85),
      R => SR(0)
    );
\d_data_cntrl_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(103),
      Q => \^hdmi_es_data_reg[8]\(86),
      R => SR(0)
    );
\d_data_cntrl_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(104),
      Q => \^hdmi_es_data_reg[8]\(87),
      R => SR(0)
    );
\d_data_cntrl_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(105),
      Q => \^hdmi_es_data_reg[8]\(88),
      R => SR(0)
    );
\d_data_cntrl_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(106),
      Q => \^hdmi_es_data_reg[8]\(89),
      R => SR(0)
    );
\d_data_cntrl_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(107),
      Q => \^hdmi_es_data_reg[8]\(90),
      R => SR(0)
    );
\d_data_cntrl_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(108),
      Q => \^hdmi_es_data_reg[8]\(91),
      R => SR(0)
    );
\d_data_cntrl_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(109),
      Q => \^hdmi_es_data_reg[8]\(92),
      R => SR(0)
    );
\d_data_cntrl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(10),
      Q => \^hdmi_es_data_reg[8]\(10),
      R => SR(0)
    );
\d_data_cntrl_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(110),
      Q => \^hdmi_es_data_reg[8]\(93),
      R => SR(0)
    );
\d_data_cntrl_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(111),
      Q => \^hdmi_es_data_reg[8]\(94),
      R => SR(0)
    );
\d_data_cntrl_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(112),
      Q => \^hdmi_es_data_reg[8]\(95),
      R => SR(0)
    );
\d_data_cntrl_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(113),
      Q => \^hdmi_es_data_reg[8]\(96),
      R => SR(0)
    );
\d_data_cntrl_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(114),
      Q => \^hdmi_es_data_reg[8]\(97),
      R => SR(0)
    );
\d_data_cntrl_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(115),
      Q => \^hdmi_es_data_reg[8]\(98),
      R => SR(0)
    );
\d_data_cntrl_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(116),
      Q => \^hdmi_es_data_reg[8]\(99),
      R => SR(0)
    );
\d_data_cntrl_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(117),
      Q => \^hdmi_es_data_reg[8]\(100),
      R => SR(0)
    );
\d_data_cntrl_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(118),
      Q => \^hdmi_es_data_reg[8]\(101),
      R => SR(0)
    );
\d_data_cntrl_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(119),
      Q => \^hdmi_es_data_reg[8]\(102),
      R => SR(0)
    );
\d_data_cntrl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(11),
      Q => \^hdmi_es_data_reg[8]\(11),
      R => SR(0)
    );
\d_data_cntrl_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(120),
      Q => \^hdmi_es_data_reg[8]\(103),
      R => SR(0)
    );
\d_data_cntrl_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(121),
      Q => \^hdmi_es_data_reg[8]\(104),
      R => SR(0)
    );
\d_data_cntrl_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(122),
      Q => \^hdmi_es_data_reg[8]\(105),
      R => SR(0)
    );
\d_data_cntrl_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(123),
      Q => \^hdmi_es_data_reg[8]\(106),
      R => SR(0)
    );
\d_data_cntrl_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(124),
      Q => \^hdmi_es_data_reg[8]\(107),
      R => SR(0)
    );
\d_data_cntrl_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(125),
      Q => \^hdmi_es_data_reg[8]\(108),
      R => SR(0)
    );
\d_data_cntrl_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(126),
      Q => \^hdmi_es_data_reg[8]\(109),
      R => SR(0)
    );
\d_data_cntrl_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(127),
      Q => \^hdmi_es_data_reg[8]\(110),
      R => SR(0)
    );
\d_data_cntrl_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(128),
      Q => \^hdmi_es_data_reg[8]\(111),
      R => SR(0)
    );
\d_data_cntrl_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(129),
      Q => \^hdmi_es_data_reg[8]\(112),
      R => SR(0)
    );
\d_data_cntrl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(12),
      Q => \^hdmi_es_data_reg[8]\(12),
      R => SR(0)
    );
\d_data_cntrl_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(130),
      Q => \^hdmi_es_data_reg[8]\(113),
      R => SR(0)
    );
\d_data_cntrl_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(131),
      Q => \^hdmi_es_data_reg[8]\(114),
      R => SR(0)
    );
\d_data_cntrl_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(132),
      Q => \^hdmi_es_data_reg[8]\(115),
      R => SR(0)
    );
\d_data_cntrl_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(133),
      Q => \^hdmi_es_data_reg[8]\(116),
      R => SR(0)
    );
\d_data_cntrl_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(134),
      Q => \^hdmi_es_data_reg[8]\(117),
      R => SR(0)
    );
\d_data_cntrl_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(135),
      Q => \^hdmi_es_data_reg[8]\(118),
      R => SR(0)
    );
\d_data_cntrl_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(136),
      Q => \^hdmi_es_data_reg[8]\(119),
      R => SR(0)
    );
\d_data_cntrl_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(137),
      Q => \^hdmi_es_data_reg[8]\(120),
      R => SR(0)
    );
\d_data_cntrl_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(138),
      Q => \^hdmi_es_data_reg[8]\(121),
      R => SR(0)
    );
\d_data_cntrl_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(139),
      Q => \^hdmi_es_data_reg[8]\(122),
      R => SR(0)
    );
\d_data_cntrl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(13),
      Q => \^hdmi_es_data_reg[8]\(13),
      R => SR(0)
    );
\d_data_cntrl_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(140),
      Q => \^hdmi_es_data_reg[8]\(123),
      R => SR(0)
    );
\d_data_cntrl_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(141),
      Q => \^hdmi_es_data_reg[8]\(124),
      R => SR(0)
    );
\d_data_cntrl_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(142),
      Q => \^hdmi_es_data_reg[8]\(125),
      R => SR(0)
    );
\d_data_cntrl_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(143),
      Q => hdmi_hl_width_s(15),
      R => SR(0)
    );
\d_data_cntrl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(14),
      Q => \^hdmi_es_data_reg[8]\(14),
      R => SR(0)
    );
\d_data_cntrl_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(15),
      Q => \^hdmi_es_data_reg[8]\(15),
      R => SR(0)
    );
\d_data_cntrl_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(160),
      Q => hdmi_const_rgb_s(0),
      R => SR(0)
    );
\d_data_cntrl_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(161),
      Q => hdmi_const_rgb_s(1),
      R => SR(0)
    );
\d_data_cntrl_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(162),
      Q => hdmi_const_rgb_s(2),
      R => SR(0)
    );
\d_data_cntrl_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(163),
      Q => hdmi_const_rgb_s(3),
      R => SR(0)
    );
\d_data_cntrl_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(164),
      Q => hdmi_const_rgb_s(4),
      R => SR(0)
    );
\d_data_cntrl_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(165),
      Q => hdmi_const_rgb_s(5),
      R => SR(0)
    );
\d_data_cntrl_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(166),
      Q => hdmi_const_rgb_s(6),
      R => SR(0)
    );
\d_data_cntrl_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(167),
      Q => hdmi_const_rgb_s(7),
      R => SR(0)
    );
\d_data_cntrl_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(168),
      Q => hdmi_const_rgb_s(8),
      R => SR(0)
    );
\d_data_cntrl_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(169),
      Q => hdmi_const_rgb_s(9),
      R => SR(0)
    );
\d_data_cntrl_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(16),
      Q => \^hdmi_es_data_reg[8]\(16),
      R => SR(0)
    );
\d_data_cntrl_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(170),
      Q => hdmi_const_rgb_s(10),
      R => SR(0)
    );
\d_data_cntrl_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(171),
      Q => hdmi_const_rgb_s(11),
      R => SR(0)
    );
\d_data_cntrl_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(172),
      Q => hdmi_const_rgb_s(12),
      R => SR(0)
    );
\d_data_cntrl_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(173),
      Q => hdmi_const_rgb_s(13),
      R => SR(0)
    );
\d_data_cntrl_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(174),
      Q => hdmi_const_rgb_s(14),
      R => SR(0)
    );
\d_data_cntrl_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(175),
      Q => hdmi_const_rgb_s(15),
      R => SR(0)
    );
\d_data_cntrl_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(176),
      Q => hdmi_const_rgb_s(16),
      R => SR(0)
    );
\d_data_cntrl_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(177),
      Q => hdmi_const_rgb_s(17),
      R => SR(0)
    );
\d_data_cntrl_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(178),
      Q => hdmi_const_rgb_s(18),
      R => SR(0)
    );
\d_data_cntrl_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(179),
      Q => hdmi_const_rgb_s(19),
      R => SR(0)
    );
\d_data_cntrl_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(17),
      Q => \^hdmi_es_data_reg[8]\(17),
      R => SR(0)
    );
\d_data_cntrl_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(180),
      Q => hdmi_const_rgb_s(20),
      R => SR(0)
    );
\d_data_cntrl_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(181),
      Q => hdmi_const_rgb_s(21),
      R => SR(0)
    );
\d_data_cntrl_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(182),
      Q => hdmi_const_rgb_s(22),
      R => SR(0)
    );
\d_data_cntrl_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(183),
      Q => hdmi_const_rgb_s(23),
      R => SR(0)
    );
\d_data_cntrl_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(184),
      Q => hdmi_srcsel_s(0),
      R => SR(0)
    );
\d_data_cntrl_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(185),
      Q => hdmi_srcsel_s(1),
      R => SR(0)
    );
\d_data_cntrl_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(186),
      Q => \^hdmi_es_data_reg[8]\(126),
      R => SR(0)
    );
\d_data_cntrl_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(187),
      Q => \^hdmi_es_data_reg[8]\(127),
      R => SR(0)
    );
\d_data_cntrl_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(18),
      Q => \^hdmi_es_data_reg[8]\(18),
      R => SR(0)
    );
\d_data_cntrl_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(19),
      Q => \^hdmi_es_data_reg[8]\(19),
      R => SR(0)
    );
\d_data_cntrl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(1),
      Q => \^hdmi_es_data_reg[8]\(1),
      R => SR(0)
    );
\d_data_cntrl_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(20),
      Q => \^hdmi_es_data_reg[8]\(20),
      R => SR(0)
    );
\d_data_cntrl_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(21),
      Q => \^hdmi_es_data_reg[8]\(21),
      R => SR(0)
    );
\d_data_cntrl_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(22),
      Q => \^hdmi_es_data_reg[8]\(22),
      R => SR(0)
    );
\d_data_cntrl_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(23),
      Q => \^hdmi_es_data_reg[8]\(23),
      R => SR(0)
    );
\d_data_cntrl_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(24),
      Q => \^hdmi_es_data_reg[8]\(24),
      R => SR(0)
    );
\d_data_cntrl_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(25),
      Q => \^hdmi_es_data_reg[8]\(25),
      R => SR(0)
    );
\d_data_cntrl_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(26),
      Q => \^hdmi_es_data_reg[8]\(26),
      R => SR(0)
    );
\d_data_cntrl_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(27),
      Q => \^hdmi_es_data_reg[8]\(27),
      R => SR(0)
    );
\d_data_cntrl_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(28),
      Q => \^hdmi_es_data_reg[8]\(28),
      R => SR(0)
    );
\d_data_cntrl_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(29),
      Q => \^hdmi_es_data_reg[8]\(29),
      R => SR(0)
    );
\d_data_cntrl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(2),
      Q => \^hdmi_es_data_reg[8]\(2),
      R => SR(0)
    );
\d_data_cntrl_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(30),
      Q => \^hdmi_es_data_reg[8]\(30),
      R => SR(0)
    );
\d_data_cntrl_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(31),
      Q => \^hdmi_es_data_reg[8]\(31),
      R => SR(0)
    );
\d_data_cntrl_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(32),
      Q => \^hdmi_es_data_reg[8]\(32),
      R => SR(0)
    );
\d_data_cntrl_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(33),
      Q => \^hdmi_es_data_reg[8]\(33),
      R => SR(0)
    );
\d_data_cntrl_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(34),
      Q => \^hdmi_es_data_reg[8]\(34),
      R => SR(0)
    );
\d_data_cntrl_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(35),
      Q => \^hdmi_es_data_reg[8]\(35),
      R => SR(0)
    );
\d_data_cntrl_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(36),
      Q => \^hdmi_es_data_reg[8]\(36),
      R => SR(0)
    );
\d_data_cntrl_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(37),
      Q => \^hdmi_es_data_reg[8]\(37),
      R => SR(0)
    );
\d_data_cntrl_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(38),
      Q => \^hdmi_es_data_reg[8]\(38),
      R => SR(0)
    );
\d_data_cntrl_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(39),
      Q => \^hdmi_es_data_reg[8]\(39),
      R => SR(0)
    );
\d_data_cntrl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(3),
      Q => \^hdmi_es_data_reg[8]\(3),
      R => SR(0)
    );
\d_data_cntrl_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(40),
      Q => \^hdmi_es_data_reg[8]\(40),
      R => SR(0)
    );
\d_data_cntrl_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(41),
      Q => \^hdmi_es_data_reg[8]\(41),
      R => SR(0)
    );
\d_data_cntrl_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(42),
      Q => \^hdmi_es_data_reg[8]\(42),
      R => SR(0)
    );
\d_data_cntrl_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(43),
      Q => \^hdmi_es_data_reg[8]\(43),
      R => SR(0)
    );
\d_data_cntrl_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(44),
      Q => \^hdmi_es_data_reg[8]\(44),
      R => SR(0)
    );
\d_data_cntrl_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(45),
      Q => \^hdmi_es_data_reg[8]\(45),
      R => SR(0)
    );
\d_data_cntrl_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(46),
      Q => \^hdmi_es_data_reg[8]\(46),
      R => SR(0)
    );
\d_data_cntrl_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(47),
      Q => \^hdmi_es_data_reg[8]\(47),
      R => SR(0)
    );
\d_data_cntrl_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(48),
      Q => \^hdmi_es_data_reg[8]\(48),
      R => SR(0)
    );
\d_data_cntrl_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(49),
      Q => \^hdmi_es_data_reg[8]\(49),
      R => SR(0)
    );
\d_data_cntrl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(4),
      Q => \^hdmi_es_data_reg[8]\(4),
      R => SR(0)
    );
\d_data_cntrl_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(50),
      Q => \^hdmi_es_data_reg[8]\(50),
      R => SR(0)
    );
\d_data_cntrl_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(51),
      Q => \^hdmi_es_data_reg[8]\(51),
      R => SR(0)
    );
\d_data_cntrl_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(52),
      Q => \^hdmi_es_data_reg[8]\(52),
      R => SR(0)
    );
\d_data_cntrl_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(53),
      Q => \^hdmi_es_data_reg[8]\(53),
      R => SR(0)
    );
\d_data_cntrl_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(54),
      Q => \^hdmi_es_data_reg[8]\(54),
      R => SR(0)
    );
\d_data_cntrl_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(55),
      Q => \^hdmi_es_data_reg[8]\(55),
      R => SR(0)
    );
\d_data_cntrl_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(56),
      Q => \^hdmi_es_data_reg[8]\(56),
      R => SR(0)
    );
\d_data_cntrl_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(57),
      Q => \^hdmi_es_data_reg[8]\(57),
      R => SR(0)
    );
\d_data_cntrl_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(58),
      Q => \^hdmi_es_data_reg[8]\(58),
      R => SR(0)
    );
\d_data_cntrl_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(59),
      Q => \^hdmi_es_data_reg[8]\(59),
      R => SR(0)
    );
\d_data_cntrl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(5),
      Q => \^hdmi_es_data_reg[8]\(5),
      R => SR(0)
    );
\d_data_cntrl_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(60),
      Q => \^hdmi_es_data_reg[8]\(60),
      R => SR(0)
    );
\d_data_cntrl_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(61),
      Q => \^hdmi_es_data_reg[8]\(61),
      R => SR(0)
    );
\d_data_cntrl_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(62),
      Q => \^hdmi_es_data_reg[8]\(62),
      R => SR(0)
    );
\d_data_cntrl_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(63),
      Q => hdmi_vf_width_s(15),
      R => SR(0)
    );
\d_data_cntrl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(6),
      Q => \^hdmi_es_data_reg[8]\(6),
      R => SR(0)
    );
\d_data_cntrl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(7),
      Q => \^hdmi_es_data_reg[8]\(7),
      R => SR(0)
    );
\d_data_cntrl_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(80),
      Q => \^hdmi_es_data_reg[8]\(63),
      R => SR(0)
    );
\d_data_cntrl_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(81),
      Q => \^hdmi_es_data_reg[8]\(64),
      R => SR(0)
    );
\d_data_cntrl_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(82),
      Q => \^hdmi_es_data_reg[8]\(65),
      R => SR(0)
    );
\d_data_cntrl_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(83),
      Q => \^hdmi_es_data_reg[8]\(66),
      R => SR(0)
    );
\d_data_cntrl_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(84),
      Q => \^hdmi_es_data_reg[8]\(67),
      R => SR(0)
    );
\d_data_cntrl_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(85),
      Q => \^hdmi_es_data_reg[8]\(68),
      R => SR(0)
    );
\d_data_cntrl_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(86),
      Q => \^hdmi_es_data_reg[8]\(69),
      R => SR(0)
    );
\d_data_cntrl_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(87),
      Q => \^hdmi_es_data_reg[8]\(70),
      R => SR(0)
    );
\d_data_cntrl_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(88),
      Q => \^hdmi_es_data_reg[8]\(71),
      R => SR(0)
    );
\d_data_cntrl_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(89),
      Q => \^hdmi_es_data_reg[8]\(72),
      R => SR(0)
    );
\d_data_cntrl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(8),
      Q => \^hdmi_es_data_reg[8]\(8),
      R => SR(0)
    );
\d_data_cntrl_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(90),
      Q => \^hdmi_es_data_reg[8]\(73),
      R => SR(0)
    );
\d_data_cntrl_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(91),
      Q => \^hdmi_es_data_reg[8]\(74),
      R => SR(0)
    );
\d_data_cntrl_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(92),
      Q => \^hdmi_es_data_reg[8]\(75),
      R => SR(0)
    );
\d_data_cntrl_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(93),
      Q => \^hdmi_es_data_reg[8]\(76),
      R => SR(0)
    );
\d_data_cntrl_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(94),
      Q => \^hdmi_es_data_reg[8]\(77),
      R => SR(0)
    );
\d_data_cntrl_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(95),
      Q => \^hdmi_es_data_reg[8]\(78),
      R => SR(0)
    );
\d_data_cntrl_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(96),
      Q => \^hdmi_es_data_reg[8]\(79),
      R => SR(0)
    );
\d_data_cntrl_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(97),
      Q => \^hdmi_es_data_reg[8]\(80),
      R => SR(0)
    );
\d_data_cntrl_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(98),
      Q => \^hdmi_es_data_reg[8]\(81),
      R => SR(0)
    );
\d_data_cntrl_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(99),
      Q => \^hdmi_es_data_reg[8]\(82),
      R => SR(0)
    );
\d_data_cntrl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(9),
      Q => \^hdmi_es_data_reg[8]\(9),
      R => SR(0)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1,
      R => SR(0)
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2,
      R => SR(0)
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3,
      R => SR(0)
    );
d_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle,
      R => SR(0)
    );
\hdmi_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(0),
      I1 => m_ram_reg_1,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(0),
      O => \hdmi_data_reg[23]\(0)
    );
\hdmi_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(10),
      I1 => m_ram_reg_8,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(10),
      O => \hdmi_data_reg[23]\(10)
    );
\hdmi_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(11),
      I1 => m_ram_reg_9,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(11),
      O => \hdmi_data_reg[23]\(11)
    );
\hdmi_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(12),
      I1 => m_ram_reg_13,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(12),
      O => \hdmi_data_reg[23]\(12)
    );
\hdmi_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(13),
      I1 => m_ram_reg_11,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(13),
      O => \hdmi_data_reg[23]\(13)
    );
\hdmi_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(14),
      I1 => m_ram_reg_12,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(14),
      O => \hdmi_data_reg[23]\(14)
    );
\hdmi_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(15),
      I1 => m_ram_reg_16,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(15),
      O => \hdmi_data_reg[23]\(15)
    );
\hdmi_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(16),
      I1 => m_ram_reg_14,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(16),
      O => \hdmi_data_reg[23]\(16)
    );
\hdmi_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(17),
      I1 => m_ram_reg_15,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(17),
      O => \hdmi_data_reg[23]\(17)
    );
\hdmi_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(18),
      I1 => m_ram_reg_19,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(18),
      O => \hdmi_data_reg[23]\(18)
    );
\hdmi_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(19),
      I1 => m_ram_reg_17,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(19),
      O => \hdmi_data_reg[23]\(19)
    );
\hdmi_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(1),
      I1 => m_ram_reg,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(1),
      O => \hdmi_data_reg[23]\(1)
    );
\hdmi_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(20),
      I1 => m_ram_reg_18,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(20),
      O => \hdmi_data_reg[23]\(20)
    );
\hdmi_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(21),
      I1 => m_ram_reg_22,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(21),
      O => \hdmi_data_reg[23]\(21)
    );
\hdmi_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(22),
      I1 => m_ram_reg_20,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(22),
      O => \hdmi_data_reg[23]\(22)
    );
\hdmi_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(23),
      I1 => m_ram_reg_21,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(23),
      O => \hdmi_data_reg[23]\(23)
    );
\hdmi_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(2),
      I1 => m_ram_reg_0,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(2),
      O => \hdmi_data_reg[23]\(2)
    );
\hdmi_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(3),
      I1 => m_ram_reg_4,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(3),
      O => \hdmi_data_reg[23]\(3)
    );
\hdmi_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(4),
      I1 => m_ram_reg_2,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(4),
      O => \hdmi_data_reg[23]\(4)
    );
\hdmi_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(5),
      I1 => m_ram_reg_3,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(5),
      O => \hdmi_data_reg[23]\(5)
    );
\hdmi_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(6),
      I1 => m_ram_reg_7,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(6),
      O => \hdmi_data_reg[23]\(6)
    );
\hdmi_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(7),
      I1 => m_ram_reg_5,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(7),
      O => \hdmi_data_reg[23]\(7)
    );
\hdmi_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(8),
      I1 => m_ram_reg_6,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(8),
      O => \hdmi_data_reg[23]\(8)
    );
\hdmi_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(9),
      I1 => m_ram_reg_10,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(9),
      O => \hdmi_data_reg[23]\(9)
    );
hdmi_enable_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hdmi_srcsel_s(0),
      I1 => hdmi_srcsel_s(1),
      O => hdmi_enable0
    );
\hdmi_fs2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(44),
      I1 => \hdmi_vs_count_reg[15]\(12),
      I2 => \^hdmi_es_data_reg[8]\(45),
      I3 => \hdmi_vs_count_reg[15]\(13),
      I4 => \hdmi_vs_count_reg[15]\(14),
      I5 => \^hdmi_es_data_reg[8]\(46),
      O => hdmi_fs_reg_0(0)
    );
hdmi_fs2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(42),
      I1 => \hdmi_vs_count_reg[15]\(10),
      I2 => \^hdmi_es_data_reg[8]\(43),
      I3 => \hdmi_vs_count_reg[15]\(11),
      I4 => \hdmi_vs_count_reg[15]\(9),
      I5 => \^hdmi_es_data_reg[8]\(41),
      O => hdmi_fs_reg(3)
    );
hdmi_fs2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(38),
      I1 => \hdmi_vs_count_reg[15]\(6),
      I2 => \^hdmi_es_data_reg[8]\(39),
      I3 => \hdmi_vs_count_reg[15]\(7),
      I4 => \hdmi_vs_count_reg[15]\(8),
      I5 => \^hdmi_es_data_reg[8]\(40),
      O => hdmi_fs_reg(2)
    );
hdmi_fs2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(36),
      I1 => \hdmi_vs_count_reg[15]\(4),
      I2 => \^hdmi_es_data_reg[8]\(37),
      I3 => \hdmi_vs_count_reg[15]\(5),
      I4 => \hdmi_vs_count_reg[15]\(3),
      I5 => \^hdmi_es_data_reg[8]\(35),
      O => hdmi_fs_reg(1)
    );
hdmi_fs2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(32),
      I1 => \hdmi_vs_count_reg[15]\(0),
      I2 => \^hdmi_es_data_reg[8]\(33),
      I3 => \hdmi_vs_count_reg[15]\(1),
      I4 => \hdmi_vs_count_reg[15]\(2),
      I5 => \^hdmi_es_data_reg[8]\(34),
      O => hdmi_fs_reg(0)
    );
\hdmi_hl_width_s_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(119),
      O => \hdmi_vs_count_reg[0]_1\(3)
    );
\hdmi_hl_width_s_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(118),
      O => \hdmi_vs_count_reg[0]_1\(2)
    );
\hdmi_hl_width_s_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(117),
      O => \hdmi_vs_count_reg[0]_1\(1)
    );
\hdmi_hl_width_s_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(116),
      O => \hdmi_vs_count_reg[0]_1\(0)
    );
\hdmi_hl_width_s_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(123),
      O => \hdmi_vs_count_reg[0]_0\(3)
    );
\hdmi_hl_width_s_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(122),
      O => \hdmi_vs_count_reg[0]_0\(2)
    );
\hdmi_hl_width_s_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(121),
      O => \hdmi_vs_count_reg[0]_0\(1)
    );
\hdmi_hl_width_s_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(120),
      O => \hdmi_vs_count_reg[0]_0\(0)
    );
\hdmi_hl_width_s_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hdmi_hl_width_s(15),
      O => \hdmi_vs_count_reg[0]\(2)
    );
\hdmi_hl_width_s_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(125),
      O => \hdmi_vs_count_reg[0]\(1)
    );
\hdmi_hl_width_s_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(124),
      O => \hdmi_vs_count_reg[0]\(0)
    );
hdmi_hl_width_s_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(115),
      O => S(3)
    );
hdmi_hl_width_s_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(114),
      O => S(2)
    );
hdmi_hl_width_s_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(113),
      O => S(1)
    );
hdmi_hl_width_s_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(112),
      O => S(0)
    );
\hdmi_hs1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(110),
      I1 => \out\(15),
      I2 => \^hdmi_es_data_reg[8]\(109),
      I3 => \out\(14),
      O => hdmi_hsync_reg_0(3)
    );
\hdmi_hs1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(108),
      I1 => \out\(13),
      I2 => \^hdmi_es_data_reg[8]\(107),
      I3 => \out\(12),
      O => hdmi_hsync_reg_0(2)
    );
\hdmi_hs1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(106),
      I1 => \out\(11),
      I2 => \^hdmi_es_data_reg[8]\(105),
      I3 => \out\(10),
      O => hdmi_hsync_reg_0(1)
    );
\hdmi_hs1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(104),
      I1 => \out\(9),
      I2 => \^hdmi_es_data_reg[8]\(103),
      I3 => \out\(8),
      O => hdmi_hsync_reg_0(0)
    );
hdmi_hs1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(102),
      I1 => \out\(7),
      I2 => \^hdmi_es_data_reg[8]\(101),
      I3 => \out\(6),
      O => hdmi_hsync_reg(3)
    );
hdmi_hs1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(100),
      I1 => \out\(5),
      I2 => \^hdmi_es_data_reg[8]\(99),
      I3 => \out\(4),
      O => hdmi_hsync_reg(2)
    );
hdmi_hs1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(98),
      I1 => \out\(3),
      I2 => \^hdmi_es_data_reg[8]\(97),
      I3 => \out\(2),
      O => hdmi_hsync_reg(1)
    );
hdmi_hs1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(96),
      I1 => \out\(1),
      I2 => \^hdmi_es_data_reg[8]\(95),
      I3 => \out\(0),
      O => hdmi_hsync_reg(0)
    );
\hdmi_hs_de1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(94),
      I1 => \out\(15),
      I2 => \^hdmi_es_data_reg[8]\(93),
      I3 => \out\(14),
      O => hdmi_hs_de_reg_0(3)
    );
\hdmi_hs_de1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(92),
      I1 => \out\(13),
      I2 => \^hdmi_es_data_reg[8]\(91),
      I3 => \out\(12),
      O => hdmi_hs_de_reg_0(2)
    );
\hdmi_hs_de1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(90),
      I1 => \out\(11),
      I2 => \^hdmi_es_data_reg[8]\(89),
      I3 => \out\(10),
      O => hdmi_hs_de_reg_0(1)
    );
\hdmi_hs_de1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(88),
      I1 => \out\(9),
      I2 => \^hdmi_es_data_reg[8]\(87),
      I3 => \out\(8),
      O => hdmi_hs_de_reg_0(0)
    );
hdmi_hs_de1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(86),
      I1 => \out\(7),
      I2 => \^hdmi_es_data_reg[8]\(85),
      I3 => \out\(6),
      O => hdmi_hs_de_reg(3)
    );
hdmi_hs_de1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(84),
      I1 => \out\(5),
      I2 => \^hdmi_es_data_reg[8]\(83),
      I3 => \out\(4),
      O => hdmi_hs_de_reg(2)
    );
hdmi_hs_de1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(82),
      I1 => \out\(3),
      I2 => \^hdmi_es_data_reg[8]\(81),
      I3 => \out\(2),
      O => hdmi_hs_de_reg(1)
    );
hdmi_hs_de1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(80),
      I1 => \out\(1),
      I2 => \^hdmi_es_data_reg[8]\(79),
      I3 => \out\(0),
      O => hdmi_hs_de_reg(0)
    );
\hdmi_vf_width_s_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(56),
      O => \hdmi_vs_count_reg[0]_4\(3)
    );
\hdmi_vf_width_s_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(55),
      O => \hdmi_vs_count_reg[0]_4\(2)
    );
\hdmi_vf_width_s_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(54),
      O => \hdmi_vs_count_reg[0]_4\(1)
    );
\hdmi_vf_width_s_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(53),
      O => \hdmi_vs_count_reg[0]_4\(0)
    );
\hdmi_vf_width_s_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(60),
      O => \hdmi_vs_count_reg[0]_3\(3)
    );
\hdmi_vf_width_s_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(59),
      O => \hdmi_vs_count_reg[0]_3\(2)
    );
\hdmi_vf_width_s_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(58),
      O => \hdmi_vs_count_reg[0]_3\(1)
    );
\hdmi_vf_width_s_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(57),
      O => \hdmi_vs_count_reg[0]_3\(0)
    );
\hdmi_vf_width_s_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hdmi_vf_width_s(15),
      O => \hdmi_vs_count_reg[0]_2\(2)
    );
\hdmi_vf_width_s_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(62),
      O => \hdmi_vs_count_reg[0]_2\(1)
    );
\hdmi_vf_width_s_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(61),
      O => \hdmi_vs_count_reg[0]_2\(0)
    );
hdmi_vf_width_s_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(52),
      O => \hdmi_vs_count_reg[0]_5\(3)
    );
hdmi_vf_width_s_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(51),
      O => \hdmi_vs_count_reg[0]_5\(2)
    );
hdmi_vf_width_s_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(50),
      O => \hdmi_vs_count_reg[0]_5\(1)
    );
hdmi_vf_width_s_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(49),
      O => \hdmi_vs_count_reg[0]_5\(0)
    );
\hdmi_vs1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(47),
      I1 => \hdmi_vs_count_reg[15]\(15),
      I2 => \hdmi_vs_count_reg[15]\(14),
      I3 => \^hdmi_es_data_reg[8]\(46),
      O => hdmi_vsync_reg(3)
    );
\hdmi_vs1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(45),
      I1 => \hdmi_vs_count_reg[15]\(13),
      I2 => \^hdmi_es_data_reg[8]\(44),
      I3 => \hdmi_vs_count_reg[15]\(12),
      O => hdmi_vsync_reg(2)
    );
\hdmi_vs1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(43),
      I1 => \hdmi_vs_count_reg[15]\(11),
      I2 => \^hdmi_es_data_reg[8]\(42),
      I3 => \hdmi_vs_count_reg[15]\(10),
      O => hdmi_vsync_reg(1)
    );
\hdmi_vs1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(41),
      I1 => \hdmi_vs_count_reg[15]\(9),
      I2 => \^hdmi_es_data_reg[8]\(40),
      I3 => \hdmi_vs_count_reg[15]\(8),
      O => hdmi_vsync_reg(0)
    );
hdmi_vs1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(39),
      I1 => \hdmi_vs_count_reg[15]\(7),
      I2 => \^hdmi_es_data_reg[8]\(38),
      I3 => \hdmi_vs_count_reg[15]\(6),
      O => DI(3)
    );
hdmi_vs1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(37),
      I1 => \hdmi_vs_count_reg[15]\(5),
      I2 => \^hdmi_es_data_reg[8]\(36),
      I3 => \hdmi_vs_count_reg[15]\(4),
      O => DI(2)
    );
hdmi_vs1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(35),
      I1 => \hdmi_vs_count_reg[15]\(3),
      I2 => \^hdmi_es_data_reg[8]\(34),
      I3 => \hdmi_vs_count_reg[15]\(2),
      O => DI(1)
    );
hdmi_vs1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(33),
      I1 => \hdmi_vs_count_reg[15]\(1),
      I2 => \^hdmi_es_data_reg[8]\(32),
      I3 => \hdmi_vs_count_reg[15]\(0),
      O => DI(0)
    );
hdmi_vs_2d_reg_srl3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => hdmi_enable,
      O => hdmi_vsync_reg_0
    );
\hdmi_vs_de1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(31),
      I1 => \hdmi_vs_count_reg[15]\(15),
      I2 => \^hdmi_es_data_reg[8]\(30),
      I3 => \hdmi_vs_count_reg[15]\(14),
      O => hdmi_vs_de_reg_0(3)
    );
\hdmi_vs_de1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(29),
      I1 => \hdmi_vs_count_reg[15]\(13),
      I2 => \^hdmi_es_data_reg[8]\(28),
      I3 => \hdmi_vs_count_reg[15]\(12),
      O => hdmi_vs_de_reg_0(2)
    );
\hdmi_vs_de1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(27),
      I1 => \hdmi_vs_count_reg[15]\(11),
      I2 => \^hdmi_es_data_reg[8]\(26),
      I3 => \hdmi_vs_count_reg[15]\(10),
      O => hdmi_vs_de_reg_0(1)
    );
\hdmi_vs_de1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(25),
      I1 => \hdmi_vs_count_reg[15]\(9),
      I2 => \^hdmi_es_data_reg[8]\(24),
      I3 => \hdmi_vs_count_reg[15]\(8),
      O => hdmi_vs_de_reg_0(0)
    );
hdmi_vs_de1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(23),
      I1 => \hdmi_vs_count_reg[15]\(7),
      I2 => \^hdmi_es_data_reg[8]\(22),
      I3 => \hdmi_vs_count_reg[15]\(6),
      O => hdmi_vs_de_reg(3)
    );
hdmi_vs_de1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(21),
      I1 => \hdmi_vs_count_reg[15]\(5),
      I2 => \^hdmi_es_data_reg[8]\(20),
      I3 => \hdmi_vs_count_reg[15]\(4),
      O => hdmi_vs_de_reg(2)
    );
hdmi_vs_de1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(19),
      I1 => \hdmi_vs_count_reg[15]\(3),
      I2 => \^hdmi_es_data_reg[8]\(18),
      I3 => \hdmi_vs_count_reg[15]\(2),
      O => hdmi_vs_de_reg(1)
    );
hdmi_vs_de1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(17),
      I1 => \hdmi_vs_count_reg[15]\(1),
      I2 => \^hdmi_es_data_reg[8]\(16),
      I3 => \hdmi_vs_count_reg[15]\(0),
      O => hdmi_vs_de_reg(0)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(15),
      I1 => \hdmi_vs_count_reg[15]\(15),
      I2 => \^hdmi_es_data_reg[8]\(14),
      I3 => \hdmi_vs_count_reg[15]\(14),
      O => hdmi_vs_de_reg_2(3)
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(78),
      I1 => \out\(15),
      I2 => \^hdmi_es_data_reg[8]\(77),
      I3 => \out\(14),
      O => hdmi_hs_de_reg_2(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(13),
      I1 => \hdmi_vs_count_reg[15]\(13),
      I2 => \^hdmi_es_data_reg[8]\(12),
      I3 => \hdmi_vs_count_reg[15]\(12),
      O => hdmi_vs_de_reg_2(2)
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(76),
      I1 => \out\(13),
      I2 => \^hdmi_es_data_reg[8]\(75),
      I3 => \out\(12),
      O => hdmi_hs_de_reg_2(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(11),
      I1 => \hdmi_vs_count_reg[15]\(11),
      I2 => \^hdmi_es_data_reg[8]\(10),
      I3 => \hdmi_vs_count_reg[15]\(10),
      O => hdmi_vs_de_reg_2(1)
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(74),
      I1 => \out\(11),
      I2 => \^hdmi_es_data_reg[8]\(73),
      I3 => \out\(10),
      O => hdmi_hs_de_reg_2(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(9),
      I1 => \hdmi_vs_count_reg[15]\(9),
      I2 => \^hdmi_es_data_reg[8]\(8),
      I3 => \hdmi_vs_count_reg[15]\(8),
      O => hdmi_vs_de_reg_2(0)
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(72),
      I1 => \out\(9),
      I2 => \^hdmi_es_data_reg[8]\(71),
      I3 => \out\(8),
      O => hdmi_hs_de_reg_2(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(7),
      I1 => \hdmi_vs_count_reg[15]\(7),
      I2 => \^hdmi_es_data_reg[8]\(6),
      I3 => \hdmi_vs_count_reg[15]\(6),
      O => hdmi_vs_de_reg_1(3)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(70),
      I1 => \out\(7),
      I2 => \^hdmi_es_data_reg[8]\(69),
      I3 => \out\(6),
      O => hdmi_hs_de_reg_1(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(5),
      I1 => \hdmi_vs_count_reg[15]\(5),
      I2 => \^hdmi_es_data_reg[8]\(4),
      I3 => \hdmi_vs_count_reg[15]\(4),
      O => hdmi_vs_de_reg_1(2)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(68),
      I1 => \out\(5),
      I2 => \^hdmi_es_data_reg[8]\(67),
      I3 => \out\(4),
      O => hdmi_hs_de_reg_1(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(3),
      I1 => \hdmi_vs_count_reg[15]\(3),
      I2 => \^hdmi_es_data_reg[8]\(2),
      I3 => \hdmi_vs_count_reg[15]\(2),
      O => hdmi_vs_de_reg_1(1)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(66),
      I1 => \out\(3),
      I2 => \^hdmi_es_data_reg[8]\(65),
      I3 => \out\(2),
      O => hdmi_hs_de_reg_1(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(1),
      I1 => \hdmi_vs_count_reg[15]\(1),
      I2 => \^hdmi_es_data_reg[8]\(0),
      I3 => \hdmi_vs_count_reg[15]\(0),
      O => hdmi_vs_de_reg_1(0)
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_es_data_reg[8]\(64),
      I1 => \out\(1),
      I2 => \^hdmi_es_data_reg[8]\(63),
      I3 => \out\(0),
      O => hdmi_hs_de_reg_1(0)
    );
up_axi_arready_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^up_xfer_data_reg[62]_0\
    );
\up_wdata[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^up_xfer_data_reg[164]_0\
    );
\up_wdata[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^up_xfer_data_reg[178]_0\
    );
\up_wdata[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^up_xfer_data_reg[143]_0\
    );
\up_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\up_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(0),
      I1 => \up_xfer_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\up_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(1),
      I1 => \up_xfer_count_reg__0\(0),
      I2 => \up_xfer_count_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\up_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(2),
      I1 => \up_xfer_count_reg__0\(0),
      I2 => \up_xfer_count_reg__0\(1),
      I3 => \up_xfer_count_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\up_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(3),
      I1 => \up_xfer_count_reg__0\(1),
      I2 => \up_xfer_count_reg__0\(0),
      I3 => \up_xfer_count_reg__0\(2),
      I4 => \up_xfer_count_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\up_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(4),
      I1 => \up_xfer_count_reg__0\(2),
      I2 => \up_xfer_count_reg__0\(0),
      I3 => \up_xfer_count_reg__0\(1),
      I4 => \up_xfer_count_reg__0\(3),
      I5 => \up_xfer_count_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \p_0_in__0\(0),
      Q => \up_xfer_count_reg__0\(0)
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \p_0_in__0\(1),
      Q => \up_xfer_count_reg__0\(1)
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \p_0_in__0\(2),
      Q => \up_xfer_count_reg__0\(2)
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \p_0_in__0\(3),
      Q => \up_xfer_count_reg__0\(3)
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \p_0_in__0\(4),
      Q => \up_xfer_count_reg__0\(4)
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \p_0_in__0\(5),
      Q => \up_xfer_count_reg__0\(5)
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(0),
      Q => up_xfer_data(0)
    );
\up_xfer_data_reg[100]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(84),
      Q => up_xfer_data(100)
    );
\up_xfer_data_reg[101]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(85),
      Q => up_xfer_data(101)
    );
\up_xfer_data_reg[102]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(86),
      Q => up_xfer_data(102)
    );
\up_xfer_data_reg[103]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(87),
      Q => up_xfer_data(103)
    );
\up_xfer_data_reg[104]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(88),
      Q => up_xfer_data(104)
    );
\up_xfer_data_reg[105]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(89),
      Q => up_xfer_data(105)
    );
\up_xfer_data_reg[106]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(90),
      Q => up_xfer_data(106)
    );
\up_xfer_data_reg[107]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(91),
      Q => up_xfer_data(107)
    );
\up_xfer_data_reg[108]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(92),
      Q => up_xfer_data(108)
    );
\up_xfer_data_reg[109]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(93),
      Q => up_xfer_data(109)
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(10),
      Q => up_xfer_data(10)
    );
\up_xfer_data_reg[110]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(94),
      Q => up_xfer_data(110)
    );
\up_xfer_data_reg[111]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(95),
      Q => up_xfer_data(111)
    );
\up_xfer_data_reg[112]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(96),
      Q => up_xfer_data(112)
    );
\up_xfer_data_reg[113]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(97),
      Q => up_xfer_data(113)
    );
\up_xfer_data_reg[114]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(98),
      Q => up_xfer_data(114)
    );
\up_xfer_data_reg[115]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(99),
      Q => up_xfer_data(115)
    );
\up_xfer_data_reg[116]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(100),
      Q => up_xfer_data(116)
    );
\up_xfer_data_reg[117]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(101),
      Q => up_xfer_data(117)
    );
\up_xfer_data_reg[118]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(102),
      Q => up_xfer_data(118)
    );
\up_xfer_data_reg[119]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(103),
      Q => up_xfer_data(119)
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(11),
      Q => up_xfer_data(11)
    );
\up_xfer_data_reg[120]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(104),
      Q => up_xfer_data(120)
    );
\up_xfer_data_reg[121]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(105),
      Q => up_xfer_data(121)
    );
\up_xfer_data_reg[122]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(106),
      Q => up_xfer_data(122)
    );
\up_xfer_data_reg[123]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(107),
      Q => up_xfer_data(123)
    );
\up_xfer_data_reg[124]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(108),
      Q => up_xfer_data(124)
    );
\up_xfer_data_reg[125]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(109),
      Q => up_xfer_data(125)
    );
\up_xfer_data_reg[126]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(110),
      Q => up_xfer_data(126)
    );
\up_xfer_data_reg[127]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(111),
      Q => up_xfer_data(127)
    );
\up_xfer_data_reg[128]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(112),
      Q => up_xfer_data(128)
    );
\up_xfer_data_reg[129]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(113),
      Q => up_xfer_data(129)
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(12),
      Q => up_xfer_data(12)
    );
\up_xfer_data_reg[130]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(114),
      Q => up_xfer_data(130)
    );
\up_xfer_data_reg[131]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(115),
      Q => up_xfer_data(131)
    );
\up_xfer_data_reg[132]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(116),
      Q => up_xfer_data(132)
    );
\up_xfer_data_reg[133]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(117),
      Q => up_xfer_data(133)
    );
\up_xfer_data_reg[134]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(118),
      Q => up_xfer_data(134)
    );
\up_xfer_data_reg[135]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(119),
      Q => up_xfer_data(135)
    );
\up_xfer_data_reg[136]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(120),
      Q => up_xfer_data(136)
    );
\up_xfer_data_reg[137]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(121),
      Q => up_xfer_data(137)
    );
\up_xfer_data_reg[138]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(122),
      Q => up_xfer_data(138)
    );
\up_xfer_data_reg[139]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(123),
      Q => up_xfer_data(139)
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(13),
      Q => up_xfer_data(13)
    );
\up_xfer_data_reg[140]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(124),
      Q => up_xfer_data(140)
    );
\up_xfer_data_reg[141]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(125),
      Q => up_xfer_data(141)
    );
\up_xfer_data_reg[142]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(126),
      Q => up_xfer_data(142)
    );
\up_xfer_data_reg[143]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(127),
      Q => up_xfer_data(143)
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(14),
      Q => up_xfer_data(14)
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(15),
      Q => up_xfer_data(15)
    );
\up_xfer_data_reg[160]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(128),
      Q => up_xfer_data(160)
    );
\up_xfer_data_reg[161]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(129),
      Q => up_xfer_data(161)
    );
\up_xfer_data_reg[162]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(130),
      Q => up_xfer_data(162)
    );
\up_xfer_data_reg[163]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(131),
      Q => up_xfer_data(163)
    );
\up_xfer_data_reg[164]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(132),
      Q => up_xfer_data(164)
    );
\up_xfer_data_reg[165]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(133),
      Q => up_xfer_data(165)
    );
\up_xfer_data_reg[166]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(134),
      Q => up_xfer_data(166)
    );
\up_xfer_data_reg[167]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(135),
      Q => up_xfer_data(167)
    );
\up_xfer_data_reg[168]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(136),
      Q => up_xfer_data(168)
    );
\up_xfer_data_reg[169]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(137),
      Q => up_xfer_data(169)
    );
\up_xfer_data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(16),
      Q => up_xfer_data(16)
    );
\up_xfer_data_reg[170]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(138),
      Q => up_xfer_data(170)
    );
\up_xfer_data_reg[171]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(139),
      Q => up_xfer_data(171)
    );
\up_xfer_data_reg[172]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(140),
      Q => up_xfer_data(172)
    );
\up_xfer_data_reg[173]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(141),
      Q => up_xfer_data(173)
    );
\up_xfer_data_reg[174]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(142),
      Q => up_xfer_data(174)
    );
\up_xfer_data_reg[175]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(143),
      Q => up_xfer_data(175)
    );
\up_xfer_data_reg[176]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(144),
      Q => up_xfer_data(176)
    );
\up_xfer_data_reg[177]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(145),
      Q => up_xfer_data(177)
    );
\up_xfer_data_reg[178]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(146),
      Q => up_xfer_data(178)
    );
\up_xfer_data_reg[179]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(147),
      Q => up_xfer_data(179)
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(17),
      Q => up_xfer_data(17)
    );
\up_xfer_data_reg[180]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(148),
      Q => up_xfer_data(180)
    );
\up_xfer_data_reg[181]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(149),
      Q => up_xfer_data(181)
    );
\up_xfer_data_reg[182]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(150),
      Q => up_xfer_data(182)
    );
\up_xfer_data_reg[183]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(151),
      Q => up_xfer_data(183)
    );
\up_xfer_data_reg[184]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(152),
      Q => up_xfer_data(184)
    );
\up_xfer_data_reg[185]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(153),
      Q => up_xfer_data(185)
    );
\up_xfer_data_reg[186]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(154),
      Q => up_xfer_data(186)
    );
\up_xfer_data_reg[187]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(155),
      Q => up_xfer_data(187)
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(18),
      Q => up_xfer_data(18)
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(19),
      Q => up_xfer_data(19)
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(1),
      Q => up_xfer_data(1)
    );
\up_xfer_data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(20),
      Q => up_xfer_data(20)
    );
\up_xfer_data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(21),
      Q => up_xfer_data(21)
    );
\up_xfer_data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(22),
      Q => up_xfer_data(22)
    );
\up_xfer_data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(23),
      Q => up_xfer_data(23)
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(24),
      Q => up_xfer_data(24)
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(25),
      Q => up_xfer_data(25)
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(26),
      Q => up_xfer_data(26)
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(27),
      Q => up_xfer_data(27)
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(28),
      Q => up_xfer_data(28)
    );
\up_xfer_data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(29),
      Q => up_xfer_data(29)
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(2),
      Q => up_xfer_data(2)
    );
\up_xfer_data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(30),
      Q => up_xfer_data(30)
    );
\up_xfer_data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(31),
      Q => up_xfer_data(31)
    );
\up_xfer_data_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(32),
      Q => up_xfer_data(32)
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(33),
      Q => up_xfer_data(33)
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(34),
      Q => up_xfer_data(34)
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(35),
      Q => up_xfer_data(35)
    );
\up_xfer_data_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(36),
      Q => up_xfer_data(36)
    );
\up_xfer_data_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(37),
      Q => up_xfer_data(37)
    );
\up_xfer_data_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(38),
      Q => up_xfer_data(38)
    );
\up_xfer_data_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(39),
      Q => up_xfer_data(39)
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(3),
      Q => up_xfer_data(3)
    );
\up_xfer_data_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(40),
      Q => up_xfer_data(40)
    );
\up_xfer_data_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(41),
      Q => up_xfer_data(41)
    );
\up_xfer_data_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(42),
      Q => up_xfer_data(42)
    );
\up_xfer_data_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(43),
      Q => up_xfer_data(43)
    );
\up_xfer_data_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(44),
      Q => up_xfer_data(44)
    );
\up_xfer_data_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(45),
      Q => up_xfer_data(45)
    );
\up_xfer_data_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(46),
      Q => up_xfer_data(46)
    );
\up_xfer_data_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(47),
      Q => up_xfer_data(47)
    );
\up_xfer_data_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(48),
      Q => up_xfer_data(48)
    );
\up_xfer_data_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(49),
      Q => up_xfer_data(49)
    );
\up_xfer_data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(4),
      Q => up_xfer_data(4)
    );
\up_xfer_data_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(50),
      Q => up_xfer_data(50)
    );
\up_xfer_data_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(51),
      Q => up_xfer_data(51)
    );
\up_xfer_data_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(52),
      Q => up_xfer_data(52)
    );
\up_xfer_data_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(53),
      Q => up_xfer_data(53)
    );
\up_xfer_data_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(54),
      Q => up_xfer_data(54)
    );
\up_xfer_data_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(55),
      Q => up_xfer_data(55)
    );
\up_xfer_data_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(56),
      Q => up_xfer_data(56)
    );
\up_xfer_data_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(57),
      Q => up_xfer_data(57)
    );
\up_xfer_data_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(58),
      Q => up_xfer_data(58)
    );
\up_xfer_data_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(59),
      Q => up_xfer_data(59)
    );
\up_xfer_data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(5),
      Q => up_xfer_data(5)
    );
\up_xfer_data_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(60),
      Q => up_xfer_data(60)
    );
\up_xfer_data_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(61),
      Q => up_xfer_data(61)
    );
\up_xfer_data_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(62),
      Q => up_xfer_data(62)
    );
\up_xfer_data_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(63),
      Q => up_xfer_data(63)
    );
\up_xfer_data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(6),
      Q => up_xfer_data(6)
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(7),
      Q => up_xfer_data(7)
    );
\up_xfer_data_reg[80]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(64),
      Q => up_xfer_data(80)
    );
\up_xfer_data_reg[81]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(65),
      Q => up_xfer_data(81)
    );
\up_xfer_data_reg[82]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(66),
      Q => up_xfer_data(82)
    );
\up_xfer_data_reg[83]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(67),
      Q => up_xfer_data(83)
    );
\up_xfer_data_reg[84]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(68),
      Q => up_xfer_data(84)
    );
\up_xfer_data_reg[85]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(69),
      Q => up_xfer_data(85)
    );
\up_xfer_data_reg[86]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[178]_0\,
      D => D(70),
      Q => up_xfer_data(86)
    );
\up_xfer_data_reg[87]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(71),
      Q => up_xfer_data(87)
    );
\up_xfer_data_reg[88]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(72),
      Q => up_xfer_data(88)
    );
\up_xfer_data_reg[89]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(73),
      Q => up_xfer_data(89)
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(8),
      Q => up_xfer_data(8)
    );
\up_xfer_data_reg[90]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(74),
      Q => up_xfer_data(90)
    );
\up_xfer_data_reg[91]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(75),
      Q => up_xfer_data(91)
    );
\up_xfer_data_reg[92]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(76),
      Q => up_xfer_data(92)
    );
\up_xfer_data_reg[93]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(77),
      Q => up_xfer_data(93)
    );
\up_xfer_data_reg[94]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[164]_0\,
      D => D(78),
      Q => up_xfer_data(94)
    );
\up_xfer_data_reg[95]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[62]_0\,
      D => D(79),
      Q => up_xfer_data(95)
    );
\up_xfer_data_reg[96]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(80),
      Q => up_xfer_data(96)
    );
\up_xfer_data_reg[97]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(81),
      Q => up_xfer_data(97)
    );
\up_xfer_data_reg[98]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(82),
      Q => up_xfer_data(98)
    );
\up_xfer_data_reg[99]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => \^up_xfer_data_reg[143]_0\,
      D => D(83),
      Q => up_xfer_data(99)
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => D(9),
      Q => up_xfer_data(9)
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => d_xfer_toggle,
      Q => up_xfer_state_m1
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2
    );
up_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_xfer_state_m2,
      Q => up_xfer_state
    );
up_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_i_3_n_0,
      I1 => up_xfer_state,
      I2 => up_xfer_toggle,
      O => up_xfer_toggle_i_1_n_0
    );
up_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => up_xfer_toggle_i_2_n_0
    );
up_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(2),
      I1 => \up_xfer_count_reg__0\(3),
      I2 => \up_xfer_count_reg__0\(0),
      I3 => \up_xfer_count_reg__0\(1),
      I4 => \up_xfer_count_reg__0\(5),
      I5 => \up_xfer_count_reg__0\(4),
      O => up_xfer_toggle_i_3_n_0
    );
up_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      CLR => s_axi_aresetn_0,
      D => up_xfer_toggle_i_2_n_0,
      Q => up_xfer_toggle
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_xfer_status is
  port (
    \up_rdata_reg[0]\ : out STD_LOGIC;
    \d_acc_data_reg[0]_0\ : out STD_LOGIC;
    \up_data_status_reg[0]_0\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aresetn_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_clk : in STD_LOGIC;
    \up_raddr_reg[4]\ : in STD_LOGIC;
    p_7_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_reg[1]\ : in STD_LOGIC;
    p_8_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hdmi_tpm_oos_s : in STD_LOGIC;
    hdmi_status_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_up_xfer_status : entity is "up_xfer_status";
end system_axi_hdmi_core_0_up_xfer_status;

architecture STRUCTURE of system_axi_hdmi_core_0_up_xfer_status is
  signal d_acc_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d_acc_data_reg[0]_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal d_xfer_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_xfer_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[1]_i_1_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__0_n_0\ : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal \i_vdma_xfer_status/d_xfer_count_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \up_data_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status[1]_i_1_n_0\ : STD_LOGIC;
  signal \^up_data_status_reg[0]_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \d_xfer_toggle_i_1__0\ : label is "soft_lutpair93";
begin
  \d_acc_data_reg[0]_0\ <= \^d_acc_data_reg[0]_0\;
  \up_data_status_reg[0]_0\ <= \^up_data_status_reg[0]_0\;
\d_acc_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7DFF00"
    )
        port map (
      I0 => \^d_acc_data_reg[0]_0\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => hdmi_tpm_oos_s,
      I4 => \d_acc_data_reg_n_0_[0]\,
      O => d_acc_data(0)
    );
\d_acc_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7DFF00"
    )
        port map (
      I0 => \^d_acc_data_reg[0]_0\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => hdmi_status_s,
      I4 => \d_acc_data_reg_n_0_[1]\,
      O => d_acc_data(1)
    );
\d_acc_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \i_vdma_xfer_status/d_xfer_count_reg\(1),
      I1 => \i_vdma_xfer_status/d_xfer_count_reg\(0),
      I2 => \i_vdma_xfer_status/d_xfer_count_reg\(2),
      I3 => \i_vdma_xfer_status/d_xfer_count_reg\(3),
      I4 => \i_vdma_xfer_status/d_xfer_count_reg\(4),
      I5 => \i_vdma_xfer_status/d_xfer_count_reg\(5),
      O => \^d_acc_data_reg[0]_0\
    );
\d_acc_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_acc_data(0),
      Q => \d_acc_data_reg_n_0_[0]\,
      R => SR(0)
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\,
      R => SR(0)
    );
\d_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_vdma_xfer_status/d_xfer_count_reg\(0),
      O => p_0_in(0)
    );
\d_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_vdma_xfer_status/d_xfer_count_reg\(0),
      I1 => \i_vdma_xfer_status/d_xfer_count_reg\(1),
      O => p_0_in(1)
    );
\d_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_vdma_xfer_status/d_xfer_count_reg\(2),
      I1 => \i_vdma_xfer_status/d_xfer_count_reg\(0),
      I2 => \i_vdma_xfer_status/d_xfer_count_reg\(1),
      O => p_0_in(2)
    );
\d_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_vdma_xfer_status/d_xfer_count_reg\(3),
      I1 => \i_vdma_xfer_status/d_xfer_count_reg\(1),
      I2 => \i_vdma_xfer_status/d_xfer_count_reg\(0),
      I3 => \i_vdma_xfer_status/d_xfer_count_reg\(2),
      O => p_0_in(3)
    );
\d_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_vdma_xfer_status/d_xfer_count_reg\(2),
      I1 => \i_vdma_xfer_status/d_xfer_count_reg\(0),
      I2 => \i_vdma_xfer_status/d_xfer_count_reg\(1),
      I3 => \i_vdma_xfer_status/d_xfer_count_reg\(3),
      I4 => \i_vdma_xfer_status/d_xfer_count_reg\(4),
      O => p_0_in(4)
    );
\d_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_vdma_xfer_status/d_xfer_count_reg\(5),
      I1 => \i_vdma_xfer_status/d_xfer_count_reg\(2),
      I2 => \i_vdma_xfer_status/d_xfer_count_reg\(0),
      I3 => \i_vdma_xfer_status/d_xfer_count_reg\(1),
      I4 => \i_vdma_xfer_status/d_xfer_count_reg\(3),
      I5 => \i_vdma_xfer_status/d_xfer_count_reg\(4),
      O => p_0_in(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \i_vdma_xfer_status/d_xfer_count_reg\(0),
      R => SR(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \i_vdma_xfer_status/d_xfer_count_reg\(1),
      R => SR(0)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \i_vdma_xfer_status/d_xfer_count_reg\(2),
      R => SR(0)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \i_vdma_xfer_status/d_xfer_count_reg\(3),
      R => SR(0)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \i_vdma_xfer_status/d_xfer_count_reg\(4),
      R => SR(0)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \i_vdma_xfer_status/d_xfer_count_reg\(5),
      R => SR(0)
    );
\d_xfer_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7D8200"
    )
        port map (
      I0 => \^d_acc_data_reg[0]_0\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => \d_acc_data_reg_n_0_[0]\,
      I4 => d_xfer_data(0),
      O => \d_xfer_data[0]_i_1_n_0\
    );
\d_xfer_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7D8200"
    )
        port map (
      I0 => \^d_acc_data_reg[0]_0\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => \d_acc_data_reg_n_0_[1]\,
      I4 => d_xfer_data(1),
      O => \d_xfer_data[1]_i_1_n_0\
    );
\d_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_xfer_data[0]_i_1_n_0\,
      Q => d_xfer_data(0),
      R => SR(0)
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_xfer_data[1]_i_1_n_0\,
      Q => d_xfer_data(1),
      R => SR(0)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => up_xfer_toggle,
      Q => d_xfer_state_m1,
      R => SR(0)
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2,
      R => SR(0)
    );
d_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_xfer_state_m2,
      Q => d_xfer_state,
      R => SR(0)
    );
\d_xfer_toggle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => \^d_acc_data_reg[0]_0\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      O => \d_xfer_toggle_i_1__0_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_xfer_toggle_i_1__0_n_0\,
      Q => d_xfer_toggle,
      R => SR(0)
    );
\up_data_status[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(0),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_reg[0]_0\,
      O => \up_data_status[0]_i_1_n_0\
    );
\up_data_status[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => data7,
      O => \up_data_status[1]_i_1_n_0\
    );
\up_data_status_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_data_status[0]_i_1_n_0\,
      Q => \^up_data_status_reg[0]_0\
    );
\up_data_status_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_data_status[1]_i_1_n_0\,
      Q => data7
    );
\up_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \up_rdata[0]_i_7_n_0\,
      I1 => \up_raddr_reg[4]\,
      I2 => p_7_in(0),
      I3 => \up_raddr_reg[1]\,
      I4 => p_8_in(0),
      I5 => \up_raddr_reg[4]_0\,
      O => \up_rdata_reg[0]\
    );
\up_rdata[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFC0"
    )
        port map (
      I0 => data7,
      I1 => Q(0),
      I2 => \up_raddr_reg[1]_0\(0),
      I3 => \up_raddr_reg[1]_0\(1),
      O => \up_rdata[0]_i_7_n_0\
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn,
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn,
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3
    );
up_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_up_xfer_status__parameterized0\ is
  port (
    \up_data_status_reg[0]_0\ : out STD_LOGIC;
    up_vdma_unf_s : out STD_LOGIC;
    up_vdma_ovf_s : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_clk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aresetn_0 : in STD_LOGIC;
    \d_xfer_count_reg[1]\ : in STD_LOGIC;
    vdma_tpm_oos_s : in STD_LOGIC;
    vdma_unf_s : in STD_LOGIC;
    vdma_ovf_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_up_xfer_status__parameterized0\ : entity is "up_xfer_status";
end \system_axi_hdmi_core_0_up_xfer_status__parameterized0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_up_xfer_status__parameterized0\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \d_acc_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[2]\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal d_xfer_toggle_i_2_n_0 : STD_LOGIC;
  signal \up_data_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status[2]_i_1_n_0\ : STD_LOGIC;
  signal \^up_data_status_reg[0]_0\ : STD_LOGIC;
  signal \^up_vdma_ovf_s\ : STD_LOGIC;
  signal \^up_vdma_unf_s\ : STD_LOGIC;
  signal up_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_reg_n_0 : STD_LOGIC;
begin
  \up_data_status_reg[0]_0\ <= \^up_data_status_reg[0]_0\;
  up_vdma_ovf_s <= \^up_vdma_ovf_s\;
  up_vdma_unf_s <= \^up_vdma_unf_s\;
\d_acc_data[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7DFF00"
    )
        port map (
      I0 => \d_xfer_count_reg[1]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => vdma_tpm_oos_s,
      I4 => \d_acc_data_reg_n_0_[0]\,
      O => d_acc_data(0)
    );
\d_acc_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7DFF00"
    )
        port map (
      I0 => \d_xfer_count_reg[1]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => vdma_unf_s,
      I4 => \d_acc_data_reg_n_0_[1]\,
      O => d_acc_data(1)
    );
\d_acc_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7DFF00"
    )
        port map (
      I0 => \d_xfer_count_reg[1]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => vdma_ovf_s,
      I4 => \d_acc_data_reg_n_0_[2]\,
      O => d_acc_data(2)
    );
\d_acc_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_acc_data(0),
      Q => \d_acc_data_reg_n_0_[0]\,
      R => SR(0)
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\,
      R => SR(0)
    );
\d_acc_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_acc_data(2),
      Q => \d_acc_data_reg_n_0_[2]\,
      R => SR(0)
    );
\d_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_i_1_n_0,
      D => \d_acc_data_reg_n_0_[0]\,
      Q => \d_xfer_data_reg_n_0_[0]\,
      R => SR(0)
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_i_1_n_0,
      D => \d_acc_data_reg_n_0_[1]\,
      Q => \d_xfer_data_reg_n_0_[1]\,
      R => SR(0)
    );
\d_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_i_1_n_0,
      D => \d_acc_data_reg_n_0_[2]\,
      Q => \d_xfer_data_reg_n_0_[2]\,
      R => SR(0)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => up_xfer_toggle_reg_n_0,
      Q => d_xfer_state_m1_reg_n_0,
      R => SR(0)
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_xfer_state_m1_reg_n_0,
      Q => d_xfer_state_m2_reg_n_0,
      R => SR(0)
    );
d_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => d_xfer_state_m2_reg_n_0,
      Q => d_xfer_state,
      R => SR(0)
    );
d_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_count_reg[1]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      O => d_xfer_toggle_i_1_n_0
    );
d_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => d_xfer_toggle_i_2_n_0
    );
d_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => d_xfer_toggle_i_1_n_0,
      D => d_xfer_toggle_i_2_n_0,
      Q => d_xfer_toggle,
      R => SR(0)
    );
\up_data_status[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[0]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_reg[0]_0\,
      O => \up_data_status[0]_i_1_n_0\
    );
\up_data_status[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[1]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_vdma_unf_s\,
      O => \up_data_status[1]_i_1_n_0\
    );
\up_data_status[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[2]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_vdma_ovf_s\,
      O => \up_data_status[2]_i_1_n_0\
    );
\up_data_status_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_data_status[0]_i_1_n_0\,
      Q => \^up_data_status_reg[0]_0\
    );
\up_data_status_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_data_status[1]_i_1_n_0\,
      Q => \^up_vdma_unf_s\
    );
\up_data_status_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => \up_data_status[2]_i_1_n_0\,
      Q => \^up_vdma_ovf_s\
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn,
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1_reg_n_0
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn,
      D => up_xfer_toggle_m1_reg_n_0,
      Q => up_xfer_toggle_m2
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3
    );
up_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => s_axi_aresetn_0,
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_5
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_1_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_12 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_12;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_12 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_17
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \bbstub_P[18]\(0) => \bbstub_P[18]\(0),
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]\ => \p1_data_1_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_13 is
  port (
    \p1_data_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_2_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_13 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_13;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_13 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_16
     port map (
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk,
      \p1_data_2_reg[23]\(23 downto 0) => \p1_data_2_reg[23]\(23 downto 0),
      \p1_data_2_reg[24]\ => \p1_data_2_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_14 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_14;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_14 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_15
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_2 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_2;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_2 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_4
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_3 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_3;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_3 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_6 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_6;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_6 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_10
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_7 is
  port (
    sign_p : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_2_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bbstub_P[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_7 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_7;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_7 is
  signal p2_sign_reg_srl2_n_0 : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of p2_sign_reg_srl2 : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2 ";
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_9
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \bbstub_P[18]\(0) => \bbstub_P[18]\(0),
      hdmi_clk => hdmi_clk,
      p1_data_2_n_s(0) => p1_data_2_n_s(0)
    );
p2_sign_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => '1',
      Q => p2_sign_reg_srl2_n_0
    );
sign_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_sign_reg_srl2_n_0,
      Q => sign_p,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\ is
  port (
    \p1_data_3_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_3_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\ : entity is "ad_csc_1_mul";
end \system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\ is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_8
     port map (
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk,
      p1_data_3_n_s(0) => p1_data_3_n_s(0),
      \p1_data_3_reg[23]\(23 downto 0) => \p1_data_3_reg[23]\(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_hdmi_tx is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_d_count_reg[21]\ : out STD_LOGIC;
    \up_xfer_data_reg[178]\ : out STD_LOGIC;
    up_wack_s : out STD_LOGIC;
    up_rack_s : out STD_LOGIC;
    \up_xfer_data_reg[62]\ : out STD_LOGIC;
    vdma_fs_toggle_m1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_resetn : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 153 downto 0 );
    p_8_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_7_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_reg[0]_0\ : out STD_LOGIC;
    \up_rdata_reg[0]_1\ : out STD_LOGIC;
    \up_rdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \hdmi_vs_count_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hdmi_es_data_reg[8]\ : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \hdmi_vs_count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_enable0 : out STD_LOGIC;
    hdmi_fs_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vsync_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_fs_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_hsync_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hsync_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hdmi_vs_count_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_data_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_vsync_reg_0 : out STD_LOGIC;
    \vdma_tpm_data_reg[22]\ : out STD_LOGIC;
    \up_xfer_data_reg[164]\ : out STD_LOGIC;
    \up_xfer_data_reg[143]\ : out STD_LOGIC;
    \up_rdata_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_data_status_reg[0]\ : out STD_LOGIC;
    \up_rdata_reg[31]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \up_rdata_reg[31]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \up_rdata_int_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_data_status_reg[0]_0\ : out STD_LOGIC;
    up_vdma_unf_s : out STD_LOGIC;
    up_vdma_ovf_s : out STD_LOGIC;
    hdmi_clk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_wreq_s : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    m_axis_mm2s_clk : in STD_LOGIC;
    \up_wdata_reg[0]\ : in STD_LOGIC;
    \up_wdata_reg[0]_0\ : in STD_LOGIC;
    \up_wdata_reg[1]\ : in STD_LOGIC;
    \up_wdata_reg[0]_1\ : in STD_LOGIC;
    \up_wdata_reg[1]_0\ : in STD_LOGIC;
    \up_wdata_reg[0]_2\ : in STD_LOGIC;
    \up_wdata_reg[1]_1\ : in STD_LOGIC;
    s_axi_aresetn_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_raddr_reg[4]\ : in STD_LOGIC;
    \up_raddr_reg[1]\ : in STD_LOGIC;
    \up_raddr_reg[4]_0\ : in STD_LOGIC;
    \hdmi_vs_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_ram_reg : in STD_LOGIC;
    \hdmi_tpm_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_ram_reg_0 : in STD_LOGIC;
    m_ram_reg_1 : in STD_LOGIC;
    m_ram_reg_2 : in STD_LOGIC;
    m_ram_reg_3 : in STD_LOGIC;
    m_ram_reg_4 : in STD_LOGIC;
    m_ram_reg_5 : in STD_LOGIC;
    m_ram_reg_6 : in STD_LOGIC;
    m_ram_reg_7 : in STD_LOGIC;
    m_ram_reg_8 : in STD_LOGIC;
    m_ram_reg_9 : in STD_LOGIC;
    m_ram_reg_10 : in STD_LOGIC;
    m_ram_reg_11 : in STD_LOGIC;
    m_ram_reg_12 : in STD_LOGIC;
    m_ram_reg_13 : in STD_LOGIC;
    m_ram_reg_14 : in STD_LOGIC;
    m_ram_reg_15 : in STD_LOGIC;
    m_ram_reg_16 : in STD_LOGIC;
    m_ram_reg_17 : in STD_LOGIC;
    m_ram_reg_18 : in STD_LOGIC;
    m_ram_reg_19 : in STD_LOGIC;
    m_ram_reg_20 : in STD_LOGIC;
    m_ram_reg_21 : in STD_LOGIC;
    m_ram_reg_22 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_enable : in STD_LOGIC;
    m_axis_mm2s_fsync_ret : in STD_LOGIC;
    hdmi_tpm_oos_s : in STD_LOGIC;
    hdmi_status_s : in STD_LOGIC;
    vdma_tpm_oos_s : in STD_LOGIC;
    vdma_unf_s : in STD_LOGIC;
    vdma_ovf_s : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_waddr_reg[5]\ : in STD_LOGIC;
    \up_waddr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_reg[3]\ : in STD_LOGIC;
    \up_waddr_reg[8]\ : in STD_LOGIC;
    \up_waddr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_up_hdmi_tx : entity is "up_hdmi_tx";
end system_axi_hdmi_core_0_up_hdmi_tx;

architecture STRUCTURE of system_axi_hdmi_core_0_up_hdmi_tx is
  signal \^d\ : STD_LOGIC_VECTOR ( 153 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_hdmi_xfer_status_n_1 : STD_LOGIC;
  signal \^p_7_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_8_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_const_rgb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_d_count : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^up_d_count_reg[21]\ : STD_LOGIC;
  signal up_preset_s : STD_LOGIC;
  signal \^up_resetn\ : STD_LOGIC;
  signal up_srcsel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \up_srcsel[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_srcsel[1]_i_1_n_0\ : STD_LOGIC;
  signal \^up_xfer_data_reg[143]\ : STD_LOGIC;
  signal \^up_xfer_data_reg[164]\ : STD_LOGIC;
  signal \^up_xfer_data_reg[178]\ : STD_LOGIC;
  signal \^up_xfer_data_reg[62]\ : STD_LOGIC;
begin
  D(153 downto 0) <= \^d\(153 downto 0);
  SR(0) <= \^sr\(0);
  p_7_in(1 downto 0) <= \^p_7_in\(1 downto 0);
  p_8_in(1 downto 0) <= \^p_8_in\(1 downto 0);
  \up_d_count_reg[21]\ <= \^up_d_count_reg[21]\;
  up_resetn <= \^up_resetn\;
  \up_xfer_data_reg[143]\ <= \^up_xfer_data_reg[143]\;
  \up_xfer_data_reg[164]\ <= \^up_xfer_data_reg[164]\;
  \up_xfer_data_reg[178]\ <= \^up_xfer_data_reg[178]\;
  \up_xfer_data_reg[62]\ <= \^up_xfer_data_reg[62]\;
i_hdmi_clock_mon: entity work.system_axi_hdmi_core_0_up_clock_mon
     port map (
      Q(31 downto 1) => \up_rdata_reg[31]_0\(30 downto 0),
      Q(0) => up_d_count(0),
      SR(0) => \^sr\(0),
      hdmi_clk => hdmi_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => s_axi_aresetn_0,
      s_axi_aresetn_1 => \^up_xfer_data_reg[62]\,
      \up_d_count_reg[21]_0\ => \^up_d_count_reg[21]\
    );
i_hdmi_rst_reg: entity work.system_axi_hdmi_core_0_ad_rst
     port map (
      SR(0) => \^sr\(0),
      hdmi_clk => hdmi_clk,
      up_preset_s => up_preset_s
    );
i_hdmi_xfer_cntrl: entity work.system_axi_hdmi_core_0_up_xfer_cntrl
     port map (
      CO(0) => CO(0),
      D(155 downto 153) => \^d\(153 downto 151),
      D(152) => up_srcsel(0),
      D(151 downto 129) => \^d\(150 downto 128),
      D(128) => up_const_rgb(0),
      D(127 downto 0) => \^d\(127 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => \^sr\(0),
      hdmi_clk => hdmi_clk,
      \hdmi_data_reg[23]\(23 downto 0) => \hdmi_data_reg[23]\(23 downto 0),
      hdmi_enable => hdmi_enable,
      hdmi_enable0 => hdmi_enable0,
      \hdmi_es_data_reg[8]\(127 downto 0) => \hdmi_es_data_reg[8]\(127 downto 0),
      hdmi_fs_reg(3 downto 0) => hdmi_fs_reg(3 downto 0),
      hdmi_fs_reg_0(0) => hdmi_fs_reg_0(0),
      hdmi_hs_de_reg(3 downto 0) => hdmi_hs_de_reg(3 downto 0),
      hdmi_hs_de_reg_0(3 downto 0) => hdmi_hs_de_reg_0(3 downto 0),
      hdmi_hs_de_reg_1(3 downto 0) => hdmi_hs_de_reg_1(3 downto 0),
      hdmi_hs_de_reg_2(3 downto 0) => hdmi_hs_de_reg_2(3 downto 0),
      hdmi_hsync_reg(3 downto 0) => hdmi_hsync_reg(3 downto 0),
      hdmi_hsync_reg_0(3 downto 0) => hdmi_hsync_reg_0(3 downto 0),
      \hdmi_tpm_data_reg[23]\(23 downto 0) => \hdmi_tpm_data_reg[23]\(23 downto 0),
      \hdmi_vs_count_reg[0]\(2 downto 0) => \hdmi_vs_count_reg[0]\(2 downto 0),
      \hdmi_vs_count_reg[0]_0\(3 downto 0) => \hdmi_vs_count_reg[0]_0\(3 downto 0),
      \hdmi_vs_count_reg[0]_1\(3 downto 0) => \hdmi_vs_count_reg[0]_1\(3 downto 0),
      \hdmi_vs_count_reg[0]_2\(2 downto 0) => \hdmi_vs_count_reg[0]_2\(2 downto 0),
      \hdmi_vs_count_reg[0]_3\(3 downto 0) => \hdmi_vs_count_reg[0]_3\(3 downto 0),
      \hdmi_vs_count_reg[0]_4\(3 downto 0) => \hdmi_vs_count_reg[0]_4\(3 downto 0),
      \hdmi_vs_count_reg[0]_5\(3 downto 0) => \hdmi_vs_count_reg[0]_5\(3 downto 0),
      \hdmi_vs_count_reg[15]\(15 downto 0) => \hdmi_vs_count_reg[15]\(15 downto 0),
      hdmi_vs_de_reg(3 downto 0) => hdmi_vs_de_reg(3 downto 0),
      hdmi_vs_de_reg_0(3 downto 0) => hdmi_vs_de_reg_0(3 downto 0),
      hdmi_vs_de_reg_1(3 downto 0) => hdmi_vs_de_reg_1(3 downto 0),
      hdmi_vs_de_reg_2(3 downto 0) => hdmi_vs_de_reg_2(3 downto 0),
      hdmi_vsync_reg(3 downto 0) => hdmi_vsync_reg(3 downto 0),
      hdmi_vsync_reg_0 => hdmi_vsync_reg_0,
      m_ram_reg => m_ram_reg,
      m_ram_reg_0 => m_ram_reg_0,
      m_ram_reg_1 => m_ram_reg_1,
      m_ram_reg_10 => m_ram_reg_10,
      m_ram_reg_11 => m_ram_reg_11,
      m_ram_reg_12 => m_ram_reg_12,
      m_ram_reg_13 => m_ram_reg_13,
      m_ram_reg_14 => m_ram_reg_14,
      m_ram_reg_15 => m_ram_reg_15,
      m_ram_reg_16 => m_ram_reg_16,
      m_ram_reg_17 => m_ram_reg_17,
      m_ram_reg_18 => m_ram_reg_18,
      m_ram_reg_19 => m_ram_reg_19,
      m_ram_reg_2 => m_ram_reg_2,
      m_ram_reg_20 => m_ram_reg_20,
      m_ram_reg_21 => m_ram_reg_21,
      m_ram_reg_22 => m_ram_reg_22,
      m_ram_reg_3 => m_ram_reg_3,
      m_ram_reg_4 => m_ram_reg_4,
      m_ram_reg_5 => m_ram_reg_5,
      m_ram_reg_6 => m_ram_reg_6,
      m_ram_reg_7 => m_ram_reg_7,
      m_ram_reg_8 => m_ram_reg_8,
      m_ram_reg_9 => m_ram_reg_9,
      \out\(15 downto 0) => \out\(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^up_d_count_reg[21]\,
      \up_xfer_data_reg[143]_0\ => \^up_xfer_data_reg[143]\,
      \up_xfer_data_reg[164]_0\ => \^up_xfer_data_reg[164]\,
      \up_xfer_data_reg[178]_0\ => \^up_xfer_data_reg[178]\,
      \up_xfer_data_reg[62]_0\ => \^up_xfer_data_reg[62]\
    );
i_hdmi_xfer_status: entity work.system_axi_hdmi_core_0_up_xfer_status
     port map (
      Q(0) => up_d_count(0),
      SR(0) => \^sr\(0),
      \d_acc_data_reg[0]_0\ => i_hdmi_xfer_status_n_1,
      hdmi_clk => hdmi_clk,
      hdmi_status_s => hdmi_status_s,
      hdmi_tpm_oos_s => hdmi_tpm_oos_s,
      p_7_in(0) => \^p_7_in\(0),
      p_8_in(0) => \^p_8_in\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => \^up_d_count_reg[21]\,
      s_axi_aresetn_0 => \^up_xfer_data_reg[178]\,
      \up_data_status_reg[0]_0\ => \up_data_status_reg[0]\,
      \up_raddr_reg[1]\ => \up_raddr_reg[1]\,
      \up_raddr_reg[1]_0\(1 downto 0) => Q(1 downto 0),
      \up_raddr_reg[4]\ => \up_raddr_reg[4]\,
      \up_raddr_reg[4]_0\ => \up_raddr_reg[4]_0\,
      \up_rdata_reg[0]\ => \up_rdata_reg[0]_1\
    );
i_vdma_rst_reg: entity work.system_axi_hdmi_core_0_ad_rst_0
     port map (
      m_axis_mm2s_clk => m_axis_mm2s_clk,
      m_axis_mm2s_fsync_ret => m_axis_mm2s_fsync_ret,
      up_preset_s => up_preset_s,
      up_resetn => \^up_resetn\,
      vdma_fs_toggle_m1_reg(0) => vdma_fs_toggle_m1_reg(0),
      \vdma_tpm_data_reg[22]\ => \vdma_tpm_data_reg[22]\
    );
i_vdma_xfer_status: entity work.\system_axi_hdmi_core_0_up_xfer_status__parameterized0\
     port map (
      SR(0) => \^sr\(0),
      \d_xfer_count_reg[1]\ => i_hdmi_xfer_status_n_1,
      hdmi_clk => hdmi_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => \^up_d_count_reg[21]\,
      s_axi_aresetn_0 => \^up_xfer_data_reg[178]\,
      \up_data_status_reg[0]_0\ => \up_data_status_reg[0]_0\,
      up_vdma_ovf_s => up_vdma_ovf_s,
      up_vdma_unf_s => up_vdma_unf_s,
      vdma_ovf_s => vdma_ovf_s,
      vdma_tpm_oos_s => vdma_tpm_oos_s,
      vdma_unf_s => vdma_unf_s
    );
\up_const_rgb_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(0),
      Q => up_const_rgb(0)
    );
\up_const_rgb_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(10),
      Q => \^d\(137)
    );
\up_const_rgb_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(11),
      Q => \^d\(138)
    );
\up_const_rgb_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(12),
      Q => \^d\(139)
    );
\up_const_rgb_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(13),
      Q => \^d\(140)
    );
\up_const_rgb_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(14),
      Q => \^d\(141)
    );
\up_const_rgb_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(15),
      Q => \^d\(142)
    );
\up_const_rgb_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(16),
      Q => \^d\(143)
    );
\up_const_rgb_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(17),
      Q => \^d\(144)
    );
\up_const_rgb_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(18),
      Q => \^d\(145)
    );
\up_const_rgb_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(19),
      Q => \^d\(146)
    );
\up_const_rgb_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(1),
      Q => \^d\(128)
    );
\up_const_rgb_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(20),
      Q => \^d\(147)
    );
\up_const_rgb_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(21),
      Q => \^d\(148)
    );
\up_const_rgb_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(22),
      Q => \^d\(149)
    );
\up_const_rgb_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(23),
      Q => \^d\(150)
    );
\up_const_rgb_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(2),
      Q => \^d\(129)
    );
\up_const_rgb_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(3),
      Q => \^d\(130)
    );
\up_const_rgb_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(4),
      Q => \^d\(131)
    );
\up_const_rgb_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(5),
      Q => \^d\(132)
    );
\up_const_rgb_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(6),
      Q => \^d\(133)
    );
\up_const_rgb_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(7),
      Q => \^d\(134)
    );
\up_const_rgb_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(8),
      Q => \^d\(135)
    );
\up_const_rgb_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[2]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(9),
      Q => \^d\(136)
    );
up_csc_bypass_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[0]_0\,
      Q => \^d\(152)
    );
up_full_range_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[1]\,
      Q => \^d\(153)
    );
up_hdmi_tpm_oos_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[1]_1\,
      Q => \^p_7_in\(1)
    );
\up_he_max_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(16),
      Q => \^d\(80)
    );
\up_he_max_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(26),
      Q => \^d\(90)
    );
\up_he_max_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(27),
      Q => \^d\(91)
    );
\up_he_max_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(28),
      Q => \^d\(92)
    );
\up_he_max_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(29),
      Q => \^d\(93)
    );
\up_he_max_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(30),
      Q => \^d\(94)
    );
\up_he_max_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(31),
      Q => \^d\(95)
    );
\up_he_max_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(17),
      Q => \^d\(81)
    );
\up_he_max_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(18),
      Q => \^d\(82)
    );
\up_he_max_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(19),
      Q => \^d\(83)
    );
\up_he_max_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(20),
      Q => \^d\(84)
    );
\up_he_max_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(21),
      Q => \^d\(85)
    );
\up_he_max_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(22),
      Q => \^d\(86)
    );
\up_he_max_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(23),
      Q => \^d\(87)
    );
\up_he_max_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(24),
      Q => \^d\(88)
    );
\up_he_max_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(25),
      Q => \^d\(89)
    );
\up_he_min_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(0),
      Q => \^d\(64)
    );
\up_he_min_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(10),
      Q => \^d\(74)
    );
\up_he_min_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(11),
      Q => \^d\(75)
    );
\up_he_min_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(12),
      Q => \^d\(76)
    );
\up_he_min_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(13),
      Q => \^d\(77)
    );
\up_he_min_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(14),
      Q => \^d\(78)
    );
\up_he_min_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(15),
      Q => \^d\(79)
    );
\up_he_min_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(1),
      Q => \^d\(65)
    );
\up_he_min_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(2),
      Q => \^d\(66)
    );
\up_he_min_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(3),
      Q => \^d\(67)
    );
\up_he_min_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(4),
      Q => \^d\(68)
    );
\up_he_min_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(5),
      Q => \^d\(69)
    );
\up_he_min_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(6),
      Q => \^d\(70)
    );
\up_he_min_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(7),
      Q => \^d\(71)
    );
\up_he_min_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(8),
      Q => \^d\(72)
    );
\up_he_min_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(9),
      Q => \^d\(73)
    );
\up_hl_active_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(16),
      Q => \up_rdata_reg[31]_2\(0)
    );
\up_hl_active_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(26),
      Q => \up_rdata_reg[31]_2\(10)
    );
\up_hl_active_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(27),
      Q => \up_rdata_reg[31]_2\(11)
    );
\up_hl_active_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(28),
      Q => \up_rdata_reg[31]_2\(12)
    );
\up_hl_active_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(29),
      Q => \up_rdata_reg[31]_2\(13)
    );
\up_hl_active_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(30),
      Q => \up_rdata_reg[31]_2\(14)
    );
\up_hl_active_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(31),
      Q => \up_rdata_reg[31]_2\(15)
    );
\up_hl_active_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(17),
      Q => \up_rdata_reg[31]_2\(1)
    );
\up_hl_active_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(18),
      Q => \up_rdata_reg[31]_2\(2)
    );
\up_hl_active_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(19),
      Q => \up_rdata_reg[31]_2\(3)
    );
\up_hl_active_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(20),
      Q => \up_rdata_reg[31]_2\(4)
    );
\up_hl_active_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(21),
      Q => \up_rdata_reg[31]_2\(5)
    );
\up_hl_active_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(22),
      Q => \up_rdata_reg[31]_2\(6)
    );
\up_hl_active_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(23),
      Q => \up_rdata_reg[31]_2\(7)
    );
\up_hl_active_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(24),
      Q => \up_rdata_reg[31]_2\(8)
    );
\up_hl_active_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(25),
      Q => \up_rdata_reg[31]_2\(9)
    );
\up_hl_width_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(0),
      Q => \^d\(112)
    );
\up_hl_width_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(10),
      Q => \^d\(122)
    );
\up_hl_width_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(11),
      Q => \^d\(123)
    );
\up_hl_width_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(12),
      Q => \^d\(124)
    );
\up_hl_width_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(13),
      Q => \^d\(125)
    );
\up_hl_width_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(14),
      Q => \^d\(126)
    );
\up_hl_width_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(15),
      Q => \^d\(127)
    );
\up_hl_width_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(1),
      Q => \^d\(113)
    );
\up_hl_width_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(2),
      Q => \^d\(114)
    );
\up_hl_width_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(3),
      Q => \^d\(115)
    );
\up_hl_width_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(4),
      Q => \^d\(116)
    );
\up_hl_width_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(5),
      Q => \^d\(117)
    );
\up_hl_width_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(6),
      Q => \^d\(118)
    );
\up_hl_width_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(7),
      Q => \^d\(119)
    );
\up_hl_width_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(8),
      Q => \^d\(120)
    );
\up_hl_width_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(9),
      Q => \^d\(121)
    );
\up_hs_width_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(0),
      Q => \^d\(96)
    );
\up_hs_width_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(10),
      Q => \^d\(106)
    );
\up_hs_width_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(11),
      Q => \^d\(107)
    );
\up_hs_width_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(12),
      Q => \^d\(108)
    );
\up_hs_width_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(13),
      Q => \^d\(109)
    );
\up_hs_width_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(14),
      Q => \^d\(110)
    );
\up_hs_width_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(15),
      Q => \^d\(111)
    );
\up_hs_width_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(1),
      Q => \^d\(97)
    );
\up_hs_width_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(2),
      Q => \^d\(98)
    );
\up_hs_width_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(3),
      Q => \^d\(99)
    );
\up_hs_width_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(4),
      Q => \^d\(100)
    );
\up_hs_width_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(5),
      Q => \^d\(101)
    );
\up_hs_width_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(6),
      Q => \^d\(102)
    );
\up_hs_width_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(7),
      Q => \^d\(103)
    );
\up_hs_width_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(8),
      Q => \^d\(104)
    );
\up_hs_width_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(9),
      Q => \^d\(105)
    );
up_rack_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_xfer_data_reg[62]\,
      D => up_rreq_s,
      Q => up_rack_s
    );
\up_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^d\(152),
      I1 => up_const_rgb(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^up_resetn\,
      I5 => up_srcsel(0),
      O => \up_rdata_reg[0]_0\
    );
\up_rdata_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(0),
      Q => \up_rdata_int_reg[31]\(0)
    );
\up_rdata_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(10),
      Q => \up_rdata_int_reg[31]\(10)
    );
\up_rdata_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(11),
      Q => \up_rdata_int_reg[31]\(11)
    );
\up_rdata_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(12),
      Q => \up_rdata_int_reg[31]\(12)
    );
\up_rdata_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(13),
      Q => \up_rdata_int_reg[31]\(13)
    );
\up_rdata_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(14),
      Q => \up_rdata_int_reg[31]\(14)
    );
\up_rdata_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(15),
      Q => \up_rdata_int_reg[31]\(15)
    );
\up_rdata_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(16),
      Q => \up_rdata_int_reg[31]\(16)
    );
\up_rdata_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(17),
      Q => \up_rdata_int_reg[31]\(17)
    );
\up_rdata_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(18),
      Q => \up_rdata_int_reg[31]\(18)
    );
\up_rdata_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(19),
      Q => \up_rdata_int_reg[31]\(19)
    );
\up_rdata_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(1),
      Q => \up_rdata_int_reg[31]\(1)
    );
\up_rdata_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(20),
      Q => \up_rdata_int_reg[31]\(20)
    );
\up_rdata_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(21),
      Q => \up_rdata_int_reg[31]\(21)
    );
\up_rdata_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(22),
      Q => \up_rdata_int_reg[31]\(22)
    );
\up_rdata_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(23),
      Q => \up_rdata_int_reg[31]\(23)
    );
\up_rdata_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(24),
      Q => \up_rdata_int_reg[31]\(24)
    );
\up_rdata_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(25),
      Q => \up_rdata_int_reg[31]\(25)
    );
\up_rdata_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(26),
      Q => \up_rdata_int_reg[31]\(26)
    );
\up_rdata_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(27),
      Q => \up_rdata_int_reg[31]\(27)
    );
\up_rdata_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(28),
      Q => \up_rdata_int_reg[31]\(28)
    );
\up_rdata_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(29),
      Q => \up_rdata_int_reg[31]\(29)
    );
\up_rdata_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(2),
      Q => \up_rdata_int_reg[31]\(2)
    );
\up_rdata_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(30),
      Q => \up_rdata_int_reg[31]\(30)
    );
\up_rdata_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(31),
      Q => \up_rdata_int_reg[31]\(31)
    );
\up_rdata_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(3),
      Q => \up_rdata_int_reg[31]\(3)
    );
\up_rdata_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(4),
      Q => \up_rdata_int_reg[31]\(4)
    );
\up_rdata_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(5),
      Q => \up_rdata_int_reg[31]\(5)
    );
\up_rdata_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(6),
      Q => \up_rdata_int_reg[31]\(6)
    );
\up_rdata_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(7),
      Q => \up_rdata_int_reg[31]\(7)
    );
\up_rdata_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(8),
      Q => \up_rdata_int_reg[31]\(8)
    );
\up_rdata_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_scratch_reg[31]_0\(9),
      Q => \up_rdata_int_reg[31]\(9)
    );
up_resetn_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[0]\,
      Q => \^up_resetn\
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(0),
      Q => \up_rdata_reg[31]_1\(0)
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(10),
      Q => \up_rdata_reg[31]_1\(10)
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(11),
      Q => \up_rdata_reg[31]_1\(11)
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(12),
      Q => \up_rdata_reg[31]_1\(12)
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(13),
      Q => \up_rdata_reg[31]_1\(13)
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(14),
      Q => \up_rdata_reg[31]_1\(14)
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(15),
      Q => \up_rdata_reg[31]_1\(15)
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(16),
      Q => \up_rdata_reg[31]_1\(16)
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(17),
      Q => \up_rdata_reg[31]_1\(17)
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(18),
      Q => \up_rdata_reg[31]_1\(18)
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(19),
      Q => \up_rdata_reg[31]_1\(19)
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(1),
      Q => \up_rdata_reg[31]_1\(1)
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(20),
      Q => \up_rdata_reg[31]_1\(20)
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(21),
      Q => \up_rdata_reg[31]_1\(21)
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(22),
      Q => \up_rdata_reg[31]_1\(22)
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(23),
      Q => \up_rdata_reg[31]_1\(23)
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(24),
      Q => \up_rdata_reg[31]_1\(24)
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(25),
      Q => \up_rdata_reg[31]_1\(25)
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(26),
      Q => \up_rdata_reg[31]_1\(26)
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(27),
      Q => \up_rdata_reg[31]_1\(27)
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(28),
      Q => \up_rdata_reg[31]_1\(28)
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(29),
      Q => \up_rdata_reg[31]_1\(29)
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(2),
      Q => \up_rdata_reg[31]_1\(2)
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(30),
      Q => \up_rdata_reg[31]_1\(30)
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(31),
      Q => \up_rdata_reg[31]_1\(31)
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(3),
      Q => \up_rdata_reg[31]_1\(3)
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(4),
      Q => \up_rdata_reg[31]_1\(4)
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(5),
      Q => \up_rdata_reg[31]_1\(5)
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(6),
      Q => \up_rdata_reg[31]_1\(6)
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(7),
      Q => \up_rdata_reg[31]_1\(7)
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(8),
      Q => \up_rdata_reg[31]_1\(8)
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(9),
      Q => \up_rdata_reg[31]_1\(9)
    );
\up_srcsel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \up_wdata_reg[31]\(0),
      I1 => \up_waddr_reg[5]\,
      I2 => \up_waddr_reg[1]\(0),
      I3 => \up_waddr_reg[3]\,
      I4 => \up_waddr_reg[8]\,
      I5 => up_srcsel(0),
      O => \up_srcsel[0]_i_1_n_0\
    );
\up_srcsel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \up_wdata_reg[31]\(1),
      I1 => \up_waddr_reg[5]\,
      I2 => \up_waddr_reg[1]\(0),
      I3 => \up_waddr_reg[3]\,
      I4 => \up_waddr_reg[8]\,
      I5 => \^d\(151),
      O => \up_srcsel[1]_i_1_n_0\
    );
\up_srcsel_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_srcsel[0]_i_1_n_0\,
      PRE => \^up_xfer_data_reg[62]\,
      Q => up_srcsel(0)
    );
\up_srcsel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_srcsel[1]_i_1_n_0\,
      Q => \^d\(151)
    );
up_vdma_ovf_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[1]_0\,
      Q => \^p_8_in\(1)
    );
up_vdma_tpm_oos_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_wdata_reg[0]_2\,
      Q => \^p_7_in\(0)
    );
up_vdma_unf_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => \up_wdata_reg[0]_1\,
      Q => \^p_8_in\(0)
    );
\up_ve_max_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(16),
      Q => \^d\(16)
    );
\up_ve_max_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(26),
      Q => \^d\(26)
    );
\up_ve_max_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(27),
      Q => \^d\(27)
    );
\up_ve_max_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(28),
      Q => \^d\(28)
    );
\up_ve_max_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(29),
      Q => \^d\(29)
    );
\up_ve_max_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(30),
      Q => \^d\(30)
    );
\up_ve_max_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(31),
      Q => \^d\(31)
    );
\up_ve_max_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(17),
      Q => \^d\(17)
    );
\up_ve_max_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(18),
      Q => \^d\(18)
    );
\up_ve_max_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(19),
      Q => \^d\(19)
    );
\up_ve_max_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(20),
      Q => \^d\(20)
    );
\up_ve_max_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(21),
      Q => \^d\(21)
    );
\up_ve_max_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(22),
      Q => \^d\(22)
    );
\up_ve_max_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(23),
      Q => \^d\(23)
    );
\up_ve_max_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(24),
      Q => \^d\(24)
    );
\up_ve_max_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(25),
      Q => \^d\(25)
    );
\up_ve_min_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(0),
      Q => \^d\(0)
    );
\up_ve_min_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(10),
      Q => \^d\(10)
    );
\up_ve_min_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(11),
      Q => \^d\(11)
    );
\up_ve_min_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(12),
      Q => \^d\(12)
    );
\up_ve_min_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(13),
      Q => \^d\(13)
    );
\up_ve_min_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(14),
      Q => \^d\(14)
    );
\up_ve_min_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(15),
      Q => \^d\(15)
    );
\up_ve_min_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(1),
      Q => \^d\(1)
    );
\up_ve_min_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(2),
      Q => \^d\(2)
    );
\up_ve_min_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(3),
      Q => \^d\(3)
    );
\up_ve_min_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(4),
      Q => \^d\(4)
    );
\up_ve_min_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(5),
      Q => \^d\(5)
    );
\up_ve_min_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(6),
      Q => \^d\(6)
    );
\up_ve_min_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(7),
      Q => \^d\(7)
    );
\up_ve_min_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(8),
      Q => \^d\(8)
    );
\up_ve_min_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[1]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(9),
      Q => \^d\(9)
    );
\up_vf_active_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(16),
      Q => \up_rdata_reg[31]_3\(0)
    );
\up_vf_active_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(26),
      Q => \up_rdata_reg[31]_3\(10)
    );
\up_vf_active_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(27),
      Q => \up_rdata_reg[31]_3\(11)
    );
\up_vf_active_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(28),
      Q => \up_rdata_reg[31]_3\(12)
    );
\up_vf_active_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(29),
      Q => \up_rdata_reg[31]_3\(13)
    );
\up_vf_active_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(30),
      Q => \up_rdata_reg[31]_3\(14)
    );
\up_vf_active_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(31),
      Q => \up_rdata_reg[31]_3\(15)
    );
\up_vf_active_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(17),
      Q => \up_rdata_reg[31]_3\(1)
    );
\up_vf_active_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(18),
      Q => \up_rdata_reg[31]_3\(2)
    );
\up_vf_active_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(19),
      Q => \up_rdata_reg[31]_3\(3)
    );
\up_vf_active_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(20),
      Q => \up_rdata_reg[31]_3\(4)
    );
\up_vf_active_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(21),
      Q => \up_rdata_reg[31]_3\(5)
    );
\up_vf_active_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(22),
      Q => \up_rdata_reg[31]_3\(6)
    );
\up_vf_active_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(23),
      Q => \up_rdata_reg[31]_3\(7)
    );
\up_vf_active_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(24),
      Q => \up_rdata_reg[31]_3\(8)
    );
\up_vf_active_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[143]\,
      D => \up_wdata_reg[31]\(25),
      Q => \up_rdata_reg[31]_3\(9)
    );
\up_vf_width_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(0),
      Q => \^d\(48)
    );
\up_vf_width_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(10),
      Q => \^d\(58)
    );
\up_vf_width_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(11),
      Q => \^d\(59)
    );
\up_vf_width_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(12),
      Q => \^d\(60)
    );
\up_vf_width_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(13),
      Q => \^d\(61)
    );
\up_vf_width_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(14),
      Q => \^d\(62)
    );
\up_vf_width_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(15),
      Q => \^d\(63)
    );
\up_vf_width_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(1),
      Q => \^d\(49)
    );
\up_vf_width_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(2),
      Q => \^d\(50)
    );
\up_vf_width_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(3),
      Q => \^d\(51)
    );
\up_vf_width_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(4),
      Q => \^d\(52)
    );
\up_vf_width_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(5),
      Q => \^d\(53)
    );
\up_vf_width_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(6),
      Q => \^d\(54)
    );
\up_vf_width_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(7),
      Q => \^d\(55)
    );
\up_vf_width_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(8),
      Q => \^d\(56)
    );
\up_vf_width_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[8]_0\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(9),
      Q => \^d\(57)
    );
\up_vs_width_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(0),
      Q => \^d\(32)
    );
\up_vs_width_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(10),
      Q => \^d\(42)
    );
\up_vs_width_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(11),
      Q => \^d\(43)
    );
\up_vs_width_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(12),
      Q => \^d\(44)
    );
\up_vs_width_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(13),
      Q => \^d\(45)
    );
\up_vs_width_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(14),
      Q => \^d\(46)
    );
\up_vs_width_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[62]\,
      D => \up_wdata_reg[31]\(15),
      Q => \^d\(47)
    );
\up_vs_width_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(1),
      Q => \^d\(33)
    );
\up_vs_width_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(2),
      Q => \^d\(34)
    );
\up_vs_width_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(3),
      Q => \^d\(35)
    );
\up_vs_width_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(4),
      Q => \^d\(36)
    );
\up_vs_width_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(5),
      Q => \^d\(37)
    );
\up_vs_width_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[178]\,
      D => \up_wdata_reg[31]\(6),
      Q => \^d\(38)
    );
\up_vs_width_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(7),
      Q => \^d\(39)
    );
\up_vs_width_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(8),
      Q => \^d\(40)
    );
\up_vs_width_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_reg[0]_1\(0),
      CLR => \^up_xfer_data_reg[164]\,
      D => \up_wdata_reg[31]\(9),
      Q => \^d\(41)
    );
up_wack_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_d_count_reg[21]\,
      D => up_wreq_s,
      Q => up_wack_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1 is
  port (
    sign_p : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_3_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_24_hsync_reg : out STD_LOGIC;
    hdmi_24_vsync_reg : out STD_LOGIC;
    hdmi_24_data_e_reg : out STD_LOGIC;
    hdmi_es_vs_de_reg : out STD_LOGIC;
    hdmi_es_hs_de_reg : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    hdmi_hsync : in STD_LOGIC;
    hdmi_vsync : in STD_LOGIC;
    hdmi_hsync_data_e : in STD_LOGIC;
    hdmi_vsync_data_e : in STD_LOGIC;
    hdmi_data_e : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[17]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[33]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[37]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[40]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bbstub_P[17]_0\ : in STD_LOGIC;
    \bbstub_P[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[33]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[37]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[40]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_reg[186]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sign_p_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1 : entity is "ad_csc_1";
end system_axi_hdmi_core_0_ad_csc_1;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_1_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i_add_c4_n_0 : STD_LOGIC;
  signal i_add_c4_n_1 : STD_LOGIC;
  signal p1_data_2_n_s : STD_LOGIC_VECTOR ( 24 to 24 );
  signal p1_data_3_n_s : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \^p1_data_3_reg[23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^sign_p\ : STD_LOGIC;
begin
  P(23 downto 0) <= \^p\(23 downto 0);
  \p1_data_3_reg[23]\(23 downto 0) <= \^p1_data_3_reg[23]\(23 downto 0);
  sign_p <= \^sign_p\;
i_add_c4: entity work.system_axi_hdmi_core_0_ad_csc_1_add
     port map (
      CO(0) => i_add_c4_n_0,
      CrYCb_data(7 downto 0) => CrYCb_data(7 downto 0),
      D(23 downto 0) => data_1_m_s(23 downto 0),
      P(23 downto 0) => \^p\(23 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \bbstub_P[17]\ => \bbstub_P[17]\,
      \bbstub_P[17]_0\ => \bbstub_P[17]_0\,
      \bbstub_P[21]\(3 downto 0) => \bbstub_P[21]\(3 downto 0),
      \bbstub_P[25]\(3 downto 0) => \bbstub_P[25]\(3 downto 0),
      \bbstub_P[25]_0\(3 downto 0) => \bbstub_P[25]_0\(3 downto 0),
      \bbstub_P[29]\(3 downto 0) => \bbstub_P[29]\(3 downto 0),
      \bbstub_P[29]_0\(3 downto 0) => \bbstub_P[29]_0\(3 downto 0),
      \bbstub_P[33]\(3 downto 0) => \bbstub_P[33]\(3 downto 0),
      \bbstub_P[33]_0\(3 downto 0) => \bbstub_P[33]_0\(3 downto 0),
      \bbstub_P[37]\(3 downto 0) => \bbstub_P[37]\(3 downto 0),
      \bbstub_P[37]_0\(3 downto 0) => \bbstub_P[37]_0\(3 downto 0),
      \bbstub_P[40]\(2 downto 0) => \bbstub_P[40]\(2 downto 0),
      \bbstub_P[40]_0\(2 downto 0) => \bbstub_P[40]_0\(2 downto 0),
      \bbstub_P[40]_1\(23 downto 0) => \^p1_data_3_reg[23]\(23 downto 0),
      \d_data_cntrl_reg[186]\(0) => \d_data_cntrl_reg[186]\(0),
      hdmi_24_data_e_reg => hdmi_24_data_e_reg,
      hdmi_24_hsync_reg => hdmi_24_hsync_reg,
      hdmi_24_vsync_reg => hdmi_24_vsync_reg,
      hdmi_clk => hdmi_clk,
      hdmi_data_e => hdmi_data_e,
      hdmi_es_hs_de_reg => hdmi_es_hs_de_reg,
      hdmi_es_vs_de_reg => hdmi_es_vs_de_reg,
      hdmi_hsync => hdmi_hsync,
      hdmi_hsync_data_e => hdmi_hsync_data_e,
      hdmi_vsync => hdmi_vsync,
      hdmi_vsync_data_e => hdmi_vsync_data_e,
      p1_data_2_n_s(0) => p1_data_2_n_s(24),
      \p1_data_2_reg[24]_0\(0) => i_add_c4_n_1,
      p1_data_3_n_s(0) => p1_data_3_n_s(24),
      sign_p_reg => sign_p_reg,
      sign_p_reg_0 => \^sign_p\
    );
i_mul_c1: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_6
     port map (
      P(23 downto 0) => data_1_m_s(23 downto 0),
      Q(7 downto 0) => Q(23 downto 16),
      hdmi_clk => hdmi_clk
    );
i_mul_c2: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_7
     port map (
      P(23 downto 0) => \^p\(23 downto 0),
      Q(7 downto 0) => Q(15 downto 8),
      \bbstub_P[18]\(0) => i_add_c4_n_1,
      hdmi_clk => hdmi_clk,
      p1_data_2_n_s(0) => p1_data_2_n_s(24),
      sign_p => \^sign_p\
    );
i_mul_c3: entity work.\system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\
     port map (
      CO(0) => i_add_c4_n_0,
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk,
      p1_data_3_n_s(0) => p1_data_3_n_s(24),
      \p1_data_3_reg[23]\(23 downto 0) => \^p1_data_3_reg[23]\(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1__parameterized0\ is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_1_reg[24]\ : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[17]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[33]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[37]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[40]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bbstub_P[17]_0\ : in STD_LOGIC;
    \bbstub_P[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[33]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[37]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[40]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sign_p : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1__parameterized0\ : entity is "ad_csc_1";
end \system_axi_hdmi_core_0_ad_csc_1__parameterized0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1__parameterized0\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_3_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i_add_c4_n_0 : STD_LOGIC;
  signal i_add_c4_n_1 : STD_LOGIC;
  signal i_mul_c1_n_24 : STD_LOGIC;
  signal i_mul_c2_n_24 : STD_LOGIC;
  signal \^p1_data_2_reg[23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  P(23 downto 0) <= \^p\(23 downto 0);
  \p1_data_2_reg[23]\(23 downto 0) <= \^p1_data_2_reg[23]\(23 downto 0);
i_add_c4: entity work.\system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_11\
     port map (
      CO(0) => i_add_c4_n_0,
      CrYCb_data(7 downto 0) => CrYCb_data(7 downto 0),
      D(23 downto 0) => data_3_m_s(23 downto 0),
      P(23 downto 0) => \^p\(23 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \bbstub_P[17]\ => \bbstub_P[17]\,
      \bbstub_P[17]_0\ => \bbstub_P[17]_0\,
      \bbstub_P[18]\ => i_mul_c2_n_24,
      \bbstub_P[18]_0\ => i_mul_c1_n_24,
      \bbstub_P[21]\(3 downto 0) => \bbstub_P[21]\(3 downto 0),
      \bbstub_P[25]\(3 downto 0) => \bbstub_P[25]\(3 downto 0),
      \bbstub_P[25]_0\(3 downto 0) => \bbstub_P[25]_0\(3 downto 0),
      \bbstub_P[29]\(3 downto 0) => \bbstub_P[29]\(3 downto 0),
      \bbstub_P[29]_0\(3 downto 0) => \bbstub_P[29]_0\(3 downto 0),
      \bbstub_P[33]\(3 downto 0) => \bbstub_P[33]\(3 downto 0),
      \bbstub_P[33]_0\(3 downto 0) => \bbstub_P[33]_0\(3 downto 0),
      \bbstub_P[37]\(3 downto 0) => \bbstub_P[37]\(3 downto 0),
      \bbstub_P[37]_0\(3 downto 0) => \bbstub_P[37]_0\(3 downto 0),
      \bbstub_P[40]\(2 downto 0) => \bbstub_P[40]\(2 downto 0),
      \bbstub_P[40]_0\(2 downto 0) => \bbstub_P[40]_0\(2 downto 0),
      \bbstub_P[40]_1\(23 downto 0) => \^p1_data_2_reg[23]\(23 downto 0),
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]_0\(0) => i_add_c4_n_1,
      \p1_data_1_reg[24]_1\ => \p1_data_1_reg[24]\,
      sign_p => sign_p
    );
i_mul_c1: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_12
     port map (
      P(23 downto 0) => \^p\(23 downto 0),
      Q(7 downto 0) => Q(23 downto 16),
      \bbstub_P[18]\(0) => i_add_c4_n_1,
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]\ => i_mul_c1_n_24
    );
i_mul_c2: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_13
     port map (
      CO(0) => i_add_c4_n_0,
      Q(7 downto 0) => Q(15 downto 8),
      hdmi_clk => hdmi_clk,
      \p1_data_2_reg[23]\(23 downto 0) => \^p1_data_2_reg[23]\(23 downto 0),
      \p1_data_2_reg[24]\ => i_mul_c2_n_24
    );
i_mul_c3: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_14
     port map (
      P(23 downto 0) => data_3_m_s(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1__parameterized0_1\ is
  port (
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1__parameterized0_1\ : entity is "ad_csc_1";
end \system_axi_hdmi_core_0_ad_csc_1__parameterized0_1\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1__parameterized0_1\ is
  signal data_1_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_2_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_3_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
i_add_c4: entity work.\system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\
     port map (
      CrYCb_data(7 downto 0) => CrYCb_data(7 downto 0),
      D(23 downto 0) => data_3_m_s(23 downto 0),
      \bbstub_P[40]\(23 downto 0) => data_2_m_s(23 downto 0),
      \bbstub_P[40]_0\(23 downto 0) => data_1_m_s(23 downto 0),
      hdmi_clk => hdmi_clk
    );
i_mul_c1: entity work.system_axi_hdmi_core_0_ad_csc_1_mul
     port map (
      P(23 downto 0) => data_1_m_s(23 downto 0),
      Q(7 downto 0) => Q(23 downto 16),
      hdmi_clk => hdmi_clk
    );
i_mul_c2: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_2
     port map (
      P(23 downto 0) => data_2_m_s(23 downto 0),
      Q(7 downto 0) => Q(15 downto 8),
      hdmi_clk => hdmi_clk
    );
i_mul_c3: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_3
     port map (
      P(23 downto 0) => data_3_m_s(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_RGB2CrYCb is
  port (
    hdmi_24_hsync_reg : out STD_LOGIC;
    hdmi_24_vsync_reg : out STD_LOGIC;
    hdmi_24_data_e_reg : out STD_LOGIC;
    hdmi_es_vs_de_reg : out STD_LOGIC;
    hdmi_es_hs_de_reg : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_clk : in STD_LOGIC;
    hdmi_hsync : in STD_LOGIC;
    hdmi_vsync : in STD_LOGIC;
    hdmi_hsync_data_e : in STD_LOGIC;
    hdmi_vsync_data_e : in STD_LOGIC;
    hdmi_data_e : in STD_LOGIC;
    \d_data_cntrl_reg[186]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_RGB2CrYCb : entity is "ad_csc_RGB2CrYCb";
end system_axi_hdmi_core_0_ad_csc_RGB2CrYCb;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_RGB2CrYCb is
  signal \_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_1_n_0\ : STD_LOGIC;
  signal \_carry_i_2_n_0\ : STD_LOGIC;
  signal \_carry_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_4_n_0\ : STD_LOGIC;
  signal \_carry_i_5_n_0\ : STD_LOGIC;
  signal data_1_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_2_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_2_m_s_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_3_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal i_csc_1_Cb_n_48 : STD_LOGIC;
  signal sign_p : STD_LOGIC;
begin
\_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(8),
      O => \_carry__0_i_1_n_0\
    );
\_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(7),
      O => \_carry__0_i_2_n_0\
    );
\_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(6),
      O => \_carry__0_i_3_n_0\
    );
\_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(5),
      O => \_carry__0_i_4_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(12),
      O => \_carry__1_i_1_n_0\
    );
\_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(11),
      O => \_carry__1_i_2_n_0\
    );
\_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(10),
      O => \_carry__1_i_3_n_0\
    );
\_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(9),
      O => \_carry__1_i_4_n_0\
    );
\_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(16),
      O => \_carry__2_i_1_n_0\
    );
\_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(15),
      O => \_carry__2_i_2_n_0\
    );
\_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(14),
      O => \_carry__2_i_3_n_0\
    );
\_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(13),
      O => \_carry__2_i_4_n_0\
    );
\_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(20),
      O => \_carry__3_i_1_n_0\
    );
\_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(19),
      O => \_carry__3_i_2_n_0\
    );
\_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(18),
      O => \_carry__3_i_3_n_0\
    );
\_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(17),
      O => \_carry__3_i_4_n_0\
    );
\_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(23),
      O => \_carry__4_i_1_n_0\
    );
\_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(22),
      O => \_carry__4_i_2_n_0\
    );
\_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(21),
      O => \_carry__4_i_3_n_0\
    );
\_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(0),
      O => \_carry_i_1_n_0\
    );
\_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(4),
      O => \_carry_i_2_n_0\
    );
\_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(3),
      O => \_carry_i_3_n_0\
    );
\_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(2),
      O => \_carry_i_4_n_0\
    );
\_carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(1),
      O => \_carry_i_5_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(8),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(8),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(8),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(7),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(7),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(7),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(6),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(6),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(6),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(5),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(5),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(5),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(12),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(12),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(12),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(11),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(11),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(11),
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(10),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(10),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(10),
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(9),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(9),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(9),
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(16),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(16),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(16),
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(15),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(15),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(15),
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(14),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(14),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(14),
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(13),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(13),
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(13),
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(20),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(20),
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(20),
      O => \i__carry__3_i_1__1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(19),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(19),
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(19),
      O => \i__carry__3_i_2__1_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(18),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(18),
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(18),
      O => \i__carry__3_i_3__1_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(17),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(17),
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(17),
      O => \i__carry__3_i_4__1_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(23),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(23),
      O => \i__carry__4_i_1__0_n_0\
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(23),
      O => \i__carry__4_i_1__1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(22),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(22),
      O => \i__carry__4_i_2__0_n_0\
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(22),
      O => \i__carry__4_i_2__1_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(21),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(21),
      O => \i__carry__4_i_3__0_n_0\
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(21),
      O => \i__carry__4_i_3__1_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(0),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(0),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(0),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(4),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(4),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(4),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(3),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(3),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(2),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(2),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(2),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(1),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(1),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(1),
      O => \i__carry_i_5__1_n_0\
    );
i_csc_1_Cb: entity work.\system_axi_hdmi_core_0_ad_csc_1__parameterized0\
     port map (
      CrYCb_data(7 downto 0) => CrYCb_data(7 downto 0),
      P(23 downto 0) => data_1_m_s(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      S(3) => \i__carry_i_2_n_0\,
      S(2) => \i__carry_i_3_n_0\,
      S(1) => \i__carry_i_4_n_0\,
      S(0) => \i__carry_i_5_n_0\,
      \bbstub_P[17]\ => \i__carry_i_1_n_0\,
      \bbstub_P[17]_0\ => \i__carry_i_1__0_n_0\,
      \bbstub_P[21]\(3) => \i__carry_i_2__0_n_0\,
      \bbstub_P[21]\(2) => \i__carry_i_3__0_n_0\,
      \bbstub_P[21]\(1) => \i__carry_i_4__0_n_0\,
      \bbstub_P[21]\(0) => \i__carry_i_5__0_n_0\,
      \bbstub_P[25]\(3) => \i__carry__0_i_1_n_0\,
      \bbstub_P[25]\(2) => \i__carry__0_i_2_n_0\,
      \bbstub_P[25]\(1) => \i__carry__0_i_3_n_0\,
      \bbstub_P[25]\(0) => \i__carry__0_i_4_n_0\,
      \bbstub_P[25]_0\(3) => \i__carry__0_i_1__0_n_0\,
      \bbstub_P[25]_0\(2) => \i__carry__0_i_2__0_n_0\,
      \bbstub_P[25]_0\(1) => \i__carry__0_i_3__0_n_0\,
      \bbstub_P[25]_0\(0) => \i__carry__0_i_4__0_n_0\,
      \bbstub_P[29]\(3) => \i__carry__1_i_1_n_0\,
      \bbstub_P[29]\(2) => \i__carry__1_i_2_n_0\,
      \bbstub_P[29]\(1) => \i__carry__1_i_3_n_0\,
      \bbstub_P[29]\(0) => \i__carry__1_i_4_n_0\,
      \bbstub_P[29]_0\(3) => \i__carry__1_i_1__0_n_0\,
      \bbstub_P[29]_0\(2) => \i__carry__1_i_2__0_n_0\,
      \bbstub_P[29]_0\(1) => \i__carry__1_i_3__0_n_0\,
      \bbstub_P[29]_0\(0) => \i__carry__1_i_4__0_n_0\,
      \bbstub_P[33]\(3) => \i__carry__2_i_1_n_0\,
      \bbstub_P[33]\(2) => \i__carry__2_i_2_n_0\,
      \bbstub_P[33]\(1) => \i__carry__2_i_3_n_0\,
      \bbstub_P[33]\(0) => \i__carry__2_i_4_n_0\,
      \bbstub_P[33]_0\(3) => \i__carry__2_i_1__0_n_0\,
      \bbstub_P[33]_0\(2) => \i__carry__2_i_2__0_n_0\,
      \bbstub_P[33]_0\(1) => \i__carry__2_i_3__0_n_0\,
      \bbstub_P[33]_0\(0) => \i__carry__2_i_4__0_n_0\,
      \bbstub_P[37]\(3) => \i__carry__3_i_1_n_0\,
      \bbstub_P[37]\(2) => \i__carry__3_i_2_n_0\,
      \bbstub_P[37]\(1) => \i__carry__3_i_3_n_0\,
      \bbstub_P[37]\(0) => \i__carry__3_i_4_n_0\,
      \bbstub_P[37]_0\(3) => \i__carry__3_i_1__0_n_0\,
      \bbstub_P[37]_0\(2) => \i__carry__3_i_2__0_n_0\,
      \bbstub_P[37]_0\(1) => \i__carry__3_i_3__0_n_0\,
      \bbstub_P[37]_0\(0) => \i__carry__3_i_4__0_n_0\,
      \bbstub_P[40]\(2) => \i__carry__4_i_1_n_0\,
      \bbstub_P[40]\(1) => \i__carry__4_i_2_n_0\,
      \bbstub_P[40]\(0) => \i__carry__4_i_3_n_0\,
      \bbstub_P[40]_0\(2) => \i__carry__4_i_1__0_n_0\,
      \bbstub_P[40]_0\(1) => \i__carry__4_i_2__0_n_0\,
      \bbstub_P[40]_0\(0) => \i__carry__4_i_3__0_n_0\,
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]\ => i_csc_1_Cb_n_48,
      \p1_data_2_reg[23]\(23 downto 0) => data_2_m_s(23 downto 0),
      sign_p => sign_p
    );
i_csc_1_Cr: entity work.system_axi_hdmi_core_0_ad_csc_1
     port map (
      CrYCb_data(7 downto 0) => CrYCb_data(23 downto 16),
      P(23 downto 0) => data_2_m_s_0(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      S(3) => \_carry_i_2_n_0\,
      S(2) => \_carry_i_3_n_0\,
      S(1) => \_carry_i_4_n_0\,
      S(0) => \_carry_i_5_n_0\,
      \bbstub_P[17]\ => \_carry_i_1_n_0\,
      \bbstub_P[17]_0\ => \i__carry_i_1__1_n_0\,
      \bbstub_P[21]\(3) => \i__carry_i_2__1_n_0\,
      \bbstub_P[21]\(2) => \i__carry_i_3__1_n_0\,
      \bbstub_P[21]\(1) => \i__carry_i_4__1_n_0\,
      \bbstub_P[21]\(0) => \i__carry_i_5__1_n_0\,
      \bbstub_P[25]\(3) => \_carry__0_i_1_n_0\,
      \bbstub_P[25]\(2) => \_carry__0_i_2_n_0\,
      \bbstub_P[25]\(1) => \_carry__0_i_3_n_0\,
      \bbstub_P[25]\(0) => \_carry__0_i_4_n_0\,
      \bbstub_P[25]_0\(3) => \i__carry__0_i_1__1_n_0\,
      \bbstub_P[25]_0\(2) => \i__carry__0_i_2__1_n_0\,
      \bbstub_P[25]_0\(1) => \i__carry__0_i_3__1_n_0\,
      \bbstub_P[25]_0\(0) => \i__carry__0_i_4__1_n_0\,
      \bbstub_P[29]\(3) => \_carry__1_i_1_n_0\,
      \bbstub_P[29]\(2) => \_carry__1_i_2_n_0\,
      \bbstub_P[29]\(1) => \_carry__1_i_3_n_0\,
      \bbstub_P[29]\(0) => \_carry__1_i_4_n_0\,
      \bbstub_P[29]_0\(3) => \i__carry__1_i_1__1_n_0\,
      \bbstub_P[29]_0\(2) => \i__carry__1_i_2__1_n_0\,
      \bbstub_P[29]_0\(1) => \i__carry__1_i_3__1_n_0\,
      \bbstub_P[29]_0\(0) => \i__carry__1_i_4__1_n_0\,
      \bbstub_P[33]\(3) => \_carry__2_i_1_n_0\,
      \bbstub_P[33]\(2) => \_carry__2_i_2_n_0\,
      \bbstub_P[33]\(1) => \_carry__2_i_3_n_0\,
      \bbstub_P[33]\(0) => \_carry__2_i_4_n_0\,
      \bbstub_P[33]_0\(3) => \i__carry__2_i_1__1_n_0\,
      \bbstub_P[33]_0\(2) => \i__carry__2_i_2__1_n_0\,
      \bbstub_P[33]_0\(1) => \i__carry__2_i_3__1_n_0\,
      \bbstub_P[33]_0\(0) => \i__carry__2_i_4__1_n_0\,
      \bbstub_P[37]\(3) => \_carry__3_i_1_n_0\,
      \bbstub_P[37]\(2) => \_carry__3_i_2_n_0\,
      \bbstub_P[37]\(1) => \_carry__3_i_3_n_0\,
      \bbstub_P[37]\(0) => \_carry__3_i_4_n_0\,
      \bbstub_P[37]_0\(3) => \i__carry__3_i_1__1_n_0\,
      \bbstub_P[37]_0\(2) => \i__carry__3_i_2__1_n_0\,
      \bbstub_P[37]_0\(1) => \i__carry__3_i_3__1_n_0\,
      \bbstub_P[37]_0\(0) => \i__carry__3_i_4__1_n_0\,
      \bbstub_P[40]\(2) => \_carry__4_i_1_n_0\,
      \bbstub_P[40]\(1) => \_carry__4_i_2_n_0\,
      \bbstub_P[40]\(0) => \_carry__4_i_3_n_0\,
      \bbstub_P[40]_0\(2) => \i__carry__4_i_1__1_n_0\,
      \bbstub_P[40]_0\(1) => \i__carry__4_i_2__1_n_0\,
      \bbstub_P[40]_0\(0) => \i__carry__4_i_3__1_n_0\,
      \d_data_cntrl_reg[186]\(0) => \d_data_cntrl_reg[186]\(0),
      hdmi_24_data_e_reg => hdmi_24_data_e_reg,
      hdmi_24_hsync_reg => hdmi_24_hsync_reg,
      hdmi_24_vsync_reg => hdmi_24_vsync_reg,
      hdmi_clk => hdmi_clk,
      hdmi_data_e => hdmi_data_e,
      hdmi_es_hs_de_reg => hdmi_es_hs_de_reg,
      hdmi_es_vs_de_reg => hdmi_es_vs_de_reg,
      hdmi_hsync => hdmi_hsync,
      hdmi_hsync_data_e => hdmi_hsync_data_e,
      hdmi_vsync => hdmi_vsync,
      hdmi_vsync_data_e => hdmi_vsync_data_e,
      \p1_data_3_reg[23]\(23 downto 0) => data_3_m_s(23 downto 0),
      sign_p => sign_p,
      sign_p_reg => i_csc_1_Cb_n_48
    );
i_csc_1_Y: entity work.\system_axi_hdmi_core_0_ad_csc_1__parameterized0_1\
     port map (
      CrYCb_data(7 downto 0) => CrYCb_data(15 downto 8),
      Q(23 downto 0) => Q(23 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_axi_hdmi_tx_core is
  port (
    hdmi_16_data_e : out STD_LOGIC;
    hdmi_enable : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_36_vsync : out STD_LOGIC;
    hdmi_36_hsync : out STD_LOGIC;
    hdmi_status_s : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_fs_toggle_s : out STD_LOGIC;
    hdmi_tpm_oos_s : out STD_LOGIC;
    hdmi_16_hsync : out STD_LOGIC;
    hdmi_16_vsync : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hdmi_vs_count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hdmi_tpm_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \hdmi_data_reg[0]_0\ : out STD_LOGIC;
    \hdmi_data_reg[1]_0\ : out STD_LOGIC;
    \hdmi_data_reg[2]_0\ : out STD_LOGIC;
    \hdmi_data_reg[5]_0\ : out STD_LOGIC;
    \hdmi_data_reg[3]_0\ : out STD_LOGIC;
    \hdmi_data_reg[4]_0\ : out STD_LOGIC;
    \hdmi_data_reg[8]_0\ : out STD_LOGIC;
    \hdmi_data_reg[6]_0\ : out STD_LOGIC;
    \hdmi_data_reg[7]_0\ : out STD_LOGIC;
    \hdmi_data_reg[11]_0\ : out STD_LOGIC;
    \hdmi_data_reg[9]_0\ : out STD_LOGIC;
    \hdmi_data_reg[10]_0\ : out STD_LOGIC;
    \hdmi_data_reg[14]_0\ : out STD_LOGIC;
    \hdmi_data_reg[12]_0\ : out STD_LOGIC;
    \hdmi_data_reg[13]_0\ : out STD_LOGIC;
    \hdmi_data_reg[17]_0\ : out STD_LOGIC;
    \hdmi_data_reg[15]_0\ : out STD_LOGIC;
    \hdmi_data_reg[16]_0\ : out STD_LOGIC;
    \hdmi_data_reg[20]_0\ : out STD_LOGIC;
    \hdmi_data_reg[18]_0\ : out STD_LOGIC;
    \hdmi_data_reg[19]_0\ : out STD_LOGIC;
    \hdmi_data_reg[23]_0\ : out STD_LOGIC;
    \hdmi_data_reg[21]_0\ : out STD_LOGIC;
    \hdmi_data_reg[22]_0\ : out STD_LOGIC;
    hdmi_16_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_16_es_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_36_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \vdma_raddr_g_m1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    hdmi_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_enable0 : in STD_LOGIC;
    vdma_fs_ret_toggle_s : in STD_LOGIC;
    m_axis_mm2s_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \vdma_wdata_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    vdma_wr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_reg[187]\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[136]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[140]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[143]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[47]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[119]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[127]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[52]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[56]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[60]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[63]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[103]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[111]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[87]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[95]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[42]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_reg[44]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_enable_reg_0 : in STD_LOGIC;
    \vdma_fs_waddr_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_axi_hdmi_tx_core : entity is "axi_hdmi_tx_core";
end system_axi_hdmi_core_0_axi_hdmi_tx_core;

architecture STRUCTURE of system_axi_hdmi_core_0_axi_hdmi_tx_core is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b2g_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hdmi_24_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^hdmi_36_data\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^hdmi_36_hsync\ : STD_LOGIC;
  signal \^hdmi_36_vsync\ : STD_LOGIC;
  signal hdmi_csc_data_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_data_e : STD_LOGIC;
  signal hdmi_data_sel_2d : STD_LOGIC;
  signal hdmi_data_sel_d : STD_LOGIC;
  signal hdmi_de_2d : STD_LOGIC;
  signal hdmi_de_d : STD_LOGIC;
  signal hdmi_de_s : STD_LOGIC;
  signal \^hdmi_enable\ : STD_LOGIC;
  signal hdmi_es_data : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \hdmi_es_data_4d_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[14]_srl4_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_4d_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal hdmi_es_data_5d : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \hdmi_es_data_6d[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[10]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[11]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[13]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[13]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[14]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[14]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[15]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[6]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_6d[9]_i_1_n_0\ : STD_LOGIC;
  signal hdmi_es_data_d : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \hdmi_es_data_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[11]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[13]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[13]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[15]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_d[9]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \hdmi_es_data_reg_n_0_[9]\ : STD_LOGIC;
  signal hdmi_es_hs_de : STD_LOGIC;
  signal hdmi_es_hs_de_2d : STD_LOGIC;
  signal hdmi_es_hs_de_3d : STD_LOGIC;
  signal hdmi_es_hs_de_4d : STD_LOGIC;
  signal hdmi_es_hs_de_5d : STD_LOGIC;
  signal hdmi_es_hs_de_d : STD_LOGIC;
  signal hdmi_es_vs_de : STD_LOGIC;
  signal hdmi_fs : STD_LOGIC;
  signal hdmi_fs2 : STD_LOGIC;
  signal \hdmi_fs2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_fs2_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_fs2_carry_n_0 : STD_LOGIC;
  signal hdmi_fs2_carry_n_1 : STD_LOGIC;
  signal hdmi_fs2_carry_n_2 : STD_LOGIC;
  signal hdmi_fs2_carry_n_3 : STD_LOGIC;
  signal hdmi_fs_i_1_n_0 : STD_LOGIC;
  signal hdmi_fs_i_2_n_0 : STD_LOGIC;
  signal hdmi_fs_i_3_n_0 : STD_LOGIC;
  signal hdmi_fs_i_4_n_0 : STD_LOGIC;
  signal hdmi_fs_i_5_n_0 : STD_LOGIC;
  signal hdmi_fs_ret : STD_LOGIC;
  signal hdmi_fs_ret_s : STD_LOGIC;
  signal hdmi_fs_ret_toggle_m1 : STD_LOGIC;
  signal hdmi_fs_ret_toggle_m2 : STD_LOGIC;
  signal hdmi_fs_ret_toggle_m3 : STD_LOGIC;
  signal hdmi_fs_toggle_i_1_n_0 : STD_LOGIC;
  signal \^hdmi_fs_toggle_s\ : STD_LOGIC;
  signal hdmi_fs_waddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hdmi_hl_width_s : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \hdmi_hl_width_s_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__0_n_3\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__1_n_0\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__1_n_1\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__1_n_2\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__1_n_3\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__2_n_2\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__2_n_3\ : STD_LOGIC;
  signal hdmi_hl_width_s_carry_n_0 : STD_LOGIC;
  signal hdmi_hl_width_s_carry_n_1 : STD_LOGIC;
  signal hdmi_hl_width_s_carry_n_2 : STD_LOGIC;
  signal hdmi_hl_width_s_carry_n_3 : STD_LOGIC;
  signal hdmi_hs1 : STD_LOGIC;
  signal \hdmi_hs1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_hs1_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_n_1 : STD_LOGIC;
  signal hdmi_hs1_carry_n_2 : STD_LOGIC;
  signal hdmi_hs1_carry_n_3 : STD_LOGIC;
  signal hdmi_hs_2d_reg_srl3_i_1_n_0 : STD_LOGIC;
  signal hdmi_hs_2d_reg_srl3_n_0 : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_5_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_6_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_7_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_8_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_n_1 : STD_LOGIC;
  signal hdmi_hs_count0_carry_n_2 : STD_LOGIC;
  signal hdmi_hs_count0_carry_n_3 : STD_LOGIC;
  signal \hdmi_hs_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal hdmi_hs_de : STD_LOGIC;
  signal hdmi_hs_de1 : STD_LOGIC;
  signal hdmi_hs_de11_in : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_hs_de1_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_n_1 : STD_LOGIC;
  signal hdmi_hs_de1_carry_n_2 : STD_LOGIC;
  signal hdmi_hs_de1_carry_n_3 : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal hdmi_hs_de_2d_reg_srl2_n_0 : STD_LOGIC;
  signal hdmi_hs_de_i_1_n_0 : STD_LOGIC;
  signal hdmi_hsync : STD_LOGIC;
  signal hdmi_hsync_data_e : STD_LOGIC;
  signal \hdmi_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_raddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_raddr[9]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \hdmi_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \hdmi_raddr_reg_n_0_[9]\ : STD_LOGIC;
  signal hdmi_ss_data_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_tpm_data0 : STD_LOGIC;
  signal \hdmi_tpm_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \^hdmi_tpm_data_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \hdmi_tpm_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_oos0_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_oos0_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_oos0_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_oos0_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_tpm_oos0_carry_n_0 : STD_LOGIC;
  signal hdmi_tpm_oos0_carry_n_1 : STD_LOGIC;
  signal hdmi_tpm_oos0_carry_n_2 : STD_LOGIC;
  signal hdmi_tpm_oos0_carry_n_3 : STD_LOGIC;
  signal hdmi_vf_width_s : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \hdmi_vf_width_s_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__0_n_3\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__1_n_0\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__1_n_1\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__1_n_2\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__1_n_3\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__2_n_2\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__2_n_3\ : STD_LOGIC;
  signal hdmi_vf_width_s_carry_n_0 : STD_LOGIC;
  signal hdmi_vf_width_s_carry_n_1 : STD_LOGIC;
  signal hdmi_vf_width_s_carry_n_2 : STD_LOGIC;
  signal hdmi_vf_width_s_carry_n_3 : STD_LOGIC;
  signal \hdmi_vs1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_vs1_carry_i_5_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_i_6_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_i_7_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_i_8_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_n_1 : STD_LOGIC;
  signal hdmi_vs1_carry_n_2 : STD_LOGIC;
  signal hdmi_vs1_carry_n_3 : STD_LOGIC;
  signal hdmi_vs_2d_reg_srl3_n_0 : STD_LOGIC;
  signal hdmi_vs_count : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_5_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_6_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_7_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_8_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_n_1 : STD_LOGIC;
  signal hdmi_vs_count0_carry_n_2 : STD_LOGIC;
  signal hdmi_vs_count0_carry_n_3 : STD_LOGIC;
  signal \hdmi_vs_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^hdmi_vs_count_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \hdmi_vs_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal hdmi_vs_de : STD_LOGIC;
  signal hdmi_vs_de1 : STD_LOGIC;
  signal hdmi_vs_de10_in : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_vs_de1_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_n_1 : STD_LOGIC;
  signal hdmi_vs_de1_carry_n_2 : STD_LOGIC;
  signal hdmi_vs_de1_carry_n_3 : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal hdmi_vs_de_2d_reg_srl2_n_0 : STD_LOGIC;
  signal hdmi_vs_de_i_1_n_0 : STD_LOGIC;
  signal hdmi_vsync : STD_LOGIC;
  signal hdmi_vsync_data_e : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_0 : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_1 : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_2 : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_3 : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_4 : STD_LOGIC;
  signal i_mem_n_0 : STD_LOGIC;
  signal i_mem_n_1 : STD_LOGIC;
  signal i_mem_n_16 : STD_LOGIC;
  signal i_mem_n_17 : STD_LOGIC;
  signal i_mem_n_18 : STD_LOGIC;
  signal i_mem_n_19 : STD_LOGIC;
  signal i_mem_n_2 : STD_LOGIC;
  signal i_mem_n_3 : STD_LOGIC;
  signal i_mem_n_32 : STD_LOGIC;
  signal i_ss_444to422_n_0 : STD_LOGIC;
  signal i_ss_444to422_n_1 : STD_LOGIC;
  signal i_ss_444to422_n_2 : STD_LOGIC;
  signal i_ss_444to422_n_20 : STD_LOGIC;
  signal i_ss_444to422_n_21 : STD_LOGIC;
  signal i_ss_444to422_n_22 : STD_LOGIC;
  signal i_ss_444to422_n_24 : STD_LOGIC;
  signal i_ss_444to422_n_25 : STD_LOGIC;
  signal i_ss_444to422_n_26 : STD_LOGIC;
  signal i_ss_444to422_n_27 : STD_LOGIC;
  signal i_ss_444to422_n_28 : STD_LOGIC;
  signal i_ss_444to422_n_29 : STD_LOGIC;
  signal i_ss_444to422_n_3 : STD_LOGIC;
  signal i_ss_444to422_n_30 : STD_LOGIC;
  signal i_ss_444to422_n_31 : STD_LOGIC;
  signal i_ss_444to422_n_33 : STD_LOGIC;
  signal i_ss_444to422_n_34 : STD_LOGIC;
  signal i_ss_444to422_n_35 : STD_LOGIC;
  signal i_ss_444to422_n_36 : STD_LOGIC;
  signal i_ss_444to422_n_37 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \p_2_in__0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal NLW_hdmi_fs2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_fs2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdmi_fs2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hl_width_s_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdmi_hl_width_s_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_hs1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hdmi_hs_count0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_count0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_hs_de1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_de1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_de1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_de1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_tpm_data_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_tpm_oos0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_tpm_oos0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vf_width_s_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdmi_vf_width_s_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_vs1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hdmi_vs_count0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_count0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_vs_de1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_de1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_de1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_de1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hdmi_24_data[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \hdmi_24_data[10]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \hdmi_24_data[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \hdmi_24_data[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \hdmi_24_data[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \hdmi_24_data[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \hdmi_24_data[15]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \hdmi_24_data[16]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \hdmi_24_data[17]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \hdmi_24_data[18]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \hdmi_24_data[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \hdmi_24_data[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \hdmi_24_data[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \hdmi_24_data[21]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \hdmi_24_data[22]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \hdmi_24_data[23]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \hdmi_24_data[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \hdmi_24_data[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \hdmi_24_data[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \hdmi_24_data[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \hdmi_24_data[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \hdmi_24_data[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \hdmi_24_data[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \hdmi_24_data[9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of hdmi_de_d_i_1 : label is "soft_lutpair72";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \hdmi_es_data_4d_reg[0]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name : string;
  attribute srl_name of \hdmi_es_data_4d_reg[0]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[0]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[10]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[10]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[10]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[11]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[11]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[11]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[12]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[12]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[12]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[13]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[13]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[13]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[14]_srl4\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[14]_srl4\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[14]_srl4 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[15]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[15]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[15]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[1]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[1]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[1]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[2]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[2]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[2]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[3]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[3]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[3]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[4]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[4]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[4]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[5]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[5]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[5]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[6]_srl4\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[6]_srl4\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[6]_srl4 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[7]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[7]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[7]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[8]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[8]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[8]_srl3 ";
  attribute srl_bus_name of \hdmi_es_data_4d_reg[9]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg ";
  attribute srl_name of \hdmi_es_data_4d_reg[9]_srl3\ : label is "inst/\i_tx_core/hdmi_es_data_4d_reg[9]_srl3 ";
  attribute SOFT_HLUTNM of hdmi_fs_i_5 : label is "soft_lutpair74";
  attribute srl_name of hdmi_hs_2d_reg_srl3 : label is "inst/\i_tx_core/hdmi_hs_2d_reg_srl3 ";
  attribute SOFT_HLUTNM of hdmi_hs_2d_reg_srl3_i_1 : label is "soft_lutpair74";
  attribute srl_name of hdmi_hs_de_2d_reg_srl2 : label is "inst/\i_tx_core/hdmi_hs_de_2d_reg_srl2 ";
  attribute SOFT_HLUTNM of hdmi_hs_de_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \hdmi_raddr[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \hdmi_raddr[6]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \hdmi_raddr[9]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[7]_i_1\ : label is "soft_lutpair89";
  attribute srl_name of hdmi_vs_2d_reg_srl3 : label is "inst/\i_tx_core/hdmi_vs_2d_reg_srl3 ";
  attribute srl_name of hdmi_vs_de_2d_reg_srl2 : label is "inst/\i_tx_core/hdmi_vs_de_2d_reg_srl2 ";
  attribute SOFT_HLUTNM of hdmi_vs_de_i_1 : label is "soft_lutpair87";
begin
  E(0) <= \^e\(0);
  hdmi_36_data(23 downto 0) <= \^hdmi_36_data\(23 downto 0);
  hdmi_36_hsync <= \^hdmi_36_hsync\;
  hdmi_36_vsync <= \^hdmi_36_vsync\;
  hdmi_enable <= \^hdmi_enable\;
  hdmi_fs_toggle_s <= \^hdmi_fs_toggle_s\;
  \hdmi_tpm_data_reg[23]_0\(23 downto 0) <= \^hdmi_tpm_data_reg[23]_0\(23 downto 0);
  \hdmi_vs_count_reg[15]_0\(15 downto 0) <= \^hdmi_vs_count_reg[15]_0\(15 downto 0);
  \out\(15 downto 0) <= \^out\(15 downto 0);
hdmi_16_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_24,
      Q => hdmi_16_data_e,
      R => '0'
    );
\hdmi_16_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(0),
      Q => hdmi_16_data(0),
      R => '0'
    );
\hdmi_16_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(10),
      Q => hdmi_16_data(10),
      R => '0'
    );
\hdmi_16_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(11),
      Q => hdmi_16_data(11),
      R => '0'
    );
\hdmi_16_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(12),
      Q => hdmi_16_data(12),
      R => '0'
    );
\hdmi_16_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(13),
      Q => hdmi_16_data(13),
      R => '0'
    );
\hdmi_16_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(14),
      Q => hdmi_16_data(14),
      R => '0'
    );
\hdmi_16_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(15),
      Q => hdmi_16_data(15),
      R => '0'
    );
\hdmi_16_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(1),
      Q => hdmi_16_data(1),
      R => '0'
    );
\hdmi_16_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(2),
      Q => hdmi_16_data(2),
      R => '0'
    );
\hdmi_16_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(3),
      Q => hdmi_16_data(3),
      R => '0'
    );
\hdmi_16_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(4),
      Q => hdmi_16_data(4),
      R => '0'
    );
\hdmi_16_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(5),
      Q => hdmi_16_data(5),
      R => '0'
    );
\hdmi_16_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(6),
      Q => hdmi_16_data(6),
      R => '0'
    );
\hdmi_16_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(7),
      Q => hdmi_16_data(7),
      R => '0'
    );
\hdmi_16_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(8),
      Q => hdmi_16_data(8),
      R => '0'
    );
\hdmi_16_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_ss_data_s(9),
      Q => hdmi_16_data(9),
      R => '0'
    );
hdmi_16_hsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_0,
      Q => hdmi_16_hsync,
      R => '0'
    );
hdmi_16_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_1,
      Q => hdmi_16_vsync,
      R => '0'
    );
\hdmi_24_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(0),
      I1 => hdmi_csc_data_s(0),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[0]_i_1_n_0\
    );
\hdmi_24_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(10),
      I1 => hdmi_csc_data_s(10),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[10]_i_1_n_0\
    );
\hdmi_24_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(11),
      I1 => hdmi_csc_data_s(11),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[11]_i_1_n_0\
    );
\hdmi_24_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(12),
      I1 => hdmi_csc_data_s(12),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[12]_i_1_n_0\
    );
\hdmi_24_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(13),
      I1 => hdmi_csc_data_s(13),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[13]_i_1_n_0\
    );
\hdmi_24_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(14),
      I1 => hdmi_csc_data_s(14),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[14]_i_1_n_0\
    );
\hdmi_24_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(15),
      I1 => hdmi_csc_data_s(15),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[15]_i_1_n_0\
    );
\hdmi_24_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(16),
      I1 => hdmi_csc_data_s(16),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[16]_i_1_n_0\
    );
\hdmi_24_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(17),
      I1 => hdmi_csc_data_s(17),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[17]_i_1_n_0\
    );
\hdmi_24_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(18),
      I1 => hdmi_csc_data_s(18),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[18]_i_1_n_0\
    );
\hdmi_24_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(19),
      I1 => hdmi_csc_data_s(19),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[19]_i_1_n_0\
    );
\hdmi_24_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(1),
      I1 => hdmi_csc_data_s(1),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[1]_i_1_n_0\
    );
\hdmi_24_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(20),
      I1 => hdmi_csc_data_s(20),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[20]_i_1_n_0\
    );
\hdmi_24_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(21),
      I1 => hdmi_csc_data_s(21),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[21]_i_1_n_0\
    );
\hdmi_24_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(22),
      I1 => hdmi_csc_data_s(22),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[22]_i_1_n_0\
    );
\hdmi_24_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(23),
      I1 => hdmi_csc_data_s(23),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[23]_i_1_n_0\
    );
\hdmi_24_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(2),
      I1 => hdmi_csc_data_s(2),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[2]_i_1_n_0\
    );
\hdmi_24_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(3),
      I1 => hdmi_csc_data_s(3),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[3]_i_1_n_0\
    );
\hdmi_24_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(4),
      I1 => hdmi_csc_data_s(4),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[4]_i_1_n_0\
    );
\hdmi_24_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(5),
      I1 => hdmi_csc_data_s(5),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[5]_i_1_n_0\
    );
\hdmi_24_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(6),
      I1 => hdmi_csc_data_s(6),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[6]_i_1_n_0\
    );
\hdmi_24_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(7),
      I1 => hdmi_csc_data_s(7),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[7]_i_1_n_0\
    );
\hdmi_24_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(8),
      I1 => hdmi_csc_data_s(8),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[8]_i_1_n_0\
    );
\hdmi_24_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(9),
      I1 => hdmi_csc_data_s(9),
      I2 => \d_data_cntrl_reg[187]\(126),
      O => \hdmi_24_data[9]_i_1_n_0\
    );
hdmi_24_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_csc_RGB2CrYCb_n_2,
      Q => \^e\(0),
      R => '0'
    );
\hdmi_24_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[0]_i_1_n_0\,
      Q => \^hdmi_36_data\(0),
      R => '0'
    );
\hdmi_24_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[10]_i_1_n_0\,
      Q => \^hdmi_36_data\(10),
      R => '0'
    );
\hdmi_24_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[11]_i_1_n_0\,
      Q => \^hdmi_36_data\(11),
      R => '0'
    );
\hdmi_24_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[12]_i_1_n_0\,
      Q => \^hdmi_36_data\(12),
      R => '0'
    );
\hdmi_24_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[13]_i_1_n_0\,
      Q => \^hdmi_36_data\(13),
      R => '0'
    );
\hdmi_24_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[14]_i_1_n_0\,
      Q => \^hdmi_36_data\(14),
      R => '0'
    );
\hdmi_24_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[15]_i_1_n_0\,
      Q => \^hdmi_36_data\(15),
      R => '0'
    );
\hdmi_24_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[16]_i_1_n_0\,
      Q => \^hdmi_36_data\(16),
      R => '0'
    );
\hdmi_24_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[17]_i_1_n_0\,
      Q => \^hdmi_36_data\(17),
      R => '0'
    );
\hdmi_24_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[18]_i_1_n_0\,
      Q => \^hdmi_36_data\(18),
      R => '0'
    );
\hdmi_24_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[19]_i_1_n_0\,
      Q => \^hdmi_36_data\(19),
      R => '0'
    );
\hdmi_24_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[1]_i_1_n_0\,
      Q => \^hdmi_36_data\(1),
      R => '0'
    );
\hdmi_24_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[20]_i_1_n_0\,
      Q => \^hdmi_36_data\(20),
      R => '0'
    );
\hdmi_24_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[21]_i_1_n_0\,
      Q => \^hdmi_36_data\(21),
      R => '0'
    );
\hdmi_24_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[22]_i_1_n_0\,
      Q => \^hdmi_36_data\(22),
      R => '0'
    );
\hdmi_24_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[23]_i_1_n_0\,
      Q => \^hdmi_36_data\(23),
      R => '0'
    );
\hdmi_24_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[2]_i_1_n_0\,
      Q => \^hdmi_36_data\(2),
      R => '0'
    );
\hdmi_24_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[3]_i_1_n_0\,
      Q => \^hdmi_36_data\(3),
      R => '0'
    );
\hdmi_24_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[4]_i_1_n_0\,
      Q => \^hdmi_36_data\(4),
      R => '0'
    );
\hdmi_24_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[5]_i_1_n_0\,
      Q => \^hdmi_36_data\(5),
      R => '0'
    );
\hdmi_24_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[6]_i_1_n_0\,
      Q => \^hdmi_36_data\(6),
      R => '0'
    );
\hdmi_24_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[7]_i_1_n_0\,
      Q => \^hdmi_36_data\(7),
      R => '0'
    );
\hdmi_24_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[8]_i_1_n_0\,
      Q => \^hdmi_36_data\(8),
      R => '0'
    );
\hdmi_24_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_data[9]_i_1_n_0\,
      Q => \^hdmi_36_data\(9),
      R => '0'
    );
hdmi_24_hsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_csc_RGB2CrYCb_n_0,
      Q => \^hdmi_36_hsync\,
      R => '0'
    );
hdmi_24_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_csc_RGB2CrYCb_n_1,
      Q => \^hdmi_36_vsync\,
      R => '0'
    );
hdmi_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_de_2d,
      Q => hdmi_data_e,
      R => '0'
    );
\hdmi_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(0),
      Q => hdmi_data(0),
      R => '0'
    );
\hdmi_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(10),
      Q => hdmi_data(10),
      R => '0'
    );
\hdmi_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(11),
      Q => hdmi_data(11),
      R => '0'
    );
\hdmi_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(12),
      Q => hdmi_data(12),
      R => '0'
    );
\hdmi_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(13),
      Q => hdmi_data(13),
      R => '0'
    );
\hdmi_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(14),
      Q => hdmi_data(14),
      R => '0'
    );
\hdmi_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(15),
      Q => hdmi_data(15),
      R => '0'
    );
\hdmi_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(16),
      Q => hdmi_data(16),
      R => '0'
    );
\hdmi_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(17),
      Q => hdmi_data(17),
      R => '0'
    );
\hdmi_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(18),
      Q => hdmi_data(18),
      R => '0'
    );
\hdmi_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(19),
      Q => hdmi_data(19),
      R => '0'
    );
\hdmi_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(1),
      Q => hdmi_data(1),
      R => '0'
    );
\hdmi_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(20),
      Q => hdmi_data(20),
      R => '0'
    );
\hdmi_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(21),
      Q => hdmi_data(21),
      R => '0'
    );
\hdmi_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(22),
      Q => hdmi_data(22),
      R => '0'
    );
\hdmi_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(23),
      Q => hdmi_data(23),
      R => '0'
    );
\hdmi_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(2),
      Q => hdmi_data(2),
      R => '0'
    );
\hdmi_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(3),
      Q => hdmi_data(3),
      R => '0'
    );
\hdmi_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(4),
      Q => hdmi_data(4),
      R => '0'
    );
\hdmi_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(5),
      Q => hdmi_data(5),
      R => '0'
    );
\hdmi_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(6),
      Q => hdmi_data(6),
      R => '0'
    );
\hdmi_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(7),
      Q => hdmi_data(7),
      R => '0'
    );
\hdmi_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(8),
      Q => hdmi_data(8),
      R => '0'
    );
\hdmi_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(9),
      Q => hdmi_data(9),
      R => '0'
    );
hdmi_data_sel_2d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_data_sel_d,
      Q => hdmi_data_sel_2d,
      R => '0'
    );
hdmi_data_sel_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_raddr_reg_n_0_[0]\,
      Q => hdmi_data_sel_d,
      R => '0'
    );
hdmi_de_2d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_de_d,
      Q => hdmi_de_2d,
      R => '0'
    );
hdmi_de_d_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hdmi_vs_de,
      I1 => hdmi_hs_de,
      O => hdmi_de_s
    );
hdmi_de_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_de_s,
      Q => hdmi_de_d,
      R => '0'
    );
hdmi_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_enable0,
      Q => \^hdmi_enable\,
      R => SR(0)
    );
\hdmi_es_data_4d_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(0),
      Q => \hdmi_es_data_4d_reg[0]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(10),
      Q => \hdmi_es_data_4d_reg[10]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(11),
      Q => \hdmi_es_data_4d_reg[11]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(12),
      Q => \hdmi_es_data_4d_reg[12]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(13),
      Q => \hdmi_es_data_4d_reg[13]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => p_0_in(14),
      Q => \hdmi_es_data_4d_reg[14]_srl4_n_0\
    );
\hdmi_es_data_4d_reg[14]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC8A8AAAA"
    )
        port map (
      I0 => \hdmi_es_data_reg_n_0_[14]\,
      I1 => hdmi_es_hs_de_d,
      I2 => hdmi_es_hs_de_2d,
      I3 => hdmi_es_hs_de_3d,
      I4 => hdmi_es_hs_de_4d,
      I5 => hdmi_es_hs_de,
      O => p_0_in(14)
    );
\hdmi_es_data_4d_reg[15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(15),
      Q => \hdmi_es_data_4d_reg[15]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(1),
      Q => \hdmi_es_data_4d_reg[1]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(2),
      Q => \hdmi_es_data_4d_reg[2]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(3),
      Q => \hdmi_es_data_4d_reg[3]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(4),
      Q => \hdmi_es_data_4d_reg[4]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(5),
      Q => \hdmi_es_data_4d_reg[5]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => p_0_in(6),
      Q => \hdmi_es_data_4d_reg[6]_srl4_n_0\
    );
\hdmi_es_data_4d_reg[6]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC8A8AAAA"
    )
        port map (
      I0 => \hdmi_es_data_reg_n_0_[6]\,
      I1 => hdmi_es_hs_de_d,
      I2 => hdmi_es_hs_de_2d,
      I3 => hdmi_es_hs_de_3d,
      I4 => hdmi_es_hs_de_4d,
      I5 => hdmi_es_hs_de,
      O => p_0_in(6)
    );
\hdmi_es_data_4d_reg[7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(7),
      Q => \hdmi_es_data_4d_reg[7]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(8),
      Q => \hdmi_es_data_4d_reg[8]_srl3_n_0\
    );
\hdmi_es_data_4d_reg[9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_es_data_d(9),
      Q => \hdmi_es_data_4d_reg[9]_srl3_n_0\
    );
\hdmi_es_data_5d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[0]_srl3_n_0\,
      Q => hdmi_es_data_5d(0),
      R => '0'
    );
\hdmi_es_data_5d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[10]_srl3_n_0\,
      Q => hdmi_es_data_5d(10),
      R => '0'
    );
\hdmi_es_data_5d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[11]_srl3_n_0\,
      Q => hdmi_es_data_5d(11),
      R => '0'
    );
\hdmi_es_data_5d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[12]_srl3_n_0\,
      Q => hdmi_es_data_5d(12),
      R => '0'
    );
\hdmi_es_data_5d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[13]_srl3_n_0\,
      Q => hdmi_es_data_5d(13),
      R => '0'
    );
\hdmi_es_data_5d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[14]_srl4_n_0\,
      Q => hdmi_es_data_5d(14),
      R => '0'
    );
\hdmi_es_data_5d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[15]_srl3_n_0\,
      Q => hdmi_es_data_5d(15),
      R => '0'
    );
\hdmi_es_data_5d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[1]_srl3_n_0\,
      Q => hdmi_es_data_5d(1),
      R => '0'
    );
\hdmi_es_data_5d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[2]_srl3_n_0\,
      Q => hdmi_es_data_5d(2),
      R => '0'
    );
\hdmi_es_data_5d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[3]_srl3_n_0\,
      Q => hdmi_es_data_5d(3),
      R => '0'
    );
\hdmi_es_data_5d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[4]_srl3_n_0\,
      Q => hdmi_es_data_5d(4),
      R => '0'
    );
\hdmi_es_data_5d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[5]_srl3_n_0\,
      Q => hdmi_es_data_5d(5),
      R => '0'
    );
\hdmi_es_data_5d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[6]_srl4_n_0\,
      Q => hdmi_es_data_5d(6),
      R => '0'
    );
\hdmi_es_data_5d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[7]_srl3_n_0\,
      Q => hdmi_es_data_5d(7),
      R => '0'
    );
\hdmi_es_data_5d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[8]_srl3_n_0\,
      Q => hdmi_es_data_5d(8),
      R => '0'
    );
\hdmi_es_data_5d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_4d_reg[9]_srl3_n_0\,
      Q => hdmi_es_data_5d(9),
      R => '0'
    );
\hdmi_es_data_6d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(0),
      O => \hdmi_es_data_6d[0]_i_1_n_0\
    );
\hdmi_es_data_6d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(10),
      O => \hdmi_es_data_6d[10]_i_1_n_0\
    );
\hdmi_es_data_6d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(11),
      O => \hdmi_es_data_6d[11]_i_1_n_0\
    );
\hdmi_es_data_6d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(12),
      O => \hdmi_es_data_6d[12]_i_1_n_0\
    );
\hdmi_es_data_6d[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000440000004"
    )
        port map (
      I0 => hdmi_es_hs_de_5d,
      I1 => hdmi_es_hs_de_d,
      I2 => hdmi_es_hs_de_4d,
      I3 => hdmi_es_hs_de_3d,
      I4 => hdmi_es_hs_de_2d,
      I5 => hdmi_es_vs_de,
      O => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_6d[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(13),
      O => \hdmi_es_data_6d[13]_i_2_n_0\
    );
\hdmi_es_data_6d[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de_d,
      I2 => hdmi_es_hs_de_5d,
      I3 => hdmi_es_hs_de_3d,
      I4 => hdmi_es_hs_de_2d,
      O => \hdmi_es_data_6d[14]_i_1_n_0\
    );
\hdmi_es_data_6d[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(14),
      O => \hdmi_es_data_6d[14]_i_2_n_0\
    );
\hdmi_es_data_6d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACAAA8AAAAAAABA"
    )
        port map (
      I0 => hdmi_es_data_5d(15),
      I1 => hdmi_es_hs_de_4d,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_5d,
      I4 => hdmi_es_hs_de_3d,
      I5 => hdmi_es_hs_de_2d,
      O => \hdmi_es_data_6d[15]_i_1_n_0\
    );
\hdmi_es_data_6d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(1),
      O => \hdmi_es_data_6d[1]_i_1_n_0\
    );
\hdmi_es_data_6d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(2),
      O => \hdmi_es_data_6d[2]_i_1_n_0\
    );
\hdmi_es_data_6d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(3),
      O => \hdmi_es_data_6d[3]_i_1_n_0\
    );
\hdmi_es_data_6d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(4),
      O => \hdmi_es_data_6d[4]_i_1_n_0\
    );
\hdmi_es_data_6d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(5),
      O => \hdmi_es_data_6d[5]_i_1_n_0\
    );
\hdmi_es_data_6d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(6),
      O => \hdmi_es_data_6d[6]_i_1_n_0\
    );
\hdmi_es_data_6d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACAAA8AAAAAAABA"
    )
        port map (
      I0 => hdmi_es_data_5d(7),
      I1 => hdmi_es_hs_de_4d,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_5d,
      I4 => hdmi_es_hs_de_3d,
      I5 => hdmi_es_hs_de_2d,
      O => \hdmi_es_data_6d[7]_i_1_n_0\
    );
\hdmi_es_data_6d[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(8),
      O => \hdmi_es_data_6d[8]_i_1_n_0\
    );
\hdmi_es_data_6d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_es_hs_de_d,
      I1 => hdmi_es_hs_de_2d,
      I2 => hdmi_es_hs_de_3d,
      I3 => hdmi_es_hs_de_4d,
      I4 => hdmi_es_hs_de_5d,
      I5 => hdmi_es_data_5d(9),
      O => \hdmi_es_data_6d[9]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[0]_i_1_n_0\,
      Q => hdmi_16_es_data(0),
      S => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[10]_i_1_n_0\,
      Q => hdmi_16_es_data(10),
      S => \hdmi_es_data_6d[14]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[11]_i_1_n_0\,
      Q => hdmi_16_es_data(11),
      S => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[12]_i_1_n_0\,
      Q => hdmi_16_es_data(12),
      S => \hdmi_es_data_6d[14]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[13]_i_2_n_0\,
      Q => hdmi_16_es_data(13),
      S => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[14]_i_2_n_0\,
      Q => hdmi_16_es_data(14),
      S => \hdmi_es_data_6d[14]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[15]_i_1_n_0\,
      Q => hdmi_16_es_data(15),
      R => '0'
    );
\hdmi_es_data_6d_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[1]_i_1_n_0\,
      Q => hdmi_16_es_data(1),
      S => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[2]_i_1_n_0\,
      Q => hdmi_16_es_data(2),
      S => \hdmi_es_data_6d[14]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[3]_i_1_n_0\,
      Q => hdmi_16_es_data(3),
      S => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[4]_i_1_n_0\,
      Q => hdmi_16_es_data(4),
      S => \hdmi_es_data_6d[14]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[5]_i_1_n_0\,
      Q => hdmi_16_es_data(5),
      S => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[6]_i_1_n_0\,
      Q => hdmi_16_es_data(6),
      S => \hdmi_es_data_6d[14]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[7]_i_1_n_0\,
      Q => hdmi_16_es_data(7),
      R => '0'
    );
\hdmi_es_data_6d_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[8]_i_1_n_0\,
      Q => hdmi_16_es_data(8),
      S => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_6d_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_6d[9]_i_1_n_0\,
      Q => hdmi_16_es_data(9),
      S => \hdmi_es_data_6d[13]_i_1_n_0\
    );
\hdmi_es_data_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_2d,
      I4 => hdmi_es_hs_de_3d,
      I5 => \hdmi_es_data_reg_n_0_[0]\,
      O => \hdmi_es_data_d[0]_i_1_n_0\
    );
\hdmi_es_data_d[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_es_hs_de_3d,
      I1 => hdmi_es_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_es_hs_de_d,
      I4 => \hdmi_es_data_reg_n_0_[10]\,
      O => \hdmi_es_data_d[10]_i_1_n_0\
    );
\hdmi_es_data_d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0020000"
    )
        port map (
      I0 => hdmi_es_vs_de,
      I1 => hdmi_es_hs_de_d,
      I2 => hdmi_es_hs_de_2d,
      I3 => hdmi_es_hs_de_3d,
      I4 => hdmi_es_hs_de_4d,
      I5 => hdmi_es_hs_de,
      O => \hdmi_es_data_d[11]_i_1_n_0\
    );
\hdmi_es_data_d[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_2d,
      I4 => hdmi_es_hs_de_3d,
      I5 => \hdmi_es_data_reg_n_0_[11]\,
      O => \hdmi_es_data_d[11]_i_2_n_0\
    );
\hdmi_es_data_d[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_es_hs_de_3d,
      I1 => hdmi_es_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_es_hs_de_d,
      I4 => \hdmi_es_data_reg_n_0_[12]\,
      O => \hdmi_es_data_d[12]_i_1_n_0\
    );
\hdmi_es_data_d[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0010000"
    )
        port map (
      I0 => hdmi_es_vs_de,
      I1 => hdmi_es_hs_de_d,
      I2 => hdmi_es_hs_de_2d,
      I3 => hdmi_es_hs_de_3d,
      I4 => hdmi_es_hs_de_4d,
      I5 => hdmi_es_hs_de,
      O => \hdmi_es_data_d[13]_i_1_n_0\
    );
\hdmi_es_data_d[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_2d,
      I4 => hdmi_es_hs_de_3d,
      I5 => \hdmi_es_data_reg_n_0_[13]\,
      O => \hdmi_es_data_d[13]_i_2_n_0\
    );
\hdmi_es_data_d[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000002"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_3d,
      I4 => hdmi_es_hs_de_2d,
      O => \hdmi_es_data_d[15]_i_1_n_0\
    );
\hdmi_es_data_d[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_es_hs_de_3d,
      I1 => hdmi_es_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_es_hs_de_d,
      I4 => \hdmi_es_data_reg_n_0_[15]\,
      O => \hdmi_es_data_d[15]_i_2_n_0\
    );
\hdmi_es_data_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_2d,
      I4 => hdmi_es_hs_de_3d,
      I5 => \hdmi_es_data_reg_n_0_[1]\,
      O => \hdmi_es_data_d[1]_i_1_n_0\
    );
\hdmi_es_data_d[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_es_hs_de_3d,
      I1 => hdmi_es_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_es_hs_de_d,
      I4 => \hdmi_es_data_reg_n_0_[2]\,
      O => \hdmi_es_data_d[2]_i_1_n_0\
    );
\hdmi_es_data_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_2d,
      I4 => hdmi_es_hs_de_3d,
      I5 => \hdmi_es_data_reg_n_0_[3]\,
      O => \hdmi_es_data_d[3]_i_1_n_0\
    );
\hdmi_es_data_d[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_es_hs_de_3d,
      I1 => hdmi_es_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_es_hs_de_d,
      I4 => \hdmi_es_data_reg_n_0_[4]\,
      O => \hdmi_es_data_d[4]_i_1_n_0\
    );
\hdmi_es_data_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_2d,
      I4 => hdmi_es_hs_de_3d,
      I5 => \hdmi_es_data_reg_n_0_[5]\,
      O => \hdmi_es_data_d[5]_i_1_n_0\
    );
\hdmi_es_data_d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_es_hs_de_3d,
      I1 => hdmi_es_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_es_hs_de_d,
      I4 => \hdmi_es_data_reg_n_0_[7]\,
      O => \hdmi_es_data_d[7]_i_1_n_0\
    );
\hdmi_es_data_d[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_2d,
      I4 => hdmi_es_hs_de_3d,
      I5 => \hdmi_es_data_reg_n_0_[8]\,
      O => \hdmi_es_data_d[8]_i_1_n_0\
    );
\hdmi_es_data_d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_es_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_es_hs_de_d,
      I3 => hdmi_es_hs_de_2d,
      I4 => hdmi_es_hs_de_3d,
      I5 => \hdmi_es_data_reg_n_0_[9]\,
      O => \hdmi_es_data_d[9]_i_1_n_0\
    );
\hdmi_es_data_d_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[0]_i_1_n_0\,
      Q => hdmi_es_data_d(0),
      S => \hdmi_es_data_d[11]_i_1_n_0\
    );
\hdmi_es_data_d_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[10]_i_1_n_0\,
      Q => hdmi_es_data_d(10),
      S => \hdmi_es_data_d[15]_i_1_n_0\
    );
\hdmi_es_data_d_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[11]_i_2_n_0\,
      Q => hdmi_es_data_d(11),
      S => \hdmi_es_data_d[11]_i_1_n_0\
    );
\hdmi_es_data_d_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[12]_i_1_n_0\,
      Q => hdmi_es_data_d(12),
      S => \hdmi_es_data_d[15]_i_1_n_0\
    );
\hdmi_es_data_d_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[13]_i_2_n_0\,
      Q => hdmi_es_data_d(13),
      S => \hdmi_es_data_d[13]_i_1_n_0\
    );
\hdmi_es_data_d_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[15]_i_2_n_0\,
      Q => hdmi_es_data_d(15),
      S => \hdmi_es_data_d[15]_i_1_n_0\
    );
\hdmi_es_data_d_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[1]_i_1_n_0\,
      Q => hdmi_es_data_d(1),
      S => \hdmi_es_data_d[13]_i_1_n_0\
    );
\hdmi_es_data_d_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[2]_i_1_n_0\,
      Q => hdmi_es_data_d(2),
      S => \hdmi_es_data_d[15]_i_1_n_0\
    );
\hdmi_es_data_d_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[3]_i_1_n_0\,
      Q => hdmi_es_data_d(3),
      S => \hdmi_es_data_d[11]_i_1_n_0\
    );
\hdmi_es_data_d_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[4]_i_1_n_0\,
      Q => hdmi_es_data_d(4),
      S => \hdmi_es_data_d[15]_i_1_n_0\
    );
\hdmi_es_data_d_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[5]_i_1_n_0\,
      Q => hdmi_es_data_d(5),
      S => \hdmi_es_data_d[13]_i_1_n_0\
    );
\hdmi_es_data_d_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[7]_i_1_n_0\,
      Q => hdmi_es_data_d(7),
      S => \hdmi_es_data_d[15]_i_1_n_0\
    );
\hdmi_es_data_d_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[8]_i_1_n_0\,
      Q => hdmi_es_data_d(8),
      S => \hdmi_es_data_d[11]_i_1_n_0\
    );
\hdmi_es_data_d_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_es_data_d[9]_i_1_n_0\,
      Q => hdmi_es_data_d(9),
      S => \hdmi_es_data_d[13]_i_1_n_0\
    );
\hdmi_es_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_28,
      Q => \hdmi_es_data_reg_n_0_[0]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_34,
      Q => \hdmi_es_data_reg_n_0_[10]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_33,
      Q => \hdmi_es_data_reg_n_0_[11]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_31,
      Q => \hdmi_es_data_reg_n_0_[12]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_30,
      Q => \hdmi_es_data_reg_n_0_[13]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_29,
      Q => \hdmi_es_data_reg_n_0_[14]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data(7),
      Q => \hdmi_es_data_reg_n_0_[15]\,
      R => '0'
    );
\hdmi_es_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_27,
      Q => \hdmi_es_data_reg_n_0_[1]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_26,
      Q => \hdmi_es_data_reg_n_0_[2]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_25,
      Q => \hdmi_es_data_reg_n_0_[3]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_22,
      Q => \hdmi_es_data_reg_n_0_[4]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_21,
      Q => \hdmi_es_data_reg_n_0_[5]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_20,
      Q => \hdmi_es_data_reg_n_0_[6]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_2_out(7),
      Q => \hdmi_es_data_reg_n_0_[7]\,
      R => '0'
    );
\hdmi_es_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_36,
      Q => \hdmi_es_data_reg_n_0_[8]\,
      R => i_ss_444to422_n_37
    );
\hdmi_es_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_35,
      Q => \hdmi_es_data_reg_n_0_[9]\,
      R => i_ss_444to422_n_37
    );
hdmi_es_hs_de_2d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_hs_de_d,
      Q => hdmi_es_hs_de_2d,
      R => '0'
    );
hdmi_es_hs_de_3d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_hs_de_2d,
      Q => hdmi_es_hs_de_3d,
      R => '0'
    );
hdmi_es_hs_de_4d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_hs_de_3d,
      Q => hdmi_es_hs_de_4d,
      R => '0'
    );
hdmi_es_hs_de_5d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_hs_de_4d,
      Q => hdmi_es_hs_de_5d,
      R => '0'
    );
hdmi_es_hs_de_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_hs_de,
      Q => hdmi_es_hs_de_d,
      R => '0'
    );
hdmi_es_hs_de_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_3,
      Q => hdmi_es_hs_de,
      R => '0'
    );
hdmi_es_vs_de_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_2,
      Q => hdmi_es_vs_de,
      R => '0'
    );
hdmi_fs2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_fs2_carry_n_0,
      CO(2) => hdmi_fs2_carry_n_1,
      CO(1) => hdmi_fs2_carry_n_2,
      CO(0) => hdmi_fs2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hdmi_fs2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[42]\(3 downto 0)
    );
\hdmi_fs2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_fs2_carry_n_0,
      CO(3 downto 2) => \NLW_hdmi_fs2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => hdmi_fs2,
      CO(0) => \hdmi_fs2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdmi_fs2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hdmi_fs2_carry__0_i_1_n_0\,
      S(0) => \d_data_cntrl_reg[44]\(0)
    );
\hdmi_fs2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => \d_data_cntrl_reg[187]\(47),
      O => \hdmi_fs2_carry__0_i_1_n_0\
    );
hdmi_fs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => hdmi_fs_i_2_n_0,
      I1 => \^out\(11),
      I2 => hdmi_fs2,
      I3 => hdmi_fs_i_3_n_0,
      I4 => hdmi_fs_i_4_n_0,
      I5 => hdmi_fs_i_5_n_0,
      O => hdmi_fs_i_1_n_0
    );
hdmi_fs_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(4),
      I2 => \^out\(6),
      I3 => \^out\(14),
      I4 => \^out\(9),
      I5 => \^out\(12),
      O => hdmi_fs_i_2_n_0
    );
hdmi_fs_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^out\(7),
      I1 => \^out\(0),
      O => hdmi_fs_i_3_n_0
    );
hdmi_fs_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(13),
      I1 => \^out\(3),
      I2 => \^out\(15),
      I3 => \^out\(2),
      O => hdmi_fs_i_4_n_0
    );
hdmi_fs_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^hdmi_enable\,
      I1 => \^out\(10),
      I2 => \^out\(8),
      I3 => \^out\(1),
      O => hdmi_fs_i_5_n_0
    );
hdmi_fs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_fs_i_1_n_0,
      Q => hdmi_fs,
      R => '0'
    );
hdmi_fs_ret_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdmi_fs_ret_toggle_m3,
      I1 => hdmi_fs_ret_toggle_m2,
      O => hdmi_fs_ret_s
    );
hdmi_fs_ret_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_fs_ret_s,
      Q => hdmi_fs_ret,
      R => '0'
    );
hdmi_fs_ret_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => vdma_fs_ret_toggle_s,
      Q => hdmi_fs_ret_toggle_m1,
      R => SR(0)
    );
hdmi_fs_ret_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_fs_ret_toggle_m1,
      Q => hdmi_fs_ret_toggle_m2,
      R => SR(0)
    );
hdmi_fs_ret_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_fs_ret_toggle_m2,
      Q => hdmi_fs_ret_toggle_m3,
      R => SR(0)
    );
hdmi_fs_toggle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdmi_fs,
      I1 => \^hdmi_fs_toggle_s\,
      O => hdmi_fs_toggle_i_1_n_0
    );
hdmi_fs_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_fs_toggle_i_1_n_0,
      Q => \^hdmi_fs_toggle_s\,
      R => '0'
    );
\hdmi_fs_waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(0),
      Q => hdmi_fs_waddr(0),
      R => '0'
    );
\hdmi_fs_waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(1),
      Q => hdmi_fs_waddr(1),
      R => '0'
    );
\hdmi_fs_waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(2),
      Q => hdmi_fs_waddr(2),
      R => '0'
    );
\hdmi_fs_waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(3),
      Q => hdmi_fs_waddr(3),
      R => '0'
    );
\hdmi_fs_waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(4),
      Q => hdmi_fs_waddr(4),
      R => '0'
    );
\hdmi_fs_waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(5),
      Q => hdmi_fs_waddr(5),
      R => '0'
    );
\hdmi_fs_waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(6),
      Q => hdmi_fs_waddr(6),
      R => '0'
    );
\hdmi_fs_waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(7),
      Q => hdmi_fs_waddr(7),
      R => '0'
    );
\hdmi_fs_waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(8),
      Q => hdmi_fs_waddr(8),
      R => '0'
    );
hdmi_hl_width_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_hl_width_s_carry_n_0,
      CO(2) => hdmi_hl_width_s_carry_n_1,
      CO(1) => hdmi_hl_width_s_carry_n_2,
      CO(0) => hdmi_hl_width_s_carry_n_3,
      CYINIT => \d_data_cntrl_reg[187]\(111),
      DI(3 downto 0) => \d_data_cntrl_reg[187]\(115 downto 112),
      O(3 downto 0) => hdmi_hl_width_s(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\hdmi_hl_width_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_hl_width_s_carry_n_0,
      CO(3) => \hdmi_hl_width_s_carry__0_n_0\,
      CO(2) => \hdmi_hl_width_s_carry__0_n_1\,
      CO(1) => \hdmi_hl_width_s_carry__0_n_2\,
      CO(0) => \hdmi_hl_width_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \d_data_cntrl_reg[187]\(119 downto 116),
      O(3 downto 0) => hdmi_hl_width_s(8 downto 5),
      S(3 downto 0) => \d_data_cntrl_reg[136]\(3 downto 0)
    );
\hdmi_hl_width_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hl_width_s_carry__0_n_0\,
      CO(3) => \hdmi_hl_width_s_carry__1_n_0\,
      CO(2) => \hdmi_hl_width_s_carry__1_n_1\,
      CO(1) => \hdmi_hl_width_s_carry__1_n_2\,
      CO(0) => \hdmi_hl_width_s_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \d_data_cntrl_reg[187]\(123 downto 120),
      O(3 downto 0) => hdmi_hl_width_s(12 downto 9),
      S(3 downto 0) => \d_data_cntrl_reg[140]\(3 downto 0)
    );
\hdmi_hl_width_s_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hl_width_s_carry__1_n_0\,
      CO(3 downto 2) => \NLW_hdmi_hl_width_s_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \hdmi_hl_width_s_carry__2_n_2\,
      CO(0) => \hdmi_hl_width_s_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \d_data_cntrl_reg[187]\(125 downto 124),
      O(3) => \NLW_hdmi_hl_width_s_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => hdmi_hl_width_s(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \d_data_cntrl_reg[143]\(2 downto 0)
    );
hdmi_hs1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_hs1_carry_n_0,
      CO(2) => hdmi_hs1_carry_n_1,
      CO(1) => hdmi_hs1_carry_n_2,
      CO(0) => hdmi_hs1_carry_n_3,
      CYINIT => '0',
      DI(3) => hdmi_hs1_carry_i_1_n_0,
      DI(2) => hdmi_hs1_carry_i_2_n_0,
      DI(1) => hdmi_hs1_carry_i_3_n_0,
      DI(0) => hdmi_hs1_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_hs1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[119]\(3 downto 0)
    );
\hdmi_hs1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_hs1_carry_n_0,
      CO(3) => hdmi_hs1,
      CO(2) => \hdmi_hs1_carry__0_n_1\,
      CO(1) => \hdmi_hs1_carry__0_n_2\,
      CO(0) => \hdmi_hs1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_hs1_carry__0_i_1_n_0\,
      DI(2) => \hdmi_hs1_carry__0_i_2_n_0\,
      DI(1) => \hdmi_hs1_carry__0_i_3_n_0\,
      DI(0) => \hdmi_hs1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[127]\(3 downto 0)
    );
\hdmi_hs1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(15),
      I1 => \d_data_cntrl_reg[187]\(110),
      I2 => \d_data_cntrl_reg[187]\(109),
      I3 => \^out\(14),
      O => \hdmi_hs1_carry__0_i_1_n_0\
    );
\hdmi_hs1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(13),
      I1 => \d_data_cntrl_reg[187]\(108),
      I2 => \d_data_cntrl_reg[187]\(107),
      I3 => \^out\(12),
      O => \hdmi_hs1_carry__0_i_2_n_0\
    );
\hdmi_hs1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(11),
      I1 => \d_data_cntrl_reg[187]\(106),
      I2 => \d_data_cntrl_reg[187]\(105),
      I3 => \^out\(10),
      O => \hdmi_hs1_carry__0_i_3_n_0\
    );
\hdmi_hs1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(9),
      I1 => \d_data_cntrl_reg[187]\(104),
      I2 => \d_data_cntrl_reg[187]\(103),
      I3 => \^out\(8),
      O => \hdmi_hs1_carry__0_i_4_n_0\
    );
hdmi_hs1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(7),
      I1 => \d_data_cntrl_reg[187]\(102),
      I2 => \d_data_cntrl_reg[187]\(101),
      I3 => \^out\(6),
      O => hdmi_hs1_carry_i_1_n_0
    );
hdmi_hs1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(5),
      I1 => \d_data_cntrl_reg[187]\(100),
      I2 => \d_data_cntrl_reg[187]\(99),
      I3 => \^out\(4),
      O => hdmi_hs1_carry_i_2_n_0
    );
hdmi_hs1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(3),
      I1 => \d_data_cntrl_reg[187]\(98),
      I2 => \d_data_cntrl_reg[187]\(97),
      I3 => \^out\(2),
      O => hdmi_hs1_carry_i_3_n_0
    );
hdmi_hs1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(1),
      I1 => \d_data_cntrl_reg[187]\(96),
      I2 => \d_data_cntrl_reg[187]\(95),
      I3 => \^out\(0),
      O => hdmi_hs1_carry_i_4_n_0
    );
hdmi_hs_2d_reg_srl3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hs_2d_reg_srl3_i_1_n_0,
      Q => hdmi_hs_2d_reg_srl3_n_0
    );
hdmi_hs_2d_reg_srl3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hdmi_hs1,
      I1 => \^hdmi_enable\,
      O => hdmi_hs_2d_reg_srl3_i_1_n_0
    );
hdmi_hs_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_hs_count0_carry_n_0,
      CO(2) => hdmi_hs_count0_carry_n_1,
      CO(1) => hdmi_hs_count0_carry_n_2,
      CO(0) => hdmi_hs_count0_carry_n_3,
      CYINIT => '1',
      DI(3) => hdmi_hs_count0_carry_i_1_n_0,
      DI(2) => hdmi_hs_count0_carry_i_2_n_0,
      DI(1) => hdmi_hs_count0_carry_i_3_n_0,
      DI(0) => hdmi_hs_count0_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_hs_count0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => hdmi_hs_count0_carry_i_5_n_0,
      S(2) => hdmi_hs_count0_carry_i_6_n_0,
      S(1) => hdmi_hs_count0_carry_i_7_n_0,
      S(0) => hdmi_hs_count0_carry_i_8_n_0
    );
\hdmi_hs_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_hs_count0_carry_n_0,
      CO(3) => \hdmi_hs_count0_carry__0_n_0\,
      CO(2) => \hdmi_hs_count0_carry__0_n_1\,
      CO(1) => \hdmi_hs_count0_carry__0_n_2\,
      CO(0) => \hdmi_hs_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_hs_count0_carry__0_i_1_n_0\,
      DI(2) => \hdmi_hs_count0_carry__0_i_2_n_0\,
      DI(1) => \hdmi_hs_count0_carry__0_i_3_n_0\,
      DI(0) => \hdmi_hs_count0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs_count0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hdmi_hs_count0_carry__0_i_5_n_0\,
      S(2) => \hdmi_hs_count0_carry__0_i_6_n_0\,
      S(1) => \hdmi_hs_count0_carry__0_i_7_n_0\,
      S(0) => \hdmi_hs_count0_carry__0_i_8_n_0\
    );
\hdmi_hs_count0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(15),
      I1 => hdmi_hl_width_s(15),
      I2 => \^out\(14),
      I3 => hdmi_hl_width_s(14),
      O => \hdmi_hs_count0_carry__0_i_1_n_0\
    );
\hdmi_hs_count0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(13),
      I1 => hdmi_hl_width_s(13),
      I2 => \^out\(12),
      I3 => hdmi_hl_width_s(12),
      O => \hdmi_hs_count0_carry__0_i_2_n_0\
    );
\hdmi_hs_count0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(11),
      I1 => hdmi_hl_width_s(11),
      I2 => \^out\(10),
      I3 => hdmi_hl_width_s(10),
      O => \hdmi_hs_count0_carry__0_i_3_n_0\
    );
\hdmi_hs_count0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(9),
      I1 => hdmi_hl_width_s(9),
      I2 => \^out\(8),
      I3 => hdmi_hl_width_s(8),
      O => \hdmi_hs_count0_carry__0_i_4_n_0\
    );
\hdmi_hs_count0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(15),
      I1 => \^out\(15),
      I2 => hdmi_hl_width_s(14),
      I3 => \^out\(14),
      O => \hdmi_hs_count0_carry__0_i_5_n_0\
    );
\hdmi_hs_count0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(13),
      I1 => \^out\(13),
      I2 => hdmi_hl_width_s(12),
      I3 => \^out\(12),
      O => \hdmi_hs_count0_carry__0_i_6_n_0\
    );
\hdmi_hs_count0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(11),
      I1 => \^out\(11),
      I2 => hdmi_hl_width_s(10),
      I3 => \^out\(10),
      O => \hdmi_hs_count0_carry__0_i_7_n_0\
    );
\hdmi_hs_count0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(9),
      I1 => \^out\(9),
      I2 => hdmi_hl_width_s(8),
      I3 => \^out\(8),
      O => \hdmi_hs_count0_carry__0_i_8_n_0\
    );
hdmi_hs_count0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(7),
      I1 => hdmi_hl_width_s(7),
      I2 => \^out\(6),
      I3 => hdmi_hl_width_s(6),
      O => hdmi_hs_count0_carry_i_1_n_0
    );
hdmi_hs_count0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(5),
      I1 => hdmi_hl_width_s(5),
      I2 => \^out\(4),
      I3 => hdmi_hl_width_s(4),
      O => hdmi_hs_count0_carry_i_2_n_0
    );
hdmi_hs_count0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(3),
      I1 => hdmi_hl_width_s(3),
      I2 => \^out\(2),
      I3 => hdmi_hl_width_s(2),
      O => hdmi_hs_count0_carry_i_3_n_0
    );
hdmi_hs_count0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \^out\(1),
      I1 => hdmi_hl_width_s(1),
      I2 => \^out\(0),
      I3 => \d_data_cntrl_reg[187]\(111),
      O => hdmi_hs_count0_carry_i_4_n_0
    );
hdmi_hs_count0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(7),
      I1 => \^out\(7),
      I2 => hdmi_hl_width_s(6),
      I3 => \^out\(6),
      O => hdmi_hs_count0_carry_i_5_n_0
    );
hdmi_hs_count0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(5),
      I1 => \^out\(5),
      I2 => hdmi_hl_width_s(4),
      I3 => \^out\(4),
      O => hdmi_hs_count0_carry_i_6_n_0
    );
hdmi_hs_count0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(3),
      I1 => \^out\(3),
      I2 => hdmi_hl_width_s(2),
      I3 => \^out\(2),
      O => hdmi_hs_count0_carry_i_7_n_0
    );
hdmi_hs_count0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hdmi_hl_width_s(1),
      I1 => \^out\(1),
      I2 => \d_data_cntrl_reg[187]\(111),
      I3 => \^out\(0),
      O => hdmi_hs_count0_carry_i_8_n_0
    );
\hdmi_hs_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \hdmi_hs_count[0]_i_2_n_0\
    );
\hdmi_hs_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[0]_i_1_n_7\,
      Q => \^out\(0),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_hs_count_reg[0]_i_1_n_0\,
      CO(2) => \hdmi_hs_count_reg[0]_i_1_n_1\,
      CO(1) => \hdmi_hs_count_reg[0]_i_1_n_2\,
      CO(0) => \hdmi_hs_count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \hdmi_hs_count_reg[0]_i_1_n_4\,
      O(2) => \hdmi_hs_count_reg[0]_i_1_n_5\,
      O(1) => \hdmi_hs_count_reg[0]_i_1_n_6\,
      O(0) => \hdmi_hs_count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \hdmi_hs_count[0]_i_2_n_0\
    );
\hdmi_hs_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[8]_i_1_n_5\,
      Q => \^out\(10),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[8]_i_1_n_4\,
      Q => \^out\(11),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[12]_i_1_n_7\,
      Q => \^out\(12),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hs_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_hdmi_hs_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \hdmi_hs_count_reg[12]_i_1_n_1\,
      CO(1) => \hdmi_hs_count_reg[12]_i_1_n_2\,
      CO(0) => \hdmi_hs_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_hs_count_reg[12]_i_1_n_4\,
      O(2) => \hdmi_hs_count_reg[12]_i_1_n_5\,
      O(1) => \hdmi_hs_count_reg[12]_i_1_n_6\,
      O(0) => \hdmi_hs_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^out\(15 downto 12)
    );
\hdmi_hs_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[12]_i_1_n_6\,
      Q => \^out\(13),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[12]_i_1_n_5\,
      Q => \^out\(14),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[12]_i_1_n_4\,
      Q => \^out\(15),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[0]_i_1_n_6\,
      Q => \^out\(1),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[0]_i_1_n_5\,
      Q => \^out\(2),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[0]_i_1_n_4\,
      Q => \^out\(3),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[4]_i_1_n_7\,
      Q => \^out\(4),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hs_count_reg[0]_i_1_n_0\,
      CO(3) => \hdmi_hs_count_reg[4]_i_1_n_0\,
      CO(2) => \hdmi_hs_count_reg[4]_i_1_n_1\,
      CO(1) => \hdmi_hs_count_reg[4]_i_1_n_2\,
      CO(0) => \hdmi_hs_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_hs_count_reg[4]_i_1_n_4\,
      O(2) => \hdmi_hs_count_reg[4]_i_1_n_5\,
      O(1) => \hdmi_hs_count_reg[4]_i_1_n_6\,
      O(0) => \hdmi_hs_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\hdmi_hs_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[4]_i_1_n_6\,
      Q => \^out\(5),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[4]_i_1_n_5\,
      Q => \^out\(6),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[4]_i_1_n_4\,
      Q => \^out\(7),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[8]_i_1_n_7\,
      Q => \^out\(8),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hs_count_reg[4]_i_1_n_0\,
      CO(3) => \hdmi_hs_count_reg[8]_i_1_n_0\,
      CO(2) => \hdmi_hs_count_reg[8]_i_1_n_1\,
      CO(1) => \hdmi_hs_count_reg[8]_i_1_n_2\,
      CO(0) => \hdmi_hs_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_hs_count_reg[8]_i_1_n_4\,
      O(2) => \hdmi_hs_count_reg[8]_i_1_n_5\,
      O(1) => \hdmi_hs_count_reg[8]_i_1_n_6\,
      O(0) => \hdmi_hs_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\hdmi_hs_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[8]_i_1_n_6\,
      Q => \^out\(9),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
hdmi_hs_de1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_hs_de1_carry_n_0,
      CO(2) => hdmi_hs_de1_carry_n_1,
      CO(1) => hdmi_hs_de1_carry_n_2,
      CO(0) => hdmi_hs_de1_carry_n_3,
      CYINIT => '1',
      DI(3) => hdmi_hs_de1_carry_i_1_n_0,
      DI(2) => hdmi_hs_de1_carry_i_2_n_0,
      DI(1) => hdmi_hs_de1_carry_i_3_n_0,
      DI(0) => hdmi_hs_de1_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_hs_de1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[103]\(3 downto 0)
    );
\hdmi_hs_de1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_hs_de1_carry_n_0,
      CO(3) => hdmi_hs_de1,
      CO(2) => \hdmi_hs_de1_carry__0_n_1\,
      CO(1) => \hdmi_hs_de1_carry__0_n_2\,
      CO(0) => \hdmi_hs_de1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_hs_de1_carry__0_i_1_n_0\,
      DI(2) => \hdmi_hs_de1_carry__0_i_2_n_0\,
      DI(1) => \hdmi_hs_de1_carry__0_i_3_n_0\,
      DI(0) => \hdmi_hs_de1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs_de1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[111]\(3 downto 0)
    );
\hdmi_hs_de1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(15),
      I1 => \d_data_cntrl_reg[187]\(94),
      I2 => \^out\(14),
      I3 => \d_data_cntrl_reg[187]\(93),
      O => \hdmi_hs_de1_carry__0_i_1_n_0\
    );
\hdmi_hs_de1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(13),
      I1 => \d_data_cntrl_reg[187]\(92),
      I2 => \^out\(12),
      I3 => \d_data_cntrl_reg[187]\(91),
      O => \hdmi_hs_de1_carry__0_i_2_n_0\
    );
\hdmi_hs_de1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(11),
      I1 => \d_data_cntrl_reg[187]\(90),
      I2 => \^out\(10),
      I3 => \d_data_cntrl_reg[187]\(89),
      O => \hdmi_hs_de1_carry__0_i_3_n_0\
    );
\hdmi_hs_de1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(9),
      I1 => \d_data_cntrl_reg[187]\(88),
      I2 => \^out\(8),
      I3 => \d_data_cntrl_reg[187]\(87),
      O => \hdmi_hs_de1_carry__0_i_4_n_0\
    );
hdmi_hs_de1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(7),
      I1 => \d_data_cntrl_reg[187]\(86),
      I2 => \^out\(6),
      I3 => \d_data_cntrl_reg[187]\(85),
      O => hdmi_hs_de1_carry_i_1_n_0
    );
hdmi_hs_de1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(5),
      I1 => \d_data_cntrl_reg[187]\(84),
      I2 => \^out\(4),
      I3 => \d_data_cntrl_reg[187]\(83),
      O => hdmi_hs_de1_carry_i_2_n_0
    );
hdmi_hs_de1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(3),
      I1 => \d_data_cntrl_reg[187]\(82),
      I2 => \^out\(2),
      I3 => \d_data_cntrl_reg[187]\(81),
      O => hdmi_hs_de1_carry_i_3_n_0
    );
hdmi_hs_de1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(1),
      I1 => \d_data_cntrl_reg[187]\(80),
      I2 => \^out\(0),
      I3 => \d_data_cntrl_reg[187]\(79),
      O => hdmi_hs_de1_carry_i_4_n_0
    );
\hdmi_hs_de1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_hs_de1_inferred__0/i__carry_n_0\,
      CO(2) => \hdmi_hs_de1_inferred__0/i__carry_n_1\,
      CO(1) => \hdmi_hs_de1_inferred__0/i__carry_n_2\,
      CO(0) => \hdmi_hs_de1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs_de1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[87]\(3 downto 0)
    );
\hdmi_hs_de1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hs_de1_inferred__0/i__carry_n_0\,
      CO(3) => hdmi_hs_de11_in,
      CO(2) => \hdmi_hs_de1_inferred__0/i__carry__0_n_1\,
      CO(1) => \hdmi_hs_de1_inferred__0/i__carry__0_n_2\,
      CO(0) => \hdmi_hs_de1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3__0_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs_de1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[95]\(3 downto 0)
    );
hdmi_hs_de_2d_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hs_de,
      Q => hdmi_hs_de_2d_reg_srl2_n_0
    );
hdmi_hs_de_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => hdmi_hs_de11_in,
      I1 => \^hdmi_enable\,
      I2 => hdmi_hs_de1,
      O => hdmi_hs_de_i_1_n_0
    );
hdmi_hs_de_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_de_i_1_n_0,
      Q => hdmi_hs_de,
      R => '0'
    );
hdmi_hsync_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_de_2d_reg_srl2_n_0,
      Q => hdmi_hsync_data_e,
      R => '0'
    );
hdmi_hsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_2d_reg_srl3_n_0,
      Q => hdmi_hsync,
      R => '0'
    );
\hdmi_raddr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => \hdmi_raddr_reg_n_0_[0]\,
      I1 => hdmi_vs_de,
      I2 => hdmi_hs_de,
      I3 => SR(0),
      I4 => hdmi_fs_ret,
      O => \hdmi_raddr[0]_i_1_n_0\
    );
\hdmi_raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => hdmi_fs_waddr(0),
      I1 => hdmi_fs_ret,
      I2 => \hdmi_raddr_reg_n_0_[1]\,
      I3 => \hdmi_raddr_reg_n_0_[0]\,
      O => p_2_in(1)
    );
\hdmi_raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => hdmi_fs_waddr(1),
      I1 => hdmi_fs_ret,
      I2 => \hdmi_raddr_reg_n_0_[1]\,
      I3 => \hdmi_raddr_reg_n_0_[0]\,
      I4 => p_1_in,
      O => p_2_in(2)
    );
\hdmi_raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(2),
      I1 => hdmi_fs_ret,
      I2 => \p_2_in__0\,
      I3 => \hdmi_raddr_reg_n_0_[1]\,
      I4 => \hdmi_raddr_reg_n_0_[0]\,
      I5 => p_1_in,
      O => p_2_in(3)
    );
\hdmi_raddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => hdmi_fs_waddr(3),
      I1 => hdmi_fs_ret,
      I2 => p_3_in,
      I3 => \hdmi_raddr[6]_i_2_n_0\,
      O => p_2_in(4)
    );
\hdmi_raddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(4),
      I1 => hdmi_fs_ret,
      I2 => p_4_in,
      I3 => \hdmi_raddr[6]_i_2_n_0\,
      I4 => p_3_in,
      O => p_2_in(5)
    );
\hdmi_raddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(5),
      I1 => hdmi_fs_ret,
      I2 => p_5_in,
      I3 => p_3_in,
      I4 => p_4_in,
      I5 => \hdmi_raddr[6]_i_2_n_0\,
      O => p_2_in(6)
    );
\hdmi_raddr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \p_2_in__0\,
      I1 => p_1_in,
      I2 => \hdmi_raddr_reg_n_0_[0]\,
      I3 => \hdmi_raddr_reg_n_0_[1]\,
      O => \hdmi_raddr[6]_i_2_n_0\
    );
\hdmi_raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(6),
      I1 => hdmi_fs_ret,
      I2 => p_6_in,
      I3 => \hdmi_raddr[8]_i_2_n_0\,
      I4 => p_5_in,
      O => p_2_in(7)
    );
\hdmi_raddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(7),
      I1 => hdmi_fs_ret,
      I2 => p_7_in,
      I3 => p_5_in,
      I4 => \hdmi_raddr[8]_i_2_n_0\,
      I5 => p_6_in,
      O => p_2_in(8)
    );
\hdmi_raddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hdmi_raddr_reg_n_0_[1]\,
      I1 => \hdmi_raddr_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \p_2_in__0\,
      I4 => p_4_in,
      I5 => p_3_in,
      O => \hdmi_raddr[8]_i_2_n_0\
    );
\hdmi_raddr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => hdmi_fs_ret,
      I1 => hdmi_hs_de,
      I2 => hdmi_vs_de,
      O => \hdmi_raddr[9]_i_1_n_0\
    );
\hdmi_raddr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(8),
      I1 => hdmi_fs_ret,
      I2 => \hdmi_raddr_reg_n_0_[9]\,
      I3 => \hdmi_raddr[9]_i_3_n_0\,
      I4 => p_7_in,
      O => p_2_in(9)
    );
\hdmi_raddr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_6_in,
      I1 => \hdmi_raddr[6]_i_2_n_0\,
      I2 => p_4_in,
      I3 => p_3_in,
      I4 => p_5_in,
      O => \hdmi_raddr[9]_i_3_n_0\
    );
\hdmi_raddr_g[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \hdmi_raddr_reg_n_0_[1]\,
      O => b2g_return(0)
    );
\hdmi_raddr_g[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \p_2_in__0\,
      O => b2g_return(1)
    );
\hdmi_raddr_g[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_2_in__0\,
      I1 => p_3_in,
      O => b2g_return(2)
    );
\hdmi_raddr_g[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => b2g_return(3)
    );
\hdmi_raddr_g[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => b2g_return(4)
    );
\hdmi_raddr_g[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => p_6_in,
      O => b2g_return(5)
    );
\hdmi_raddr_g[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => p_7_in,
      O => b2g_return(6)
    );
\hdmi_raddr_g[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => \hdmi_raddr_reg_n_0_[9]\,
      O => b2g_return(7)
    );
\hdmi_raddr_g_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(0),
      Q => \vdma_raddr_g_m1_reg[8]\(0),
      R => '0'
    );
\hdmi_raddr_g_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(1),
      Q => \vdma_raddr_g_m1_reg[8]\(1),
      R => '0'
    );
\hdmi_raddr_g_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(2),
      Q => \vdma_raddr_g_m1_reg[8]\(2),
      R => '0'
    );
\hdmi_raddr_g_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(3),
      Q => \vdma_raddr_g_m1_reg[8]\(3),
      R => '0'
    );
\hdmi_raddr_g_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(4),
      Q => \vdma_raddr_g_m1_reg[8]\(4),
      R => '0'
    );
\hdmi_raddr_g_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(5),
      Q => \vdma_raddr_g_m1_reg[8]\(5),
      R => '0'
    );
\hdmi_raddr_g_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(6),
      Q => \vdma_raddr_g_m1_reg[8]\(6),
      R => '0'
    );
\hdmi_raddr_g_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(7),
      Q => \vdma_raddr_g_m1_reg[8]\(7),
      R => '0'
    );
\hdmi_raddr_g_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_raddr_reg_n_0_[9]\,
      Q => \vdma_raddr_g_m1_reg[8]\(8),
      R => '0'
    );
\hdmi_raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_raddr[0]_i_1_n_0\,
      Q => \hdmi_raddr_reg_n_0_[0]\,
      R => '0'
    );
\hdmi_raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(1),
      Q => \hdmi_raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\hdmi_raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(2),
      Q => p_1_in,
      R => SR(0)
    );
\hdmi_raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(3),
      Q => \p_2_in__0\,
      R => SR(0)
    );
\hdmi_raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(4),
      Q => p_3_in,
      R => SR(0)
    );
\hdmi_raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(5),
      Q => p_4_in,
      R => SR(0)
    );
\hdmi_raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(6),
      Q => p_5_in,
      R => SR(0)
    );
\hdmi_raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(7),
      Q => p_6_in,
      R => SR(0)
    );
\hdmi_raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(8),
      Q => p_7_in,
      R => SR(0)
    );
\hdmi_raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => p_2_in(9),
      Q => \hdmi_raddr_reg_n_0_[9]\,
      R => SR(0)
    );
hdmi_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => '1',
      Q => hdmi_status_s,
      R => SR(0)
    );
\hdmi_tpm_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hdmi_fs_ret,
      I1 => SR(0),
      O => hdmi_tpm_data0
    );
\hdmi_tpm_data[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_tpm_data_reg[23]_0\(0),
      O => \hdmi_tpm_data[0]_i_3_n_0\
    );
\hdmi_tpm_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[0]_i_2_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(0),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_tpm_data_reg[0]_i_2_n_0\,
      CO(2) => \hdmi_tpm_data_reg[0]_i_2_n_1\,
      CO(1) => \hdmi_tpm_data_reg[0]_i_2_n_2\,
      CO(0) => \hdmi_tpm_data_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \hdmi_tpm_data_reg[0]_i_2_n_4\,
      O(2) => \hdmi_tpm_data_reg[0]_i_2_n_5\,
      O(1) => \hdmi_tpm_data_reg[0]_i_2_n_6\,
      O(0) => \hdmi_tpm_data_reg[0]_i_2_n_7\,
      S(3 downto 1) => \^hdmi_tpm_data_reg[23]_0\(3 downto 1),
      S(0) => \hdmi_tpm_data[0]_i_3_n_0\
    );
\hdmi_tpm_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[8]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(10),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[8]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(11),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[12]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(12),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[8]_i_1_n_0\,
      CO(3) => \hdmi_tpm_data_reg[12]_i_1_n_0\,
      CO(2) => \hdmi_tpm_data_reg[12]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[12]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[12]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[12]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[12]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(15 downto 12)
    );
\hdmi_tpm_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[12]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(13),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[12]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(14),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[12]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(15),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[16]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(16),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[12]_i_1_n_0\,
      CO(3) => \hdmi_tpm_data_reg[16]_i_1_n_0\,
      CO(2) => \hdmi_tpm_data_reg[16]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[16]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[16]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[16]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[16]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[16]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(19 downto 16)
    );
\hdmi_tpm_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[16]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(17),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[16]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(18),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[16]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(19),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[0]_i_2_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(1),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[20]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(20),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[16]_i_1_n_0\,
      CO(3) => \NLW_hdmi_tpm_data_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \hdmi_tpm_data_reg[20]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[20]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[20]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[20]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[20]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[20]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(23 downto 20)
    );
\hdmi_tpm_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[20]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(21),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[20]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(22),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[20]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(23),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[0]_i_2_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(2),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[0]_i_2_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(3),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[4]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(4),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[0]_i_2_n_0\,
      CO(3) => \hdmi_tpm_data_reg[4]_i_1_n_0\,
      CO(2) => \hdmi_tpm_data_reg[4]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[4]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[4]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[4]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[4]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(7 downto 4)
    );
\hdmi_tpm_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[4]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(5),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[4]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(6),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[4]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(7),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[8]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(8),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[4]_i_1_n_0\,
      CO(3) => \hdmi_tpm_data_reg[8]_i_1_n_0\,
      CO(2) => \hdmi_tpm_data_reg[8]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[8]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[8]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[8]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[8]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(11 downto 8)
    );
\hdmi_tpm_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[8]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(9),
      R => hdmi_tpm_data0
    );
hdmi_tpm_oos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_tpm_oos0_carry_n_0,
      CO(2) => hdmi_tpm_oos0_carry_n_1,
      CO(1) => hdmi_tpm_oos0_carry_n_2,
      CO(0) => hdmi_tpm_oos0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hdmi_tpm_oos0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => i_mem_n_0,
      S(2) => i_mem_n_1,
      S(1) => i_mem_n_2,
      S(0) => i_mem_n_3
    );
\hdmi_tpm_oos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_tpm_oos0_carry_n_0,
      CO(3) => \hdmi_tpm_oos0_carry__0_n_0\,
      CO(2) => \hdmi_tpm_oos0_carry__0_n_1\,
      CO(1) => \hdmi_tpm_oos0_carry__0_n_2\,
      CO(0) => \hdmi_tpm_oos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdmi_tpm_oos0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => i_mem_n_16,
      S(2) => i_mem_n_17,
      S(1) => i_mem_n_18,
      S(0) => i_mem_n_19
    );
hdmi_tpm_oos_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_mem_n_32,
      Q => hdmi_tpm_oos_s,
      R => '0'
    );
hdmi_vf_width_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_vf_width_s_carry_n_0,
      CO(2) => hdmi_vf_width_s_carry_n_1,
      CO(1) => hdmi_vf_width_s_carry_n_2,
      CO(0) => hdmi_vf_width_s_carry_n_3,
      CYINIT => \d_data_cntrl_reg[187]\(48),
      DI(3 downto 0) => \d_data_cntrl_reg[187]\(52 downto 49),
      O(3 downto 0) => hdmi_vf_width_s(4 downto 1),
      S(3 downto 0) => \d_data_cntrl_reg[52]\(3 downto 0)
    );
\hdmi_vf_width_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_vf_width_s_carry_n_0,
      CO(3) => \hdmi_vf_width_s_carry__0_n_0\,
      CO(2) => \hdmi_vf_width_s_carry__0_n_1\,
      CO(1) => \hdmi_vf_width_s_carry__0_n_2\,
      CO(0) => \hdmi_vf_width_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \d_data_cntrl_reg[187]\(56 downto 53),
      O(3 downto 0) => hdmi_vf_width_s(8 downto 5),
      S(3 downto 0) => \d_data_cntrl_reg[56]\(3 downto 0)
    );
\hdmi_vf_width_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vf_width_s_carry__0_n_0\,
      CO(3) => \hdmi_vf_width_s_carry__1_n_0\,
      CO(2) => \hdmi_vf_width_s_carry__1_n_1\,
      CO(1) => \hdmi_vf_width_s_carry__1_n_2\,
      CO(0) => \hdmi_vf_width_s_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \d_data_cntrl_reg[187]\(60 downto 57),
      O(3 downto 0) => hdmi_vf_width_s(12 downto 9),
      S(3 downto 0) => \d_data_cntrl_reg[60]\(3 downto 0)
    );
\hdmi_vf_width_s_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vf_width_s_carry__1_n_0\,
      CO(3 downto 2) => \NLW_hdmi_vf_width_s_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \hdmi_vf_width_s_carry__2_n_2\,
      CO(0) => \hdmi_vf_width_s_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \d_data_cntrl_reg[187]\(62 downto 61),
      O(3) => \NLW_hdmi_vf_width_s_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => hdmi_vf_width_s(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \d_data_cntrl_reg[63]\(2 downto 0)
    );
hdmi_vs1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_vs1_carry_n_0,
      CO(2) => hdmi_vs1_carry_n_1,
      CO(1) => hdmi_vs1_carry_n_2,
      CO(0) => hdmi_vs1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_hdmi_vs1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => hdmi_vs1_carry_i_5_n_0,
      S(2) => hdmi_vs1_carry_i_6_n_0,
      S(1) => hdmi_vs1_carry_i_7_n_0,
      S(0) => hdmi_vs1_carry_i_8_n_0
    );
\hdmi_vs1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_vs1_carry_n_0,
      CO(3) => CO(0),
      CO(2) => \hdmi_vs1_carry__0_n_1\,
      CO(1) => \hdmi_vs1_carry__0_n_2\,
      CO(0) => \hdmi_vs1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \d_data_cntrl_reg[47]\(3 downto 0),
      O(3 downto 0) => \NLW_hdmi_vs1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hdmi_vs1_carry__0_i_5_n_0\,
      S(2) => \hdmi_vs1_carry__0_i_6_n_0\,
      S(1) => \hdmi_vs1_carry__0_i_7_n_0\,
      S(0) => \hdmi_vs1_carry__0_i_8_n_0\
    );
\hdmi_vs1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => \d_data_cntrl_reg[187]\(47),
      I2 => \^hdmi_vs_count_reg[15]_0\(14),
      I3 => \d_data_cntrl_reg[187]\(46),
      O => \hdmi_vs1_carry__0_i_5_n_0\
    );
\hdmi_vs1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(13),
      I1 => \d_data_cntrl_reg[187]\(45),
      I2 => \^hdmi_vs_count_reg[15]_0\(12),
      I3 => \d_data_cntrl_reg[187]\(44),
      O => \hdmi_vs1_carry__0_i_6_n_0\
    );
\hdmi_vs1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(11),
      I1 => \d_data_cntrl_reg[187]\(43),
      I2 => \^hdmi_vs_count_reg[15]_0\(10),
      I3 => \d_data_cntrl_reg[187]\(42),
      O => \hdmi_vs1_carry__0_i_7_n_0\
    );
\hdmi_vs1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(9),
      I1 => \d_data_cntrl_reg[187]\(41),
      I2 => \^hdmi_vs_count_reg[15]_0\(8),
      I3 => \d_data_cntrl_reg[187]\(40),
      O => \hdmi_vs1_carry__0_i_8_n_0\
    );
hdmi_vs1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(7),
      I1 => \d_data_cntrl_reg[187]\(39),
      I2 => \^hdmi_vs_count_reg[15]_0\(6),
      I3 => \d_data_cntrl_reg[187]\(38),
      O => hdmi_vs1_carry_i_5_n_0
    );
hdmi_vs1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(5),
      I1 => \d_data_cntrl_reg[187]\(37),
      I2 => \^hdmi_vs_count_reg[15]_0\(4),
      I3 => \d_data_cntrl_reg[187]\(36),
      O => hdmi_vs1_carry_i_6_n_0
    );
hdmi_vs1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(3),
      I1 => \d_data_cntrl_reg[187]\(35),
      I2 => \^hdmi_vs_count_reg[15]_0\(2),
      I3 => \d_data_cntrl_reg[187]\(34),
      O => hdmi_vs1_carry_i_7_n_0
    );
hdmi_vs1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(1),
      I1 => \d_data_cntrl_reg[187]\(33),
      I2 => \^hdmi_vs_count_reg[15]_0\(0),
      I3 => \d_data_cntrl_reg[187]\(32),
      O => hdmi_vs1_carry_i_8_n_0
    );
hdmi_vs_2d_reg_srl3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_enable_reg_0,
      Q => hdmi_vs_2d_reg_srl3_n_0
    );
hdmi_vs_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_vs_count0_carry_n_0,
      CO(2) => hdmi_vs_count0_carry_n_1,
      CO(1) => hdmi_vs_count0_carry_n_2,
      CO(0) => hdmi_vs_count0_carry_n_3,
      CYINIT => '1',
      DI(3) => hdmi_vs_count0_carry_i_1_n_0,
      DI(2) => hdmi_vs_count0_carry_i_2_n_0,
      DI(1) => hdmi_vs_count0_carry_i_3_n_0,
      DI(0) => hdmi_vs_count0_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_vs_count0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => hdmi_vs_count0_carry_i_5_n_0,
      S(2) => hdmi_vs_count0_carry_i_6_n_0,
      S(1) => hdmi_vs_count0_carry_i_7_n_0,
      S(0) => hdmi_vs_count0_carry_i_8_n_0
    );
\hdmi_vs_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_vs_count0_carry_n_0,
      CO(3) => \hdmi_vs_count0_carry__0_n_0\,
      CO(2) => \hdmi_vs_count0_carry__0_n_1\,
      CO(1) => \hdmi_vs_count0_carry__0_n_2\,
      CO(0) => \hdmi_vs_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_vs_count0_carry__0_i_1_n_0\,
      DI(2) => \hdmi_vs_count0_carry__0_i_2_n_0\,
      DI(1) => \hdmi_vs_count0_carry__0_i_3_n_0\,
      DI(0) => \hdmi_vs_count0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_vs_count0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hdmi_vs_count0_carry__0_i_5_n_0\,
      S(2) => \hdmi_vs_count0_carry__0_i_6_n_0\,
      S(1) => \hdmi_vs_count0_carry__0_i_7_n_0\,
      S(0) => \hdmi_vs_count0_carry__0_i_8_n_0\
    );
\hdmi_vs_count0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => hdmi_vf_width_s(15),
      I2 => \^hdmi_vs_count_reg[15]_0\(14),
      I3 => hdmi_vf_width_s(14),
      O => \hdmi_vs_count0_carry__0_i_1_n_0\
    );
\hdmi_vs_count0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(13),
      I1 => hdmi_vf_width_s(13),
      I2 => \^hdmi_vs_count_reg[15]_0\(12),
      I3 => hdmi_vf_width_s(12),
      O => \hdmi_vs_count0_carry__0_i_2_n_0\
    );
\hdmi_vs_count0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(11),
      I1 => hdmi_vf_width_s(11),
      I2 => \^hdmi_vs_count_reg[15]_0\(10),
      I3 => hdmi_vf_width_s(10),
      O => \hdmi_vs_count0_carry__0_i_3_n_0\
    );
\hdmi_vs_count0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(9),
      I1 => hdmi_vf_width_s(9),
      I2 => \^hdmi_vs_count_reg[15]_0\(8),
      I3 => hdmi_vf_width_s(8),
      O => \hdmi_vs_count0_carry__0_i_4_n_0\
    );
\hdmi_vs_count0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(15),
      I1 => \^hdmi_vs_count_reg[15]_0\(15),
      I2 => hdmi_vf_width_s(14),
      I3 => \^hdmi_vs_count_reg[15]_0\(14),
      O => \hdmi_vs_count0_carry__0_i_5_n_0\
    );
\hdmi_vs_count0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(13),
      I1 => \^hdmi_vs_count_reg[15]_0\(13),
      I2 => hdmi_vf_width_s(12),
      I3 => \^hdmi_vs_count_reg[15]_0\(12),
      O => \hdmi_vs_count0_carry__0_i_6_n_0\
    );
\hdmi_vs_count0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(11),
      I1 => \^hdmi_vs_count_reg[15]_0\(11),
      I2 => hdmi_vf_width_s(10),
      I3 => \^hdmi_vs_count_reg[15]_0\(10),
      O => \hdmi_vs_count0_carry__0_i_7_n_0\
    );
\hdmi_vs_count0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(9),
      I1 => \^hdmi_vs_count_reg[15]_0\(9),
      I2 => hdmi_vf_width_s(8),
      I3 => \^hdmi_vs_count_reg[15]_0\(8),
      O => \hdmi_vs_count0_carry__0_i_8_n_0\
    );
hdmi_vs_count0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(7),
      I1 => hdmi_vf_width_s(7),
      I2 => \^hdmi_vs_count_reg[15]_0\(6),
      I3 => hdmi_vf_width_s(6),
      O => hdmi_vs_count0_carry_i_1_n_0
    );
hdmi_vs_count0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(5),
      I1 => hdmi_vf_width_s(5),
      I2 => \^hdmi_vs_count_reg[15]_0\(4),
      I3 => hdmi_vf_width_s(4),
      O => hdmi_vs_count0_carry_i_2_n_0
    );
hdmi_vs_count0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(3),
      I1 => hdmi_vf_width_s(3),
      I2 => \^hdmi_vs_count_reg[15]_0\(2),
      I3 => hdmi_vf_width_s(2),
      O => hdmi_vs_count0_carry_i_3_n_0
    );
hdmi_vs_count0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(1),
      I1 => hdmi_vf_width_s(1),
      I2 => \^hdmi_vs_count_reg[15]_0\(0),
      I3 => \d_data_cntrl_reg[187]\(48),
      O => hdmi_vs_count0_carry_i_4_n_0
    );
hdmi_vs_count0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(7),
      I1 => \^hdmi_vs_count_reg[15]_0\(7),
      I2 => hdmi_vf_width_s(6),
      I3 => \^hdmi_vs_count_reg[15]_0\(6),
      O => hdmi_vs_count0_carry_i_5_n_0
    );
hdmi_vs_count0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(5),
      I1 => \^hdmi_vs_count_reg[15]_0\(5),
      I2 => hdmi_vf_width_s(4),
      I3 => \^hdmi_vs_count_reg[15]_0\(4),
      O => hdmi_vs_count0_carry_i_6_n_0
    );
hdmi_vs_count0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(3),
      I1 => \^hdmi_vs_count_reg[15]_0\(3),
      I2 => hdmi_vf_width_s(2),
      I3 => \^hdmi_vs_count_reg[15]_0\(2),
      O => hdmi_vs_count0_carry_i_7_n_0
    );
hdmi_vs_count0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hdmi_vf_width_s(1),
      I1 => \^hdmi_vs_count_reg[15]_0\(1),
      I2 => \d_data_cntrl_reg[187]\(48),
      I3 => \^hdmi_vs_count_reg[15]_0\(0),
      O => hdmi_vs_count0_carry_i_8_n_0
    );
\hdmi_vs_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hdmi_vs_count0_carry__0_n_0\,
      I1 => \hdmi_hs_count0_carry__0_n_0\,
      O => hdmi_vs_count
    );
\hdmi_vs_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(0),
      O => \hdmi_vs_count[0]_i_3_n_0\
    );
\hdmi_vs_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[0]_i_2_n_7\,
      Q => \^hdmi_vs_count_reg[15]_0\(0),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_vs_count_reg[0]_i_2_n_0\,
      CO(2) => \hdmi_vs_count_reg[0]_i_2_n_1\,
      CO(1) => \hdmi_vs_count_reg[0]_i_2_n_2\,
      CO(0) => \hdmi_vs_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \hdmi_vs_count_reg[0]_i_2_n_4\,
      O(2) => \hdmi_vs_count_reg[0]_i_2_n_5\,
      O(1) => \hdmi_vs_count_reg[0]_i_2_n_6\,
      O(0) => \hdmi_vs_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => \^hdmi_vs_count_reg[15]_0\(3 downto 1),
      S(0) => \hdmi_vs_count[0]_i_3_n_0\
    );
\hdmi_vs_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[8]_i_1_n_5\,
      Q => \^hdmi_vs_count_reg[15]_0\(10),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[8]_i_1_n_4\,
      Q => \^hdmi_vs_count_reg[15]_0\(11),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[12]_i_1_n_7\,
      Q => \^hdmi_vs_count_reg[15]_0\(12),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vs_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_hdmi_vs_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \hdmi_vs_count_reg[12]_i_1_n_1\,
      CO(1) => \hdmi_vs_count_reg[12]_i_1_n_2\,
      CO(0) => \hdmi_vs_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_vs_count_reg[12]_i_1_n_4\,
      O(2) => \hdmi_vs_count_reg[12]_i_1_n_5\,
      O(1) => \hdmi_vs_count_reg[12]_i_1_n_6\,
      O(0) => \hdmi_vs_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_vs_count_reg[15]_0\(15 downto 12)
    );
\hdmi_vs_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[12]_i_1_n_6\,
      Q => \^hdmi_vs_count_reg[15]_0\(13),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[12]_i_1_n_5\,
      Q => \^hdmi_vs_count_reg[15]_0\(14),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[12]_i_1_n_4\,
      Q => \^hdmi_vs_count_reg[15]_0\(15),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[0]_i_2_n_6\,
      Q => \^hdmi_vs_count_reg[15]_0\(1),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[0]_i_2_n_5\,
      Q => \^hdmi_vs_count_reg[15]_0\(2),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[0]_i_2_n_4\,
      Q => \^hdmi_vs_count_reg[15]_0\(3),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[4]_i_1_n_7\,
      Q => \^hdmi_vs_count_reg[15]_0\(4),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vs_count_reg[0]_i_2_n_0\,
      CO(3) => \hdmi_vs_count_reg[4]_i_1_n_0\,
      CO(2) => \hdmi_vs_count_reg[4]_i_1_n_1\,
      CO(1) => \hdmi_vs_count_reg[4]_i_1_n_2\,
      CO(0) => \hdmi_vs_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_vs_count_reg[4]_i_1_n_4\,
      O(2) => \hdmi_vs_count_reg[4]_i_1_n_5\,
      O(1) => \hdmi_vs_count_reg[4]_i_1_n_6\,
      O(0) => \hdmi_vs_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_vs_count_reg[15]_0\(7 downto 4)
    );
\hdmi_vs_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[4]_i_1_n_6\,
      Q => \^hdmi_vs_count_reg[15]_0\(5),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[4]_i_1_n_5\,
      Q => \^hdmi_vs_count_reg[15]_0\(6),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[4]_i_1_n_4\,
      Q => \^hdmi_vs_count_reg[15]_0\(7),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[8]_i_1_n_7\,
      Q => \^hdmi_vs_count_reg[15]_0\(8),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vs_count_reg[4]_i_1_n_0\,
      CO(3) => \hdmi_vs_count_reg[8]_i_1_n_0\,
      CO(2) => \hdmi_vs_count_reg[8]_i_1_n_1\,
      CO(1) => \hdmi_vs_count_reg[8]_i_1_n_2\,
      CO(0) => \hdmi_vs_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_vs_count_reg[8]_i_1_n_4\,
      O(2) => \hdmi_vs_count_reg[8]_i_1_n_5\,
      O(1) => \hdmi_vs_count_reg[8]_i_1_n_6\,
      O(0) => \hdmi_vs_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_vs_count_reg[15]_0\(11 downto 8)
    );
\hdmi_vs_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[8]_i_1_n_6\,
      Q => \^hdmi_vs_count_reg[15]_0\(9),
      R => hdmi_vs_count
    );
hdmi_vs_de1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_vs_de1_carry_n_0,
      CO(2) => hdmi_vs_de1_carry_n_1,
      CO(1) => hdmi_vs_de1_carry_n_2,
      CO(0) => hdmi_vs_de1_carry_n_3,
      CYINIT => '1',
      DI(3) => hdmi_vs_de1_carry_i_1_n_0,
      DI(2) => hdmi_vs_de1_carry_i_2_n_0,
      DI(1) => hdmi_vs_de1_carry_i_3_n_0,
      DI(0) => hdmi_vs_de1_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_vs_de1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[23]\(3 downto 0)
    );
\hdmi_vs_de1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_vs_de1_carry_n_0,
      CO(3) => hdmi_vs_de1,
      CO(2) => \hdmi_vs_de1_carry__0_n_1\,
      CO(1) => \hdmi_vs_de1_carry__0_n_2\,
      CO(0) => \hdmi_vs_de1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_vs_de1_carry__0_i_1_n_0\,
      DI(2) => \hdmi_vs_de1_carry__0_i_2_n_0\,
      DI(1) => \hdmi_vs_de1_carry__0_i_3_n_0\,
      DI(0) => \hdmi_vs_de1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_vs_de1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[31]\(3 downto 0)
    );
\hdmi_vs_de1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => \d_data_cntrl_reg[187]\(31),
      I2 => \^hdmi_vs_count_reg[15]_0\(14),
      I3 => \d_data_cntrl_reg[187]\(30),
      O => \hdmi_vs_de1_carry__0_i_1_n_0\
    );
\hdmi_vs_de1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(13),
      I1 => \d_data_cntrl_reg[187]\(29),
      I2 => \^hdmi_vs_count_reg[15]_0\(12),
      I3 => \d_data_cntrl_reg[187]\(28),
      O => \hdmi_vs_de1_carry__0_i_2_n_0\
    );
\hdmi_vs_de1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(11),
      I1 => \d_data_cntrl_reg[187]\(27),
      I2 => \^hdmi_vs_count_reg[15]_0\(10),
      I3 => \d_data_cntrl_reg[187]\(26),
      O => \hdmi_vs_de1_carry__0_i_3_n_0\
    );
\hdmi_vs_de1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(9),
      I1 => \d_data_cntrl_reg[187]\(25),
      I2 => \^hdmi_vs_count_reg[15]_0\(8),
      I3 => \d_data_cntrl_reg[187]\(24),
      O => \hdmi_vs_de1_carry__0_i_4_n_0\
    );
hdmi_vs_de1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(7),
      I1 => \d_data_cntrl_reg[187]\(23),
      I2 => \^hdmi_vs_count_reg[15]_0\(6),
      I3 => \d_data_cntrl_reg[187]\(22),
      O => hdmi_vs_de1_carry_i_1_n_0
    );
hdmi_vs_de1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(5),
      I1 => \d_data_cntrl_reg[187]\(21),
      I2 => \^hdmi_vs_count_reg[15]_0\(4),
      I3 => \d_data_cntrl_reg[187]\(20),
      O => hdmi_vs_de1_carry_i_2_n_0
    );
hdmi_vs_de1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(3),
      I1 => \d_data_cntrl_reg[187]\(19),
      I2 => \^hdmi_vs_count_reg[15]_0\(2),
      I3 => \d_data_cntrl_reg[187]\(18),
      O => hdmi_vs_de1_carry_i_3_n_0
    );
hdmi_vs_de1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(1),
      I1 => \d_data_cntrl_reg[187]\(17),
      I2 => \^hdmi_vs_count_reg[15]_0\(0),
      I3 => \d_data_cntrl_reg[187]\(16),
      O => hdmi_vs_de1_carry_i_4_n_0
    );
\hdmi_vs_de1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_vs_de1_inferred__0/i__carry_n_0\,
      CO(2) => \hdmi_vs_de1_inferred__0/i__carry_n_1\,
      CO(1) => \hdmi_vs_de1_inferred__0/i__carry_n_2\,
      CO(0) => \hdmi_vs_de1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_vs_de1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[7]\(3 downto 0)
    );
\hdmi_vs_de1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vs_de1_inferred__0/i__carry_n_0\,
      CO(3) => hdmi_vs_de10_in,
      CO(2) => \hdmi_vs_de1_inferred__0/i__carry__0_n_1\,
      CO(1) => \hdmi_vs_de1_inferred__0/i__carry__0_n_2\,
      CO(0) => \hdmi_vs_de1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_vs_de1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_reg[15]\(3 downto 0)
    );
hdmi_vs_de_2d_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_vs_de,
      Q => hdmi_vs_de_2d_reg_srl2_n_0
    );
hdmi_vs_de_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => hdmi_vs_de10_in,
      I1 => \^hdmi_enable\,
      I2 => hdmi_vs_de1,
      O => hdmi_vs_de_i_1_n_0
    );
hdmi_vs_de_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_vs_de_i_1_n_0,
      Q => hdmi_vs_de,
      R => '0'
    );
hdmi_vsync_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_vs_de_2d_reg_srl2_n_0,
      Q => hdmi_vsync_data_e,
      R => '0'
    );
hdmi_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_vs_2d_reg_srl3_n_0,
      Q => hdmi_vsync,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => \d_data_cntrl_reg[187]\(15),
      I2 => \d_data_cntrl_reg[187]\(14),
      I3 => \^hdmi_vs_count_reg[15]_0\(14),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(15),
      I1 => \d_data_cntrl_reg[187]\(78),
      I2 => \d_data_cntrl_reg[187]\(77),
      I3 => \^out\(14),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(13),
      I1 => \d_data_cntrl_reg[187]\(13),
      I2 => \d_data_cntrl_reg[187]\(12),
      I3 => \^hdmi_vs_count_reg[15]_0\(12),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(13),
      I1 => \d_data_cntrl_reg[187]\(76),
      I2 => \d_data_cntrl_reg[187]\(75),
      I3 => \^out\(12),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(11),
      I1 => \d_data_cntrl_reg[187]\(11),
      I2 => \d_data_cntrl_reg[187]\(10),
      I3 => \^hdmi_vs_count_reg[15]_0\(10),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(11),
      I1 => \d_data_cntrl_reg[187]\(74),
      I2 => \d_data_cntrl_reg[187]\(73),
      I3 => \^out\(10),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(9),
      I1 => \d_data_cntrl_reg[187]\(9),
      I2 => \d_data_cntrl_reg[187]\(8),
      I3 => \^hdmi_vs_count_reg[15]_0\(8),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(9),
      I1 => \d_data_cntrl_reg[187]\(72),
      I2 => \d_data_cntrl_reg[187]\(71),
      I3 => \^out\(8),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(7),
      I1 => \d_data_cntrl_reg[187]\(7),
      I2 => \d_data_cntrl_reg[187]\(6),
      I3 => \^hdmi_vs_count_reg[15]_0\(6),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(7),
      I1 => \d_data_cntrl_reg[187]\(70),
      I2 => \d_data_cntrl_reg[187]\(69),
      I3 => \^out\(6),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(5),
      I1 => \d_data_cntrl_reg[187]\(5),
      I2 => \d_data_cntrl_reg[187]\(4),
      I3 => \^hdmi_vs_count_reg[15]_0\(4),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(5),
      I1 => \d_data_cntrl_reg[187]\(68),
      I2 => \d_data_cntrl_reg[187]\(67),
      I3 => \^out\(4),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(3),
      I1 => \d_data_cntrl_reg[187]\(3),
      I2 => \d_data_cntrl_reg[187]\(2),
      I3 => \^hdmi_vs_count_reg[15]_0\(2),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(3),
      I1 => \d_data_cntrl_reg[187]\(66),
      I2 => \d_data_cntrl_reg[187]\(65),
      I3 => \^out\(2),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(1),
      I1 => \d_data_cntrl_reg[187]\(1),
      I2 => \d_data_cntrl_reg[187]\(0),
      I3 => \^hdmi_vs_count_reg[15]_0\(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(1),
      I1 => \d_data_cntrl_reg[187]\(64),
      I2 => \d_data_cntrl_reg[187]\(63),
      I3 => \^out\(0),
      O => \i__carry_i_4__0_n_0\
    );
i_csc_RGB2CrYCb: entity work.system_axi_hdmi_core_0_ad_csc_RGB2CrYCb
     port map (
      CrYCb_data(23 downto 0) => hdmi_csc_data_s(23 downto 0),
      Q(23 downto 0) => hdmi_data(23 downto 0),
      \d_data_cntrl_reg[186]\(0) => \d_data_cntrl_reg[187]\(126),
      hdmi_24_data_e_reg => i_csc_RGB2CrYCb_n_2,
      hdmi_24_hsync_reg => i_csc_RGB2CrYCb_n_0,
      hdmi_24_vsync_reg => i_csc_RGB2CrYCb_n_1,
      hdmi_clk => hdmi_clk,
      hdmi_data_e => hdmi_data_e,
      hdmi_es_hs_de_reg => i_csc_RGB2CrYCb_n_4,
      hdmi_es_vs_de_reg => i_csc_RGB2CrYCb_n_3,
      hdmi_hsync => hdmi_hsync,
      hdmi_hsync_data_e => hdmi_hsync_data_e,
      hdmi_vsync => hdmi_vsync,
      hdmi_vsync_data_e => hdmi_vsync_data_e
    );
i_mem: entity work.system_axi_hdmi_core_0_ad_mem
     port map (
      ADDRARDADDR(8) => \hdmi_raddr_reg_n_0_[9]\,
      ADDRARDADDR(7) => p_7_in,
      ADDRARDADDR(6) => p_6_in,
      ADDRARDADDR(5) => p_5_in,
      ADDRARDADDR(4) => p_4_in,
      ADDRARDADDR(3) => p_3_in,
      ADDRARDADDR(2) => \p_2_in__0\,
      ADDRARDADDR(1) => p_1_in,
      ADDRARDADDR(0) => \hdmi_raddr_reg_n_0_[1]\,
      CO(0) => \hdmi_tpm_oos0_carry__0_n_0\,
      Q(8 downto 0) => Q(8 downto 0),
      S(3) => i_mem_n_0,
      S(2) => i_mem_n_1,
      S(1) => i_mem_n_2,
      S(0) => i_mem_n_3,
      hdmi_clk => hdmi_clk,
      \hdmi_data_reg[0]\ => \hdmi_data_reg[0]_0\,
      \hdmi_data_reg[10]\ => \hdmi_data_reg[10]_0\,
      \hdmi_data_reg[11]\ => \hdmi_data_reg[11]_0\,
      \hdmi_data_reg[12]\ => \hdmi_data_reg[12]_0\,
      \hdmi_data_reg[13]\ => \hdmi_data_reg[13]_0\,
      \hdmi_data_reg[14]\ => \hdmi_data_reg[14]_0\,
      \hdmi_data_reg[15]\ => \hdmi_data_reg[15]_0\,
      \hdmi_data_reg[16]\ => \hdmi_data_reg[16]_0\,
      \hdmi_data_reg[17]\ => \hdmi_data_reg[17]_0\,
      \hdmi_data_reg[18]\ => \hdmi_data_reg[18]_0\,
      \hdmi_data_reg[19]\ => \hdmi_data_reg[19]_0\,
      \hdmi_data_reg[1]\ => \hdmi_data_reg[1]_0\,
      \hdmi_data_reg[20]\ => \hdmi_data_reg[20]_0\,
      \hdmi_data_reg[21]\ => \hdmi_data_reg[21]_0\,
      \hdmi_data_reg[22]\ => \hdmi_data_reg[22]_0\,
      \hdmi_data_reg[23]\ => \hdmi_data_reg[23]_0\,
      \hdmi_data_reg[2]\ => \hdmi_data_reg[2]_0\,
      \hdmi_data_reg[3]\ => \hdmi_data_reg[3]_0\,
      \hdmi_data_reg[4]\ => \hdmi_data_reg[4]_0\,
      \hdmi_data_reg[5]\ => \hdmi_data_reg[5]_0\,
      \hdmi_data_reg[6]\ => \hdmi_data_reg[6]_0\,
      \hdmi_data_reg[7]\ => \hdmi_data_reg[7]_0\,
      \hdmi_data_reg[8]\ => \hdmi_data_reg[8]_0\,
      \hdmi_data_reg[9]\ => \hdmi_data_reg[9]_0\,
      hdmi_data_sel_2d => hdmi_data_sel_2d,
      hdmi_de_2d => hdmi_de_2d,
      \hdmi_tpm_data_reg[23]\(23 downto 0) => \^hdmi_tpm_data_reg[23]_0\(23 downto 0),
      hdmi_tpm_oos_reg(3) => i_mem_n_16,
      hdmi_tpm_oos_reg(2) => i_mem_n_17,
      hdmi_tpm_oos_reg(1) => i_mem_n_18,
      hdmi_tpm_oos_reg(0) => i_mem_n_19,
      hdmi_tpm_oos_reg_0 => i_mem_n_32,
      m_axis_mm2s_clk => m_axis_mm2s_clk,
      \vdma_wdata_reg[47]\(47 downto 0) => \vdma_wdata_reg[47]\(47 downto 0),
      vdma_wr_reg(0) => vdma_wr_reg(0)
    );
i_ss_444to422: entity work.system_axi_hdmi_core_0_ad_ss_444to422
     port map (
      \d_data_cntrl_reg[187]\(0) => \d_data_cntrl_reg[187]\(127),
      hdmi_16_hsync_reg => i_ss_444to422_n_0,
      hdmi_16_vsync_reg => i_ss_444to422_n_1,
      hdmi_36_data(23 downto 0) => \^hdmi_36_data\(23 downto 0),
      hdmi_36_hsync => \^hdmi_36_hsync\,
      hdmi_36_vsync => \^hdmi_36_vsync\,
      hdmi_clk => hdmi_clk,
      hdmi_es_data(0) => hdmi_es_data(7),
      \hdmi_es_data_reg[0]\ => i_ss_444to422_n_28,
      \hdmi_es_data_reg[0]_0\ => i_ss_444to422_n_37,
      \hdmi_es_data_reg[10]\ => i_ss_444to422_n_34,
      \hdmi_es_data_reg[11]\ => i_ss_444to422_n_33,
      \hdmi_es_data_reg[12]\ => i_ss_444to422_n_31,
      \hdmi_es_data_reg[13]\ => i_ss_444to422_n_30,
      \hdmi_es_data_reg[14]\ => i_ss_444to422_n_29,
      \hdmi_es_data_reg[1]\ => i_ss_444to422_n_27,
      \hdmi_es_data_reg[2]\ => i_ss_444to422_n_26,
      \hdmi_es_data_reg[3]\ => i_ss_444to422_n_25,
      \hdmi_es_data_reg[4]\ => i_ss_444to422_n_22,
      \hdmi_es_data_reg[5]\ => i_ss_444to422_n_21,
      \hdmi_es_data_reg[6]\ => i_ss_444to422_n_20,
      \hdmi_es_data_reg[8]\ => i_ss_444to422_n_36,
      \hdmi_es_data_reg[9]\ => i_ss_444to422_n_35,
      hdmi_es_hs_de_reg => i_ss_444to422_n_3,
      hdmi_es_vs_de_reg => i_ss_444to422_n_2,
      hdmi_hsync_data_e_reg => i_csc_RGB2CrYCb_n_4,
      hdmi_vsync_data_e_reg => i_csc_RGB2CrYCb_n_3,
      p_2_out(0) => p_2_out(7),
      s422_data(15 downto 0) => hdmi_ss_data_s(15 downto 0),
      s422_sync(0) => i_ss_444to422_n_24,
      s444_de => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_axi_hdmi_tx is
  port (
    hdmi_clk : in STD_LOGIC;
    hdmi_out_clk : out STD_LOGIC;
    hdmi_16_hsync : out STD_LOGIC;
    hdmi_16_vsync : out STD_LOGIC;
    hdmi_16_data_e : out STD_LOGIC;
    hdmi_16_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_16_es_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_24_hsync : out STD_LOGIC;
    hdmi_24_vsync : out STD_LOGIC;
    hdmi_24_data_e : out STD_LOGIC;
    hdmi_24_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_36_hsync : out STD_LOGIC;
    hdmi_36_vsync : out STD_LOGIC;
    hdmi_36_data_e : out STD_LOGIC;
    hdmi_36_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axis_mm2s_clk : in STD_LOGIC;
    m_axis_mm2s_fsync : out STD_LOGIC;
    m_axis_mm2s_fsync_ret : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_mm2s_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_tlast : in STD_LOGIC;
    m_axis_mm2s_tready : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ALTERA_5SERIES : integer;
  attribute ALTERA_5SERIES of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 16;
  attribute C_S_AXI_MIN_SIZE : integer;
  attribute C_S_AXI_MIN_SIZE of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 65535;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_axi_hdmi_tx : entity is "axi_hdmi_tx";
  attribute PCORE_Cr_Cb_N : integer;
  attribute PCORE_Cr_Cb_N of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute PCORE_DEVICE_TYPE : integer;
  attribute PCORE_DEVICE_TYPE of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute PCORE_EMBEDDED_SYNC : integer;
  attribute PCORE_EMBEDDED_SYNC of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute PCORE_ID : integer;
  attribute PCORE_ID of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute XILINX_7SERIES : integer;
  attribute XILINX_7SERIES of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute XILINX_ULTRASCALE : integer;
  attribute XILINX_ULTRASCALE of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 1;
end system_axi_hdmi_core_0_axi_hdmi_tx;

architecture STRUCTURE of system_axi_hdmi_core_0_axi_hdmi_tx is
  signal \<const0>\ : STD_LOGIC;
  signal \^hdmi_36_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^hdmi_36_data_e\ : STD_LOGIC;
  signal \^hdmi_36_hsync\ : STD_LOGIC;
  signal \^hdmi_36_vsync\ : STD_LOGIC;
  signal hdmi_csc_bypass_s : STD_LOGIC;
  signal hdmi_enable : STD_LOGIC;
  signal hdmi_enable0 : STD_LOGIC;
  signal hdmi_fs_toggle_s : STD_LOGIC;
  signal hdmi_full_range_s : STD_LOGIC;
  signal hdmi_he_max_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_he_min_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_hl_width_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal hdmi_hs_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_hs_width_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_raddr_g_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hdmi_rst : STD_LOGIC;
  signal hdmi_status_s : STD_LOGIC;
  signal hdmi_tpm_data_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_tpm_oos_s : STD_LOGIC;
  signal hdmi_ve_max_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_ve_min_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_vf_width_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal hdmi_vs1 : STD_LOGIC;
  signal hdmi_vs_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_vs_width_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_tx_core_n_67 : STD_LOGIC;
  signal i_tx_core_n_68 : STD_LOGIC;
  signal i_tx_core_n_69 : STD_LOGIC;
  signal i_tx_core_n_70 : STD_LOGIC;
  signal i_tx_core_n_71 : STD_LOGIC;
  signal i_tx_core_n_72 : STD_LOGIC;
  signal i_tx_core_n_73 : STD_LOGIC;
  signal i_tx_core_n_74 : STD_LOGIC;
  signal i_tx_core_n_75 : STD_LOGIC;
  signal i_tx_core_n_76 : STD_LOGIC;
  signal i_tx_core_n_77 : STD_LOGIC;
  signal i_tx_core_n_78 : STD_LOGIC;
  signal i_tx_core_n_79 : STD_LOGIC;
  signal i_tx_core_n_80 : STD_LOGIC;
  signal i_tx_core_n_81 : STD_LOGIC;
  signal i_tx_core_n_82 : STD_LOGIC;
  signal i_tx_core_n_83 : STD_LOGIC;
  signal i_tx_core_n_84 : STD_LOGIC;
  signal i_tx_core_n_85 : STD_LOGIC;
  signal i_tx_core_n_86 : STD_LOGIC;
  signal i_tx_core_n_87 : STD_LOGIC;
  signal i_tx_core_n_88 : STD_LOGIC;
  signal i_tx_core_n_89 : STD_LOGIC;
  signal i_tx_core_n_90 : STD_LOGIC;
  signal i_up_axi_n_10 : STD_LOGIC;
  signal i_up_axi_n_16 : STD_LOGIC;
  signal i_up_axi_n_18 : STD_LOGIC;
  signal i_up_axi_n_19 : STD_LOGIC;
  signal i_up_axi_n_20 : STD_LOGIC;
  signal i_up_axi_n_21 : STD_LOGIC;
  signal i_up_axi_n_22 : STD_LOGIC;
  signal i_up_axi_n_23 : STD_LOGIC;
  signal i_up_axi_n_24 : STD_LOGIC;
  signal i_up_axi_n_25 : STD_LOGIC;
  signal i_up_axi_n_26 : STD_LOGIC;
  signal i_up_axi_n_27 : STD_LOGIC;
  signal i_up_axi_n_28 : STD_LOGIC;
  signal i_up_axi_n_29 : STD_LOGIC;
  signal i_up_axi_n_30 : STD_LOGIC;
  signal i_up_axi_n_31 : STD_LOGIC;
  signal i_up_axi_n_32 : STD_LOGIC;
  signal i_up_axi_n_33 : STD_LOGIC;
  signal i_up_axi_n_34 : STD_LOGIC;
  signal i_up_axi_n_35 : STD_LOGIC;
  signal i_up_axi_n_36 : STD_LOGIC;
  signal i_up_axi_n_37 : STD_LOGIC;
  signal i_up_axi_n_38 : STD_LOGIC;
  signal i_up_axi_n_39 : STD_LOGIC;
  signal i_up_axi_n_40 : STD_LOGIC;
  signal i_up_axi_n_41 : STD_LOGIC;
  signal i_up_axi_n_42 : STD_LOGIC;
  signal i_up_axi_n_43 : STD_LOGIC;
  signal i_up_axi_n_44 : STD_LOGIC;
  signal i_up_axi_n_45 : STD_LOGIC;
  signal i_up_axi_n_46 : STD_LOGIC;
  signal i_up_axi_n_47 : STD_LOGIC;
  signal i_up_axi_n_48 : STD_LOGIC;
  signal i_up_axi_n_49 : STD_LOGIC;
  signal i_up_axi_n_51 : STD_LOGIC;
  signal i_up_axi_n_52 : STD_LOGIC;
  signal i_up_axi_n_53 : STD_LOGIC;
  signal i_up_axi_n_54 : STD_LOGIC;
  signal i_up_axi_n_55 : STD_LOGIC;
  signal i_up_axi_n_56 : STD_LOGIC;
  signal i_up_axi_n_57 : STD_LOGIC;
  signal i_up_axi_n_58 : STD_LOGIC;
  signal i_up_axi_n_59 : STD_LOGIC;
  signal i_up_axi_n_6 : STD_LOGIC;
  signal i_up_axi_n_60 : STD_LOGIC;
  signal i_up_axi_n_61 : STD_LOGIC;
  signal i_up_axi_n_62 : STD_LOGIC;
  signal i_up_axi_n_63 : STD_LOGIC;
  signal i_up_axi_n_64 : STD_LOGIC;
  signal i_up_axi_n_65 : STD_LOGIC;
  signal i_up_axi_n_66 : STD_LOGIC;
  signal i_up_axi_n_67 : STD_LOGIC;
  signal i_up_axi_n_68 : STD_LOGIC;
  signal i_up_axi_n_69 : STD_LOGIC;
  signal i_up_axi_n_70 : STD_LOGIC;
  signal i_up_axi_n_71 : STD_LOGIC;
  signal i_up_axi_n_72 : STD_LOGIC;
  signal i_up_axi_n_73 : STD_LOGIC;
  signal i_up_axi_n_74 : STD_LOGIC;
  signal i_up_axi_n_75 : STD_LOGIC;
  signal i_up_axi_n_76 : STD_LOGIC;
  signal i_up_axi_n_77 : STD_LOGIC;
  signal i_up_axi_n_78 : STD_LOGIC;
  signal i_up_axi_n_79 : STD_LOGIC;
  signal i_up_axi_n_80 : STD_LOGIC;
  signal i_up_axi_n_81 : STD_LOGIC;
  signal i_up_axi_n_82 : STD_LOGIC;
  signal i_up_axi_n_83 : STD_LOGIC;
  signal i_up_axi_n_84 : STD_LOGIC;
  signal i_up_axi_n_85 : STD_LOGIC;
  signal i_up_axi_n_86 : STD_LOGIC;
  signal i_up_axi_n_87 : STD_LOGIC;
  signal i_up_axi_n_89 : STD_LOGIC;
  signal i_up_axi_n_90 : STD_LOGIC;
  signal i_up_axi_n_91 : STD_LOGIC;
  signal i_up_axi_n_92 : STD_LOGIC;
  signal i_up_axi_n_93 : STD_LOGIC;
  signal i_up_axi_n_94 : STD_LOGIC;
  signal i_up_axi_n_95 : STD_LOGIC;
  signal i_up_n_1 : STD_LOGIC;
  signal i_up_n_166 : STD_LOGIC;
  signal i_up_n_167 : STD_LOGIC;
  signal i_up_n_199 : STD_LOGIC;
  signal i_up_n_2 : STD_LOGIC;
  signal i_up_n_200 : STD_LOGIC;
  signal i_up_n_201 : STD_LOGIC;
  signal i_up_n_330 : STD_LOGIC;
  signal i_up_n_331 : STD_LOGIC;
  signal i_up_n_332 : STD_LOGIC;
  signal i_up_n_333 : STD_LOGIC;
  signal i_up_n_334 : STD_LOGIC;
  signal i_up_n_335 : STD_LOGIC;
  signal i_up_n_336 : STD_LOGIC;
  signal i_up_n_337 : STD_LOGIC;
  signal i_up_n_338 : STD_LOGIC;
  signal i_up_n_339 : STD_LOGIC;
  signal i_up_n_340 : STD_LOGIC;
  signal i_up_n_341 : STD_LOGIC;
  signal i_up_n_343 : STD_LOGIC;
  signal i_up_n_344 : STD_LOGIC;
  signal i_up_n_345 : STD_LOGIC;
  signal i_up_n_346 : STD_LOGIC;
  signal i_up_n_347 : STD_LOGIC;
  signal i_up_n_348 : STD_LOGIC;
  signal i_up_n_349 : STD_LOGIC;
  signal i_up_n_350 : STD_LOGIC;
  signal i_up_n_351 : STD_LOGIC;
  signal i_up_n_352 : STD_LOGIC;
  signal i_up_n_353 : STD_LOGIC;
  signal i_up_n_354 : STD_LOGIC;
  signal i_up_n_355 : STD_LOGIC;
  signal i_up_n_356 : STD_LOGIC;
  signal i_up_n_357 : STD_LOGIC;
  signal i_up_n_358 : STD_LOGIC;
  signal i_up_n_359 : STD_LOGIC;
  signal i_up_n_360 : STD_LOGIC;
  signal i_up_n_361 : STD_LOGIC;
  signal i_up_n_362 : STD_LOGIC;
  signal i_up_n_363 : STD_LOGIC;
  signal i_up_n_364 : STD_LOGIC;
  signal i_up_n_365 : STD_LOGIC;
  signal i_up_n_366 : STD_LOGIC;
  signal i_up_n_367 : STD_LOGIC;
  signal i_up_n_368 : STD_LOGIC;
  signal i_up_n_369 : STD_LOGIC;
  signal i_up_n_370 : STD_LOGIC;
  signal i_up_n_371 : STD_LOGIC;
  signal i_up_n_372 : STD_LOGIC;
  signal i_up_n_373 : STD_LOGIC;
  signal i_up_n_374 : STD_LOGIC;
  signal i_up_n_375 : STD_LOGIC;
  signal i_up_n_376 : STD_LOGIC;
  signal i_up_n_377 : STD_LOGIC;
  signal i_up_n_378 : STD_LOGIC;
  signal i_up_n_379 : STD_LOGIC;
  signal i_up_n_380 : STD_LOGIC;
  signal i_up_n_381 : STD_LOGIC;
  signal i_up_n_382 : STD_LOGIC;
  signal i_up_n_383 : STD_LOGIC;
  signal i_up_n_384 : STD_LOGIC;
  signal i_up_n_385 : STD_LOGIC;
  signal i_up_n_386 : STD_LOGIC;
  signal i_up_n_387 : STD_LOGIC;
  signal i_up_n_388 : STD_LOGIC;
  signal i_up_n_389 : STD_LOGIC;
  signal i_up_n_390 : STD_LOGIC;
  signal i_up_n_391 : STD_LOGIC;
  signal i_up_n_392 : STD_LOGIC;
  signal i_up_n_393 : STD_LOGIC;
  signal i_up_n_394 : STD_LOGIC;
  signal i_up_n_395 : STD_LOGIC;
  signal i_up_n_396 : STD_LOGIC;
  signal i_up_n_397 : STD_LOGIC;
  signal i_up_n_398 : STD_LOGIC;
  signal i_up_n_399 : STD_LOGIC;
  signal i_up_n_400 : STD_LOGIC;
  signal i_up_n_401 : STD_LOGIC;
  signal i_up_n_402 : STD_LOGIC;
  signal i_up_n_403 : STD_LOGIC;
  signal i_up_n_404 : STD_LOGIC;
  signal i_up_n_405 : STD_LOGIC;
  signal i_up_n_406 : STD_LOGIC;
  signal i_up_n_407 : STD_LOGIC;
  signal i_up_n_408 : STD_LOGIC;
  signal i_up_n_409 : STD_LOGIC;
  signal i_up_n_410 : STD_LOGIC;
  signal i_up_n_411 : STD_LOGIC;
  signal i_up_n_412 : STD_LOGIC;
  signal i_up_n_413 : STD_LOGIC;
  signal i_up_n_414 : STD_LOGIC;
  signal i_up_n_415 : STD_LOGIC;
  signal i_up_n_416 : STD_LOGIC;
  signal i_up_n_417 : STD_LOGIC;
  signal i_up_n_418 : STD_LOGIC;
  signal i_up_n_419 : STD_LOGIC;
  signal i_up_n_420 : STD_LOGIC;
  signal i_up_n_421 : STD_LOGIC;
  signal i_up_n_422 : STD_LOGIC;
  signal i_up_n_423 : STD_LOGIC;
  signal i_up_n_424 : STD_LOGIC;
  signal i_up_n_425 : STD_LOGIC;
  signal i_up_n_426 : STD_LOGIC;
  signal i_up_n_427 : STD_LOGIC;
  signal i_up_n_428 : STD_LOGIC;
  signal i_up_n_429 : STD_LOGIC;
  signal i_up_n_430 : STD_LOGIC;
  signal i_up_n_431 : STD_LOGIC;
  signal i_up_n_432 : STD_LOGIC;
  signal i_up_n_433 : STD_LOGIC;
  signal i_up_n_434 : STD_LOGIC;
  signal i_up_n_435 : STD_LOGIC;
  signal i_up_n_436 : STD_LOGIC;
  signal i_up_n_437 : STD_LOGIC;
  signal i_up_n_438 : STD_LOGIC;
  signal i_up_n_471 : STD_LOGIC;
  signal i_up_n_5 : STD_LOGIC;
  signal i_up_n_536 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_const_rgb : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal up_const_rgb0 : STD_LOGIC;
  signal up_csc_bypass : STD_LOGIC;
  signal up_d_count : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal up_full_range : STD_LOGIC;
  signal up_he_max : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_he_max0 : STD_LOGIC;
  signal up_he_min : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_hl_active : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_hl_active0 : STD_LOGIC;
  signal up_hl_width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_hs_width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_hs_width0 : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal up_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_resetn : STD_LOGIC;
  signal up_rreq_s : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_scratch0 : STD_LOGIC;
  signal up_srcsel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_vdma_ovf_s : STD_LOGIC;
  signal up_vdma_unf_s : STD_LOGIC;
  signal up_ve_max : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_ve_max0 : STD_LOGIC;
  signal up_ve_min : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_vf_active : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_vf_active0 : STD_LOGIC;
  signal up_vf_width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_vs_width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_vs_width0 : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal up_waddr_s : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_wreq_s : STD_LOGIC;
  signal vdma_fs_ret_toggle_s : STD_LOGIC;
  signal vdma_fs_waddr_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vdma_ovf_s : STD_LOGIC;
  signal vdma_rst : STD_LOGIC;
  signal vdma_tpm_oos_s : STD_LOGIC;
  signal vdma_unf_s : STD_LOGIC;
  signal vdma_waddr_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vdma_wdata_s : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal vdma_wr_s : STD_LOGIC;
  signal NLW_i_clk_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_clk_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_clk_oddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_clk_oddr : label is "TRUE";
begin
  hdmi_24_data(23 downto 20) <= \^hdmi_36_data\(27 downto 24);
  hdmi_24_data(19 downto 16) <= \^hdmi_36_data\(31 downto 28);
  hdmi_24_data(15 downto 12) <= \^hdmi_36_data\(15 downto 12);
  hdmi_24_data(11 downto 8) <= \^hdmi_36_data\(19 downto 16);
  hdmi_24_data(7 downto 4) <= \^hdmi_36_data\(3 downto 0);
  hdmi_24_data(3 downto 0) <= \^hdmi_36_data\(7 downto 4);
  hdmi_24_data_e <= \^hdmi_36_data_e\;
  hdmi_24_hsync <= \^hdmi_36_hsync\;
  hdmi_24_vsync <= \^hdmi_36_vsync\;
  hdmi_36_data(35 downto 32) <= \^hdmi_36_data\(27 downto 24);
  hdmi_36_data(31 downto 24) <= \^hdmi_36_data\(31 downto 24);
  hdmi_36_data(23 downto 20) <= \^hdmi_36_data\(15 downto 12);
  hdmi_36_data(19 downto 12) <= \^hdmi_36_data\(19 downto 12);
  hdmi_36_data(11 downto 8) <= \^hdmi_36_data\(3 downto 0);
  hdmi_36_data(7 downto 0) <= \^hdmi_36_data\(7 downto 0);
  hdmi_36_data_e <= \^hdmi_36_data_e\;
  hdmi_36_hsync <= \^hdmi_36_hsync\;
  hdmi_36_vsync <= \^hdmi_36_vsync\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_clk_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => hdmi_out_clk,
      R => NLW_i_clk_oddr_R_UNCONNECTED,
      S => NLW_i_clk_oddr_S_UNCONNECTED
    );
i_tx_core: entity work.system_axi_hdmi_core_0_axi_hdmi_tx_core
     port map (
      CO(0) => hdmi_vs1,
      D(23) => i_up_n_411,
      D(22) => i_up_n_412,
      D(21) => i_up_n_413,
      D(20) => i_up_n_414,
      D(19) => i_up_n_415,
      D(18) => i_up_n_416,
      D(17) => i_up_n_417,
      D(16) => i_up_n_418,
      D(15) => i_up_n_419,
      D(14) => i_up_n_420,
      D(13) => i_up_n_421,
      D(12) => i_up_n_422,
      D(11) => i_up_n_423,
      D(10) => i_up_n_424,
      D(9) => i_up_n_425,
      D(8) => i_up_n_426,
      D(7) => i_up_n_427,
      D(6) => i_up_n_428,
      D(5) => i_up_n_429,
      D(4) => i_up_n_430,
      D(3) => i_up_n_431,
      D(2) => i_up_n_432,
      D(1) => i_up_n_433,
      D(0) => i_up_n_434,
      DI(3) => i_up_n_347,
      DI(2) => i_up_n_348,
      DI(1) => i_up_n_349,
      DI(0) => i_up_n_350,
      E(0) => \^hdmi_36_data_e\,
      Q(8 downto 0) => vdma_waddr_s(8 downto 0),
      S(3) => i_up_n_338,
      S(2) => i_up_n_339,
      S(1) => i_up_n_340,
      S(0) => i_up_n_341,
      SR(0) => hdmi_rst,
      \d_data_cntrl_reg[103]\(3) => i_up_n_395,
      \d_data_cntrl_reg[103]\(2) => i_up_n_396,
      \d_data_cntrl_reg[103]\(1) => i_up_n_397,
      \d_data_cntrl_reg[103]\(0) => i_up_n_398,
      \d_data_cntrl_reg[111]\(3) => i_up_n_399,
      \d_data_cntrl_reg[111]\(2) => i_up_n_400,
      \d_data_cntrl_reg[111]\(1) => i_up_n_401,
      \d_data_cntrl_reg[111]\(0) => i_up_n_402,
      \d_data_cntrl_reg[119]\(3) => i_up_n_356,
      \d_data_cntrl_reg[119]\(2) => i_up_n_357,
      \d_data_cntrl_reg[119]\(1) => i_up_n_358,
      \d_data_cntrl_reg[119]\(0) => i_up_n_359,
      \d_data_cntrl_reg[127]\(3) => i_up_n_360,
      \d_data_cntrl_reg[127]\(2) => i_up_n_361,
      \d_data_cntrl_reg[127]\(1) => i_up_n_362,
      \d_data_cntrl_reg[127]\(0) => i_up_n_363,
      \d_data_cntrl_reg[136]\(3) => i_up_n_334,
      \d_data_cntrl_reg[136]\(2) => i_up_n_335,
      \d_data_cntrl_reg[136]\(1) => i_up_n_336,
      \d_data_cntrl_reg[136]\(0) => i_up_n_337,
      \d_data_cntrl_reg[140]\(3) => i_up_n_330,
      \d_data_cntrl_reg[140]\(2) => i_up_n_331,
      \d_data_cntrl_reg[140]\(1) => i_up_n_332,
      \d_data_cntrl_reg[140]\(0) => i_up_n_333,
      \d_data_cntrl_reg[143]\(2) => i_up_n_199,
      \d_data_cntrl_reg[143]\(1) => i_up_n_200,
      \d_data_cntrl_reg[143]\(0) => i_up_n_201,
      \d_data_cntrl_reg[15]\(3) => i_up_n_391,
      \d_data_cntrl_reg[15]\(2) => i_up_n_392,
      \d_data_cntrl_reg[15]\(1) => i_up_n_393,
      \d_data_cntrl_reg[15]\(0) => i_up_n_394,
      \d_data_cntrl_reg[187]\(127) => hdmi_full_range_s,
      \d_data_cntrl_reg[187]\(126) => hdmi_csc_bypass_s,
      \d_data_cntrl_reg[187]\(125 downto 111) => hdmi_hl_width_s(14 downto 0),
      \d_data_cntrl_reg[187]\(110 downto 95) => hdmi_hs_width_s(15 downto 0),
      \d_data_cntrl_reg[187]\(94 downto 79) => hdmi_he_max_s(15 downto 0),
      \d_data_cntrl_reg[187]\(78 downto 63) => hdmi_he_min_s(15 downto 0),
      \d_data_cntrl_reg[187]\(62 downto 48) => hdmi_vf_width_s(14 downto 0),
      \d_data_cntrl_reg[187]\(47 downto 32) => hdmi_vs_width_s(15 downto 0),
      \d_data_cntrl_reg[187]\(31 downto 16) => hdmi_ve_max_s(15 downto 0),
      \d_data_cntrl_reg[187]\(15 downto 0) => hdmi_ve_min_s(15 downto 0),
      \d_data_cntrl_reg[23]\(3) => i_up_n_379,
      \d_data_cntrl_reg[23]\(2) => i_up_n_380,
      \d_data_cntrl_reg[23]\(1) => i_up_n_381,
      \d_data_cntrl_reg[23]\(0) => i_up_n_382,
      \d_data_cntrl_reg[31]\(3) => i_up_n_383,
      \d_data_cntrl_reg[31]\(2) => i_up_n_384,
      \d_data_cntrl_reg[31]\(1) => i_up_n_385,
      \d_data_cntrl_reg[31]\(0) => i_up_n_386,
      \d_data_cntrl_reg[42]\(3) => i_up_n_343,
      \d_data_cntrl_reg[42]\(2) => i_up_n_344,
      \d_data_cntrl_reg[42]\(1) => i_up_n_345,
      \d_data_cntrl_reg[42]\(0) => i_up_n_346,
      \d_data_cntrl_reg[44]\(0) => i_up_n_355,
      \d_data_cntrl_reg[47]\(3) => i_up_n_351,
      \d_data_cntrl_reg[47]\(2) => i_up_n_352,
      \d_data_cntrl_reg[47]\(1) => i_up_n_353,
      \d_data_cntrl_reg[47]\(0) => i_up_n_354,
      \d_data_cntrl_reg[52]\(3) => i_up_n_375,
      \d_data_cntrl_reg[52]\(2) => i_up_n_376,
      \d_data_cntrl_reg[52]\(1) => i_up_n_377,
      \d_data_cntrl_reg[52]\(0) => i_up_n_378,
      \d_data_cntrl_reg[56]\(3) => i_up_n_371,
      \d_data_cntrl_reg[56]\(2) => i_up_n_372,
      \d_data_cntrl_reg[56]\(1) => i_up_n_373,
      \d_data_cntrl_reg[56]\(0) => i_up_n_374,
      \d_data_cntrl_reg[60]\(3) => i_up_n_367,
      \d_data_cntrl_reg[60]\(2) => i_up_n_368,
      \d_data_cntrl_reg[60]\(1) => i_up_n_369,
      \d_data_cntrl_reg[60]\(0) => i_up_n_370,
      \d_data_cntrl_reg[63]\(2) => i_up_n_364,
      \d_data_cntrl_reg[63]\(1) => i_up_n_365,
      \d_data_cntrl_reg[63]\(0) => i_up_n_366,
      \d_data_cntrl_reg[7]\(3) => i_up_n_387,
      \d_data_cntrl_reg[7]\(2) => i_up_n_388,
      \d_data_cntrl_reg[7]\(1) => i_up_n_389,
      \d_data_cntrl_reg[7]\(0) => i_up_n_390,
      \d_data_cntrl_reg[87]\(3) => i_up_n_403,
      \d_data_cntrl_reg[87]\(2) => i_up_n_404,
      \d_data_cntrl_reg[87]\(1) => i_up_n_405,
      \d_data_cntrl_reg[87]\(0) => i_up_n_406,
      \d_data_cntrl_reg[95]\(3) => i_up_n_407,
      \d_data_cntrl_reg[95]\(2) => i_up_n_408,
      \d_data_cntrl_reg[95]\(1) => i_up_n_409,
      \d_data_cntrl_reg[95]\(0) => i_up_n_410,
      hdmi_16_data(15 downto 0) => hdmi_16_data(15 downto 0),
      hdmi_16_data_e => hdmi_16_data_e,
      hdmi_16_es_data(15 downto 0) => hdmi_16_es_data(15 downto 0),
      hdmi_16_hsync => hdmi_16_hsync,
      hdmi_16_vsync => hdmi_16_vsync,
      hdmi_36_data(23 downto 20) => \^hdmi_36_data\(27 downto 24),
      hdmi_36_data(19 downto 16) => \^hdmi_36_data\(31 downto 28),
      hdmi_36_data(15 downto 12) => \^hdmi_36_data\(15 downto 12),
      hdmi_36_data(11 downto 8) => \^hdmi_36_data\(19 downto 16),
      hdmi_36_data(7 downto 4) => \^hdmi_36_data\(3 downto 0),
      hdmi_36_data(3 downto 0) => \^hdmi_36_data\(7 downto 4),
      hdmi_36_hsync => \^hdmi_36_hsync\,
      hdmi_36_vsync => \^hdmi_36_vsync\,
      hdmi_clk => hdmi_clk,
      \hdmi_data_reg[0]_0\ => i_tx_core_n_67,
      \hdmi_data_reg[10]_0\ => i_tx_core_n_78,
      \hdmi_data_reg[11]_0\ => i_tx_core_n_76,
      \hdmi_data_reg[12]_0\ => i_tx_core_n_80,
      \hdmi_data_reg[13]_0\ => i_tx_core_n_81,
      \hdmi_data_reg[14]_0\ => i_tx_core_n_79,
      \hdmi_data_reg[15]_0\ => i_tx_core_n_83,
      \hdmi_data_reg[16]_0\ => i_tx_core_n_84,
      \hdmi_data_reg[17]_0\ => i_tx_core_n_82,
      \hdmi_data_reg[18]_0\ => i_tx_core_n_86,
      \hdmi_data_reg[19]_0\ => i_tx_core_n_87,
      \hdmi_data_reg[1]_0\ => i_tx_core_n_68,
      \hdmi_data_reg[20]_0\ => i_tx_core_n_85,
      \hdmi_data_reg[21]_0\ => i_tx_core_n_89,
      \hdmi_data_reg[22]_0\ => i_tx_core_n_90,
      \hdmi_data_reg[23]_0\ => i_tx_core_n_88,
      \hdmi_data_reg[2]_0\ => i_tx_core_n_69,
      \hdmi_data_reg[3]_0\ => i_tx_core_n_71,
      \hdmi_data_reg[4]_0\ => i_tx_core_n_72,
      \hdmi_data_reg[5]_0\ => i_tx_core_n_70,
      \hdmi_data_reg[6]_0\ => i_tx_core_n_74,
      \hdmi_data_reg[7]_0\ => i_tx_core_n_75,
      \hdmi_data_reg[8]_0\ => i_tx_core_n_73,
      \hdmi_data_reg[9]_0\ => i_tx_core_n_77,
      hdmi_enable => hdmi_enable,
      hdmi_enable0 => hdmi_enable0,
      hdmi_enable_reg_0 => i_up_n_435,
      hdmi_fs_toggle_s => hdmi_fs_toggle_s,
      hdmi_status_s => hdmi_status_s,
      \hdmi_tpm_data_reg[23]_0\(23 downto 0) => hdmi_tpm_data_reg(23 downto 0),
      hdmi_tpm_oos_s => hdmi_tpm_oos_s,
      \hdmi_vs_count_reg[15]_0\(15 downto 0) => hdmi_vs_count_reg(15 downto 0),
      m_axis_mm2s_clk => m_axis_mm2s_clk,
      \out\(15 downto 0) => hdmi_hs_count_reg(15 downto 0),
      vdma_fs_ret_toggle_s => vdma_fs_ret_toggle_s,
      \vdma_fs_waddr_reg[8]\(8 downto 0) => vdma_fs_waddr_s(8 downto 0),
      \vdma_raddr_g_m1_reg[8]\(8 downto 0) => hdmi_raddr_g_s(8 downto 0),
      \vdma_wdata_reg[47]\(47 downto 0) => vdma_wdata_s(47 downto 0),
      vdma_wr_reg(0) => vdma_wr_s
    );
i_up: entity work.system_axi_hdmi_core_0_up_hdmi_tx
     port map (
      CO(0) => hdmi_vs1,
      D(153) => up_full_range,
      D(152) => up_csc_bypass,
      D(151) => up_srcsel(1),
      D(150 downto 128) => up_const_rgb(23 downto 1),
      D(127 downto 112) => up_hl_width(15 downto 0),
      D(111 downto 96) => up_hs_width(15 downto 0),
      D(95 downto 80) => up_he_max(15 downto 0),
      D(79 downto 64) => up_he_min(15 downto 0),
      D(63 downto 48) => up_vf_width(15 downto 0),
      D(47 downto 32) => up_vs_width(15 downto 0),
      D(31 downto 16) => up_ve_max(15 downto 0),
      D(15 downto 0) => up_ve_min(15 downto 0),
      DI(3) => i_up_n_347,
      DI(2) => i_up_n_348,
      DI(1) => i_up_n_349,
      DI(0) => i_up_n_350,
      E(0) => up_scratch0,
      Q(1) => i_up_axi_n_51,
      Q(0) => i_up_axi_n_52,
      S(3) => i_up_n_338,
      S(2) => i_up_n_339,
      S(1) => i_up_n_340,
      S(0) => i_up_n_341,
      SR(0) => hdmi_rst,
      hdmi_clk => hdmi_clk,
      \hdmi_data_reg[23]\(23) => i_up_n_411,
      \hdmi_data_reg[23]\(22) => i_up_n_412,
      \hdmi_data_reg[23]\(21) => i_up_n_413,
      \hdmi_data_reg[23]\(20) => i_up_n_414,
      \hdmi_data_reg[23]\(19) => i_up_n_415,
      \hdmi_data_reg[23]\(18) => i_up_n_416,
      \hdmi_data_reg[23]\(17) => i_up_n_417,
      \hdmi_data_reg[23]\(16) => i_up_n_418,
      \hdmi_data_reg[23]\(15) => i_up_n_419,
      \hdmi_data_reg[23]\(14) => i_up_n_420,
      \hdmi_data_reg[23]\(13) => i_up_n_421,
      \hdmi_data_reg[23]\(12) => i_up_n_422,
      \hdmi_data_reg[23]\(11) => i_up_n_423,
      \hdmi_data_reg[23]\(10) => i_up_n_424,
      \hdmi_data_reg[23]\(9) => i_up_n_425,
      \hdmi_data_reg[23]\(8) => i_up_n_426,
      \hdmi_data_reg[23]\(7) => i_up_n_427,
      \hdmi_data_reg[23]\(6) => i_up_n_428,
      \hdmi_data_reg[23]\(5) => i_up_n_429,
      \hdmi_data_reg[23]\(4) => i_up_n_430,
      \hdmi_data_reg[23]\(3) => i_up_n_431,
      \hdmi_data_reg[23]\(2) => i_up_n_432,
      \hdmi_data_reg[23]\(1) => i_up_n_433,
      \hdmi_data_reg[23]\(0) => i_up_n_434,
      hdmi_enable => hdmi_enable,
      hdmi_enable0 => hdmi_enable0,
      \hdmi_es_data_reg[8]\(127) => hdmi_full_range_s,
      \hdmi_es_data_reg[8]\(126) => hdmi_csc_bypass_s,
      \hdmi_es_data_reg[8]\(125 downto 111) => hdmi_hl_width_s(14 downto 0),
      \hdmi_es_data_reg[8]\(110 downto 95) => hdmi_hs_width_s(15 downto 0),
      \hdmi_es_data_reg[8]\(94 downto 79) => hdmi_he_max_s(15 downto 0),
      \hdmi_es_data_reg[8]\(78 downto 63) => hdmi_he_min_s(15 downto 0),
      \hdmi_es_data_reg[8]\(62 downto 48) => hdmi_vf_width_s(14 downto 0),
      \hdmi_es_data_reg[8]\(47 downto 32) => hdmi_vs_width_s(15 downto 0),
      \hdmi_es_data_reg[8]\(31 downto 16) => hdmi_ve_max_s(15 downto 0),
      \hdmi_es_data_reg[8]\(15 downto 0) => hdmi_ve_min_s(15 downto 0),
      hdmi_fs_reg(3) => i_up_n_343,
      hdmi_fs_reg(2) => i_up_n_344,
      hdmi_fs_reg(1) => i_up_n_345,
      hdmi_fs_reg(0) => i_up_n_346,
      hdmi_fs_reg_0(0) => i_up_n_355,
      hdmi_hs_de_reg(3) => i_up_n_395,
      hdmi_hs_de_reg(2) => i_up_n_396,
      hdmi_hs_de_reg(1) => i_up_n_397,
      hdmi_hs_de_reg(0) => i_up_n_398,
      hdmi_hs_de_reg_0(3) => i_up_n_399,
      hdmi_hs_de_reg_0(2) => i_up_n_400,
      hdmi_hs_de_reg_0(1) => i_up_n_401,
      hdmi_hs_de_reg_0(0) => i_up_n_402,
      hdmi_hs_de_reg_1(3) => i_up_n_403,
      hdmi_hs_de_reg_1(2) => i_up_n_404,
      hdmi_hs_de_reg_1(1) => i_up_n_405,
      hdmi_hs_de_reg_1(0) => i_up_n_406,
      hdmi_hs_de_reg_2(3) => i_up_n_407,
      hdmi_hs_de_reg_2(2) => i_up_n_408,
      hdmi_hs_de_reg_2(1) => i_up_n_409,
      hdmi_hs_de_reg_2(0) => i_up_n_410,
      hdmi_hsync_reg(3) => i_up_n_356,
      hdmi_hsync_reg(2) => i_up_n_357,
      hdmi_hsync_reg(1) => i_up_n_358,
      hdmi_hsync_reg(0) => i_up_n_359,
      hdmi_hsync_reg_0(3) => i_up_n_360,
      hdmi_hsync_reg_0(2) => i_up_n_361,
      hdmi_hsync_reg_0(1) => i_up_n_362,
      hdmi_hsync_reg_0(0) => i_up_n_363,
      hdmi_status_s => hdmi_status_s,
      \hdmi_tpm_data_reg[23]\(23 downto 0) => hdmi_tpm_data_reg(23 downto 0),
      hdmi_tpm_oos_s => hdmi_tpm_oos_s,
      \hdmi_vs_count_reg[0]\(2) => i_up_n_199,
      \hdmi_vs_count_reg[0]\(1) => i_up_n_200,
      \hdmi_vs_count_reg[0]\(0) => i_up_n_201,
      \hdmi_vs_count_reg[0]_0\(3) => i_up_n_330,
      \hdmi_vs_count_reg[0]_0\(2) => i_up_n_331,
      \hdmi_vs_count_reg[0]_0\(1) => i_up_n_332,
      \hdmi_vs_count_reg[0]_0\(0) => i_up_n_333,
      \hdmi_vs_count_reg[0]_1\(3) => i_up_n_334,
      \hdmi_vs_count_reg[0]_1\(2) => i_up_n_335,
      \hdmi_vs_count_reg[0]_1\(1) => i_up_n_336,
      \hdmi_vs_count_reg[0]_1\(0) => i_up_n_337,
      \hdmi_vs_count_reg[0]_2\(2) => i_up_n_364,
      \hdmi_vs_count_reg[0]_2\(1) => i_up_n_365,
      \hdmi_vs_count_reg[0]_2\(0) => i_up_n_366,
      \hdmi_vs_count_reg[0]_3\(3) => i_up_n_367,
      \hdmi_vs_count_reg[0]_3\(2) => i_up_n_368,
      \hdmi_vs_count_reg[0]_3\(1) => i_up_n_369,
      \hdmi_vs_count_reg[0]_3\(0) => i_up_n_370,
      \hdmi_vs_count_reg[0]_4\(3) => i_up_n_371,
      \hdmi_vs_count_reg[0]_4\(2) => i_up_n_372,
      \hdmi_vs_count_reg[0]_4\(1) => i_up_n_373,
      \hdmi_vs_count_reg[0]_4\(0) => i_up_n_374,
      \hdmi_vs_count_reg[0]_5\(3) => i_up_n_375,
      \hdmi_vs_count_reg[0]_5\(2) => i_up_n_376,
      \hdmi_vs_count_reg[0]_5\(1) => i_up_n_377,
      \hdmi_vs_count_reg[0]_5\(0) => i_up_n_378,
      \hdmi_vs_count_reg[15]\(15 downto 0) => hdmi_vs_count_reg(15 downto 0),
      hdmi_vs_de_reg(3) => i_up_n_379,
      hdmi_vs_de_reg(2) => i_up_n_380,
      hdmi_vs_de_reg(1) => i_up_n_381,
      hdmi_vs_de_reg(0) => i_up_n_382,
      hdmi_vs_de_reg_0(3) => i_up_n_383,
      hdmi_vs_de_reg_0(2) => i_up_n_384,
      hdmi_vs_de_reg_0(1) => i_up_n_385,
      hdmi_vs_de_reg_0(0) => i_up_n_386,
      hdmi_vs_de_reg_1(3) => i_up_n_387,
      hdmi_vs_de_reg_1(2) => i_up_n_388,
      hdmi_vs_de_reg_1(1) => i_up_n_389,
      hdmi_vs_de_reg_1(0) => i_up_n_390,
      hdmi_vs_de_reg_2(3) => i_up_n_391,
      hdmi_vs_de_reg_2(2) => i_up_n_392,
      hdmi_vs_de_reg_2(1) => i_up_n_393,
      hdmi_vs_de_reg_2(0) => i_up_n_394,
      hdmi_vsync_reg(3) => i_up_n_351,
      hdmi_vsync_reg(2) => i_up_n_352,
      hdmi_vsync_reg(1) => i_up_n_353,
      hdmi_vsync_reg(0) => i_up_n_354,
      hdmi_vsync_reg_0 => i_up_n_435,
      m_axis_mm2s_clk => m_axis_mm2s_clk,
      m_axis_mm2s_fsync_ret => m_axis_mm2s_fsync_ret,
      m_ram_reg => i_tx_core_n_68,
      m_ram_reg_0 => i_tx_core_n_69,
      m_ram_reg_1 => i_tx_core_n_67,
      m_ram_reg_10 => i_tx_core_n_77,
      m_ram_reg_11 => i_tx_core_n_81,
      m_ram_reg_12 => i_tx_core_n_79,
      m_ram_reg_13 => i_tx_core_n_80,
      m_ram_reg_14 => i_tx_core_n_84,
      m_ram_reg_15 => i_tx_core_n_82,
      m_ram_reg_16 => i_tx_core_n_83,
      m_ram_reg_17 => i_tx_core_n_87,
      m_ram_reg_18 => i_tx_core_n_85,
      m_ram_reg_19 => i_tx_core_n_86,
      m_ram_reg_2 => i_tx_core_n_72,
      m_ram_reg_20 => i_tx_core_n_90,
      m_ram_reg_21 => i_tx_core_n_88,
      m_ram_reg_22 => i_tx_core_n_89,
      m_ram_reg_3 => i_tx_core_n_70,
      m_ram_reg_4 => i_tx_core_n_71,
      m_ram_reg_5 => i_tx_core_n_75,
      m_ram_reg_6 => i_tx_core_n_73,
      m_ram_reg_7 => i_tx_core_n_74,
      m_ram_reg_8 => i_tx_core_n_78,
      m_ram_reg_9 => i_tx_core_n_76,
      \out\(15 downto 0) => hdmi_hs_count_reg(15 downto 0),
      p_7_in(1 downto 0) => p_7_in(1 downto 0),
      p_8_in(1 downto 0) => p_8_in(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_up_axi_n_56,
      \up_d_count_reg[21]\ => i_up_n_1,
      \up_data_status_reg[0]\ => i_up_n_471,
      \up_data_status_reg[0]_0\ => i_up_n_536,
      up_rack_s => up_rack_s,
      \up_raddr_reg[1]\ => i_up_axi_n_54,
      \up_raddr_reg[4]\ => i_up_axi_n_53,
      \up_raddr_reg[4]_0\ => i_up_axi_n_55,
      \up_rdata_int_reg[31]\(31 downto 0) => up_rdata(31 downto 0),
      \up_rdata_reg[0]_0\ => i_up_n_166,
      \up_rdata_reg[0]_1\ => i_up_n_167,
      \up_rdata_reg[31]_0\(30 downto 0) => up_d_count(31 downto 1),
      \up_rdata_reg[31]_1\(31 downto 0) => up_scratch(31 downto 0),
      \up_rdata_reg[31]_2\(15 downto 0) => up_hl_active(15 downto 0),
      \up_rdata_reg[31]_3\(15 downto 0) => up_vf_active(15 downto 0),
      up_resetn => up_resetn,
      up_rreq_s => up_rreq_s,
      \up_scratch_reg[31]_0\(31) => i_up_axi_n_18,
      \up_scratch_reg[31]_0\(30) => i_up_axi_n_19,
      \up_scratch_reg[31]_0\(29) => i_up_axi_n_20,
      \up_scratch_reg[31]_0\(28) => i_up_axi_n_21,
      \up_scratch_reg[31]_0\(27) => i_up_axi_n_22,
      \up_scratch_reg[31]_0\(26) => i_up_axi_n_23,
      \up_scratch_reg[31]_0\(25) => i_up_axi_n_24,
      \up_scratch_reg[31]_0\(24) => i_up_axi_n_25,
      \up_scratch_reg[31]_0\(23) => i_up_axi_n_26,
      \up_scratch_reg[31]_0\(22) => i_up_axi_n_27,
      \up_scratch_reg[31]_0\(21) => i_up_axi_n_28,
      \up_scratch_reg[31]_0\(20) => i_up_axi_n_29,
      \up_scratch_reg[31]_0\(19) => i_up_axi_n_30,
      \up_scratch_reg[31]_0\(18) => i_up_axi_n_31,
      \up_scratch_reg[31]_0\(17) => i_up_axi_n_32,
      \up_scratch_reg[31]_0\(16) => i_up_axi_n_33,
      \up_scratch_reg[31]_0\(15) => i_up_axi_n_34,
      \up_scratch_reg[31]_0\(14) => i_up_axi_n_35,
      \up_scratch_reg[31]_0\(13) => i_up_axi_n_36,
      \up_scratch_reg[31]_0\(12) => i_up_axi_n_37,
      \up_scratch_reg[31]_0\(11) => i_up_axi_n_38,
      \up_scratch_reg[31]_0\(10) => i_up_axi_n_39,
      \up_scratch_reg[31]_0\(9) => i_up_axi_n_40,
      \up_scratch_reg[31]_0\(8) => i_up_axi_n_41,
      \up_scratch_reg[31]_0\(7) => i_up_axi_n_42,
      \up_scratch_reg[31]_0\(6) => i_up_axi_n_43,
      \up_scratch_reg[31]_0\(5) => i_up_axi_n_44,
      \up_scratch_reg[31]_0\(4) => i_up_axi_n_45,
      \up_scratch_reg[31]_0\(3) => i_up_axi_n_46,
      \up_scratch_reg[31]_0\(2) => i_up_axi_n_47,
      \up_scratch_reg[31]_0\(1) => i_up_axi_n_48,
      \up_scratch_reg[31]_0\(0) => i_up_axi_n_49,
      up_vdma_ovf_s => up_vdma_ovf_s,
      up_vdma_unf_s => up_vdma_unf_s,
      up_wack_s => up_wack_s,
      \up_waddr_reg[0]\(0) => up_hl_active0,
      \up_waddr_reg[0]_0\(0) => up_he_max0,
      \up_waddr_reg[0]_1\(0) => up_vs_width0,
      \up_waddr_reg[1]\(0) => up_waddr_s(1),
      \up_waddr_reg[1]_0\(0) => up_hs_width0,
      \up_waddr_reg[1]_1\(0) => up_ve_max0,
      \up_waddr_reg[2]\(0) => up_const_rgb0,
      \up_waddr_reg[3]\ => i_up_axi_n_10,
      \up_waddr_reg[5]\ => i_up_axi_n_6,
      \up_waddr_reg[8]\ => i_up_axi_n_16,
      \up_waddr_reg[8]_0\(0) => up_vf_active0,
      \up_wdata_reg[0]\ => i_up_axi_n_57,
      \up_wdata_reg[0]_0\ => i_up_axi_n_95,
      \up_wdata_reg[0]_1\ => i_up_axi_n_90,
      \up_wdata_reg[0]_2\ => i_up_axi_n_92,
      \up_wdata_reg[1]\ => i_up_axi_n_94,
      \up_wdata_reg[1]_0\ => i_up_axi_n_91,
      \up_wdata_reg[1]_1\ => i_up_axi_n_93,
      \up_wdata_reg[31]\(31) => i_up_axi_n_58,
      \up_wdata_reg[31]\(30) => i_up_axi_n_59,
      \up_wdata_reg[31]\(29) => i_up_axi_n_60,
      \up_wdata_reg[31]\(28) => i_up_axi_n_61,
      \up_wdata_reg[31]\(27) => i_up_axi_n_62,
      \up_wdata_reg[31]\(26) => i_up_axi_n_63,
      \up_wdata_reg[31]\(25) => i_up_axi_n_64,
      \up_wdata_reg[31]\(24) => i_up_axi_n_65,
      \up_wdata_reg[31]\(23) => i_up_axi_n_66,
      \up_wdata_reg[31]\(22) => i_up_axi_n_67,
      \up_wdata_reg[31]\(21) => i_up_axi_n_68,
      \up_wdata_reg[31]\(20) => i_up_axi_n_69,
      \up_wdata_reg[31]\(19) => i_up_axi_n_70,
      \up_wdata_reg[31]\(18) => i_up_axi_n_71,
      \up_wdata_reg[31]\(17) => i_up_axi_n_72,
      \up_wdata_reg[31]\(16) => i_up_axi_n_73,
      \up_wdata_reg[31]\(15) => i_up_axi_n_74,
      \up_wdata_reg[31]\(14) => i_up_axi_n_75,
      \up_wdata_reg[31]\(13) => i_up_axi_n_76,
      \up_wdata_reg[31]\(12) => i_up_axi_n_77,
      \up_wdata_reg[31]\(11) => i_up_axi_n_78,
      \up_wdata_reg[31]\(10) => i_up_axi_n_79,
      \up_wdata_reg[31]\(9) => i_up_axi_n_80,
      \up_wdata_reg[31]\(8) => i_up_axi_n_81,
      \up_wdata_reg[31]\(7) => i_up_axi_n_82,
      \up_wdata_reg[31]\(6) => i_up_axi_n_83,
      \up_wdata_reg[31]\(5) => i_up_axi_n_84,
      \up_wdata_reg[31]\(4) => i_up_axi_n_85,
      \up_wdata_reg[31]\(3) => i_up_axi_n_86,
      \up_wdata_reg[31]\(2) => i_up_axi_n_87,
      \up_wdata_reg[31]\(1) => p_0_in,
      \up_wdata_reg[31]\(0) => i_up_axi_n_89,
      up_wreq_s => up_wreq_s,
      \up_xfer_data_reg[143]\ => i_up_n_438,
      \up_xfer_data_reg[164]\ => i_up_n_437,
      \up_xfer_data_reg[178]\ => i_up_n_2,
      \up_xfer_data_reg[62]\ => i_up_n_5,
      vdma_fs_toggle_m1_reg(0) => vdma_rst,
      vdma_ovf_s => vdma_ovf_s,
      \vdma_tpm_data_reg[22]\ => i_up_n_436,
      vdma_tpm_oos_s => vdma_tpm_oos_s,
      vdma_unf_s => vdma_unf_s
    );
i_up_axi: entity work.system_axi_hdmi_core_0_up_axi
     port map (
      D(153) => up_full_range,
      D(152) => up_csc_bypass,
      D(151) => up_srcsel(1),
      D(150 downto 128) => up_const_rgb(23 downto 1),
      D(127 downto 112) => up_hl_width(15 downto 0),
      D(111 downto 96) => up_hs_width(15 downto 0),
      D(95 downto 80) => up_he_max(15 downto 0),
      D(79 downto 64) => up_he_min(15 downto 0),
      D(63 downto 48) => up_vf_width(15 downto 0),
      D(47 downto 32) => up_vs_width(15 downto 0),
      D(31 downto 16) => up_ve_max(15 downto 0),
      D(15 downto 0) => up_ve_min(15 downto 0),
      E(0) => up_scratch0,
      Q(0) => up_waddr_s(1),
      p_7_in(1 downto 0) => p_7_in(1 downto 0),
      p_8_in(1 downto 0) => p_8_in(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(13 downto 0) => s_axi_araddr(15 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_up_n_5,
      s_axi_aresetn_1 => i_up_n_1,
      s_axi_aresetn_2 => i_up_n_438,
      s_axi_aresetn_3 => i_up_n_2,
      s_axi_aresetn_4 => i_up_n_437,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(13 downto 0) => s_axi_awaddr(15 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \up_axi_rdata_reg[31]_0\ => i_up_axi_n_56,
      \up_const_rgb_reg[23]\(0) => up_const_rgb0,
      up_csc_bypass_reg => i_up_axi_n_95,
      up_csc_bypass_reg_0 => i_up_n_166,
      \up_d_count_reg[31]\(30 downto 0) => up_d_count(31 downto 1),
      \up_data_status_reg[0]\ => i_up_n_536,
      \up_data_status_reg[0]_0\ => i_up_n_471,
      up_full_range_reg => i_up_axi_n_94,
      up_hdmi_tpm_oos_reg => i_up_axi_n_93,
      \up_he_min_reg[15]\(0) => up_he_max0,
      \up_hl_active_reg[15]\(15 downto 0) => up_hl_active(15 downto 0),
      \up_hl_width_reg[15]\(0) => up_hl_active0,
      \up_hs_width_reg[15]\(0) => up_hs_width0,
      up_rack_s => up_rack_s,
      \up_rdata_reg[0]\(1) => i_up_axi_n_51,
      \up_rdata_reg[0]\(0) => i_up_axi_n_52,
      \up_rdata_reg[0]_0\ => i_up_axi_n_53,
      \up_rdata_reg[0]_1\ => i_up_axi_n_54,
      \up_rdata_reg[1]\ => i_up_axi_n_55,
      \up_rdata_reg[31]\(31) => i_up_axi_n_18,
      \up_rdata_reg[31]\(30) => i_up_axi_n_19,
      \up_rdata_reg[31]\(29) => i_up_axi_n_20,
      \up_rdata_reg[31]\(28) => i_up_axi_n_21,
      \up_rdata_reg[31]\(27) => i_up_axi_n_22,
      \up_rdata_reg[31]\(26) => i_up_axi_n_23,
      \up_rdata_reg[31]\(25) => i_up_axi_n_24,
      \up_rdata_reg[31]\(24) => i_up_axi_n_25,
      \up_rdata_reg[31]\(23) => i_up_axi_n_26,
      \up_rdata_reg[31]\(22) => i_up_axi_n_27,
      \up_rdata_reg[31]\(21) => i_up_axi_n_28,
      \up_rdata_reg[31]\(20) => i_up_axi_n_29,
      \up_rdata_reg[31]\(19) => i_up_axi_n_30,
      \up_rdata_reg[31]\(18) => i_up_axi_n_31,
      \up_rdata_reg[31]\(17) => i_up_axi_n_32,
      \up_rdata_reg[31]\(16) => i_up_axi_n_33,
      \up_rdata_reg[31]\(15) => i_up_axi_n_34,
      \up_rdata_reg[31]\(14) => i_up_axi_n_35,
      \up_rdata_reg[31]\(13) => i_up_axi_n_36,
      \up_rdata_reg[31]\(12) => i_up_axi_n_37,
      \up_rdata_reg[31]\(11) => i_up_axi_n_38,
      \up_rdata_reg[31]\(10) => i_up_axi_n_39,
      \up_rdata_reg[31]\(9) => i_up_axi_n_40,
      \up_rdata_reg[31]\(8) => i_up_axi_n_41,
      \up_rdata_reg[31]\(7) => i_up_axi_n_42,
      \up_rdata_reg[31]\(6) => i_up_axi_n_43,
      \up_rdata_reg[31]\(5) => i_up_axi_n_44,
      \up_rdata_reg[31]\(4) => i_up_axi_n_45,
      \up_rdata_reg[31]\(3) => i_up_axi_n_46,
      \up_rdata_reg[31]\(2) => i_up_axi_n_47,
      \up_rdata_reg[31]\(1) => i_up_axi_n_48,
      \up_rdata_reg[31]\(0) => i_up_axi_n_49,
      \up_rdata_reg[31]_0\(31 downto 0) => up_rdata(31 downto 0),
      up_resetn => up_resetn,
      up_resetn_reg => i_up_axi_n_6,
      up_resetn_reg_0 => i_up_axi_n_10,
      up_resetn_reg_1 => i_up_axi_n_16,
      up_resetn_reg_2 => i_up_axi_n_57,
      up_rreq_s => up_rreq_s,
      \up_scratch_reg[31]\(31 downto 0) => up_scratch(31 downto 0),
      up_vdma_ovf_reg => i_up_axi_n_91,
      up_vdma_ovf_s => up_vdma_ovf_s,
      up_vdma_tpm_oos_reg => i_up_axi_n_92,
      up_vdma_tpm_oos_reg_0 => i_up_n_167,
      up_vdma_unf_reg => i_up_axi_n_90,
      up_vdma_unf_s => up_vdma_unf_s,
      \up_ve_max_reg[15]\(31) => i_up_axi_n_58,
      \up_ve_max_reg[15]\(30) => i_up_axi_n_59,
      \up_ve_max_reg[15]\(29) => i_up_axi_n_60,
      \up_ve_max_reg[15]\(28) => i_up_axi_n_61,
      \up_ve_max_reg[15]\(27) => i_up_axi_n_62,
      \up_ve_max_reg[15]\(26) => i_up_axi_n_63,
      \up_ve_max_reg[15]\(25) => i_up_axi_n_64,
      \up_ve_max_reg[15]\(24) => i_up_axi_n_65,
      \up_ve_max_reg[15]\(23) => i_up_axi_n_66,
      \up_ve_max_reg[15]\(22) => i_up_axi_n_67,
      \up_ve_max_reg[15]\(21) => i_up_axi_n_68,
      \up_ve_max_reg[15]\(20) => i_up_axi_n_69,
      \up_ve_max_reg[15]\(19) => i_up_axi_n_70,
      \up_ve_max_reg[15]\(18) => i_up_axi_n_71,
      \up_ve_max_reg[15]\(17) => i_up_axi_n_72,
      \up_ve_max_reg[15]\(16) => i_up_axi_n_73,
      \up_ve_max_reg[15]\(15) => i_up_axi_n_74,
      \up_ve_max_reg[15]\(14) => i_up_axi_n_75,
      \up_ve_max_reg[15]\(13) => i_up_axi_n_76,
      \up_ve_max_reg[15]\(12) => i_up_axi_n_77,
      \up_ve_max_reg[15]\(11) => i_up_axi_n_78,
      \up_ve_max_reg[15]\(10) => i_up_axi_n_79,
      \up_ve_max_reg[15]\(9) => i_up_axi_n_80,
      \up_ve_max_reg[15]\(8) => i_up_axi_n_81,
      \up_ve_max_reg[15]\(7) => i_up_axi_n_82,
      \up_ve_max_reg[15]\(6) => i_up_axi_n_83,
      \up_ve_max_reg[15]\(5) => i_up_axi_n_84,
      \up_ve_max_reg[15]\(4) => i_up_axi_n_85,
      \up_ve_max_reg[15]\(3) => i_up_axi_n_86,
      \up_ve_max_reg[15]\(2) => i_up_axi_n_87,
      \up_ve_max_reg[15]\(1) => p_0_in,
      \up_ve_max_reg[15]\(0) => i_up_axi_n_89,
      \up_ve_min_reg[15]\(0) => up_ve_max0,
      \up_vf_active_reg[15]\(15 downto 0) => up_vf_active(15 downto 0),
      \up_vf_width_reg[15]\(0) => up_vf_active0,
      \up_vs_width_reg[15]\(0) => up_vs_width0,
      up_wack_s => up_wack_s,
      up_wreq_s => up_wreq_s
    );
i_vdma: entity work.system_axi_hdmi_core_0_axi_hdmi_tx_vdma
     port map (
      D(8 downto 0) => hdmi_raddr_g_s(8 downto 0),
      E(0) => vdma_wr_s,
      Q(8 downto 0) => vdma_waddr_s(8 downto 0),
      SR(0) => vdma_rst,
      hdmi_fs_toggle_s => hdmi_fs_toggle_s,
      \hdmi_fs_waddr_reg[8]\(8 downto 0) => vdma_fs_waddr_s(8 downto 0),
      m_axis_mm2s_clk => m_axis_mm2s_clk,
      m_axis_mm2s_fsync => m_axis_mm2s_fsync,
      m_axis_mm2s_fsync_ret => m_axis_mm2s_fsync_ret,
      m_axis_mm2s_tdata(47 downto 24) => m_axis_mm2s_tdata(55 downto 32),
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      m_ram_reg(47 downto 0) => vdma_wdata_s(47 downto 0),
      rst_reg => i_up_n_436,
      vdma_fs_ret_toggle_s => vdma_fs_ret_toggle_s,
      vdma_ovf_s => vdma_ovf_s,
      vdma_tpm_oos_s => vdma_tpm_oos_s,
      vdma_unf_s => vdma_unf_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0 is
  port (
    hdmi_clk : in STD_LOGIC;
    hdmi_out_clk : out STD_LOGIC;
    hdmi_16_hsync : out STD_LOGIC;
    hdmi_16_vsync : out STD_LOGIC;
    hdmi_16_data_e : out STD_LOGIC;
    hdmi_16_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_16_es_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_24_hsync : out STD_LOGIC;
    hdmi_24_vsync : out STD_LOGIC;
    hdmi_24_data_e : out STD_LOGIC;
    hdmi_24_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_36_hsync : out STD_LOGIC;
    hdmi_36_vsync : out STD_LOGIC;
    hdmi_36_data_e : out STD_LOGIC;
    hdmi_36_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axis_mm2s_clk : in STD_LOGIC;
    m_axis_mm2s_fsync : out STD_LOGIC;
    m_axis_mm2s_fsync_ret : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_mm2s_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_tlast : in STD_LOGIC;
    m_axis_mm2s_tready : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_hdmi_core_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_hdmi_core_0 : entity is "system_axi_hdmi_core_0,axi_hdmi_tx,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_axi_hdmi_core_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_axi_hdmi_core_0 : entity is "axi_hdmi_tx,Vivado 2018.1";
end system_axi_hdmi_core_0;

architecture STRUCTURE of system_axi_hdmi_core_0 is
  attribute ALTERA_5SERIES : integer;
  attribute ALTERA_5SERIES of inst : label is 16;
  attribute C_S_AXI_MIN_SIZE : integer;
  attribute C_S_AXI_MIN_SIZE of inst : label is 65535;
  attribute PCORE_Cr_Cb_N : integer;
  attribute PCORE_Cr_Cb_N of inst : label is 0;
  attribute PCORE_DEVICE_TYPE : integer;
  attribute PCORE_DEVICE_TYPE of inst : label is 0;
  attribute PCORE_EMBEDDED_SYNC : integer;
  attribute PCORE_EMBEDDED_SYNC of inst : label is 0;
  attribute PCORE_ID : integer;
  attribute PCORE_ID of inst : label is 0;
  attribute XILINX_7SERIES : integer;
  attribute XILINX_7SERIES of inst : label is 0;
  attribute XILINX_ULTRASCALE : integer;
  attribute XILINX_ULTRASCALE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of hdmi_clk : signal is "xilinx.com:signal:clock:1.0 hdmi_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of hdmi_clk : signal is "XIL_INTERFACENAME hdmi_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of hdmi_out_clk : signal is "xilinx.com:signal:clock:1.0 hdmi_out_clk CLK";
  attribute X_INTERFACE_PARAMETER of hdmi_out_clk : signal is "XIL_INTERFACENAME hdmi_out_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_axi_hdmi_core_0_hdmi_out_clk";
  attribute X_INTERFACE_INFO of m_axis_mm2s_clk : signal is "xilinx.com:signal:clock:1.0 m_axis_mm2s_clk CLK";
  attribute X_INTERFACE_PARAMETER of m_axis_mm2s_clk : signal is "XIL_INTERFACENAME m_axis_mm2s_clk, ASSOCIATED_BUSIF m_axis_mm2s, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TLAST";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TREADY";
  attribute X_INTERFACE_PARAMETER of m_axis_mm2s_tready : signal is "XIL_INTERFACENAME m_axis_mm2s, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TDATA";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TKEEP";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
inst: entity work.system_axi_hdmi_core_0_axi_hdmi_tx
     port map (
      hdmi_16_data(15 downto 0) => hdmi_16_data(15 downto 0),
      hdmi_16_data_e => hdmi_16_data_e,
      hdmi_16_es_data(15 downto 0) => hdmi_16_es_data(15 downto 0),
      hdmi_16_hsync => hdmi_16_hsync,
      hdmi_16_vsync => hdmi_16_vsync,
      hdmi_24_data(23 downto 0) => hdmi_24_data(23 downto 0),
      hdmi_24_data_e => hdmi_24_data_e,
      hdmi_24_hsync => hdmi_24_hsync,
      hdmi_24_vsync => hdmi_24_vsync,
      hdmi_36_data(35 downto 0) => hdmi_36_data(35 downto 0),
      hdmi_36_data_e => hdmi_36_data_e,
      hdmi_36_hsync => hdmi_36_hsync,
      hdmi_36_vsync => hdmi_36_vsync,
      hdmi_clk => hdmi_clk,
      hdmi_out_clk => hdmi_out_clk,
      m_axis_mm2s_clk => m_axis_mm2s_clk,
      m_axis_mm2s_fsync => m_axis_mm2s_fsync,
      m_axis_mm2s_fsync_ret => m_axis_mm2s_fsync_ret,
      m_axis_mm2s_tdata(63 downto 0) => m_axis_mm2s_tdata(63 downto 0),
      m_axis_mm2s_tkeep(7 downto 0) => m_axis_mm2s_tkeep(7 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
