14:05:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Isaiah\Documents\Zybo-Z7-Diaries\PWM\Vitis\temp_xsdb_launch_script.tcl
14:05:24 INFO  : Platform repository initialization has completed.
14:05:24 INFO  : Registering command handlers for Vitis TCF services
14:05:27 INFO  : XSCT server has started successfully.
14:05:27 INFO  : plnx-install-location is set to ''
14:05:28 INFO  : Successfully done setting XSCT server connection channel  
14:05:28 INFO  : Successfully done query RDI_DATADIR 
14:05:28 INFO  : Successfully done setting workspace for the tool. 
14:06:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:06:23 INFO  : Result from executing command 'getPlatforms': 
14:06:24 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:06:24 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:06:31 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:58 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:10:58 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:11:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Isaiah\Documents\Zybo-Z7-Diaries\PWM\Vitis\temp_xsdb_launch_script.tcl
14:25:52 INFO  : XSCT server has started successfully.
14:25:52 INFO  : Successfully done setting XSCT server connection channel  
14:25:52 INFO  : plnx-install-location is set to ''
14:25:52 INFO  : Successfully done setting workspace for the tool. 
14:25:52 INFO  : Platform repository initialization has completed.
14:25:52 INFO  : Registering command handlers for Vitis TCF services
14:25:52 INFO  : Successfully done query RDI_DATADIR 
14:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
14:26:15 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
14:27:01 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
14:27:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
14:27:24 INFO  : 'jtag frequency' command is executed.
14:27:24 INFO  : Context for 'APU' is selected.
14:27:24 INFO  : System reset is completed.
14:27:27 INFO  : 'after 3000' command is executed.
14:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
14:27:30 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
14:27:30 INFO  : Context for 'APU' is selected.
14:27:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:30 INFO  : Context for 'APU' is selected.
14:27:30 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
14:27:30 INFO  : 'ps7_init' command is executed.
14:27:30 INFO  : 'ps7_post_config' command is executed.
14:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:30 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:31 INFO  : 'con' command is executed.
14:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:27:31 INFO  : Disconnected from the channel tcfchan#1.
14:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
14:43:14 INFO  : 'jtag frequency' command is executed.
14:43:14 INFO  : Context for 'APU' is selected.
14:43:14 INFO  : System reset is completed.
14:43:17 INFO  : 'after 3000' command is executed.
14:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
14:43:20 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
14:43:20 INFO  : Context for 'APU' is selected.
14:43:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:43:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:21 INFO  : Context for 'APU' is selected.
14:43:21 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
14:43:22 INFO  : 'ps7_init' command is executed.
14:43:22 INFO  : 'ps7_post_config' command is executed.
14:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:22 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:22 INFO  : 'con' command is executed.
14:43:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:22 INFO  : Disconnected from the channel tcfchan#3.
14:46:36 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
14:46:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
14:46:54 INFO  : 'jtag frequency' command is executed.
14:46:54 INFO  : Context for 'APU' is selected.
14:46:54 INFO  : System reset is completed.
14:46:57 INFO  : 'after 3000' command is executed.
14:46:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
14:47:00 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
14:47:00 INFO  : Context for 'APU' is selected.
14:47:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:47:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:00 INFO  : Context for 'APU' is selected.
14:47:00 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
14:47:00 INFO  : 'ps7_init' command is executed.
14:47:00 INFO  : 'ps7_post_config' command is executed.
14:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:00 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:00 INFO  : 'con' command is executed.
14:47:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:00 INFO  : Disconnected from the channel tcfchan#5.
14:50:49 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
14:50:54 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
14:50:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
14:51:16 INFO  : 'jtag frequency' command is executed.
14:51:16 INFO  : Context for 'APU' is selected.
14:51:16 INFO  : System reset is completed.
14:51:19 INFO  : 'after 3000' command is executed.
14:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
14:51:21 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
14:51:21 INFO  : Context for 'APU' is selected.
14:51:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:21 INFO  : Context for 'APU' is selected.
14:51:21 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
14:51:22 INFO  : 'ps7_init' command is executed.
14:51:22 INFO  : 'ps7_post_config' command is executed.
14:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:22 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:22 INFO  : 'con' command is executed.
14:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:22 INFO  : Disconnected from the channel tcfchan#7.
14:56:32 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
14:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
14:56:43 INFO  : 'jtag frequency' command is executed.
14:56:43 INFO  : Context for 'APU' is selected.
14:56:43 INFO  : System reset is completed.
14:56:46 INFO  : 'after 3000' command is executed.
14:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
14:56:49 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
14:56:49 INFO  : Context for 'APU' is selected.
14:56:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:49 INFO  : Context for 'APU' is selected.
14:56:49 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
14:56:49 INFO  : 'ps7_init' command is executed.
14:56:49 INFO  : 'ps7_post_config' command is executed.
14:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:49 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:49 INFO  : 'con' command is executed.
14:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:49 INFO  : Disconnected from the channel tcfchan#8.
14:57:35 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
14:57:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
14:58:22 INFO  : 'jtag frequency' command is executed.
14:58:22 INFO  : Context for 'APU' is selected.
14:58:22 INFO  : System reset is completed.
14:58:25 INFO  : 'after 3000' command is executed.
14:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
14:58:27 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
14:58:27 INFO  : Context for 'APU' is selected.
14:58:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:27 INFO  : Context for 'APU' is selected.
14:58:27 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
14:58:27 INFO  : 'ps7_init' command is executed.
14:58:27 INFO  : 'ps7_post_config' command is executed.
14:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:28 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:28 INFO  : 'con' command is executed.
14:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:28 INFO  : Disconnected from the channel tcfchan#10.
15:00:11 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:00:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:01:01 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:01:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:01:24 INFO  : 'jtag frequency' command is executed.
15:01:24 INFO  : Context for 'APU' is selected.
15:01:24 INFO  : System reset is completed.
15:01:27 INFO  : 'after 3000' command is executed.
15:01:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:01:30 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:01:30 INFO  : Context for 'APU' is selected.
15:01:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:30 INFO  : Context for 'APU' is selected.
15:01:30 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:01:30 INFO  : 'ps7_init' command is executed.
15:01:30 INFO  : 'ps7_post_config' command is executed.
15:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:30 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:30 INFO  : 'con' command is executed.
15:01:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:30 INFO  : Disconnected from the channel tcfchan#13.
15:02:49 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:02:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:03:05 INFO  : 'jtag frequency' command is executed.
15:03:05 INFO  : Context for 'APU' is selected.
15:03:06 INFO  : System reset is completed.
15:03:09 INFO  : 'after 3000' command is executed.
15:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:03:11 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:03:11 INFO  : Context for 'APU' is selected.
15:03:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:11 INFO  : Context for 'APU' is selected.
15:03:11 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:03:11 INFO  : 'ps7_init' command is executed.
15:03:11 INFO  : 'ps7_post_config' command is executed.
15:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:11 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:12 INFO  : 'con' command is executed.
15:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:12 INFO  : Disconnected from the channel tcfchan#15.
15:04:29 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:04:41 INFO  : 'jtag frequency' command is executed.
15:04:41 INFO  : Context for 'APU' is selected.
15:04:41 INFO  : System reset is completed.
15:04:44 INFO  : 'after 3000' command is executed.
15:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:04:47 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:04:47 INFO  : Context for 'APU' is selected.
15:04:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:47 INFO  : Context for 'APU' is selected.
15:04:47 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:04:47 INFO  : 'ps7_init' command is executed.
15:04:47 INFO  : 'ps7_post_config' command is executed.
15:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:47 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:47 INFO  : 'con' command is executed.
15:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:47 INFO  : Disconnected from the channel tcfchan#16.
15:05:56 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:06:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:06:05 INFO  : 'jtag frequency' command is executed.
15:06:05 INFO  : Context for 'APU' is selected.
15:06:05 INFO  : System reset is completed.
15:06:08 INFO  : 'after 3000' command is executed.
15:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:06:10 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:06:10 INFO  : Context for 'APU' is selected.
15:06:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:06:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:10 INFO  : Context for 'APU' is selected.
15:06:10 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:06:11 INFO  : 'ps7_init' command is executed.
15:06:11 INFO  : 'ps7_post_config' command is executed.
15:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:11 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:11 INFO  : 'con' command is executed.
15:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:11 INFO  : Disconnected from the channel tcfchan#17.
15:06:50 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:06:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:07:07 INFO  : 'jtag frequency' command is executed.
15:07:07 INFO  : Context for 'APU' is selected.
15:07:07 INFO  : System reset is completed.
15:07:10 INFO  : 'after 3000' command is executed.
15:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:07:12 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:07:12 INFO  : Context for 'APU' is selected.
15:07:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:12 INFO  : Context for 'APU' is selected.
15:07:12 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:07:13 INFO  : 'ps7_init' command is executed.
15:07:13 INFO  : 'ps7_post_config' command is executed.
15:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:13 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:13 INFO  : 'con' command is executed.
15:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:13 INFO  : Disconnected from the channel tcfchan#19.
15:09:07 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:09:19 INFO  : 'jtag frequency' command is executed.
15:09:19 INFO  : Context for 'APU' is selected.
15:09:20 INFO  : System reset is completed.
15:09:23 INFO  : 'after 3000' command is executed.
15:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:09:25 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:09:25 INFO  : Context for 'APU' is selected.
15:09:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:25 INFO  : Context for 'APU' is selected.
15:09:25 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:09:25 INFO  : 'ps7_init' command is executed.
15:09:25 INFO  : 'ps7_post_config' command is executed.
15:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:25 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:26 INFO  : 'con' command is executed.
15:09:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:26 INFO  : Disconnected from the channel tcfchan#20.
15:12:00 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:12:12 INFO  : 'jtag frequency' command is executed.
15:12:12 INFO  : Context for 'APU' is selected.
15:12:12 INFO  : System reset is completed.
15:12:15 INFO  : 'after 3000' command is executed.
15:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:12:18 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:12:18 INFO  : Context for 'APU' is selected.
15:12:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:12:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:18 INFO  : Context for 'APU' is selected.
15:12:18 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:12:18 INFO  : 'ps7_init' command is executed.
15:12:18 INFO  : 'ps7_post_config' command is executed.
15:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:18 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:18 INFO  : 'con' command is executed.
15:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:18 INFO  : Disconnected from the channel tcfchan#21.
15:13:42 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:13:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:13:55 INFO  : 'jtag frequency' command is executed.
15:13:55 INFO  : Context for 'APU' is selected.
15:13:56 INFO  : System reset is completed.
15:13:59 INFO  : 'after 3000' command is executed.
15:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:14:01 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:14:01 INFO  : Context for 'APU' is selected.
15:14:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:01 INFO  : Context for 'APU' is selected.
15:14:01 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:14:01 INFO  : 'ps7_init' command is executed.
15:14:01 INFO  : 'ps7_post_config' command is executed.
15:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:02 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:02 INFO  : 'con' command is executed.
15:14:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:02 INFO  : Disconnected from the channel tcfchan#22.
15:18:00 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:18:15 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:18:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:18:33 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:18:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:18:50 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:18:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:19:02 INFO  : 'jtag frequency' command is executed.
15:19:02 INFO  : Context for 'APU' is selected.
15:19:02 INFO  : System reset is completed.
15:19:05 INFO  : 'after 3000' command is executed.
15:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:19:08 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:19:08 INFO  : Context for 'APU' is selected.
15:19:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:08 INFO  : Context for 'APU' is selected.
15:19:08 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:19:08 INFO  : 'ps7_init' command is executed.
15:19:08 INFO  : 'ps7_post_config' command is executed.
15:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:08 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:08 INFO  : 'con' command is executed.
15:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:08 INFO  : Disconnected from the channel tcfchan#26.
15:22:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:22:09 INFO  : 'jtag frequency' command is executed.
15:22:09 INFO  : Context for 'APU' is selected.
15:22:09 INFO  : System reset is completed.
15:22:12 INFO  : 'after 3000' command is executed.
15:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:22:14 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:22:14 INFO  : Context for 'APU' is selected.
15:22:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:16 INFO  : Context for 'APU' is selected.
15:22:16 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:22:16 INFO  : 'ps7_init' command is executed.
15:22:16 INFO  : 'ps7_post_config' command is executed.
15:22:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:16 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:16 INFO  : 'con' command is executed.
15:22:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:16 INFO  : Disconnected from the channel tcfchan#27.
15:23:00 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:23:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:23:15 INFO  : 'jtag frequency' command is executed.
15:23:15 INFO  : Context for 'APU' is selected.
15:23:16 INFO  : System reset is completed.
15:23:19 INFO  : 'after 3000' command is executed.
15:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:23:21 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:23:21 INFO  : Context for 'APU' is selected.
15:23:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:21 INFO  : Context for 'APU' is selected.
15:23:21 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:23:21 INFO  : 'ps7_init' command is executed.
15:23:21 INFO  : 'ps7_post_config' command is executed.
15:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:22 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:22 INFO  : 'con' command is executed.
15:23:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:22 INFO  : Disconnected from the channel tcfchan#29.
15:25:42 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:25:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:25:58 INFO  : 'jtag frequency' command is executed.
15:25:58 INFO  : Context for 'APU' is selected.
15:25:58 INFO  : System reset is completed.
15:26:01 INFO  : 'after 3000' command is executed.
15:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:26:03 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:26:03 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:03 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:26:04 INFO  : 'ps7_init' command is executed.
15:26:04 INFO  : 'ps7_post_config' command is executed.
15:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:04 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:04 INFO  : 'con' command is executed.
15:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:04 INFO  : Disconnected from the channel tcfchan#31.
15:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:27:27 INFO  : 'jtag frequency' command is executed.
15:27:27 INFO  : Context for 'APU' is selected.
15:27:27 INFO  : System reset is completed.
15:27:30 INFO  : 'after 3000' command is executed.
15:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:27:33 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:27:33 INFO  : Context for 'APU' is selected.
15:27:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:27:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:35 INFO  : Context for 'APU' is selected.
15:27:35 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:27:35 INFO  : 'ps7_init' command is executed.
15:27:35 INFO  : 'ps7_post_config' command is executed.
15:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:35 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:35 INFO  : 'con' command is executed.
15:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:35 INFO  : Disconnected from the channel tcfchan#32.
15:28:50 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:28:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:29:05 INFO  : 'jtag frequency' command is executed.
15:29:05 INFO  : Context for 'APU' is selected.
15:29:05 INFO  : System reset is completed.
15:29:08 INFO  : 'after 3000' command is executed.
15:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:29:10 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:29:10 INFO  : Context for 'APU' is selected.
15:29:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:10 INFO  : Context for 'APU' is selected.
15:29:10 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:29:11 INFO  : 'ps7_init' command is executed.
15:29:11 INFO  : 'ps7_post_config' command is executed.
15:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:11 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:11 INFO  : 'con' command is executed.
15:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:11 INFO  : Disconnected from the channel tcfchan#34.
15:31:18 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:31:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:31:33 INFO  : 'jtag frequency' command is executed.
15:31:33 INFO  : Context for 'APU' is selected.
15:31:33 INFO  : System reset is completed.
15:31:36 INFO  : 'after 3000' command is executed.
15:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:31:38 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:31:38 INFO  : Context for 'APU' is selected.
15:31:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:31:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:38 INFO  : Context for 'APU' is selected.
15:31:38 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:31:38 INFO  : 'ps7_init' command is executed.
15:31:38 INFO  : 'ps7_post_config' command is executed.
15:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:39 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:39 INFO  : 'con' command is executed.
15:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:39 INFO  : Disconnected from the channel tcfchan#36.
15:32:10 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:32:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:32:25 INFO  : 'jtag frequency' command is executed.
15:32:25 INFO  : Context for 'APU' is selected.
15:32:25 INFO  : System reset is completed.
15:32:28 INFO  : 'after 3000' command is executed.
15:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:32:30 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:32:30 INFO  : Context for 'APU' is selected.
15:32:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:30 INFO  : Context for 'APU' is selected.
15:32:30 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:32:31 INFO  : 'ps7_init' command is executed.
15:32:31 INFO  : 'ps7_post_config' command is executed.
15:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:31 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:31 INFO  : 'con' command is executed.
15:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:31 INFO  : Disconnected from the channel tcfchan#38.
15:32:44 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:32:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:33:03 INFO  : 'jtag frequency' command is executed.
15:33:03 INFO  : Context for 'APU' is selected.
15:33:03 INFO  : System reset is completed.
15:33:06 INFO  : 'after 3000' command is executed.
15:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:33:09 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:33:09 INFO  : Context for 'APU' is selected.
15:33:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:09 INFO  : Context for 'APU' is selected.
15:33:09 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:33:09 INFO  : 'ps7_init' command is executed.
15:33:09 INFO  : 'ps7_post_config' command is executed.
15:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:09 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:09 INFO  : 'con' command is executed.
15:33:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:09 INFO  : Disconnected from the channel tcfchan#40.
15:33:43 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:33:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:33:58 INFO  : 'jtag frequency' command is executed.
15:33:58 INFO  : Context for 'APU' is selected.
15:33:58 INFO  : System reset is completed.
15:34:01 INFO  : 'after 3000' command is executed.
15:34:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:34:03 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:34:03 INFO  : Context for 'APU' is selected.
15:34:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:34:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:03 INFO  : Context for 'APU' is selected.
15:34:03 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:34:04 INFO  : 'ps7_init' command is executed.
15:34:04 INFO  : 'ps7_post_config' command is executed.
15:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:04 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:04 INFO  : 'con' command is executed.
15:34:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:04 INFO  : Disconnected from the channel tcfchan#42.
15:34:18 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:34:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:34:32 INFO  : 'jtag frequency' command is executed.
15:34:32 INFO  : Context for 'APU' is selected.
15:34:32 INFO  : System reset is completed.
15:34:35 INFO  : 'after 3000' command is executed.
15:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:34:38 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:34:38 INFO  : Context for 'APU' is selected.
15:34:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:38 INFO  : Context for 'APU' is selected.
15:34:38 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:34:38 INFO  : 'ps7_init' command is executed.
15:34:38 INFO  : 'ps7_post_config' command is executed.
15:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:38 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:38 INFO  : 'con' command is executed.
15:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:38 INFO  : Disconnected from the channel tcfchan#44.
15:36:07 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:36:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:36:21 INFO  : 'jtag frequency' command is executed.
15:36:21 INFO  : Context for 'APU' is selected.
15:36:21 INFO  : System reset is completed.
15:36:24 INFO  : 'after 3000' command is executed.
15:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:36:26 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:36:26 INFO  : Context for 'APU' is selected.
15:36:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:36:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:26 INFO  : Context for 'APU' is selected.
15:36:26 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:36:27 INFO  : 'ps7_init' command is executed.
15:36:27 INFO  : 'ps7_post_config' command is executed.
15:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:27 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:27 INFO  : 'con' command is executed.
15:36:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:36:27 INFO  : Disconnected from the channel tcfchan#46.
15:38:18 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:38:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:38:32 INFO  : 'jtag frequency' command is executed.
15:38:32 INFO  : Context for 'APU' is selected.
15:38:32 INFO  : System reset is completed.
15:38:35 INFO  : 'after 3000' command is executed.
15:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:38:37 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:38:37 INFO  : Context for 'APU' is selected.
15:38:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:38:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:37 INFO  : Context for 'APU' is selected.
15:38:37 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:38:38 INFO  : 'ps7_init' command is executed.
15:38:38 INFO  : 'ps7_post_config' command is executed.
15:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:38 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:38 INFO  : 'con' command is executed.
15:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:38 INFO  : Disconnected from the channel tcfchan#48.
15:39:44 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:39:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:39:58 INFO  : 'jtag frequency' command is executed.
15:39:58 INFO  : Context for 'APU' is selected.
15:39:58 INFO  : System reset is completed.
15:40:01 INFO  : 'after 3000' command is executed.
15:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:40:03 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:40:03 INFO  : Context for 'APU' is selected.
15:40:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:03 INFO  : Context for 'APU' is selected.
15:40:03 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:40:03 INFO  : 'ps7_init' command is executed.
15:40:03 INFO  : 'ps7_post_config' command is executed.
15:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:04 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:04 INFO  : 'con' command is executed.
15:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:04 INFO  : Disconnected from the channel tcfchan#50.
15:41:40 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:41:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:41:52 INFO  : 'jtag frequency' command is executed.
15:41:52 INFO  : Context for 'APU' is selected.
15:41:52 INFO  : System reset is completed.
15:41:55 INFO  : 'after 3000' command is executed.
15:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:41:58 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:41:58 INFO  : Context for 'APU' is selected.
15:41:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:58 INFO  : Context for 'APU' is selected.
15:41:58 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:41:58 INFO  : 'ps7_init' command is executed.
15:41:58 INFO  : 'ps7_post_config' command is executed.
15:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:58 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:58 INFO  : 'con' command is executed.
15:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:58 INFO  : Disconnected from the channel tcfchan#52.
15:42:18 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:42:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:42:30 INFO  : 'jtag frequency' command is executed.
15:42:30 INFO  : Context for 'APU' is selected.
15:42:30 INFO  : System reset is completed.
15:42:33 INFO  : 'after 3000' command is executed.
15:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:42:36 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:42:36 INFO  : Context for 'APU' is selected.
15:42:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:36 INFO  : Context for 'APU' is selected.
15:42:36 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:42:36 INFO  : 'ps7_init' command is executed.
15:42:36 INFO  : 'ps7_post_config' command is executed.
15:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:36 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:36 INFO  : 'con' command is executed.
15:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:36 INFO  : Disconnected from the channel tcfchan#54.
15:42:55 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:42:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:43:19 INFO  : 'jtag frequency' command is executed.
15:43:19 INFO  : Context for 'APU' is selected.
15:43:19 INFO  : System reset is completed.
15:43:22 INFO  : 'after 3000' command is executed.
15:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:43:25 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:43:25 INFO  : Context for 'APU' is selected.
15:43:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:25 INFO  : Context for 'APU' is selected.
15:43:25 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:43:25 INFO  : 'ps7_init' command is executed.
15:43:25 INFO  : 'ps7_post_config' command is executed.
15:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:25 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:25 INFO  : 'con' command is executed.
15:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:25 INFO  : Disconnected from the channel tcfchan#56.
15:45:20 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:45:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:45:31 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
15:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:45:37 INFO  : 'jtag frequency' command is executed.
15:45:37 INFO  : Context for 'APU' is selected.
15:45:37 INFO  : System reset is completed.
15:45:40 INFO  : 'after 3000' command is executed.
15:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:45:42 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:45:42 INFO  : Context for 'APU' is selected.
15:45:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:42 INFO  : Context for 'APU' is selected.
15:45:42 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:45:43 INFO  : 'ps7_init' command is executed.
15:45:43 INFO  : 'ps7_post_config' command is executed.
15:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:43 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:43 INFO  : 'con' command is executed.
15:45:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:43 INFO  : Disconnected from the channel tcfchan#58.
15:49:38 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:49:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:54:21 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:54:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:54:37 INFO  : 'jtag frequency' command is executed.
15:54:37 INFO  : Context for 'APU' is selected.
15:54:37 INFO  : System reset is completed.
15:54:40 INFO  : 'after 3000' command is executed.
15:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:54:46 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:54:46 INFO  : Context for 'APU' is selected.
15:54:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:46 INFO  : Context for 'APU' is selected.
15:54:46 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:54:46 INFO  : 'ps7_init' command is executed.
15:54:46 INFO  : 'ps7_post_config' command is executed.
15:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:46 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:46 INFO  : 'con' command is executed.
15:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:46 INFO  : Disconnected from the channel tcfchan#61.
15:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:55:17 INFO  : 'jtag frequency' command is executed.
15:55:17 INFO  : Context for 'APU' is selected.
15:55:17 INFO  : System reset is completed.
15:55:20 INFO  : 'after 3000' command is executed.
15:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:55:22 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:55:22 INFO  : Context for 'APU' is selected.
15:55:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:24 INFO  : Context for 'APU' is selected.
15:55:24 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:55:25 INFO  : 'ps7_init' command is executed.
15:55:25 INFO  : 'ps7_post_config' command is executed.
15:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:25 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:25 INFO  : 'con' command is executed.
15:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:25 INFO  : Disconnected from the channel tcfchan#62.
15:55:48 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:55:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:56:01 INFO  : 'jtag frequency' command is executed.
15:56:01 INFO  : Context for 'APU' is selected.
15:56:01 INFO  : System reset is completed.
15:56:04 INFO  : 'after 3000' command is executed.
15:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:56:06 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:56:06 INFO  : Context for 'APU' is selected.
15:56:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:56:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:06 INFO  : Context for 'APU' is selected.
15:56:06 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:56:07 INFO  : 'ps7_init' command is executed.
15:56:07 INFO  : 'ps7_post_config' command is executed.
15:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:07 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:07 INFO  : 'con' command is executed.
15:56:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:07 INFO  : Disconnected from the channel tcfchan#64.
15:56:44 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:56:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:56:54 INFO  : 'jtag frequency' command is executed.
15:56:54 INFO  : Context for 'APU' is selected.
15:56:54 INFO  : System reset is completed.
15:56:57 INFO  : 'after 3000' command is executed.
15:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:57:00 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:57:00 INFO  : Context for 'APU' is selected.
15:57:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:00 INFO  : Context for 'APU' is selected.
15:57:00 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:57:00 INFO  : 'ps7_init' command is executed.
15:57:00 INFO  : 'ps7_post_config' command is executed.
15:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:00 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:00 INFO  : 'con' command is executed.
15:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:00 INFO  : Disconnected from the channel tcfchan#66.
15:57:23 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:57:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:57:39 INFO  : 'jtag frequency' command is executed.
15:57:39 INFO  : Context for 'APU' is selected.
15:57:39 INFO  : System reset is completed.
15:57:42 INFO  : 'after 3000' command is executed.
15:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:57:44 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:57:44 INFO  : Context for 'APU' is selected.
15:57:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:57:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:44 INFO  : Context for 'APU' is selected.
15:57:44 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:57:44 INFO  : 'ps7_init' command is executed.
15:57:44 INFO  : 'ps7_post_config' command is executed.
15:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:45 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:45 INFO  : 'con' command is executed.
15:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:45 INFO  : Disconnected from the channel tcfchan#68.
15:58:12 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:58:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:58:25 INFO  : 'jtag frequency' command is executed.
15:58:25 INFO  : Context for 'APU' is selected.
15:58:26 INFO  : System reset is completed.
15:58:29 INFO  : 'after 3000' command is executed.
15:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:58:31 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:58:31 INFO  : Context for 'APU' is selected.
15:58:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:58:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:31 INFO  : Context for 'APU' is selected.
15:58:31 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:58:31 INFO  : 'ps7_init' command is executed.
15:58:31 INFO  : 'ps7_post_config' command is executed.
15:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:31 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:32 INFO  : 'con' command is executed.
15:58:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:32 INFO  : Disconnected from the channel tcfchan#70.
15:59:27 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
15:59:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
15:59:40 INFO  : 'jtag frequency' command is executed.
15:59:40 INFO  : Context for 'APU' is selected.
15:59:40 INFO  : System reset is completed.
15:59:43 INFO  : 'after 3000' command is executed.
15:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
15:59:46 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
15:59:46 INFO  : Context for 'APU' is selected.
15:59:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:46 INFO  : Context for 'APU' is selected.
15:59:46 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
15:59:46 INFO  : 'ps7_init' command is executed.
15:59:46 INFO  : 'ps7_post_config' command is executed.
15:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:46 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:46 INFO  : 'con' command is executed.
15:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:46 INFO  : Disconnected from the channel tcfchan#72.
16:00:04 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:00:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:00:16 INFO  : 'jtag frequency' command is executed.
16:00:16 INFO  : Context for 'APU' is selected.
16:00:16 INFO  : System reset is completed.
16:00:19 INFO  : 'after 3000' command is executed.
16:00:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:00:21 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:00:21 INFO  : Context for 'APU' is selected.
16:00:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:00:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:21 INFO  : Context for 'APU' is selected.
16:00:21 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:00:22 INFO  : 'ps7_init' command is executed.
16:00:22 INFO  : 'ps7_post_config' command is executed.
16:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:22 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:22 INFO  : 'con' command is executed.
16:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:22 INFO  : Disconnected from the channel tcfchan#74.
16:00:40 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:00:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:00:52 INFO  : 'jtag frequency' command is executed.
16:00:52 INFO  : Context for 'APU' is selected.
16:00:52 INFO  : System reset is completed.
16:00:55 INFO  : 'after 3000' command is executed.
16:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:00:58 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:00:58 INFO  : Context for 'APU' is selected.
16:00:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:58 INFO  : Context for 'APU' is selected.
16:00:58 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:00:58 INFO  : 'ps7_init' command is executed.
16:00:58 INFO  : 'ps7_post_config' command is executed.
16:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:58 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:58 INFO  : 'con' command is executed.
16:00:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:58 INFO  : Disconnected from the channel tcfchan#76.
16:01:12 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:01:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:01:27 INFO  : 'jtag frequency' command is executed.
16:01:27 INFO  : Context for 'APU' is selected.
16:01:27 INFO  : System reset is completed.
16:01:30 INFO  : 'after 3000' command is executed.
16:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:01:33 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:01:33 INFO  : Context for 'APU' is selected.
16:01:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:33 INFO  : Context for 'APU' is selected.
16:01:33 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:01:33 INFO  : 'ps7_init' command is executed.
16:01:33 INFO  : 'ps7_post_config' command is executed.
16:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:33 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:33 INFO  : 'con' command is executed.
16:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:33 INFO  : Disconnected from the channel tcfchan#78.
16:01:48 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:01:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:02:47 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:02:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:02:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:02:58 INFO  : 'jtag frequency' command is executed.
16:02:58 INFO  : Context for 'APU' is selected.
16:02:58 INFO  : System reset is completed.
16:03:01 INFO  : 'after 3000' command is executed.
16:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:03:03 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:03:03 INFO  : Context for 'APU' is selected.
16:03:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:03:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:03 INFO  : Context for 'APU' is selected.
16:03:03 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:03:04 INFO  : 'ps7_init' command is executed.
16:03:04 INFO  : 'ps7_post_config' command is executed.
16:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:04 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:04 INFO  : 'con' command is executed.
16:03:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:03:04 INFO  : Disconnected from the channel tcfchan#81.
16:03:12 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:03:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:03:25 INFO  : 'jtag frequency' command is executed.
16:03:25 INFO  : Context for 'APU' is selected.
16:03:25 INFO  : System reset is completed.
16:03:28 INFO  : 'after 3000' command is executed.
16:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:03:30 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:03:30 INFO  : Context for 'APU' is selected.
16:03:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:03:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:30 INFO  : Context for 'APU' is selected.
16:03:30 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:03:31 INFO  : 'ps7_init' command is executed.
16:03:31 INFO  : 'ps7_post_config' command is executed.
16:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:31 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:31 INFO  : 'con' command is executed.
16:03:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:03:31 INFO  : Disconnected from the channel tcfchan#83.
16:03:58 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:04:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:04:10 INFO  : 'jtag frequency' command is executed.
16:04:10 INFO  : Context for 'APU' is selected.
16:04:10 INFO  : System reset is completed.
16:04:13 INFO  : 'after 3000' command is executed.
16:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:04:16 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:04:16 INFO  : Context for 'APU' is selected.
16:04:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:04:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:16 INFO  : Context for 'APU' is selected.
16:04:16 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:04:16 INFO  : 'ps7_init' command is executed.
16:04:16 INFO  : 'ps7_post_config' command is executed.
16:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:16 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:16 INFO  : 'con' command is executed.
16:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:16 INFO  : Disconnected from the channel tcfchan#85.
16:04:46 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:04:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:04:58 INFO  : 'jtag frequency' command is executed.
16:04:58 INFO  : Context for 'APU' is selected.
16:04:58 INFO  : System reset is completed.
16:05:01 INFO  : 'after 3000' command is executed.
16:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:05:04 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:05:04 INFO  : Context for 'APU' is selected.
16:05:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:04 INFO  : Context for 'APU' is selected.
16:05:04 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:05:04 INFO  : 'ps7_init' command is executed.
16:05:04 INFO  : 'ps7_post_config' command is executed.
16:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:04 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:04 INFO  : 'con' command is executed.
16:05:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:04 INFO  : Disconnected from the channel tcfchan#87.
16:06:38 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:06:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:06:51 INFO  : 'jtag frequency' command is executed.
16:06:51 INFO  : Context for 'APU' is selected.
16:06:51 INFO  : System reset is completed.
16:06:54 INFO  : 'after 3000' command is executed.
16:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:06:57 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:06:57 INFO  : Context for 'APU' is selected.
16:06:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:57 INFO  : Context for 'APU' is selected.
16:06:57 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:06:57 INFO  : 'ps7_init' command is executed.
16:06:57 INFO  : 'ps7_post_config' command is executed.
16:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:57 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:57 INFO  : 'con' command is executed.
16:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:57 INFO  : Disconnected from the channel tcfchan#89.
16:11:53 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:11:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:12:03 INFO  : 'jtag frequency' command is executed.
16:12:03 INFO  : Context for 'APU' is selected.
16:12:03 INFO  : System reset is completed.
16:12:06 INFO  : 'after 3000' command is executed.
16:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:12:08 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:12:08 INFO  : Context for 'APU' is selected.
16:12:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:09 INFO  : Context for 'APU' is selected.
16:12:09 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:12:09 INFO  : 'ps7_init' command is executed.
16:12:09 INFO  : 'ps7_post_config' command is executed.
16:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:09 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:09 INFO  : 'con' command is executed.
16:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:09 INFO  : Disconnected from the channel tcfchan#91.
16:54:21 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:54:53 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:54:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:55:51 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:55:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:56:13 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:56:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:56:37 INFO  : 'jtag frequency' command is executed.
16:56:37 INFO  : Context for 'APU' is selected.
16:56:37 INFO  : System reset is completed.
16:56:40 INFO  : 'after 3000' command is executed.
16:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:56:42 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:56:42 INFO  : Context for 'APU' is selected.
16:56:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:42 INFO  : Context for 'APU' is selected.
16:56:42 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:56:43 INFO  : 'ps7_init' command is executed.
16:56:43 INFO  : 'ps7_post_config' command is executed.
16:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:43 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:43 INFO  : 'con' command is executed.
16:56:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:43 INFO  : Disconnected from the channel tcfchan#95.
16:57:35 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:57:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:57:46 INFO  : 'jtag frequency' command is executed.
16:57:46 INFO  : Context for 'APU' is selected.
16:57:46 INFO  : System reset is completed.
16:57:49 INFO  : 'after 3000' command is executed.
16:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:57:51 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:57:51 INFO  : Context for 'APU' is selected.
16:57:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:51 INFO  : Context for 'APU' is selected.
16:57:51 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:57:51 INFO  : 'ps7_init' command is executed.
16:57:51 INFO  : 'ps7_post_config' command is executed.
16:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:52 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:52 INFO  : 'con' command is executed.
16:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:52 INFO  : Disconnected from the channel tcfchan#97.
16:58:17 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:58:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:58:32 INFO  : 'jtag frequency' command is executed.
16:58:32 INFO  : Context for 'APU' is selected.
16:58:32 INFO  : System reset is completed.
16:58:35 INFO  : 'after 3000' command is executed.
16:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:58:37 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:58:37 INFO  : Context for 'APU' is selected.
16:58:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:58:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:37 INFO  : Context for 'APU' is selected.
16:58:37 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:58:38 INFO  : 'ps7_init' command is executed.
16:58:38 INFO  : 'ps7_post_config' command is executed.
16:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:38 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:38 INFO  : 'con' command is executed.
16:58:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:38 INFO  : Disconnected from the channel tcfchan#99.
16:59:07 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
16:59:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:59:20 INFO  : 'jtag frequency' command is executed.
16:59:20 INFO  : Context for 'APU' is selected.
16:59:20 INFO  : System reset is completed.
16:59:23 INFO  : 'after 3000' command is executed.
16:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:59:26 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:59:26 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:26 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:59:26 INFO  : 'ps7_init' command is executed.
16:59:26 INFO  : 'ps7_post_config' command is executed.
16:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:26 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:26 INFO  : 'con' command is executed.
16:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:26 INFO  : Disconnected from the channel tcfchan#101.
16:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
16:59:40 INFO  : 'jtag frequency' command is executed.
16:59:40 INFO  : Context for 'APU' is selected.
16:59:40 INFO  : System reset is completed.
16:59:43 INFO  : 'after 3000' command is executed.
16:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
16:59:45 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
16:59:45 INFO  : Context for 'APU' is selected.
16:59:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:59:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:47 INFO  : Context for 'APU' is selected.
16:59:47 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
16:59:48 INFO  : 'ps7_init' command is executed.
16:59:48 INFO  : 'ps7_post_config' command is executed.
16:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:48 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:48 INFO  : 'con' command is executed.
16:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:48 INFO  : Disconnected from the channel tcfchan#102.
17:00:03 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
17:00:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
17:00:19 INFO  : 'jtag frequency' command is executed.
17:00:19 INFO  : Context for 'APU' is selected.
17:00:20 INFO  : System reset is completed.
17:00:23 INFO  : 'after 3000' command is executed.
17:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
17:00:25 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
17:00:25 INFO  : Context for 'APU' is selected.
17:00:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:00:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:25 INFO  : Context for 'APU' is selected.
17:00:25 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
17:00:25 INFO  : 'ps7_init' command is executed.
17:00:25 INFO  : 'ps7_post_config' command is executed.
17:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:25 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:26 INFO  : 'con' command is executed.
17:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:26 INFO  : Disconnected from the channel tcfchan#104.
17:01:19 INFO  : Checking for BSP changes to sync application flags for project 'PWM_LED'...
17:01:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:01:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BDF4A' is selected.
17:01:54 INFO  : 'jtag frequency' command is executed.
17:01:54 INFO  : Context for 'APU' is selected.
17:01:54 INFO  : System reset is completed.
17:01:57 INFO  : 'after 3000' command is executed.
17:01:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}' command is executed.
17:02:00 INFO  : Device configured successfully with "C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit"
17:02:00 INFO  : Context for 'APU' is selected.
17:02:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:00 INFO  : Context for 'APU' is selected.
17:02:00 INFO  : Sourcing of 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl' is done.
17:02:00 INFO  : 'ps7_init' command is executed.
17:02:00 INFO  : 'ps7_post_config' command is executed.
17:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:00 INFO  : The application 'C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BDF4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BDF4A-23727093-0"}
fpga -file C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Isaiah/Documents/Zybo-Z7-Diaries/PWM/Vitis/PWM_LED/Debug/PWM_LED.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:00 INFO  : 'con' command is executed.
17:02:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:00 INFO  : Disconnected from the channel tcfchan#106.
