timestamp 1664037425
version 8.3
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use or or_0 1 0 91 0 1 -57
use not not_0 1 0 -56 0 1 -47
use and and_1 1 0 0 0 1 -111
use and and_0 1 0 0 0 1 0
node "gnd" 0 6878 72 -111 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 362 164 0 0
node "d1" 0 3196 -8 -60 m1 0 0 0 0 0 0 0 0 0 0 0 0 68 42 0 0 0 0
node "m1_64_n28#" 1 8742 64 -28 m1 0 0 0 0 0 0 0 0 0 0 0 0 186 114 0 0 0 0
node "out" 0 1692 159 4 m1 0 0 0 0 0 0 0 0 0 0 0 0 36 26 0 0 0 0
node "s" 2 22748 -60 -86 m1 0 0 0 0 0 0 0 0 0 0 0 0 484 278 0 0 0 0
node "m1_n12_n48#" 1 16540 -12 -48 v 0 0 0 0 0 0 0 0 0 0 0 0 208 112 400 222 0 0
node "m1_60_20#" 1 3252 60 20 v 0 0 0 0 0 0 0 0 0 0 0 0 32 32 140 78 0 0
node "m1_n24_32#" 0 4512 -24 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 96 56 0 0 0 0
node "m1_80_n11#" 1 12348 80 -11 v 0 0 0 0 0 0 0 0 0 0 0 0 232 124 108 70 0 0
node "d0" 0 1504 -8 68 m1 0 0 0 0 0 0 0 0 0 0 0 0 32 24 0 0 0 0
node "vdd" 1 14204 108 43 v 0 0 0 0 0 0 0 0 0 0 0 0 244 130 176 104 0 0
node "m1_n20_53#" 1 13220 -20 53 v 0 0 0 0 0 0 0 0 0 0 0 0 236 126 144 88 0 0
cap "m1_60_20#" "m1_80_n11#" 720
cap "m1_n12_n48#" "s" 540
merge "or_0/nor_0/a_20_56#" "and_1/not_0/a_22_8#" -6909 0 0 0 0 0 0 0 0 0 0 0 0 -147 -91 0 0 0 0
merge "and_1/not_0/a_22_8#" "m1_64_n28#"
merge "and_0/not_0/a_8_92#" "or_0/nor_0/a_0_88#" -2584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 -108 0 0
merge "or_0/nor_0/a_0_88#" "vdd"
merge "vdd" "and_1/not_0/a_8_92#"
merge "and_1/not_0/a_8_92#" "m1_80_n11#"
merge "and_1/nand_0/a_24_10#" "not_0/a_8_28#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14 0 0 0 0
merge "not_0/a_8_28#" "s"
merge "and_0/nand_0/a_4_12#" "and_1/nand_0/a_4_12#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30 0 0
merge "and_1/nand_0/a_4_12#" "not_0/a_8_8#"
merge "not_0/a_8_8#" "m1_n12_n48#"
merge "and_1/not_0/a_8_8#" "or_0/nor_0/a_14_12#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18 0 0
merge "or_0/nor_0/a_14_12#" "gnd"
merge "and_0/not_0/a_22_8#" "or_0/nor_0/a_4_72#" -1316 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0 0 0
merge "or_0/nor_0/a_4_72#" "m1_60_20#"
merge "and_1/nand_0/a_4_80#" "d1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "or_0/not_0/a_22_8#" "out" -1692 0 0 0 0 0 0 0 0 0 0 0 0 -36 -26 0 0 0 0
merge "and_0/nand_0/a_24_10#" "not_0/a_22_8#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0 0 0
merge "not_0/a_22_8#" "m1_n24_32#"
merge "and_0/nand_0/a_4_88#" "not_0/a_8_92#" 304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 0 0 0
merge "not_0/a_8_92#" "m1_n20_53#"
merge "and_0/nand_0/a_4_80#" "d0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
