-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gauss_blur is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inImage_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    inImage_ce0 : OUT STD_LOGIC;
    inImage_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    gauss_kernel_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    gauss_kernel_ce0 : OUT STD_LOGIC;
    gauss_kernel_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    outImage_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    outImage_ce0 : OUT STD_LOGIC;
    outImage_we0 : OUT STD_LOGIC;
    outImage_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of gauss_blur is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "gauss_blur,hls_ip_2020_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12t-csg325-1Q,HLS_INPUT_CLOCK=6.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.790500,HLS_SYN_LAT=7092691,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=1,HLS_SYN_FF=347,HLS_SYN_LUT=933,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_281 : STD_LOGIC_VECTOR (9 downto 0) := "1010000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_27F : STD_LOGIC_VECTOR (10 downto 0) := "01001111111";
    constant ap_const_lv9_1E1 : STD_LOGIC_VECTOR (8 downto 0) := "111100001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_1DF : STD_LOGIC_VECTOR (8 downto 0) := "111011111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_fu_387_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_reg_865 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub_ln40_fu_409_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln40_reg_870 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln38_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_421_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_reg_878 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sext_ln40_fu_436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln40_reg_883 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln39_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_fu_451_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal row_reg_896 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln49_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_reg_901 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln50_fu_487_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln50_reg_906 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln67_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_911 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_reg_916 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_1_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_1_reg_921 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln73_fu_537_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln73_reg_926 : STD_LOGIC_VECTOR (19 downto 0);
    signal col_fu_549_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal col_reg_935 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln46_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_1_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_1_reg_945 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln50_1_fu_580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_1_reg_949 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln49_fu_584_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln49_reg_955 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_1_fu_598_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_1_reg_964 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal sub_ln55_fu_620_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln55_reg_969 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln54_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal window_addr_3_reg_974 : STD_LOGIC_VECTOR (3 downto 0);
    signal part_buffer_0_addr_reg_984 : STD_LOGIC_VECTOR (8 downto 0);
    signal part_buffer_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal part_buffer_1_load_reg_994 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal and_ln67_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_reg_999 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal outcol_fu_663_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal outcol_reg_1003 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln72_2_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln72_2_reg_1009 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_703_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_2_reg_1016 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal sub_ln16_fu_725_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln16_reg_1021 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln14_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln21_1_fu_747_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln21_1_reg_1026 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln75_fu_756_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln75_reg_1031 : STD_LOGIC_VECTOR (19 downto 0);
    signal j_1_fu_767_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_1_reg_1039 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln15_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_839_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal window_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal window_ce0 : STD_LOGIC;
    signal window_we0 : STD_LOGIC;
    signal window_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal window_ce1 : STD_LOGIC;
    signal window_we1 : STD_LOGIC;
    signal window_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_ce0 : STD_LOGIC;
    signal kernel_we0 : STD_LOGIC;
    signal kernel_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal part_buffer_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal part_buffer_0_ce0 : STD_LOGIC;
    signal part_buffer_0_we0 : STD_LOGIC;
    signal part_buffer_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal part_buffer_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal part_buffer_1_ce0 : STD_LOGIC;
    signal part_buffer_1_we0 : STD_LOGIC;
    signal i_0_reg_279 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_0_reg_290 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal row_0_reg_301 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_0_reg_312 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal i1_0_reg_324 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal result_0_i_reg_335 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_i_reg_347 : STD_LOGIC_VECTOR (1 downto 0);
    signal result_1_i_reg_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_0_i_reg_370 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln50_fu_564_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln55_1_fu_632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln56_fu_643_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln55_fu_648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_fu_782_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln75_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln73_1_fu_834_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal select_ln21_fu_814_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_397_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln40_1_fu_405_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln40_fu_393_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln40_2_fu_427_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln40_fu_431_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_463_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_4_fu_475_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln50_fu_471_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln50_2_fu_483_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln45_fu_441_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal outrow_fu_499_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_525_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_517_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln73_fu_533_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln50_3_fu_555_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln50_fu_559_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal and_ln49_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_608_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln55_1_fu_616_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln55_fu_604_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln55_fu_626_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln56_fu_637_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln67_1_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_2_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_3_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln72_1_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln72_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_713_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln16_1_fu_721_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln16_fu_709_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln21_fu_731_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln21_1_fu_737_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln75_fu_753_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln16_5_fu_773_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_fu_777_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_796_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln21_2_fu_804_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_fu_826_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln73_fu_829_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_839_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_839_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_839_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_839_p10 : STD_LOGIC_VECTOR (15 downto 0);

    component gauss_blur_mac_mudEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gauss_blur_window IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component gauss_blur_kernel IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component gauss_blur_part_bbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    window_U : component gauss_blur_window
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => window_address0,
        ce0 => window_ce0,
        we0 => window_we0,
        d0 => window_d0,
        q0 => window_q0,
        address1 => window_address1,
        ce1 => window_ce1,
        we1 => window_we1,
        d1 => window_d1,
        q1 => window_q1);

    kernel_U : component gauss_blur_kernel
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kernel_address0,
        ce0 => kernel_ce0,
        we0 => kernel_we0,
        d0 => gauss_kernel_q0,
        q0 => kernel_q0);

    part_buffer_0_U : component gauss_blur_part_bbkb
    generic map (
        DataWidth => 8,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => part_buffer_0_address0,
        ce0 => part_buffer_0_ce0,
        we0 => part_buffer_0_we0,
        d0 => part_buffer_1_load_reg_994,
        q0 => part_buffer_0_q0);

    part_buffer_1_U : component gauss_blur_part_bbkb
    generic map (
        DataWidth => 8,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => part_buffer_1_address0,
        ce0 => part_buffer_1_ce0,
        we0 => part_buffer_1_we0,
        d0 => select_ln49_reg_955,
        q0 => part_buffer_1_q0);

    gauss_blur_mac_mudEe_U1 : component gauss_blur_mac_mudEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_839_p0,
        din1 => grp_fu_839_p1,
        din2 => result_1_i_reg_358,
        ce => ap_const_logic_1,
        dout => grp_fu_839_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    col_0_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                col_0_reg_312 <= col_reg_935;
            elsif (((icmp_ln45_fu_445_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                col_0_reg_312 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    i1_0_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i1_0_reg_324 <= i_1_reg_964;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i1_0_reg_324 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln72_2_fu_691_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_1 = and_ln67_fu_658_p2))) then 
                i_0_i_reg_347 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln15_fu_761_p2 = ap_const_lv1_1))) then 
                i_0_i_reg_347 <= i_2_reg_1016;
            end if; 
        end if;
    end process;

    i_0_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_reg_279 <= i_reg_865;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_279 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    j_0_i_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                j_0_i_reg_370 <= j_1_reg_1039;
            elsif (((icmp_ln14_fu_697_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                j_0_i_reg_370 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    j_0_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_fu_381_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_290 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_0_reg_290 <= j_reg_878;
            end if; 
        end if;
    end process;

    result_0_i_reg_335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln72_2_fu_691_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_1 = and_ln67_fu_658_p2))) then 
                result_0_i_reg_335 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln15_fu_761_p2 = ap_const_lv1_1))) then 
                result_0_i_reg_335 <= result_1_i_reg_358;
            end if; 
        end if;
    end process;

    result_1_i_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                result_1_i_reg_358 <= grp_fu_839_p3;
            elsif (((icmp_ln14_fu_697_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                result_1_i_reg_358 <= result_0_i_reg_335;
            end if; 
        end if;
    end process;

    row_0_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_fu_381_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                row_0_reg_301 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln46_fu_543_p2 = ap_const_lv1_1))) then 
                row_0_reg_301 <= row_reg_896;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln14_fu_697_p2 = ap_const_lv1_1))) then
                add_ln75_reg_1031 <= add_ln75_fu_756_p2;
                sub_ln21_1_reg_1026 <= sub_ln21_1_fu_747_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                and_ln67_reg_999 <= and_ln67_fu_658_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                col_reg_935 <= col_fu_549_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                i_1_reg_964 <= i_1_fu_598_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                i_2_reg_1016 <= i_2_fu_703_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_865 <= i_fu_387_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln49_1_reg_945 <= icmp_ln49_1_fu_569_p2;
                select_ln49_reg_955 <= select_ln49_fu_584_p3;
                    zext_ln50_1_reg_949(8 downto 0) <= zext_ln50_1_fu_580_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln45_fu_445_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln49_reg_901 <= icmp_ln49_fu_457_p2;
                icmp_ln67_reg_911 <= icmp_ln67_fu_493_p2;
                icmp_ln72_1_reg_921 <= icmp_ln72_1_fu_511_p2;
                icmp_ln72_reg_916 <= icmp_ln72_fu_505_p2;
                    sub_ln50_reg_906(19 downto 5) <= sub_ln50_fu_487_p2(19 downto 5);
                    sub_ln73_reg_926(19 downto 5) <= sub_ln73_fu_537_p2(19 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                j_1_reg_1039 <= j_1_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_reg_878 <= j_fu_421_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_1 = and_ln67_fu_658_p2))) then
                or_ln72_2_reg_1009 <= or_ln72_2_fu_691_p2;
                outcol_reg_1003 <= outcol_fu_663_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1) and (icmp_ln49_1_reg_945 = ap_const_lv1_1))) then
                part_buffer_0_addr_reg_984 <= zext_ln50_1_reg_949(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                part_buffer_1_load_reg_994 <= part_buffer_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                row_reg_896 <= row_fu_451_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_415_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                sext_ln40_reg_883 <= sext_ln40_fu_436_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_fu_697_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                sub_ln16_reg_1021 <= sub_ln16_fu_725_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_fu_381_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                sub_ln40_reg_870 <= sub_ln40_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln54_fu_592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                sub_ln55_reg_969 <= sub_ln55_fu_620_p2;
                window_addr_3_reg_974 <= sext_ln55_1_fu_632_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    sub_ln50_reg_906(4 downto 0) <= "00000";
    sub_ln73_reg_926(4 downto 0) <= "00000";
    zext_ln50_1_reg_949(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln38_fu_381_p2, ap_CS_fsm_state3, icmp_ln39_fu_415_p2, ap_CS_fsm_state5, icmp_ln45_fu_445_p2, ap_CS_fsm_state6, icmp_ln46_fu_543_p2, icmp_ln49_1_reg_945, ap_CS_fsm_state8, icmp_ln54_fu_592_p2, and_ln67_fu_658_p2, ap_CS_fsm_state11, or_ln72_2_fu_691_p2, ap_CS_fsm_state12, icmp_ln14_fu_697_p2, ap_CS_fsm_state13, icmp_ln15_fu_761_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln38_fu_381_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln39_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln45_fu_445_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln46_fu_543_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln49_1_reg_945 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1) and (icmp_ln49_1_reg_945 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((or_ln72_2_fu_691_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_1 = and_ln67_fu_658_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (or_ln72_2_fu_691_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln67_fu_658_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln14_fu_697_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln15_fu_761_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln16_fu_777_p2 <= std_logic_vector(unsigned(sub_ln16_reg_1021) + unsigned(zext_ln16_5_fu_773_p1));
    add_ln40_fu_431_p2 <= std_logic_vector(unsigned(sub_ln40_reg_870) + unsigned(zext_ln40_2_fu_427_p1));
    add_ln50_fu_559_p2 <= std_logic_vector(unsigned(sub_ln50_reg_906) + unsigned(zext_ln50_3_fu_555_p1));
    add_ln55_fu_626_p2 <= std_logic_vector(signed(sub_ln55_fu_620_p2) + signed(ap_const_lv5_1));
    add_ln56_fu_637_p2 <= std_logic_vector(signed(sub_ln55_fu_620_p2) + signed(ap_const_lv5_2));
    add_ln73_fu_829_p2 <= std_logic_vector(unsigned(sub_ln73_reg_926) + unsigned(zext_ln73_fu_826_p1));
    add_ln75_fu_756_p2 <= std_logic_vector(unsigned(sub_ln73_reg_926) + unsigned(zext_ln75_fu_753_p1));
    and_ln49_fu_575_p2 <= (icmp_ln49_reg_901 and icmp_ln49_1_fu_569_p2);
    and_ln67_fu_658_p2 <= (icmp_ln67_reg_911 and icmp_ln67_1_fu_652_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state5, icmp_ln45_fu_445_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln45_fu_445_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln45_fu_445_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln45_fu_445_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    col_fu_549_p2 <= std_logic_vector(unsigned(col_0_reg_312) + unsigned(ap_const_lv9_1));
    gauss_kernel_address0 <= sext_ln40_fu_436_p1(4 - 1 downto 0);

    gauss_kernel_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            gauss_kernel_ce0 <= ap_const_logic_1;
        else 
            gauss_kernel_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_839_p0 <= grp_fu_839_p00(8 - 1 downto 0);
    grp_fu_839_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_q0),16));
    grp_fu_839_p1 <= grp_fu_839_p10(8 - 1 downto 0);
    grp_fu_839_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_q1),16));
    i_1_fu_598_p2 <= std_logic_vector(unsigned(i1_0_reg_324) + unsigned(ap_const_lv2_1));
    i_2_fu_703_p2 <= std_logic_vector(unsigned(i_0_i_reg_347) + unsigned(ap_const_lv2_1));
    i_fu_387_p2 <= std_logic_vector(unsigned(i_0_reg_279) + unsigned(ap_const_lv2_1));
    icmp_ln14_fu_697_p2 <= "1" when (i_0_i_reg_347 = ap_const_lv2_3) else "0";
    icmp_ln15_fu_761_p2 <= "1" when (j_0_i_reg_370 = ap_const_lv2_3) else "0";
    icmp_ln38_fu_381_p2 <= "1" when (i_0_reg_279 = ap_const_lv2_3) else "0";
    icmp_ln39_fu_415_p2 <= "1" when (j_0_reg_290 = ap_const_lv2_3) else "0";
    icmp_ln45_fu_445_p2 <= "1" when (row_0_reg_301 = ap_const_lv10_281) else "0";
    icmp_ln46_fu_543_p2 <= "1" when (col_0_reg_312 = ap_const_lv9_1E1) else "0";
    icmp_ln49_1_fu_569_p2 <= "1" when (unsigned(col_0_reg_312) < unsigned(ap_const_lv9_1E0)) else "0";
    icmp_ln49_fu_457_p2 <= "1" when (unsigned(row_0_reg_301) < unsigned(ap_const_lv10_280)) else "0";
    icmp_ln54_fu_592_p2 <= "1" when (i1_0_reg_324 = ap_const_lv2_3) else "0";
    icmp_ln67_1_fu_652_p2 <= "0" when (col_0_reg_312 = ap_const_lv9_0) else "1";
    icmp_ln67_fu_493_p2 <= "0" when (row_0_reg_301 = ap_const_lv10_0) else "1";
    icmp_ln72_1_fu_511_p2 <= "1" when (outrow_fu_499_p2 = ap_const_lv11_27F) else "0";
    icmp_ln72_2_fu_669_p2 <= "1" when (outcol_fu_663_p2 = ap_const_lv9_0) else "0";
    icmp_ln72_3_fu_675_p2 <= "1" when (outcol_fu_663_p2 = ap_const_lv9_1DF) else "0";
    icmp_ln72_fu_505_p2 <= "1" when (outrow_fu_499_p2 = ap_const_lv11_0) else "0";
    inImage_address0 <= sext_ln50_fu_564_p1(19 - 1 downto 0);

    inImage_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            inImage_ce0 <= ap_const_logic_1;
        else 
            inImage_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    j_1_fu_767_p2 <= std_logic_vector(unsigned(j_0_i_reg_370) + unsigned(ap_const_lv2_1));
    j_fu_421_p2 <= std_logic_vector(unsigned(j_0_reg_290) + unsigned(ap_const_lv2_1));

    kernel_address0_assign_proc : process(sext_ln40_reg_883, ap_CS_fsm_state13, ap_CS_fsm_state4, sext_ln16_fu_782_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            kernel_address0 <= sext_ln16_fu_782_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            kernel_address0 <= sext_ln40_reg_883(4 - 1 downto 0);
        else 
            kernel_address0 <= "XXXX";
        end if; 
    end process;


    kernel_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            kernel_ce0 <= ap_const_logic_1;
        else 
            kernel_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_we0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            kernel_we0 <= ap_const_logic_1;
        else 
            kernel_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln72_1_fu_686_p2 <= (icmp_ln72_3_fu_675_p2 or icmp_ln72_1_reg_921);
    or_ln72_2_fu_691_p2 <= (or_ln72_fu_681_p2 or or_ln72_1_fu_686_p2);
    or_ln72_fu_681_p2 <= (icmp_ln72_reg_916 or icmp_ln72_2_fu_669_p2);

    outImage_address0_assign_proc : process(ap_CS_fsm_state17, sext_ln75_fu_822_p1, sext_ln73_1_fu_834_p1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            outImage_address0 <= sext_ln73_1_fu_834_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            outImage_address0 <= sext_ln75_fu_822_p1(19 - 1 downto 0);
        else 
            outImage_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outImage_ce0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            outImage_ce0 <= ap_const_logic_1;
        else 
            outImage_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outImage_d0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state18, select_ln21_fu_814_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            outImage_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            outImage_d0 <= select_ln21_fu_814_p3;
        else 
            outImage_d0 <= "XXXXXXXX";
        end if; 
    end process;


    outImage_we0_assign_proc : process(and_ln67_reg_999, or_ln72_2_reg_1009, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((or_ln72_2_reg_1009 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_1 = and_ln67_reg_999)))) then 
            outImage_we0 <= ap_const_logic_1;
        else 
            outImage_we0 <= ap_const_logic_0;
        end if; 
    end process;

    outcol_fu_663_p2 <= std_logic_vector(unsigned(col_0_reg_312) + unsigned(ap_const_lv9_1FF));
    outrow_fu_499_p2 <= std_logic_vector(unsigned(zext_ln45_fu_441_p1) + unsigned(ap_const_lv11_7FF));

    part_buffer_0_address0_assign_proc : process(zext_ln50_1_reg_949, ap_CS_fsm_state8, part_buffer_0_addr_reg_984, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            part_buffer_0_address0 <= part_buffer_0_addr_reg_984;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            part_buffer_0_address0 <= zext_ln50_1_reg_949(9 - 1 downto 0);
        else 
            part_buffer_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    part_buffer_0_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            part_buffer_0_ce0 <= ap_const_logic_1;
        else 
            part_buffer_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    part_buffer_0_we0_assign_proc : process(icmp_ln49_1_reg_945, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_1_reg_945 = ap_const_lv1_1))) then 
            part_buffer_0_we0 <= ap_const_logic_1;
        else 
            part_buffer_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    part_buffer_1_address0 <= zext_ln50_1_reg_949(9 - 1 downto 0);

    part_buffer_1_ce0_assign_proc : process(icmp_ln49_1_reg_945, ap_CS_fsm_state8, icmp_ln54_fu_592_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1) and (icmp_ln49_1_reg_945 = ap_const_lv1_1))) then 
            part_buffer_1_ce0 <= ap_const_logic_1;
        else 
            part_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    part_buffer_1_we0_assign_proc : process(icmp_ln49_1_reg_945, ap_CS_fsm_state8, icmp_ln54_fu_592_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1) and (icmp_ln49_1_reg_945 = ap_const_lv1_1))) then 
            part_buffer_1_we0 <= ap_const_logic_1;
        else 
            part_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    row_fu_451_p2 <= std_logic_vector(unsigned(row_0_reg_301) + unsigned(ap_const_lv10_1));
    select_ln21_fu_814_p3 <= 
        sub_ln21_1_reg_1026 when (tmp_9_fu_796_p3(0) = '1') else 
        trunc_ln21_2_fu_804_p4;
    select_ln49_fu_584_p3 <= 
        inImage_q0 when (and_ln49_fu_575_p2(0) = '1') else 
        ap_const_lv8_0;
        sext_ln16_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln16_fu_777_p2),64));

        sext_ln40_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln40_fu_431_p2),64));

        sext_ln50_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln50_fu_559_p2),64));

        sext_ln55_1_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln55_fu_626_p2),64));

        sext_ln55_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln55_reg_969),64));

        sext_ln56_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln56_fu_637_p2),64));

        sext_ln73_1_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln73_fu_829_p2),64));

        sext_ln73_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_525_p3),20));

        sext_ln75_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln75_reg_1031),64));

    sub_ln16_fu_725_p2 <= std_logic_vector(unsigned(zext_ln16_1_fu_721_p1) - unsigned(zext_ln16_fu_709_p1));
    sub_ln21_1_fu_747_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln21_1_fu_737_p4));
    sub_ln21_fu_731_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(result_0_i_reg_335));
    sub_ln40_fu_409_p2 <= std_logic_vector(unsigned(zext_ln40_1_fu_405_p1) - unsigned(zext_ln40_fu_393_p1));
    sub_ln50_fu_487_p2 <= std_logic_vector(unsigned(zext_ln50_fu_471_p1) - unsigned(zext_ln50_2_fu_483_p1));
    sub_ln55_fu_620_p2 <= std_logic_vector(unsigned(zext_ln55_1_fu_616_p1) - unsigned(zext_ln55_fu_604_p1));
    sub_ln73_fu_537_p2 <= std_logic_vector(unsigned(tmp_5_fu_517_p3) - unsigned(sext_ln73_fu_533_p1));
    tmp_2_fu_397_p3 <= (i_0_reg_279 & ap_const_lv2_0);
    tmp_3_fu_463_p3 <= (row_0_reg_301 & ap_const_lv9_0);
    tmp_4_fu_475_p3 <= (row_0_reg_301 & ap_const_lv5_0);
    tmp_5_fu_517_p3 <= (outrow_fu_499_p2 & ap_const_lv9_0);
    tmp_6_fu_525_p3 <= (outrow_fu_499_p2 & ap_const_lv5_0);
    tmp_7_fu_608_p3 <= (i1_0_reg_324 & ap_const_lv2_0);
    tmp_8_fu_713_p3 <= (i_0_i_reg_347 & ap_const_lv2_0);
    tmp_9_fu_796_p3 <= result_0_i_reg_335(31 downto 31);
    trunc_ln21_1_fu_737_p4 <= sub_ln21_fu_731_p2(11 downto 4);
    trunc_ln21_2_fu_804_p4 <= result_0_i_reg_335(11 downto 4);

    window_address0_assign_proc : process(icmp_ln49_1_reg_945, ap_CS_fsm_state8, icmp_ln54_fu_592_p2, window_addr_3_reg_974, ap_CS_fsm_state10, ap_CS_fsm_state9, sext_ln55_1_fu_632_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            window_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            window_address0 <= window_addr_3_reg_974;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1) and (icmp_ln49_1_reg_945 = ap_const_lv1_1))) then 
            window_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((icmp_ln54_fu_592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            window_address0 <= sext_ln55_1_fu_632_p1(4 - 1 downto 0);
        else 
            window_address0 <= "XXXX";
        end if; 
    end process;


    window_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state9, sext_ln56_fu_643_p1, sext_ln55_fu_648_p1, sext_ln16_fu_782_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            window_address1 <= sext_ln16_fu_782_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            window_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            window_address1 <= sext_ln55_fu_648_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            window_address1 <= sext_ln56_fu_643_p1(4 - 1 downto 0);
        else 
            window_address1 <= "XXXX";
        end if; 
    end process;


    window_ce0_assign_proc : process(icmp_ln49_1_reg_945, ap_CS_fsm_state8, icmp_ln54_fu_592_p2, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1) and (icmp_ln49_1_reg_945 = ap_const_lv1_1)) or ((icmp_ln54_fu_592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            window_ce0 <= ap_const_logic_1;
        else 
            window_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    window_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            window_ce1 <= ap_const_logic_1;
        else 
            window_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    window_d0_assign_proc : process(icmp_ln49_1_reg_945, select_ln49_reg_955, ap_CS_fsm_state8, icmp_ln54_fu_592_p2, part_buffer_1_q0, ap_CS_fsm_state10, window_q1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            window_d0 <= part_buffer_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            window_d0 <= window_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1) and (icmp_ln49_1_reg_945 = ap_const_lv1_1))) then 
            window_d0 <= select_ln49_reg_955;
        else 
            window_d0 <= "XXXXXXXX";
        end if; 
    end process;


    window_d1_assign_proc : process(ap_CS_fsm_state10, window_q0, part_buffer_0_q0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            window_d1 <= part_buffer_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            window_d1 <= window_q0;
        else 
            window_d1 <= "XXXXXXXX";
        end if; 
    end process;


    window_we0_assign_proc : process(icmp_ln49_1_reg_945, ap_CS_fsm_state8, icmp_ln54_fu_592_p2, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln54_fu_592_p2 = ap_const_lv1_1) and (icmp_ln49_1_reg_945 = ap_const_lv1_1)))) then 
            window_we0 <= ap_const_logic_1;
        else 
            window_we0 <= ap_const_logic_0;
        end if; 
    end process;


    window_we1_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            window_we1 <= ap_const_logic_1;
        else 
            window_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln16_1_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_713_p3),5));
    zext_ln16_5_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_i_reg_370),5));
    zext_ln16_fu_709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_347),5));
    zext_ln40_1_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_397_p3),5));
    zext_ln40_2_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_290),5));
    zext_ln40_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_279),5));
    zext_ln45_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_0_reg_301),11));
    zext_ln50_1_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_0_reg_312),64));
    zext_ln50_2_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_475_p3),20));
    zext_ln50_3_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_0_reg_312),20));
    zext_ln50_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_463_p3),20));
    zext_ln55_1_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_608_p3),5));
    zext_ln55_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_0_reg_324),5));
    zext_ln73_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outcol_reg_1003),20));
    zext_ln75_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outcol_reg_1003),20));
end behav;
