<stg><name>myproject_axi</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:0  %should_skip_0_loc_c = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="should_skip_0_loc_c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:1  %val_assign_loc_c = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="val_assign_loc_c"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1024" op_0_bw="64">
<![CDATA[
codeRepl:8  %out_local_V_data_0_V = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1024" op_0_bw="64">
<![CDATA[
codeRepl:11  %out_local_V_data_1_V = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="out_local_V_data_1_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:14  %in_local_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:17  %tmp_stream_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="tmp_stream_V_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1024" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
codeRepl:27  call fastcc void @Loop_1_proc408(i16* %tmp_stream_V_V, i1024* %in_data_V, i1* %in_last_V, i1* %val_assign_loc_c, i1* %should_skip_0_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1024" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
codeRepl:27  call fastcc void @Loop_1_proc408(i16* %tmp_stream_V_V, i1024* %in_data_V, i1* %in_last_V, i1* %val_assign_loc_c, i1* %should_skip_0_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:28  call fastcc void @Loop_2_proc409(i16* %tmp_stream_V_V, i16* %in_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="20" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:28  call fastcc void @Loop_2_proc409(i16* %tmp_stream_V_V, i16* %in_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="21" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1024" op_3_bw="1024" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="27" op_34_bw="27" op_35_bw="27" op_36_bw="27" op_37_bw="27" op_38_bw="27" op_39_bw="27" op_40_bw="27" op_41_bw="27" op_42_bw="27" op_43_bw="27" op_44_bw="27" op_45_bw="27" op_46_bw="27" op_47_bw="27" op_48_bw="27" op_49_bw="27" op_50_bw="27" op_51_bw="27" op_52_bw="27" op_53_bw="27" op_54_bw="27" op_55_bw="27" op_56_bw="27" op_57_bw="27" op_58_bw="27" op_59_bw="27" op_60_bw="27" op_61_bw="27" op_62_bw="27" op_63_bw="27" op_64_bw="27" op_65_bw="27" op_66_bw="27" op_67_bw="27" op_68_bw="27" op_69_bw="27" op_70_bw="27" op_71_bw="27" op_72_bw="27" op_73_bw="27" op_74_bw="27" op_75_bw="27" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="27" op_81_bw="27" op_82_bw="27" op_83_bw="27" op_84_bw="27" op_85_bw="27" op_86_bw="27" op_87_bw="27" op_88_bw="27" op_89_bw="27" op_90_bw="27" op_91_bw="27" op_92_bw="27" op_93_bw="27" op_94_bw="27" op_95_bw="27" op_96_bw="27" op_97_bw="27" op_98_bw="27" op_99_bw="27" op_100_bw="27" op_101_bw="27" op_102_bw="27" op_103_bw="27" op_104_bw="27" op_105_bw="27" op_106_bw="27" op_107_bw="27" op_108_bw="27" op_109_bw="27" op_110_bw="27" op_111_bw="27" op_112_bw="27" op_113_bw="27" op_114_bw="27" op_115_bw="27" op_116_bw="27" op_117_bw="27" op_118_bw="27" op_119_bw="27" op_120_bw="27" op_121_bw="27" op_122_bw="27" op_123_bw="27" op_124_bw="27" op_125_bw="27" op_126_bw="27" op_127_bw="27" op_128_bw="27" op_129_bw="27" op_130_bw="27" op_131_bw="27" op_132_bw="27" op_133_bw="27" op_134_bw="27" op_135_bw="27" op_136_bw="27" op_137_bw="27" op_138_bw="27" op_139_bw="27" op_140_bw="27" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="27" op_146_bw="27" op_147_bw="27" op_148_bw="27" op_149_bw="27" op_150_bw="27" op_151_bw="27" op_152_bw="27" op_153_bw="27" op_154_bw="27" op_155_bw="27" op_156_bw="27" op_157_bw="27" op_158_bw="27" op_159_bw="27" op_160_bw="27" op_161_bw="27" op_162_bw="27" op_163_bw="27" op_164_bw="27" op_165_bw="27" op_166_bw="27" op_167_bw="27" op_168_bw="27" op_169_bw="27" op_170_bw="27" op_171_bw="27" op_172_bw="27" op_173_bw="27" op_174_bw="27" op_175_bw="27" op_176_bw="27" op_177_bw="27" op_178_bw="27" op_179_bw="27" op_180_bw="27" op_181_bw="27" op_182_bw="27" op_183_bw="27" op_184_bw="27" op_185_bw="27" op_186_bw="27" op_187_bw="27" op_188_bw="27" op_189_bw="27" op_190_bw="27" op_191_bw="27" op_192_bw="27" op_193_bw="27" op_194_bw="27" op_195_bw="27" op_196_bw="27" op_197_bw="27" op_198_bw="27" op_199_bw="27" op_200_bw="27" op_201_bw="27" op_202_bw="27" op_203_bw="27" op_204_bw="27" op_205_bw="27" op_206_bw="27" op_207_bw="27" op_208_bw="27" op_209_bw="27" op_210_bw="27" op_211_bw="27" op_212_bw="27" op_213_bw="27" op_214_bw="27" op_215_bw="27" op_216_bw="27" op_217_bw="27" op_218_bw="27" op_219_bw="27" op_220_bw="27" op_221_bw="27" op_222_bw="27" op_223_bw="27" op_224_bw="27" op_225_bw="27" op_226_bw="27" op_227_bw="27" op_228_bw="27" op_229_bw="27" op_230_bw="27" op_231_bw="27" op_232_bw="27" op_233_bw="27" op_234_bw="27" op_235_bw="27" op_236_bw="27" op_237_bw="27" op_238_bw="27" op_239_bw="27" op_240_bw="27" op_241_bw="27" op_242_bw="27" op_243_bw="27" op_244_bw="27" op_245_bw="27" op_246_bw="27" op_247_bw="27" op_248_bw="27" op_249_bw="27" op_250_bw="27" op_251_bw="27" op_252_bw="27" op_253_bw="27" op_254_bw="27" op_255_bw="27" op_256_bw="27" op_257_bw="27" op_258_bw="27" op_259_bw="27" op_260_bw="27" op_261_bw="27" op_262_bw="27" op_263_bw="27" op_264_bw="27" op_265_bw="27" op_266_bw="27" op_267_bw="27" op_268_bw="27" op_269_bw="27" op_270_bw="27" op_271_bw="27" op_272_bw="27" op_273_bw="27" op_274_bw="27" op_275_bw="27" op_276_bw="27" op_277_bw="27" op_278_bw="27" op_279_bw="27" op_280_bw="27" op_281_bw="27" op_282_bw="27" op_283_bw="27" op_284_bw="27" op_285_bw="27" op_286_bw="27" op_287_bw="27" op_288_bw="27" op_289_bw="27" op_290_bw="27" op_291_bw="27" op_292_bw="27" op_293_bw="27" op_294_bw="27" op_295_bw="27" op_296_bw="27" op_297_bw="27" op_298_bw="27" op_299_bw="27" op_300_bw="27" op_301_bw="27" op_302_bw="27" op_303_bw="27" op_304_bw="27" op_305_bw="27" op_306_bw="27" op_307_bw="27" op_308_bw="27" op_309_bw="27" op_310_bw="27" op_311_bw="27" op_312_bw="27" op_313_bw="27" op_314_bw="27" op_315_bw="27" op_316_bw="27" op_317_bw="27" op_318_bw="27" op_319_bw="27" op_320_bw="27" op_321_bw="27" op_322_bw="27" op_323_bw="27" op_324_bw="27" op_325_bw="27" op_326_bw="27" op_327_bw="27" op_328_bw="27" op_329_bw="27" op_330_bw="27" op_331_bw="27" op_332_bw="27" op_333_bw="27" op_334_bw="27" op_335_bw="27" op_336_bw="27" op_337_bw="27" op_338_bw="27" op_339_bw="27" op_340_bw="27" op_341_bw="27" op_342_bw="27" op_343_bw="27" op_344_bw="27" op_345_bw="27" op_346_bw="27" op_347_bw="27" op_348_bw="27" op_349_bw="27" op_350_bw="27" op_351_bw="27" op_352_bw="27" op_353_bw="27" op_354_bw="27" op_355_bw="27" op_356_bw="27" op_357_bw="27" op_358_bw="27" op_359_bw="27" op_360_bw="27" op_361_bw="27" op_362_bw="27" op_363_bw="27" op_364_bw="27" op_365_bw="27" op_366_bw="27" op_367_bw="27" op_368_bw="27" op_369_bw="27" op_370_bw="27" op_371_bw="27" op_372_bw="27" op_373_bw="27" op_374_bw="27" op_375_bw="27" op_376_bw="27" op_377_bw="27" op_378_bw="27" op_379_bw="27" op_380_bw="27" op_381_bw="27" op_382_bw="27" op_383_bw="27" op_384_bw="27" op_385_bw="0" op_386_bw="0">
<![CDATA[
codeRepl:29  call fastcc void @myproject(i16* %in_local_V_data_0_V, i1024* %out_local_V_data_0_V, i1024* %out_local_V_data_1_V)

]]></Node>
<StgValue><ssdm name="call_ln472"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="22" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1024" op_3_bw="1024" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="27" op_34_bw="27" op_35_bw="27" op_36_bw="27" op_37_bw="27" op_38_bw="27" op_39_bw="27" op_40_bw="27" op_41_bw="27" op_42_bw="27" op_43_bw="27" op_44_bw="27" op_45_bw="27" op_46_bw="27" op_47_bw="27" op_48_bw="27" op_49_bw="27" op_50_bw="27" op_51_bw="27" op_52_bw="27" op_53_bw="27" op_54_bw="27" op_55_bw="27" op_56_bw="27" op_57_bw="27" op_58_bw="27" op_59_bw="27" op_60_bw="27" op_61_bw="27" op_62_bw="27" op_63_bw="27" op_64_bw="27" op_65_bw="27" op_66_bw="27" op_67_bw="27" op_68_bw="27" op_69_bw="27" op_70_bw="27" op_71_bw="27" op_72_bw="27" op_73_bw="27" op_74_bw="27" op_75_bw="27" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="27" op_81_bw="27" op_82_bw="27" op_83_bw="27" op_84_bw="27" op_85_bw="27" op_86_bw="27" op_87_bw="27" op_88_bw="27" op_89_bw="27" op_90_bw="27" op_91_bw="27" op_92_bw="27" op_93_bw="27" op_94_bw="27" op_95_bw="27" op_96_bw="27" op_97_bw="27" op_98_bw="27" op_99_bw="27" op_100_bw="27" op_101_bw="27" op_102_bw="27" op_103_bw="27" op_104_bw="27" op_105_bw="27" op_106_bw="27" op_107_bw="27" op_108_bw="27" op_109_bw="27" op_110_bw="27" op_111_bw="27" op_112_bw="27" op_113_bw="27" op_114_bw="27" op_115_bw="27" op_116_bw="27" op_117_bw="27" op_118_bw="27" op_119_bw="27" op_120_bw="27" op_121_bw="27" op_122_bw="27" op_123_bw="27" op_124_bw="27" op_125_bw="27" op_126_bw="27" op_127_bw="27" op_128_bw="27" op_129_bw="27" op_130_bw="27" op_131_bw="27" op_132_bw="27" op_133_bw="27" op_134_bw="27" op_135_bw="27" op_136_bw="27" op_137_bw="27" op_138_bw="27" op_139_bw="27" op_140_bw="27" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="27" op_146_bw="27" op_147_bw="27" op_148_bw="27" op_149_bw="27" op_150_bw="27" op_151_bw="27" op_152_bw="27" op_153_bw="27" op_154_bw="27" op_155_bw="27" op_156_bw="27" op_157_bw="27" op_158_bw="27" op_159_bw="27" op_160_bw="27" op_161_bw="27" op_162_bw="27" op_163_bw="27" op_164_bw="27" op_165_bw="27" op_166_bw="27" op_167_bw="27" op_168_bw="27" op_169_bw="27" op_170_bw="27" op_171_bw="27" op_172_bw="27" op_173_bw="27" op_174_bw="27" op_175_bw="27" op_176_bw="27" op_177_bw="27" op_178_bw="27" op_179_bw="27" op_180_bw="27" op_181_bw="27" op_182_bw="27" op_183_bw="27" op_184_bw="27" op_185_bw="27" op_186_bw="27" op_187_bw="27" op_188_bw="27" op_189_bw="27" op_190_bw="27" op_191_bw="27" op_192_bw="27" op_193_bw="27" op_194_bw="27" op_195_bw="27" op_196_bw="27" op_197_bw="27" op_198_bw="27" op_199_bw="27" op_200_bw="27" op_201_bw="27" op_202_bw="27" op_203_bw="27" op_204_bw="27" op_205_bw="27" op_206_bw="27" op_207_bw="27" op_208_bw="27" op_209_bw="27" op_210_bw="27" op_211_bw="27" op_212_bw="27" op_213_bw="27" op_214_bw="27" op_215_bw="27" op_216_bw="27" op_217_bw="27" op_218_bw="27" op_219_bw="27" op_220_bw="27" op_221_bw="27" op_222_bw="27" op_223_bw="27" op_224_bw="27" op_225_bw="27" op_226_bw="27" op_227_bw="27" op_228_bw="27" op_229_bw="27" op_230_bw="27" op_231_bw="27" op_232_bw="27" op_233_bw="27" op_234_bw="27" op_235_bw="27" op_236_bw="27" op_237_bw="27" op_238_bw="27" op_239_bw="27" op_240_bw="27" op_241_bw="27" op_242_bw="27" op_243_bw="27" op_244_bw="27" op_245_bw="27" op_246_bw="27" op_247_bw="27" op_248_bw="27" op_249_bw="27" op_250_bw="27" op_251_bw="27" op_252_bw="27" op_253_bw="27" op_254_bw="27" op_255_bw="27" op_256_bw="27" op_257_bw="27" op_258_bw="27" op_259_bw="27" op_260_bw="27" op_261_bw="27" op_262_bw="27" op_263_bw="27" op_264_bw="27" op_265_bw="27" op_266_bw="27" op_267_bw="27" op_268_bw="27" op_269_bw="27" op_270_bw="27" op_271_bw="27" op_272_bw="27" op_273_bw="27" op_274_bw="27" op_275_bw="27" op_276_bw="27" op_277_bw="27" op_278_bw="27" op_279_bw="27" op_280_bw="27" op_281_bw="27" op_282_bw="27" op_283_bw="27" op_284_bw="27" op_285_bw="27" op_286_bw="27" op_287_bw="27" op_288_bw="27" op_289_bw="27" op_290_bw="27" op_291_bw="27" op_292_bw="27" op_293_bw="27" op_294_bw="27" op_295_bw="27" op_296_bw="27" op_297_bw="27" op_298_bw="27" op_299_bw="27" op_300_bw="27" op_301_bw="27" op_302_bw="27" op_303_bw="27" op_304_bw="27" op_305_bw="27" op_306_bw="27" op_307_bw="27" op_308_bw="27" op_309_bw="27" op_310_bw="27" op_311_bw="27" op_312_bw="27" op_313_bw="27" op_314_bw="27" op_315_bw="27" op_316_bw="27" op_317_bw="27" op_318_bw="27" op_319_bw="27" op_320_bw="27" op_321_bw="27" op_322_bw="27" op_323_bw="27" op_324_bw="27" op_325_bw="27" op_326_bw="27" op_327_bw="27" op_328_bw="27" op_329_bw="27" op_330_bw="27" op_331_bw="27" op_332_bw="27" op_333_bw="27" op_334_bw="27" op_335_bw="27" op_336_bw="27" op_337_bw="27" op_338_bw="27" op_339_bw="27" op_340_bw="27" op_341_bw="27" op_342_bw="27" op_343_bw="27" op_344_bw="27" op_345_bw="27" op_346_bw="27" op_347_bw="27" op_348_bw="27" op_349_bw="27" op_350_bw="27" op_351_bw="27" op_352_bw="27" op_353_bw="27" op_354_bw="27" op_355_bw="27" op_356_bw="27" op_357_bw="27" op_358_bw="27" op_359_bw="27" op_360_bw="27" op_361_bw="27" op_362_bw="27" op_363_bw="27" op_364_bw="27" op_365_bw="27" op_366_bw="27" op_367_bw="27" op_368_bw="27" op_369_bw="27" op_370_bw="27" op_371_bw="27" op_372_bw="27" op_373_bw="27" op_374_bw="27" op_375_bw="27" op_376_bw="27" op_377_bw="27" op_378_bw="27" op_379_bw="27" op_380_bw="27" op_381_bw="27" op_382_bw="27" op_383_bw="27" op_384_bw="27" op_385_bw="0" op_386_bw="0">
<![CDATA[
codeRepl:29  call fastcc void @myproject(i16* %in_local_V_data_0_V, i1024* %out_local_V_data_0_V, i1024* %out_local_V_data_1_V)

]]></Node>
<StgValue><ssdm name="call_ln472"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="23" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="1" op_4_bw="1024" op_5_bw="1" op_6_bw="1" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:30  call fastcc void @Block__proc(i1024* %out_local_V_data_0_V, i1024* %out_local_V_data_1_V, i1* %should_skip_0_loc_c, i1024* %out_data_V, i1* %out_last_V, i1* %val_assign_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="24" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="1" op_4_bw="1024" op_5_bw="1" op_6_bw="1" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:30  call fastcc void @Block__proc(i1024* %out_local_V_data_0_V, i1024* %out_local_V_data_1_V, i1* %should_skip_0_loc_c, i1024* %out_data_V, i1* %out_last_V, i1* %val_assign_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="25" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln11"/></StgValue>
</operation>

<operation id="26" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1024* %in_data_V), !map !275

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !281

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1024* %out_data_V), !map !285

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !291

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="31" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
codeRepl:9  %empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1024* %out_local_V_data_0_V, i1024* %out_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i1024* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
codeRepl:12  %empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1024* %out_local_V_data_1_V, i1024* %out_local_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="34" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i1024* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:15  %empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4356, i32 4356, i16* %in_local_V_data_0_V, i16* %in_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:18  %empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @tmp_stream_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i16* %tmp_stream_V_V, i16* %tmp_stream_V_V)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i16* %tmp_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i1024* %in_data_V, i1* %in_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i1024* %out_data_V, i1* %out_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:23  %empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @val_OC_assign_OC_loc_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i1* %val_assign_loc_c, i1* %val_assign_loc_c)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i1* %val_assign_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:25  %empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @should_skip_OC_0_OC_loc_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i1* %should_skip_0_loc_c, i1* %should_skip_0_loc_c)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i1* %should_skip_0_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0">
<![CDATA[
codeRepl:31  ret void

]]></Node>
<StgValue><ssdm name="ret_ln484"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
