INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_1_0/sim/Adder_xup_xor2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_and2_0_0/sim/Adder_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_0_0/sim/Adder_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_and2_1_0/sim/Adder_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_2_0/sim/Adder_xup_xor2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_or2_0_0/sim/Adder_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_1_1/sim/Adder_xup_xor2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_and2_0_1/sim/Adder_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_0_1/sim/Adder_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_and2_1_1/sim/Adder_xup_and2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_and2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_2_1/sim/Adder_xup_xor2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_or2_0_1/sim/Adder_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlconstant_0_0/sim/Adder_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlconcat_0_0/sim/Adder_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlslice_0_0/sim/Adder_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlslice_0_1/sim/Adder_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlslice_0_2/sim/Adder_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlslice_0_3/sim/Adder_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/sim/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module FullAdder1_imp_144U3XE
INFO: [VRFC 10-311] analyzing module FullAdder_imp_1QG6O7Y
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/hdl/Adder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
