Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\NUMCF.vf" into library work
Parsing module <NUMCF>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\NUM8B.vf" into library work
Parsing module <NUM8B>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\NUM47.vf" into library work
Parsing module <NUM47>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\NUM03.vf" into library work
Parsing module <NUM03>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\DIV_200.vf" into library work
Parsing module <FTC_HXILINX_DIV_200>.
Parsing module <CD4CE_HXILINX_DIV_200>.
Parsing module <DIV_200>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\count09.vf" into library work
Parsing module <FJKC_HXILINX_count09>.
Parsing module <count09>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\RegSIPO_16.vf" into library work
Parsing module <RegSIPO_16>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\RegPIPO_16.vf" into library work
Parsing module <RegPIPO_16>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\PWM_Gen.vf" into library work
Parsing module <CC16CE_HXILINX_PWM_Gen>.
Parsing module <FTC_HXILINX_PWM_Gen>.
Parsing module <COMPM16_HXILINX_PWM_Gen>.
Parsing module <CD4CE_HXILINX_PWM_Gen>.
Parsing module <COMP16_HXILINX_PWM_Gen>.
Parsing module <DIV_200_MUSER_PWM_Gen>.
Parsing module <PWM_Gen>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\HEX2SEG.vf" into library work
Parsing module <D4_16E_HXILINX_HEX2SEG>.
Parsing module <OR6_HXILINX_HEX2SEG>.
Parsing module <HEX2SEG>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\div100k.vf" into library work
Parsing module <FJKC_HXILINX_div100k>.
Parsing module <count09_MUSER_div100k>.
Parsing module <div100k>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\Counter16_TC.vf" into library work
Parsing module <CB4CE_HXILINX_Counter16_TC>.
Parsing module <Counter16_TC>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\Compare_x8.vf" into library work
Parsing module <COMPMC16_HXILINX_Compare_x8>.
Parsing module <Compare_x8>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_87.vf" into library work
Parsing module <NUM47_MUSER_BIN_87>.
Parsing module <NUM03_MUSER_BIN_87>.
Parsing module <BIN_87>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_86.vf" into library work
Parsing module <NUM47_MUSER_BIN_86>.
Parsing module <NUM03_MUSER_BIN_86>.
Parsing module <BIN_86>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_76.vf" into library work
Parsing module <NUM8B_MUSER_BIN_76>.
Parsing module <NUM47_MUSER_BIN_76>.
Parsing module <NUM03_MUSER_BIN_76>.
Parsing module <BIN_76>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_65.vf" into library work
Parsing module <NUM03_MUSER_BIN_65>.
Parsing module <NUM47_MUSER_BIN_65>.
Parsing module <BIN_65>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_246.vf" into library work
Parsing module <NUM8B_MUSER_BIN_246>.
Parsing module <NUMCF_MUSER_BIN_246>.
Parsing module <NUM03_MUSER_BIN_246>.
Parsing module <BIN_246>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_233.vf" into library work
Parsing module <NUM8B_MUSER_BIN_233>.
Parsing module <NUMCF_MUSER_BIN_233>.
Parsing module <NUM03_MUSER_BIN_233>.
Parsing module <BIN_233>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_220.vf" into library work
Parsing module <NUMCF_MUSER_BIN_220>.
Parsing module <NUM03_MUSER_BIN_220>.
Parsing module <BIN_220>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_207.vf" into library work
Parsing module <NUMCF_MUSER_BIN_207>.
Parsing module <NUM03_MUSER_BIN_207>.
Parsing module <BIN_207>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_194.vf" into library work
Parsing module <NUM03_MUSER_BIN_194>.
Parsing module <NUMCF_MUSER_BIN_194>.
Parsing module <BIN_194>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_191.vf" into library work
Parsing module <NUMCF_MUSER_BIN_191>.
Parsing module <NUM8B_MUSER_BIN_191>.
Parsing module <NUM03_MUSER_BIN_191>.
Parsing module <BIN_191>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_181.vf" into library work
Parsing module <NUM47_MUSER_BIN_181>.
Parsing module <NUM8B_MUSER_BIN_181>.
Parsing module <NUM03_MUSER_BIN_181>.
Parsing module <BIN_181>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_170.vf" into library work
Parsing module <NUM8B_MUSER_BIN_170>.
Parsing module <NUM03_MUSER_BIN_170>.
Parsing module <BIN_170>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_168.vf" into library work
Parsing module <NUM8B_MUSER_BIN_168>.
Parsing module <NUM03_MUSER_BIN_168>.
Parsing module <BIN_168>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_155.vf" into library work
Parsing module <NUM8B_MUSER_BIN_155>.
Parsing module <NUM03_MUSER_BIN_155>.
Parsing module <BIN_155>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_149.vf" into library work
Parsing module <NUM47_MUSER_BIN_149>.
Parsing module <NUM8B_MUSER_BIN_149>.
Parsing module <NUM03_MUSER_BIN_149>.
Parsing module <BIN_149>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_142.vf" into library work
Parsing module <NUMCF_MUSER_BIN_142>.
Parsing module <NUM8B_MUSER_BIN_142>.
Parsing module <NUM03_MUSER_BIN_142>.
Parsing module <BIN_142>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_131.vf" into library work
Parsing module <NUM8B_MUSER_BIN_131>.
Parsing module <NUM03_MUSER_BIN_131>.
Parsing module <BIN_131>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_128.vf" into library work
Parsing module <NUM03_MUSER_BIN_128>.
Parsing module <NUM8B_MUSER_BIN_128>.
Parsing module <BIN_128>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_120.vf" into library work
Parsing module <NUM8B_MUSER_BIN_120>.
Parsing module <NUM47_MUSER_BIN_120>.
Parsing module <NUM03_MUSER_BIN_120>.
Parsing module <BIN_120>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_109.vf" into library work
Parsing module <NUMCF_MUSER_BIN_109>.
Parsing module <NUM47_MUSER_BIN_109>.
Parsing module <NUM03_MUSER_BIN_109>.
Parsing module <BIN_109>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_107.vf" into library work
Parsing module <NUM8B_MUSER_BIN_107>.
Parsing module <NUM03_MUSER_BIN_107>.
Parsing module <NUM47_MUSER_BIN_107>.
Parsing module <BIN_107>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN98.vf" into library work
Parsing module <NUM03_MUSER_BIN98>.
Parsing module <NUM47_MUSER_BIN98>.
Parsing module <BIN98>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN212.vf" into library work
Parsing module <NUM47_MUSER_BIN212>.
Parsing module <NUMCF_MUSER_BIN212>.
Parsing module <NUM03_MUSER_BIN212>.
Parsing module <BIN212>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\ServoControl.vf" into library work
Parsing module <CB4CE_HXILINX_ServoControl>.
Parsing module <CC16CE_HXILINX_ServoControl>.
Parsing module <FTC_HXILINX_ServoControl>.
Parsing module <COMPM16_HXILINX_ServoControl>.
Parsing module <CD4CE_HXILINX_ServoControl>.
Parsing module <COMP16_HXILINX_ServoControl>.
Parsing module <DIV_200_MUSER_ServoControl>.
Parsing module <PWM_Gen_MUSER_ServoControl>.
Parsing module <Counter16_TC_MUSER_ServoControl>.
Parsing module <RegPIPO_16_MUSER_ServoControl>.
Parsing module <RegSIPO_16_MUSER_ServoControl>.
Parsing module <ServoControl>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\segment_upgrade.vf" into library work
Parsing module <D4_16E_HXILINX_segment_upgrade>.
Parsing module <OR6_HXILINX_segment_upgrade>.
Parsing module <M4_1E_HXILINX_segment_upgrade>.
Parsing module <FJKC_HXILINX_segment_upgrade>.
Parsing module <D2_4E_HXILINX_segment_upgrade>.
Parsing module <CB2CE_HXILINX_segment_upgrade>.
Parsing module <HEX2SEG_MUSER_segment_upgrade>.
Parsing module <count09_MUSER_segment_upgrade>.
Parsing module <div100k_MUSER_segment_upgrade>.
Parsing module <segment_upgrade>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\ScaleThreshold_x8.vf" into library work
Parsing module <M8_1E_HXILINX_ScaleThreshold_x8>.
Parsing module <NUM8B_MUSER_ScaleThreshold_x8>.
Parsing module <NUMCF_MUSER_ScaleThreshold_x8>.
Parsing module <NUM03_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_246_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_233_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_220_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_207_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_194_MUSER_ScaleThreshold_x8>.
Parsing module <NUM47_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_181_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_168_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_155_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_142_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_131_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_120_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_109_MUSER_ScaleThreshold_x8>.
Parsing module <BIN98_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_87_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_76_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_65_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_149_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_170_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_191_MUSER_ScaleThreshold_x8>.
Parsing module <BIN212_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_128_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_107_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_86_MUSER_ScaleThreshold_x8>.
Parsing module <ScaleThreshold_x8>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\LED_ProgressBar.vf" into library work
Parsing module <COMPMC16_HXILINX_LED_ProgressBar>.
Parsing module <OR6_HXILINX_LED_ProgressBar>.
Parsing module <OR7_HXILINX_LED_ProgressBar>.
Parsing module <OR8_HXILINX_LED_ProgressBar>.
Parsing module <Compare_x8_MUSER_LED_ProgressBar>.
Parsing module <LED_ProgressBar>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" into library work
Parsing module <CD4RE_HXILINX_main>.
Parsing module <CB4CE_HXILINX_main>.
Parsing module <CC16CE_HXILINX_main>.
Parsing module <D4_16E_HXILINX_main>.
Parsing module <FTC_HXILINX_main>.
Parsing module <COMPM16_HXILINX_main>.
Parsing module <COMPMC16_HXILINX_main>.
Parsing module <M8_1E_HXILINX_main>.
Parsing module <OR6_HXILINX_main>.
Parsing module <OR7_HXILINX_main>.
Parsing module <OR8_HXILINX_main>.
Parsing module <CD4CE_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <FJKC_HXILINX_main>.
Parsing module <D2_4E_HXILINX_main>.
Parsing module <COMP16_HXILINX_main>.
Parsing module <CB2CE_HXILINX_main>.
Parsing module <HEX2SEG_MUSER_main>.
Parsing module <count09_MUSER_main>.
Parsing module <div100k_MUSER_main>.
Parsing module <segment_upgrade_MUSER_main>.
Parsing module <NUM8B_MUSER_main>.
Parsing module <NUMCF_MUSER_main>.
Parsing module <NUM03_MUSER_main>.
Parsing module <BIN_246_MUSER_main>.
Parsing module <BIN_233_MUSER_main>.
Parsing module <BIN_220_MUSER_main>.
Parsing module <BIN_207_MUSER_main>.
Parsing module <BIN_194_MUSER_main>.
Parsing module <NUM47_MUSER_main>.
Parsing module <BIN_181_MUSER_main>.
Parsing module <BIN_168_MUSER_main>.
Parsing module <BIN_155_MUSER_main>.
Parsing module <BIN_142_MUSER_main>.
Parsing module <BIN_131_MUSER_main>.
Parsing module <BIN_120_MUSER_main>.
Parsing module <BIN_109_MUSER_main>.
Parsing module <BIN98_MUSER_main>.
Parsing module <BIN_87_MUSER_main>.
Parsing module <BIN_76_MUSER_main>.
Parsing module <BIN_65_MUSER_main>.
Parsing module <BIN_149_MUSER_main>.
Parsing module <BIN_170_MUSER_main>.
Parsing module <BIN_191_MUSER_main>.
Parsing module <BIN212_MUSER_main>.
Parsing module <BIN_128_MUSER_main>.
Parsing module <BIN_107_MUSER_main>.
Parsing module <BIN_86_MUSER_main>.
Parsing module <ScaleThreshold_x8_MUSER_main>.
Parsing module <Compare_x8_MUSER_main>.
Parsing module <LED_ProgressBar_MUSER_main>.
Parsing module <DIV_200_MUSER_main>.
Parsing module <PWM_Gen_MUSER_main>.
Parsing module <Counter16_TC_MUSER_main>.
Parsing module <RegPIPO_16_MUSER_main>.
Parsing module <RegSIPO_16_MUSER_main>.
Parsing module <ServoControl_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <ServoControl_MUSER_main>.

Elaborating module <PWM_Gen_MUSER_main>.

Elaborating module <CC16CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 123: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <VCC>.

Elaborating module <COMPM16_HXILINX_main>.

Elaborating module <COMP16_HXILINX_main>.

Elaborating module <GND>.

Elaborating module <DIV_200_MUSER_main>.

Elaborating module <FTC_HXILINX_main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 392: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3932: Net <XLXN_9> does not have a driver.

Elaborating module <RegSIPO_16_MUSER_main>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <RegPIPO_16_MUSER_main>.

Elaborating module <Counter16_TC_MUSER_main>.

Elaborating module <CB4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 95: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <AND4B4>.

Elaborating module <M8_1E_HXILINX_main>.

Elaborating module <BUF>.

Elaborating module <INV>.

Elaborating module <AND4>.

Elaborating module <CD4RE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <LED_ProgressBar_MUSER_main>.

Elaborating module <OR8_HXILINX_main>.

Elaborating module <OR7_HXILINX_main>.

Elaborating module <OR6_HXILINX_main>.

Elaborating module <OR5>.

Elaborating module <OR4>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <Compare_x8_MUSER_main>.

Elaborating module <COMPMC16_HXILINX_main>.

Elaborating module <segment_upgrade_MUSER_main>.

Elaborating module <CB2CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 541: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <D2_4E_HXILINX_main>.

Elaborating module <div100k_MUSER_main>.

Elaborating module <count09_MUSER_main>.

Elaborating module <FJKC_HXILINX_main>.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <HEX2SEG_MUSER_main>.

Elaborating module <D4_16E_HXILINX_main>.
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 812: Input port CLR is not connected on this instance

Elaborating module <ScaleThreshold_x8_MUSER_main>.

Elaborating module <BIN_65_MUSER_main>.

Elaborating module <NUM03_MUSER_main>.

Elaborating module <AND2>.

Elaborating module <XOR2>.

Elaborating module <NUM47_MUSER_main>.

Elaborating module <BIN_86_MUSER_main>.

Elaborating module <BIN_107_MUSER_main>.

Elaborating module <NUM8B_MUSER_main>.

Elaborating module <BIN_128_MUSER_main>.

Elaborating module <BIN_149_MUSER_main>.

Elaborating module <BIN_170_MUSER_main>.

Elaborating module <BIN_191_MUSER_main>.

Elaborating module <NUMCF_MUSER_main>.

Elaborating module <BIN212_MUSER_main>.

Elaborating module <BIN_76_MUSER_main>.

Elaborating module <BIN_87_MUSER_main>.

Elaborating module <BIN98_MUSER_main>.

Elaborating module <BIN_109_MUSER_main>.

Elaborating module <BIN_120_MUSER_main>.

Elaborating module <BIN_131_MUSER_main>.

Elaborating module <BIN_142_MUSER_main>.

Elaborating module <BIN_155_MUSER_main>.

Elaborating module <BIN_168_MUSER_main>.

Elaborating module <BIN_181_MUSER_main>.

Elaborating module <BIN_194_MUSER_main>.

Elaborating module <BIN_207_MUSER_main>.

Elaborating module <BIN_220_MUSER_main>.

Elaborating module <BIN_233_MUSER_main>.

Elaborating module <BIN_246_MUSER_main>.
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1882: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1896: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1910: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1924: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1938: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1952: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1966: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1980: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1994: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2008: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2022: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2036: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2050: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2064: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2078: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2092: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2106: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2120: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2134: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2148: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2162: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2176: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2190: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2204: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2218: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2232: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2246: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2260: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2274: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2288: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2302: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2316: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2330: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2344: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2358: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2372: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2386: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2400: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2414: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2428: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2442: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2456: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2470: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2484: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2498: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2512: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2526: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2540: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2554: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2568: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2582: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2596: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2610: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2624: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2638: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2652: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2666: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2680: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2694: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2708: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2722: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2736: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2750: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2764: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2778: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2792: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2806: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2820: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2834: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2848: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2862: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2876: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2890: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2904: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2918: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2932: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2946: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2960: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2974: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 2988: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3002: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3016: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3030: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3044: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3058: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3072: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3086: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3100: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3114: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3128: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3142: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3156: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3170: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3184: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3198: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3212: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3226: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3240: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3254: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3268: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3282: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3296: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3310: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3324: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3338: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3352: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3366: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3380: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3394: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3408: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3422: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3436: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3450: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3464: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3478: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3492: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3506: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3520: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3534: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3548: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3562: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3576: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3590: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3604: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3618: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3632: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3646: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3660: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4295: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4309: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4323: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4337: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4351: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4365: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4379: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4393: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4407: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4421: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4435: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4449: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4463: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4477: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4491: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4505: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4689: Input port C2[3] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_47_0_303" for instance <XLXI_47_0>.
    Set property "HU_SET = XLXI_47_1_302" for instance <XLXI_47_1>.
    Set property "HU_SET = XLXI_47_2_301" for instance <XLXI_47_2>.
    Set property "HU_SET = XLXI_47_3_300" for instance <XLXI_47_3>.
    Set property "HU_SET = XLXI_47_4_299" for instance <XLXI_47_4>.
    Set property "HU_SET = XLXI_47_5_298" for instance <XLXI_47_5>.
    Set property "HU_SET = XLXI_47_6_297" for instance <XLXI_47_6>.
    Set property "HU_SET = XLXI_47_7_296" for instance <XLXI_47_7>.
    Set property "HU_SET = XLXI_47_8_295" for instance <XLXI_47_8>.
    Set property "HU_SET = XLXI_47_9_294" for instance <XLXI_47_9>.
    Set property "HU_SET = XLXI_47_10_293" for instance <XLXI_47_10>.
    Set property "HU_SET = XLXI_47_11_292" for instance <XLXI_47_11>.
    Set property "HU_SET = XLXI_47_12_291" for instance <XLXI_47_12>.
    Set property "HU_SET = XLXI_47_13_290" for instance <XLXI_47_13>.
    Set property "HU_SET = XLXI_47_14_289" for instance <XLXI_47_14>.
    Set property "HU_SET = XLXI_47_15_288" for instance <XLXI_47_15>.
    Set property "HU_SET = XLXI_107_287" for instance <XLXI_107>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P7>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P8>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P11>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P16>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P23>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <SEL_P45>.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'C2', unconnected in block instance 'XLXI_132', is tied to GND.
WARNING:Xst:2898 - Port 'C3', unconnected in block instance 'XLXI_132', is tied to GND.
WARNING:Xst:2898 - Port 'C4', unconnected in block instance 'XLXI_132', is tied to GND.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4641: Output port <CEO> of the instance <XLXI_107> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4641: Output port <TC> of the instance <XLXI_107> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <ServoControl_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <ServoControl_MUSER_main> synthesized.

Synthesizing Unit <PWM_Gen_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_2_283" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_8_284" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_10_285" for instance <XLXI_10>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3979: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3979: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3987: Output port <GT> of the instance <XLXI_8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PWM_Gen_MUSER_main> synthesized.

Synthesizing Unit <CC16CE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        TERMINAL_COUNT = 16'b1111111111111111
    Found 16-bit register for signal <Q>.
    Found 16-bit adder for signal <Q[15]_GND_4_o_add_0_OUT> created at line 123.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CC16CE_HXILINX_main> synthesized.

Synthesizing Unit <COMPM16_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 16-bit comparator greater for signal <GT> created at line 238
    Found 16-bit comparator greater for signal <LT> created at line 239
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM16_HXILINX_main> synthesized.

Synthesizing Unit <COMP16_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 16-bit comparator equal for signal <EQ> created at line 515
    Summary:
	inferred   1 Comparator(s).
Unit <COMP16_HXILINX_main> synthesized.

Synthesizing Unit <DIV_200_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_280" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_281" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_8_282" for instance <XLXI_8>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3941: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3941: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3941: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3941: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3941: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3951: Output port <CEO> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3951: Output port <Q0> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3951: Output port <Q1> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3951: Output port <Q2> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3951: Output port <Q3> of the instance <XLXI_8> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXN_9> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <DIV_200_MUSER_main> synthesized.

Synthesizing Unit <FTC_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_11_o_add_4_OUT> created at line 392.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

Synthesizing Unit <RegSIPO_16_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <RegSIPO_16_MUSER_main> synthesized.

Synthesizing Unit <RegPIPO_16_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <RegPIPO_16_MUSER_main> synthesized.

Synthesizing Unit <Counter16_TC_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_286" for instance <XLXI_1>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4030: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4030: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Counter16_TC_MUSER_main> synthesized.

Synthesizing Unit <CB4CE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_16_o_add_0_OUT> created at line 95.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_main> synthesized.

Synthesizing Unit <M8_1E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 285.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_main> synthesized.

Synthesizing Unit <CD4RE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_22_o_add_5_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4RE_HXILINX_main> synthesized.

Synthesizing Unit <LED_ProgressBar_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_2_277" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_279" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_278" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <LED_ProgressBar_MUSER_main> synthesized.

Synthesizing Unit <OR8_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <OR8_HXILINX_main> synthesized.

Synthesizing Unit <OR7_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <OR7_HXILINX_main> synthesized.

Synthesizing Unit <OR6_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_main> synthesized.

Synthesizing Unit <Compare_x8_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_24_274" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_273" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_26_276" for instance <XLXI_26>.
    Set property "HU_SET = XLXI_27_275" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_32_271" for instance <XLXI_32>.
    Set property "HU_SET = XLXI_33_270" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_34_272" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_35_269" for instance <XLXI_35>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3770: Output port <LT> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3775: Output port <LT> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3780: Output port <LT> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3785: Output port <LT> of the instance <XLXI_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3790: Output port <LT> of the instance <XLXI_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3795: Output port <LT> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3800: Output port <LT> of the instance <XLXI_34> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 3805: Output port <LT> of the instance <XLXI_35> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Compare_x8_MUSER_main> synthesized.

Synthesizing Unit <COMPMC16_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 16-bit comparator greater for signal <GT> created at line 253
    Found 16-bit comparator greater for signal <LT> created at line 254
    Summary:
	inferred   2 Comparator(s).
Unit <COMPMC16_HXILINX_main> synthesized.

Synthesizing Unit <segment_upgrade_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_106_135" for instance <XLXI_106>.
    Set property "HU_SET = XLXI_107_136" for instance <XLXI_107>.
    Set property "HU_SET = XLXI_1683_0_140" for instance <XLXI_1683_0>.
    Set property "HU_SET = XLXI_1683_1_139" for instance <XLXI_1683_1>.
    Set property "HU_SET = XLXI_1683_2_138" for instance <XLXI_1683_2>.
    Set property "HU_SET = XLXI_1683_3_137" for instance <XLXI_1683_3>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_106', is tied to GND.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 812: Output port <CEO> of the instance <XLXI_106> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 812: Output port <TC> of the instance <XLXI_106> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <segment_upgrade_MUSER_main> synthesized.

Synthesizing Unit <CB2CE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_34_o_add_0_OUT> created at line 541.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_main> synthesized.

Synthesizing Unit <D2_4E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_main> synthesized.

Synthesizing Unit <div100k_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 749: Output port <Bit0_P82> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 749: Output port <Bit1_P81> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 749: Output port <Bit2_P80> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 749: Output port <Bit3_P79> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 755: Output port <Bit0_P82> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 755: Output port <Bit1_P81> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 755: Output port <Bit2_P80> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 755: Output port <Bit3_P79> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 761: Output port <Bit0_P82> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 761: Output port <Bit1_P81> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 761: Output port <Bit2_P80> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 761: Output port <Bit3_P79> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 767: Output port <Bit0_P82> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 767: Output port <Bit1_P81> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 767: Output port <Bit2_P80> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 767: Output port <Bit3_P79> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 773: Output port <Bit0_P82> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 773: Output port <Bit1_P81> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 773: Output port <Bit2_P80> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 773: Output port <Bit3_P79> of the instance <XLXI_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <div100k_MUSER_main> synthesized.

Synthesizing Unit <count09_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_131" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_132" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_133" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_8_134" for instance <XLXI_8>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <CLK_P45>.
    Summary:
	no macro.
Unit <count09_MUSER_main> synthesized.

Synthesizing Unit <FJKC_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 423.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <HEX2SEG_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_128" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_6_129" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_8_130" for instance <XLXI_8>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 586: Output port <D8> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HEX2SEG_MUSER_main> synthesized.

Synthesizing Unit <D4_16E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	inferred  16 Multiplexer(s).
Unit <D4_16E_HXILINX_main> synthesized.

Synthesizing Unit <ScaleThreshold_x8_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_47_0_268" for instance <XLXI_47_0>.
    Set property "HU_SET = XLXI_47_1_267" for instance <XLXI_47_1>.
    Set property "HU_SET = XLXI_47_2_266" for instance <XLXI_47_2>.
    Set property "HU_SET = XLXI_47_3_265" for instance <XLXI_47_3>.
    Set property "HU_SET = XLXI_47_4_264" for instance <XLXI_47_4>.
    Set property "HU_SET = XLXI_47_5_263" for instance <XLXI_47_5>.
    Set property "HU_SET = XLXI_47_6_262" for instance <XLXI_47_6>.
    Set property "HU_SET = XLXI_47_7_261" for instance <XLXI_47_7>.
    Set property "HU_SET = XLXI_47_8_260" for instance <XLXI_47_8>.
    Set property "HU_SET = XLXI_47_9_259" for instance <XLXI_47_9>.
    Set property "HU_SET = XLXI_47_10_258" for instance <XLXI_47_10>.
    Set property "HU_SET = XLXI_47_11_257" for instance <XLXI_47_11>.
    Set property "HU_SET = XLXI_47_12_256" for instance <XLXI_47_12>.
    Set property "HU_SET = XLXI_47_13_255" for instance <XLXI_47_13>.
    Set property "HU_SET = XLXI_47_14_254" for instance <XLXI_47_14>.
    Set property "HU_SET = XLXI_47_15_253" for instance <XLXI_47_15>.
    Set property "HU_SET = XLXI_49_0_156" for instance <XLXI_49_0>.
    Set property "HU_SET = XLXI_49_1_155" for instance <XLXI_49_1>.
    Set property "HU_SET = XLXI_49_2_154" for instance <XLXI_49_2>.
    Set property "HU_SET = XLXI_49_3_153" for instance <XLXI_49_3>.
    Set property "HU_SET = XLXI_49_4_152" for instance <XLXI_49_4>.
    Set property "HU_SET = XLXI_49_5_151" for instance <XLXI_49_5>.
    Set property "HU_SET = XLXI_49_6_150" for instance <XLXI_49_6>.
    Set property "HU_SET = XLXI_49_7_149" for instance <XLXI_49_7>.
    Set property "HU_SET = XLXI_49_8_148" for instance <XLXI_49_8>.
    Set property "HU_SET = XLXI_49_9_147" for instance <XLXI_49_9>.
    Set property "HU_SET = XLXI_49_10_146" for instance <XLXI_49_10>.
    Set property "HU_SET = XLXI_49_11_145" for instance <XLXI_49_11>.
    Set property "HU_SET = XLXI_49_12_144" for instance <XLXI_49_12>.
    Set property "HU_SET = XLXI_49_13_143" for instance <XLXI_49_13>.
    Set property "HU_SET = XLXI_49_14_142" for instance <XLXI_49_14>.
    Set property "HU_SET = XLXI_49_15_141" for instance <XLXI_49_15>.
    Set property "HU_SET = XLXI_50_0_172" for instance <XLXI_50_0>.
    Set property "HU_SET = XLXI_50_1_171" for instance <XLXI_50_1>.
    Set property "HU_SET = XLXI_50_2_170" for instance <XLXI_50_2>.
    Set property "HU_SET = XLXI_50_3_169" for instance <XLXI_50_3>.
    Set property "HU_SET = XLXI_50_4_168" for instance <XLXI_50_4>.
    Set property "HU_SET = XLXI_50_5_167" for instance <XLXI_50_5>.
    Set property "HU_SET = XLXI_50_6_166" for instance <XLXI_50_6>.
    Set property "HU_SET = XLXI_50_7_165" for instance <XLXI_50_7>.
    Set property "HU_SET = XLXI_50_8_164" for instance <XLXI_50_8>.
    Set property "HU_SET = XLXI_50_9_163" for instance <XLXI_50_9>.
    Set property "HU_SET = XLXI_50_10_162" for instance <XLXI_50_10>.
    Set property "HU_SET = XLXI_50_11_161" for instance <XLXI_50_11>.
    Set property "HU_SET = XLXI_50_12_160" for instance <XLXI_50_12>.
    Set property "HU_SET = XLXI_50_13_159" for instance <XLXI_50_13>.
    Set property "HU_SET = XLXI_50_14_158" for instance <XLXI_50_14>.
    Set property "HU_SET = XLXI_50_15_157" for instance <XLXI_50_15>.
    Set property "HU_SET = XLXI_51_0_188" for instance <XLXI_51_0>.
    Set property "HU_SET = XLXI_51_1_187" for instance <XLXI_51_1>.
    Set property "HU_SET = XLXI_51_2_186" for instance <XLXI_51_2>.
    Set property "HU_SET = XLXI_51_3_185" for instance <XLXI_51_3>.
    Set property "HU_SET = XLXI_51_4_184" for instance <XLXI_51_4>.
    Set property "HU_SET = XLXI_51_5_183" for instance <XLXI_51_5>.
    Set property "HU_SET = XLXI_51_6_182" for instance <XLXI_51_6>.
    Set property "HU_SET = XLXI_51_7_181" for instance <XLXI_51_7>.
    Set property "HU_SET = XLXI_51_8_180" for instance <XLXI_51_8>.
    Set property "HU_SET = XLXI_51_9_179" for instance <XLXI_51_9>.
    Set property "HU_SET = XLXI_51_10_178" for instance <XLXI_51_10>.
    Set property "HU_SET = XLXI_51_11_177" for instance <XLXI_51_11>.
    Set property "HU_SET = XLXI_51_12_176" for instance <XLXI_51_12>.
    Set property "HU_SET = XLXI_51_13_175" for instance <XLXI_51_13>.
    Set property "HU_SET = XLXI_51_14_174" for instance <XLXI_51_14>.
    Set property "HU_SET = XLXI_51_15_173" for instance <XLXI_51_15>.
    Set property "HU_SET = XLXI_58_0_204" for instance <XLXI_58_0>.
    Set property "HU_SET = XLXI_58_1_203" for instance <XLXI_58_1>.
    Set property "HU_SET = XLXI_58_2_202" for instance <XLXI_58_2>.
    Set property "HU_SET = XLXI_58_3_201" for instance <XLXI_58_3>.
    Set property "HU_SET = XLXI_58_4_200" for instance <XLXI_58_4>.
    Set property "HU_SET = XLXI_58_5_199" for instance <XLXI_58_5>.
    Set property "HU_SET = XLXI_58_6_198" for instance <XLXI_58_6>.
    Set property "HU_SET = XLXI_58_7_197" for instance <XLXI_58_7>.
    Set property "HU_SET = XLXI_58_8_196" for instance <XLXI_58_8>.
    Set property "HU_SET = XLXI_58_9_195" for instance <XLXI_58_9>.
    Set property "HU_SET = XLXI_58_10_194" for instance <XLXI_58_10>.
    Set property "HU_SET = XLXI_58_11_193" for instance <XLXI_58_11>.
    Set property "HU_SET = XLXI_58_12_192" for instance <XLXI_58_12>.
    Set property "HU_SET = XLXI_58_13_191" for instance <XLXI_58_13>.
    Set property "HU_SET = XLXI_58_14_190" for instance <XLXI_58_14>.
    Set property "HU_SET = XLXI_58_15_189" for instance <XLXI_58_15>.
    Set property "HU_SET = XLXI_59_0_220" for instance <XLXI_59_0>.
    Set property "HU_SET = XLXI_59_1_219" for instance <XLXI_59_1>.
    Set property "HU_SET = XLXI_59_2_218" for instance <XLXI_59_2>.
    Set property "HU_SET = XLXI_59_3_217" for instance <XLXI_59_3>.
    Set property "HU_SET = XLXI_59_4_216" for instance <XLXI_59_4>.
    Set property "HU_SET = XLXI_59_5_215" for instance <XLXI_59_5>.
    Set property "HU_SET = XLXI_59_6_214" for instance <XLXI_59_6>.
    Set property "HU_SET = XLXI_59_7_213" for instance <XLXI_59_7>.
    Set property "HU_SET = XLXI_59_8_212" for instance <XLXI_59_8>.
    Set property "HU_SET = XLXI_59_9_211" for instance <XLXI_59_9>.
    Set property "HU_SET = XLXI_59_10_210" for instance <XLXI_59_10>.
    Set property "HU_SET = XLXI_59_11_209" for instance <XLXI_59_11>.
    Set property "HU_SET = XLXI_59_12_208" for instance <XLXI_59_12>.
    Set property "HU_SET = XLXI_59_13_207" for instance <XLXI_59_13>.
    Set property "HU_SET = XLXI_59_14_206" for instance <XLXI_59_14>.
    Set property "HU_SET = XLXI_59_15_205" for instance <XLXI_59_15>.
    Set property "HU_SET = XLXI_60_0_236" for instance <XLXI_60_0>.
    Set property "HU_SET = XLXI_60_1_235" for instance <XLXI_60_1>.
    Set property "HU_SET = XLXI_60_2_234" for instance <XLXI_60_2>.
    Set property "HU_SET = XLXI_60_3_233" for instance <XLXI_60_3>.
    Set property "HU_SET = XLXI_60_4_232" for instance <XLXI_60_4>.
    Set property "HU_SET = XLXI_60_5_231" for instance <XLXI_60_5>.
    Set property "HU_SET = XLXI_60_6_230" for instance <XLXI_60_6>.
    Set property "HU_SET = XLXI_60_7_229" for instance <XLXI_60_7>.
    Set property "HU_SET = XLXI_60_8_228" for instance <XLXI_60_8>.
    Set property "HU_SET = XLXI_60_9_227" for instance <XLXI_60_9>.
    Set property "HU_SET = XLXI_60_10_226" for instance <XLXI_60_10>.
    Set property "HU_SET = XLXI_60_11_225" for instance <XLXI_60_11>.
    Set property "HU_SET = XLXI_60_12_224" for instance <XLXI_60_12>.
    Set property "HU_SET = XLXI_60_13_223" for instance <XLXI_60_13>.
    Set property "HU_SET = XLXI_60_14_222" for instance <XLXI_60_14>.
    Set property "HU_SET = XLXI_60_15_221" for instance <XLXI_60_15>.
    Set property "HU_SET = XLXI_61_0_252" for instance <XLXI_61_0>.
    Set property "HU_SET = XLXI_61_1_251" for instance <XLXI_61_1>.
    Set property "HU_SET = XLXI_61_2_250" for instance <XLXI_61_2>.
    Set property "HU_SET = XLXI_61_3_249" for instance <XLXI_61_3>.
    Set property "HU_SET = XLXI_61_4_248" for instance <XLXI_61_4>.
    Set property "HU_SET = XLXI_61_5_247" for instance <XLXI_61_5>.
    Set property "HU_SET = XLXI_61_6_246" for instance <XLXI_61_6>.
    Set property "HU_SET = XLXI_61_7_245" for instance <XLXI_61_7>.
    Set property "HU_SET = XLXI_61_8_244" for instance <XLXI_61_8>.
    Set property "HU_SET = XLXI_61_9_243" for instance <XLXI_61_9>.
    Set property "HU_SET = XLXI_61_10_242" for instance <XLXI_61_10>.
    Set property "HU_SET = XLXI_61_11_241" for instance <XLXI_61_11>.
    Set property "HU_SET = XLXI_61_12_240" for instance <XLXI_61_12>.
    Set property "HU_SET = XLXI_61_13_239" for instance <XLXI_61_13>.
    Set property "HU_SET = XLXI_61_14_238" for instance <XLXI_61_14>.
    Set property "HU_SET = XLXI_61_15_237" for instance <XLXI_61_15>.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_15', is tied to GND.
    Summary:
	no macro.
Unit <ScaleThreshold_x8_MUSER_main> synthesized.

Synthesizing Unit <BIN_65_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_65_MUSER_main> synthesized.

Synthesizing Unit <NUM03_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <NUM03_MUSER_main> synthesized.

Synthesizing Unit <NUM47_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <NUM47_MUSER_main> synthesized.

Synthesizing Unit <BIN_86_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_86_MUSER_main> synthesized.

Synthesizing Unit <BIN_107_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_107_MUSER_main> synthesized.

Synthesizing Unit <NUM8B_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <NUM8B_MUSER_main> synthesized.

Synthesizing Unit <BIN_128_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_128_MUSER_main> synthesized.

Synthesizing Unit <BIN_149_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_149_MUSER_main> synthesized.

Synthesizing Unit <BIN_170_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_170_MUSER_main> synthesized.

Synthesizing Unit <BIN_191_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_191_MUSER_main> synthesized.

Synthesizing Unit <NUMCF_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <NUMCF_MUSER_main> synthesized.

Synthesizing Unit <BIN212_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN212_MUSER_main> synthesized.

Synthesizing Unit <BIN_76_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_76_MUSER_main> synthesized.

Synthesizing Unit <BIN_87_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_87_MUSER_main> synthesized.

Synthesizing Unit <BIN98_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN98_MUSER_main> synthesized.

Synthesizing Unit <BIN_109_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_109_MUSER_main> synthesized.

Synthesizing Unit <BIN_120_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_120_MUSER_main> synthesized.

Synthesizing Unit <BIN_131_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_131_MUSER_main> synthesized.

Synthesizing Unit <BIN_142_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_142_MUSER_main> synthesized.

Synthesizing Unit <BIN_155_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_155_MUSER_main> synthesized.

Synthesizing Unit <BIN_168_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_168_MUSER_main> synthesized.

Synthesizing Unit <BIN_181_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_181_MUSER_main> synthesized.

Synthesizing Unit <BIN_194_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_194_MUSER_main> synthesized.

Synthesizing Unit <BIN_207_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_207_MUSER_main> synthesized.

Synthesizing Unit <BIN_220_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_220_MUSER_main> synthesized.

Synthesizing Unit <BIN_233_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_233_MUSER_main> synthesized.

Synthesizing Unit <BIN_246_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_246_MUSER_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 22
 16-bit adder                                          : 5
 2-bit adder                                           : 1
 4-bit adder                                           : 16
# Registers                                            : 92
 1-bit register                                        : 85
 16-bit register                                       : 5
 2-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 31
 16-bit comparator equal                               : 5
 16-bit comparator greater                             : 26
# Multiplexers                                         : 438
 1-bit 2-to-1 multiplexer                              : 290
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 144

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2CE_HXILINX_main>.
The following registers are absorbed into counter <Q0_Q1>: 1 register on signal <Q0_Q1>.
Unit <CB2CE_HXILINX_main> synthesized (advanced).

Synthesizing (advanced) Unit <CC16CE_HXILINX_main>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <CC16CE_HXILINX_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 4-bit adder                                           : 16
# Counters                                             : 6
 16-bit up counter                                     : 5
 2-bit up counter                                      : 1
# Registers                                            : 249
 Flip-Flops                                            : 249
# Comparators                                          : 31
 16-bit comparator equal                               : 5
 16-bit comparator greater                             : 26
# Multiplexers                                         : 438
 1-bit 2-to-1 multiplexer                              : 290
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 144

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <COMP16_HXILINX_main> ...

Optimizing unit <RegSIPO_16_MUSER_main> ...

Optimizing unit <RegPIPO_16_MUSER_main> ...

Optimizing unit <segment_upgrade_MUSER_main> ...

Optimizing unit <count09_MUSER_main> ...

Optimizing unit <HEX2SEG_MUSER_main> ...

Optimizing unit <ScaleThreshold_x8_MUSER_main> ...

Optimizing unit <LED_ProgressBar_MUSER_main> ...

Optimizing unit <Compare_x8_MUSER_main> ...

Optimizing unit <COMPM16_HXILINX_main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <FTC_HXILINX_main> ...

Optimizing unit <CC16CE_HXILINX_main> ...

Optimizing unit <CB4CE_HXILINX_main> ...

Optimizing unit <FJKC_HXILINX_main> ...

Optimizing unit <M4_1E_HXILINX_main> ...

Optimizing unit <CB2CE_HXILINX_main> ...

Optimizing unit <D2_4E_HXILINX_main> ...

Optimizing unit <D4_16E_HXILINX_main> ...

Optimizing unit <OR6_HXILINX_main> ...

Optimizing unit <CD4RE_HXILINX_main> ...

Optimizing unit <M8_1E_HXILINX_main> ...

Optimizing unit <COMPMC16_HXILINX_main> ...

Optimizing unit <OR8_HXILINX_main> ...

Optimizing unit <OR7_HXILINX_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 331
 Flip-Flops                                            : 331

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2667
#      AND2                        : 640
#      AND4                        : 6
#      AND4B4                      : 5
#      BUF                         : 49
#      GND                         : 67
#      INV                         : 573
#      LUT1                        : 70
#      LUT2                        : 16
#      LUT3                        : 31
#      LUT4                        : 221
#      LUT5                        : 7
#      LUT6                        : 228
#      MUXCY                       : 204
#      MUXF7                       : 109
#      OR2                         : 1
#      OR3                         : 1
#      OR4                         : 4
#      OR5                         : 3
#      VCC                         : 32
#      XOR2                        : 320
#      XORCY                       : 80
# FlipFlops/Latches                : 331
#      FD                          : 164
#      FDC                         : 20
#      FDCE                        : 140
#      FDE                         : 7
# Clock Buffers                    : 7
#      BUFGP                       : 7
# IO Buffers                       : 29
#      IBUF                        : 5
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             331  out of  11440     2%  
 Number of Slice LUTs:                 1146  out of   5720    20%  
    Number used as Logic:              1146  out of   5720    20%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1477
   Number with an unused Flip Flop:    1146  out of   1477    77%  
   Number with an unused LUT:           331  out of   1477    22%  
   Number of fully used LUT-FF pairs:     0  out of   1477     0%  
   Number of unique control sets:        57

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    102    35%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)                     | Load  |
-----------------------------------------------------------------------------+-------------------------------------------+-------+
CLK_P123                                                                     | BUFGP                                     | 21    |
XLXI_122/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_122/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)| NONE(*)(XLXI_122/XLXI_1/XLXI_42/XLXI_2/Q3)| 4     |
XLXI_121/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_121/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)| NONE(*)(XLXI_121/XLXI_1/XLXI_42/XLXI_2/Q3)| 4     |
XLXI_120/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_120/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)| NONE(*)(XLXI_120/XLXI_1/XLXI_42/XLXI_2/Q3)| 4     |
XLXI_113/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_113/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)| NONE(*)(XLXI_113/XLXI_1/XLXI_42/XLXI_2/Q3)| 4     |
XLXI_38/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_38/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)  | NONE(*)(XLXI_38/XLXI_1/XLXI_42/XLXI_2/Q3) | 4     |
XLXI_122/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_122/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)| NONE(*)(XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q) | 1     |
XLXI_121/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_121/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)| NONE(*)(XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q) | 1     |
XLXI_120/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_120/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)| NONE(*)(XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q) | 1     |
XLXI_113/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_113/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)| NONE(*)(XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q) | 1     |
XLXI_38/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_38/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q)  | 1     |
XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q                                             | NONE(XLXI_122/XLXI_1/XLXI_2/Q_0)          | 16    |
XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q                                             | NONE(XLXI_121/XLXI_1/XLXI_2/Q_0)          | 16    |
XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q                                             | NONE(XLXI_120/XLXI_1/XLXI_2/Q_0)          | 16    |
XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q                                             | NONE(XLXI_113/XLXI_1/XLXI_2/Q_0)          | 16    |
XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q                                              | NONE(XLXI_38/XLXI_1/XLXI_2/Q_0)           | 16    |
ESP_CLK_P7                                                                   | BUFGP                                     | 20    |
ESP_CLK_P23                                                                  | BUFGP                                     | 20    |
ESP_CLK_P8                                                                   | BUFGP                                     | 20    |
ESP_CLK_P11                                                                  | BUFGP                                     | 20    |
ESP_CLK_P16                                                                  | BUFGP                                     | 20    |
XLXI_38/XLXN_70(XLXI_38/XLXI_37/XLXI_15:O)                                   | NONE(*)(XLXI_38/XLXI_36/XLXI_42)          | 16    |
XLXI_113/XLXN_70(XLXI_113/XLXI_37/XLXI_15:O)                                 | NONE(*)(XLXI_113/XLXI_36/XLXI_42)         | 16    |
XLXI_120/XLXN_70(XLXI_120/XLXI_37/XLXI_15:O)                                 | NONE(*)(XLXI_120/XLXI_36/XLXI_42)         | 16    |
XLXI_121/XLXN_70(XLXI_121/XLXI_37/XLXI_15:O)                                 | NONE(*)(XLXI_121/XLXI_36/XLXI_42)         | 16    |
XLXI_122/XLXN_70(XLXI_122/XLXI_37/XLXI_15:O)                                 | NONE(*)(XLXI_122/XLXI_36/XLXI_42)         | 16    |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q)   | 1     |
XLXI_132/XLXI_167/XLXN_16(XLXI_132/XLXI_167/XLXI_3/XLXI_7:O)                 | NONE(*)(XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q)| 1     |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q)   | 1     |
XLXI_132/XLXI_167/XLXN_15(XLXI_132/XLXI_167/XLXI_4/XLXI_7:O)                 | NONE(*)(XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q)| 1     |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q)   | 1     |
XLXI_132/XLXI_167/XLXN_14(XLXI_132/XLXI_167/XLXI_5/XLXI_7:O)                 | NONE(*)(XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q)| 1     |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q)   | 1     |
XLXI_132/XLXI_167/XLXN_13(XLXI_132/XLXI_167/XLXI_6/XLXI_7:O)                 | NONE(*)(XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q)| 1     |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q)   | 1     |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q                                            | NONE(XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q)   | 1     |
XLXI_132/XLXN_423(XLXI_132/XLXI_167/XLXI_2/XLXI_7:O)                         | NONE(*)(XLXI_132/XLXI_106/Q0_Q1_1)        | 2     |
SEL_P45                                                                      | BUFGP                                     | 4     |
-----------------------------------------------------------------------------+-------------------------------------------+-------+
(*) These 20 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.285ns (Maximum Frequency: 233.348MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 11.642ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_P123'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 57 / 22
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q (FF)
  Source Clock:      CLK_P123 rising
  Destination Clock: CLK_P123 rising

  Data Path: XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_6/XLXI_5 (XLXI_132/XLXI_167/XLXI_6/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_132/XLXI_167/XLXI_6/XLXI_7 (XLXI_132/XLXI_167/XLXN_13)
     begin scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_122/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_122/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_122/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_122/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_122/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_122/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_122/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_11_o_MUX_47_o11_INV_0 (Q3_GND_11_o_MUX_47_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_121/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_121/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_121/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_121/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_121/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_121/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_121/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_11_o_MUX_47_o11_INV_0 (Q3_GND_11_o_MUX_47_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_120/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_120/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_120/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_120/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_120/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_120/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_120/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_11_o_MUX_47_o11_INV_0 (Q3_GND_11_o_MUX_47_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_113/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_113/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_113/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_113/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_113/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_113/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_113/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_11_o_MUX_47_o11_INV_0 (Q3_GND_11_o_MUX_47_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_38/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_38/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_38/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_38/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_38/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_38/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_38/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_11_o_MUX_47_o11_INV_0 (Q3_GND_11_o_MUX_47_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_122/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_122/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_122/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDE:D                     0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_121/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_121/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_121/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDE:D                     0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_120/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_120/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_120/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDE:D                     0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_113/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_113/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_113/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDE:D                     0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_38/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_38/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_38/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDE:D                     0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.503ns (frequency: 285.437MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.503ns (Levels of Logic = 9)
  Source:            XLXI_122/XLXI_1/XLXI_2/Q_2 (FF)
  Destination:       XLXI_122/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_122/XLXI_1/XLXI_2/Q_2 to XLXI_122/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_2 (Q_2)
     end scope: 'XLXI_122/XLXI_1/XLXI_2:Q<2>'
     begin scope: 'XLXI_122/XLXI_1/XLXI_10:B<2>'
     LUT6:I3->O            1   0.205   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_122/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_122/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.503ns (1.588ns logic, 1.915ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.503ns (frequency: 285.437MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.503ns (Levels of Logic = 9)
  Source:            XLXI_121/XLXI_1/XLXI_2/Q_2 (FF)
  Destination:       XLXI_121/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_121/XLXI_1/XLXI_2/Q_2 to XLXI_121/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_2 (Q_2)
     end scope: 'XLXI_121/XLXI_1/XLXI_2:Q<2>'
     begin scope: 'XLXI_121/XLXI_1/XLXI_10:B<2>'
     LUT6:I3->O            1   0.205   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_121/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_121/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.503ns (1.588ns logic, 1.915ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.503ns (frequency: 285.437MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.503ns (Levels of Logic = 9)
  Source:            XLXI_120/XLXI_1/XLXI_2/Q_2 (FF)
  Destination:       XLXI_120/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_120/XLXI_1/XLXI_2/Q_2 to XLXI_120/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_2 (Q_2)
     end scope: 'XLXI_120/XLXI_1/XLXI_2:Q<2>'
     begin scope: 'XLXI_120/XLXI_1/XLXI_10:B<2>'
     LUT6:I3->O            1   0.205   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_120/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_120/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.503ns (1.588ns logic, 1.915ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.503ns (frequency: 285.437MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.503ns (Levels of Logic = 9)
  Source:            XLXI_113/XLXI_1/XLXI_2/Q_2 (FF)
  Destination:       XLXI_113/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_113/XLXI_1/XLXI_2/Q_2 to XLXI_113/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_2 (Q_2)
     end scope: 'XLXI_113/XLXI_1/XLXI_2:Q<2>'
     begin scope: 'XLXI_113/XLXI_1/XLXI_10:B<2>'
     LUT6:I3->O            1   0.205   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_113/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_113/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.503ns (1.588ns logic, 1.915ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.503ns (frequency: 285.437MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.503ns (Levels of Logic = 9)
  Source:            XLXI_38/XLXI_1/XLXI_2/Q_2 (FF)
  Destination:       XLXI_38/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_38/XLXI_1/XLXI_2/Q_2 to XLXI_38/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_2 (Q_2)
     end scope: 'XLXI_38/XLXI_1/XLXI_2:Q<2>'
     begin scope: 'XLXI_38/XLXI_1/XLXI_10:B<2>'
     LUT6:I3->O            1   0.205   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_38/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_38/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.503ns (1.588ns logic, 1.915ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P7'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_38/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_38/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P7 rising
  Destination Clock: ESP_CLK_P7 rising

  Data Path: XLXI_38/XLXI_37/XLXI_1/Q0 to XLXI_38/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_16_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_16_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P23'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_113/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_113/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P23 rising
  Destination Clock: ESP_CLK_P23 rising

  Data Path: XLXI_113/XLXI_37/XLXI_1/Q0 to XLXI_113/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_16_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_16_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P8'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_120/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_120/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P8 rising
  Destination Clock: ESP_CLK_P8 rising

  Data Path: XLXI_120/XLXI_37/XLXI_1/Q0 to XLXI_120/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_16_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_16_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P11'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_121/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_121/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P11 rising
  Destination Clock: ESP_CLK_P11 rising

  Data Path: XLXI_121/XLXI_37/XLXI_1/Q0 to XLXI_121/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_16_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_16_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P16'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_122/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_122/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P16 rising
  Destination Clock: ESP_CLK_P16 rising

  Data Path: XLXI_122/XLXI_37/XLXI_1/Q0 to XLXI_122/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_16_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_16_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q'
  Clock period: 2.805ns (frequency: 356.506MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.805ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_3:Q'
     AND4:I0->O            6   0.203   0.744  XLXI_132/XLXI_167/XLXI_2/XLXI_7 (XLXI_132/XLXN_423)
     begin scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.805ns (1.080ns logic, 1.725ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q'
  Clock period: 3.986ns (frequency: 250.887MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_2/XLXI_6 (XLXI_132/XLXI_167/XLXI_2/XLXN_5)
     AND4:I1->O            6   0.223   0.744  XLXI_132/XLXI_167/XLXI_2/XLXI_7 (XLXI_132/XLXN_423)
     begin scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.986ns (1.668ns logic, 2.318ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q'
  Clock period: 2.839ns (frequency: 352.237MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.839ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_8:Q'
     AND4:I2->O            6   0.320   0.744  XLXI_132/XLXI_167/XLXI_2/XLXI_7 (XLXI_132/XLXN_423)
     begin scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.839ns (1.197ns logic, 1.642ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXN_16'
  Clock period: 3.986ns (frequency: 250.887MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXN_16 rising
  Destination Clock: XLXI_132/XLXI_167/XLXN_16 rising

  Data Path: XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_2/XLXI_5 (XLXI_132/XLXI_167/XLXI_2/XLXN_6)
     AND4:I3->O            6   0.339   0.744  XLXI_132/XLXI_167/XLXI_2/XLXI_7 (XLXI_132/XLXN_423)
     begin scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.986ns (1.784ns logic, 2.202ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_132/XLXI_167/XLXI_3/XLXI_7 (XLXI_132/XLXI_167/XLXN_16)
     begin scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_3/XLXI_6 (XLXI_132/XLXI_167/XLXI_3/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_132/XLXI_167/XLXI_3/XLXI_7 (XLXI_132/XLXI_167/XLXN_16)
     begin scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_132/XLXI_167/XLXI_3/XLXI_7 (XLXI_132/XLXI_167/XLXN_16)
     begin scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXN_15'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXN_15 rising
  Destination Clock: XLXI_132/XLXI_167/XLXN_15 rising

  Data Path: XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_3/XLXI_5 (XLXI_132/XLXI_167/XLXI_3/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_132/XLXI_167/XLXI_3/XLXI_7 (XLXI_132/XLXI_167/XLXN_16)
     begin scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_132/XLXI_167/XLXI_4/XLXI_7 (XLXI_132/XLXI_167/XLXN_15)
     begin scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_4/XLXI_6 (XLXI_132/XLXI_167/XLXI_4/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_132/XLXI_167/XLXI_4/XLXI_7 (XLXI_132/XLXI_167/XLXN_15)
     begin scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_132/XLXI_167/XLXI_4/XLXI_7 (XLXI_132/XLXI_167/XLXN_15)
     begin scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXN_14'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXN_14 rising
  Destination Clock: XLXI_132/XLXI_167/XLXN_14 rising

  Data Path: XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_4/XLXI_5 (XLXI_132/XLXI_167/XLXI_4/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_132/XLXI_167/XLXI_4/XLXI_7 (XLXI_132/XLXI_167/XLXN_15)
     begin scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_132/XLXI_167/XLXI_5/XLXI_7 (XLXI_132/XLXI_167/XLXN_14)
     begin scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_5/XLXI_6 (XLXI_132/XLXI_167/XLXI_5/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_132/XLXI_167/XLXI_5/XLXI_7 (XLXI_132/XLXI_167/XLXN_14)
     begin scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_132/XLXI_167/XLXI_5/XLXI_7 (XLXI_132/XLXI_167/XLXN_14)
     begin scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXN_13'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXN_13 rising
  Destination Clock: XLXI_132/XLXI_167/XLXN_13 rising

  Data Path: XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_5/XLXI_5 (XLXI_132/XLXI_167/XLXI_5/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_132/XLXI_167/XLXI_5/XLXI_7 (XLXI_132/XLXI_167/XLXN_14)
     begin scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_132/XLXI_167/XLXI_6/XLXI_7 (XLXI_132/XLXI_167/XLXN_13)
     begin scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_6/XLXI_6 (XLXI_132/XLXI_167/XLXI_6/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_132/XLXI_167/XLXI_6/XLXI_7 (XLXI_132/XLXI_167/XLXN_13)
     begin scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_132/XLXI_167/XLXI_6/XLXI_7 (XLXI_132/XLXI_167/XLXN_13)
     begin scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXN_423'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_132/XLXI_106/Q0_Q1_1 (FF)
  Destination:       XLXI_132/XLXI_106/Q0_Q1_1 (FF)
  Source Clock:      XLXI_132/XLXN_423 rising
  Destination Clock: XLXI_132/XLXN_423 rising

  Data Path: XLXI_132/XLXI_106/Q0_Q1_1 to XLXI_132/XLXI_106/Q0_Q1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   0.856  Q0_Q1_1 (Q0_Q1_1)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          Q0_Q1_1
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SEL_P45'
  Clock period: 4.285ns (frequency: 233.348MHz)
  Total number of paths / destination ports: 27 / 4
-------------------------------------------------------------------------
Delay:               4.285ns (Levels of Logic = 4)
  Source:            XLXI_107/Q0 (FF)
  Destination:       XLXI_107/Q0 (FF)
  Source Clock:      SEL_P45 rising
  Destination Clock: SEL_P45 rising

  Data Path: XLXI_107/Q0 to XLXI_107/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.447   1.133  Q0 (Q0)
     end scope: 'XLXI_107:Q0'
     INV:I->O              1   0.568   0.808  XLXI_109 (XLXN_503)
     AND4:I3->O            4   0.339   0.684  XLXI_104 (XLXN_477)
     begin scope: 'XLXI_107:R'
     LUT3:I2->O            1   0.205   0.000  Q0_rstpot1 (Q0_rstpot1)
     FD:D                      0.102          Q0
    ----------------------------------------
    Total                      4.285ns (1.661ns logic, 2.624ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P5 (PAD)
  Destination:       XLXI_38/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P7 rising

  Data Path: ESP_IN_P5 to XLXI_38/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P5_IBUF (ESP_IN_P5_IBUF)
     FD:D                      0.102          XLXI_38/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P23'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P21 (PAD)
  Destination:       XLXI_113/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P23 rising

  Data Path: ESP_IN_P21 to XLXI_113/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P21_IBUF (ESP_IN_P21_IBUF)
     FD:D                      0.102          XLXI_113/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P8'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P6 (PAD)
  Destination:       XLXI_120/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P8 rising

  Data Path: ESP_IN_P6 to XLXI_120/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P6_IBUF (ESP_IN_P6_IBUF)
     FD:D                      0.102          XLXI_120/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P9 (PAD)
  Destination:       XLXI_121/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P11 rising

  Data Path: ESP_IN_P9 to XLXI_121/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P9_IBUF (ESP_IN_P9_IBUF)
     FD:D                      0.102          XLXI_121/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P14 (PAD)
  Destination:       XLXI_122/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P16 rising

  Data Path: ESP_IN_P14 to XLXI_122/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P14_IBUF (ESP_IN_P14_IBUF)
     FD:D                      0.102          XLXI_122/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_132/XLXN_423'
  Total number of paths / destination ports: 280 / 11
-------------------------------------------------------------------------
Offset:              8.748ns (Levels of Logic = 8)
  Source:            XLXI_132/XLXI_106/Q0_Q1_1 (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      XLXI_132/XLXN_423 rising

  Data Path: XLXI_132/XLXI_106/Q0_Q1_1 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.085  Q0_Q1_1 (Q0_Q1_1)
     end scope: 'XLXI_132/XLXI_106:Q0'
     begin scope: 'XLXI_132/XLXI_1683_0:S0'
     LUT3:I0->O           15   0.205   1.229  Mmux_O11 (O)
     end scope: 'XLXI_132/XLXI_1683_0:O'
     begin scope: 'XLXI_132/XLXI_1688/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_132/XLXI_1688/XLXI_1:D1'
     OR4:I1->O             1   0.223   0.579  XLXI_132/XLXI_1688/XLXI_10 (XLXI_132/XLXI_1688/XLXN_26)
     INV:I->O              1   0.568   0.579  XLXI_132/XLXI_1688/XLXI_17 (SEG_6_OBUF)
     OBUF:I->O                 2.571          SEG_6_OBUF (SEG<6>)
    ----------------------------------------
    Total                      8.748ns (4.217ns logic, 4.531ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SEL_P45'
  Total number of paths / destination ports: 9022 / 15
-------------------------------------------------------------------------
Offset:              11.642ns (Levels of Logic = 20)
  Source:            XLXI_107/Q1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      SEL_P45 rising

  Data Path: XLXI_107/Q1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.447   1.113  Q1 (Q1)
     end scope: 'XLXI_107:Q1'
     BUF:I->O             18   0.568   1.414  XLXI_85_0 (XLXN_449<0>)
     begin scope: 'XLXI_47_0:S1'
     LUT6:I0->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_3 (Mmux_S2_D7_Mux_0_o_3)
     MUXF7:I1->O          16   0.140   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                     11.642ns (5.247ns logic, 6.395ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_120/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              9.201ns (Levels of Logic = 18)
  Source:            XLXI_120/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_120/XLXN_70 rising

  Data Path: XLXI_120/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.651  XLXI_120/XLXI_36/XLXI_1 (XLXN_220<0>)
     begin scope: 'XLXI_47_0:D4'
     LUT6:I5->O            1   0.205   0.000  Mmux_S2_D7_Mux_0_o_3 (Mmux_S2_D7_Mux_0_o_3)
     MUXF7:I1->O          16   0.140   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                      9.201ns (4.681ns logic, 4.520ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_38/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              9.192ns (Levels of Logic = 18)
  Source:            XLXI_38/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_38/XLXN_70 rising

  Data Path: XLXI_38/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.651  XLXI_38/XLXI_36/XLXI_1 (XLXN_178<0>)
     begin scope: 'XLXI_47_0:D0'
     LUT6:I5->O            1   0.205   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                      9.192ns (4.672ns logic, 4.520ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_121/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              9.294ns (Levels of Logic = 18)
  Source:            XLXI_121/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_121/XLXN_70 rising

  Data Path: XLXI_121/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  XLXI_121/XLXI_36/XLXI_1 (XLXN_217<0>)
     begin scope: 'XLXI_47_0:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                      9.294ns (4.670ns logic, 4.624ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_113/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              9.420ns (Levels of Logic = 18)
  Source:            XLXI_113/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_113/XLXN_70 rising

  Data Path: XLXI_113/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  XLXI_113/XLXI_36/XLXI_1 (XLXN_219<0>)
     begin scope: 'XLXI_47_0:D3'
     LUT6:I3->O            1   0.205   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                      9.420ns (4.672ns logic, 4.748ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_122/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              9.437ns (Levels of Logic = 18)
  Source:            XLXI_122/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_122/XLXN_70 rising

  Data Path: XLXI_122/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  XLXI_122/XLXI_36/XLXI_1 (XLXN_218<0>)
     begin scope: 'XLXI_47_0:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                      9.437ns (4.670ns logic, 4.767ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_38/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo0 (PAD)
  Source Clock:      XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_38/XLXI_1/XLXI_2/Q_0 to PWM_Servo0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_38/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_38/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_38/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo0_OBUF (PWM_Servo0)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_121/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo1 (PAD)
  Source Clock:      XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_121/XLXI_1/XLXI_2/Q_0 to PWM_Servo1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_121/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_121/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_121/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo1_OBUF (PWM_Servo1)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_122/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo2 (PAD)
  Source Clock:      XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_122/XLXI_1/XLXI_2/Q_0 to PWM_Servo2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_122/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_122/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_122/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo2_OBUF (PWM_Servo2)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_113/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo3 (PAD)
  Source Clock:      XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_113/XLXI_1/XLXI_2/Q_0 to PWM_Servo3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_113/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_113/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_113/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo3_OBUF (PWM_Servo3)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_120/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo4 (PAD)
  Source Clock:      XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_120/XLXI_1/XLXI_2/Q_0 to PWM_Servo4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_120/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_120/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_120/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo4_OBUF (PWM_Servo4)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_P123
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLK_P123                         |    3.956|         |         |         |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q|         |    2.809|         |         |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q|         |    2.775|         |         |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q|         |    3.956|         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P11    |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P16    |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P23    |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P7     |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P8     |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEL_P45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SEL_P45        |    4.285|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_113/XLXI_1/XLXI_42/XLXI_1/Q|    3.503|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_113/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_113/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_113/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_113/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_113/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P23    |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_120/XLXI_1/XLXI_42/XLXI_1/Q|    3.503|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_120/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_120/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_120/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_120/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_120/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P8     |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_121/XLXI_1/XLXI_42/XLXI_1/Q|    3.503|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_121/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_121/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_121/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_121/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_121/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P11    |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_122/XLXI_1/XLXI_42/XLXI_1/Q|    3.503|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_122/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_122/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_122/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_122/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_122/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P16    |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q|         |         |    2.839|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q|         |         |    2.805|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q|         |         |    3.986|         |
XLXI_132/XLXI_167/XLXN_16        |         |         |    3.986|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q|         |         |    2.839|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q|         |         |    2.805|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q|         |         |    3.986|         |
XLXI_132/XLXI_167/XLXN_16        |         |         |    3.986|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q|         |         |    2.839|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q|         |         |    2.805|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q|         |         |    3.986|         |
XLXI_132/XLXI_167/XLXN_16        |         |         |    3.986|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_15        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_15        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_15        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_14        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_14        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_14        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_13        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_13        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_13        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLK_P123                         |         |         |    3.956|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q|         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLK_P123                         |         |         |    3.956|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q|         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLK_P123                         |         |         |    3.956|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q|         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXN_13
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q|         |    2.809|         |         |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q|         |    2.775|         |         |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q|         |    3.956|         |         |
XLXI_132/XLXI_167/XLXN_13        |    3.956|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXN_14
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q|         |    2.809|         |         |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q|         |    2.775|         |         |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q|         |    3.956|         |         |
XLXI_132/XLXI_167/XLXN_14        |    3.956|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXN_15
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q|         |    2.809|         |         |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q|         |    2.775|         |         |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q|         |    3.956|         |         |
XLXI_132/XLXI_167/XLXN_15        |    3.956|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXN_16
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q|         |    2.839|         |         |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q|         |    2.805|         |         |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q|         |    3.986|         |         |
XLXI_132/XLXI_167/XLXN_16        |    3.986|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXN_423
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_132/XLXN_423|    2.190|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_38/XLXI_1/XLXI_42/XLXI_1/Q|    3.503|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_38/XLXI_1/XLXI_42/XLXI_2/TC
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_38/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_38/XLXI_1/XLXI_42/XLXI_8/TC
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_38/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_38/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P7     |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.32 secs
 
--> 

Total memory usage is 4503524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  589 (   0 filtered)
Number of infos    :   49 (   0 filtered)

