Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f1c687206e2645e0843012be57fb58f6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot CYX_HW_tb_func_impl xil_defaultlib.CYX_HW_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Dynamic_Display_HEX
Compiling module xil_defaultlib.CYX_ALU_Core
Compiling module xil_defaultlib.CYX_ALU_HW
Compiling module xil_defaultlib.CYX_HW_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CYX_HW_tb_func_impl
