Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home1/c/cis371/software/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -cc gcc --debug typical --prj .prj --snapshot snapshot.sim --lib mylib mylib.test_regfile 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/castor/seas_home/d/dsharm/cis371/lab3-regfile/lc4_regfile.v" into library mylib
INFO: [VRFC 10-311] analyzing module lc4_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/castor/seas_home/d/dsharm/cis371/lab3-regfile/register.v" into library mylib
INFO: [VRFC 10-311] analyzing module Nbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/castor/seas_home/d/dsharm/cis371/lab3-regfile/testbench_lc4_regfile.v" into library mylib
INFO: [VRFC 10-311] analyzing module test_regfile
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module mylib.Nbit_reg(n=16,r=16'b0)
Compiling module mylib.lc4_regfile
Compiling module mylib.test_regfile
Built simulation snapshot snapshot.sim
