$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # in_x [0:0] $end
  $var wire  1 $ in_y [0:0] $end
  $var wire  1 % out_s [0:0] $end
  $scope module add_datastream_1 $end
   $var wire  1 # in_x [0:0] $end
   $var wire  1 $ in_y [0:0] $end
   $var wire  1 % out_s [0:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
#2
1$
1%
#3
1#
0$
#4
1$
0%
#5
