# Trigger In
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {g_trig_in[0].IBUFDS_inst_x_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {g_trig_in[1].IBUFDS_inst_x_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {g_trig_in[2].IBUFDS_inst_x_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {g_trig_in[3].IBUFDS_inst_x_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {g_trig_in[4].IBUFDS_inst_x_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {g_trig_in[5].IBUFDS_inst_x_n_0}]

#JX1 - PL
set_property PACKAGE_PIN T11 [get_ports EN_40MHz]
set_property IOSTANDARD LVCMOS33 [get_ports EN_40MHz]

set_property PACKAGE_PIN T17 [get_ports IIC_0_0_sda_io]
set_property PACKAGE_PIN R18 [get_ports IIC_0_0_scl_io]
set_property PACKAGE_PIN V18 [get_ports IIC_1_0_scl_io]
set_property PACKAGE_PIN V17 [get_ports IIC_1_0_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports IIC_0_0_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports IIC_0_0_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports IIC_1_0_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports IIC_1_0_sda_io]

set_property PACKAGE_PIN W18 [get_ports RST_I2C]
set_property IOSTANDARD LVCMOS33 [get_ports RST_I2C]


#JX2 - PL
set_property PACKAGE_PIN L17 [get_ports clk_in_n]
set_property PACKAGE_PIN L16 [get_ports clk_in_p]
set_property IOSTANDARD LVDS_25 [get_ports clk_in_p]
set_property IOSTANDARD LVDS_25 [get_ports clk_in_n]
create_clock -period 25.000 -name pl_clk -waveform {0.000 12.500} [get_ports clk_in_n]

set_property PACKAGE_PIN B20 [get_ports nT2PIX3]
set_property PACKAGE_PIN C20 [get_ports pT2PIX3]
set_property PACKAGE_PIN A20 [get_ports nTSHUTTERPIX3]
set_property PACKAGE_PIN B19 [get_ports pTSHUTTERPIX3]
set_property PACKAGE_PIN D18 [get_ports nT2MIMOSA]
set_property PACKAGE_PIN E17 [get_ports pT2MIMOSA]
set_property PACKAGE_PIN D20 [get_ports nTSHUTTER_MIMOSA]
set_property PACKAGE_PIN D19 [get_ports pTSHUTTER_MIMOSA]
set_property PACKAGE_PIN E19 [get_ports nTrigger_in_0]
set_property PACKAGE_PIN E18 [get_ports pTrigger_in_0]
set_property PACKAGE_PIN F17 [get_ports nTrigger_in_1]
set_property PACKAGE_PIN F16 [get_ports pTrigger_in_1]
set_property PACKAGE_PIN L20 [get_ports nTrigger_in_2]
set_property PACKAGE_PIN L19 [get_ports pTrigger_in_2]
set_property PACKAGE_PIN M20 [get_ports nTrigger_in_3]
set_property PACKAGE_PIN M19 [get_ports pTrigger_in_3]
set_property PACKAGE_PIN M18 [get_ports nTrigger_in_4]
set_property PACKAGE_PIN M17 [get_ports pTrigger_in_4]
set_property PACKAGE_PIN J19 [get_ports nTrigger_in_5]
set_property PACKAGE_PIN K19 [get_ports pTrigger_in_5]
set_property PACKAGE_PIN H17 [get_ports nBUSY_in_0]
set_property PACKAGE_PIN H16 [get_ports pBUSY_in_0]
set_property PACKAGE_PIN H18 [get_ports nBUSY_in_2]
set_property PACKAGE_PIN J18 [get_ports pBUSY_in_2]
set_property PACKAGE_PIN G18 [get_ports nBUSY_in_1]
set_property PACKAGE_PIN G17 [get_ports pBUSY_in_1]
set_property PACKAGE_PIN F20 [get_ports nBUSY_in_3]
set_property PACKAGE_PIN F19 [get_ports pBUSY_in_3]
set_property PACKAGE_PIN G20 [get_ports nTRG_CAL]
set_property PACKAGE_PIN G19 [get_ports pTRG_CAL]
#set_property PACKAGE_PIN	K14	[get_ports 	pVETO_0	]
#set_property PACKAGE_PIN	H15	[get_ports 	pVETO_1	]
#set_property PACKAGE_PIN	J14	[get_ports 	nVETO_0	]
#set_property PACKAGE_PIN	G15	[get_ports 	nVETO_1	]
set_property PACKAGE_PIN N16 [get_ports nBUSY_out_0]
set_property PACKAGE_PIN N15 [get_ports pBUSY_out_0]
set_property PACKAGE_PIN L15 [get_ports nBUSY_out_1]
set_property PACKAGE_PIN L14 [get_ports pBUSY_out_1]

set_property IOSTANDARD LVDS_25 [get_ports pT2PIX3]
set_property IOSTANDARD LVDS_25 [get_ports pTSHUTTERPIX3]
set_property IOSTANDARD LVDS_25 [get_ports nT2PIX3]
set_property IOSTANDARD LVDS_25 [get_ports nTSHUTTERPIX3]
set_property IOSTANDARD LVDS_25 [get_ports pT2MIMOSA]
set_property IOSTANDARD LVDS_25 [get_ports pTSHUTTER_MIMOSA]
set_property IOSTANDARD LVDS_25 [get_ports nT2MIMOSA]
set_property IOSTANDARD LVDS_25 [get_ports nTSHUTTER_MIMOSA]
set_property IOSTANDARD LVDS_25 [get_ports pTrigger_in_0]
set_property IOSTANDARD LVDS_25 [get_ports pTrigger_in_1]
set_property IOSTANDARD LVDS_25 [get_ports nTrigger_in_0]
set_property IOSTANDARD LVDS_25 [get_ports nTrigger_in_1]
set_property IOSTANDARD LVDS_25 [get_ports pTrigger_in_2]
set_property IOSTANDARD LVDS_25 [get_ports pTrigger_in_3]
set_property IOSTANDARD LVDS_25 [get_ports nTrigger_in_2]
set_property IOSTANDARD LVDS_25 [get_ports nTrigger_in_3]
set_property IOSTANDARD LVDS_25 [get_ports pTrigger_in_4]
set_property IOSTANDARD LVDS_25 [get_ports pTrigger_in_5]
set_property IOSTANDARD LVDS_25 [get_ports nTrigger_in_4]
set_property IOSTANDARD LVDS_25 [get_ports nTrigger_in_5]
set_property IOSTANDARD LVDS_25 [get_ports pBUSY_in_0]
set_property IOSTANDARD LVDS_25 [get_ports pBUSY_in_2]
set_property IOSTANDARD LVDS_25 [get_ports nBUSY_in_0]
set_property IOSTANDARD LVDS_25 [get_ports nBUSY_in_2]
set_property IOSTANDARD LVDS_25 [get_ports pBUSY_in_1]
set_property IOSTANDARD LVDS_25 [get_ports pBUSY_in_3]
set_property IOSTANDARD LVDS_25 [get_ports nBUSY_in_1]
set_property IOSTANDARD LVDS_25 [get_ports nBUSY_in_3]
set_property IOSTANDARD LVDS_25 [get_ports pTRG_CAL]
set_property IOSTANDARD LVDS_25 [get_ports nTRG_CAL]
#set_property IOSTANDARD LVDS_25 [get_ports	pVETO_0	]
#set_property IOSTANDARD LVDS_25 [get_ports	pVETO_1	]
#set_property IOSTANDARD LVDS_25 [get_ports	nVETO_0	]
#set_property IOSTANDARD LVDS_25 [get_ports	nVETO_1	]
set_property IOSTANDARD LVDS_25 [get_ports pBUSY_out_0]
set_property IOSTANDARD LVDS_25 [get_ports pBUSY_out_1]
set_property IOSTANDARD LVDS_25 [get_ports nBUSY_out_0]
set_property IOSTANDARD LVDS_25 [get_ports nBUSY_out_1]

#set_property PULLUP true [get_ports	pBUSY_in_0	]
#set_property PULLUP true [get_ports	pBUSY_in_2	]
#set_property PULLUP true [get_ports	pBUSY_in_1	]
#set_property PULLUP true [get_ports	pBUSY_in_3	]
#set_param iconstr.diffPairPulltype opposite


set_property DIFF_TERM TRUE [get_ports clk_in_p]
set_property DIFF_TERM TRUE [get_ports clk_in_n]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_in]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {user_logic_i/busy_int[0]} {user_logic_i/busy_int[1]} {user_logic_i/busy_int[2]} {user_logic_i/busy_int[3]} {user_logic_i/busy_int[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {user_logic_i/time_stamp[0]} {user_logic_i/time_stamp[1]} {user_logic_i/time_stamp[2]} {user_logic_i/time_stamp[3]} {user_logic_i/time_stamp[4]} {user_logic_i/time_stamp[5]} {user_logic_i/time_stamp[6]} {user_logic_i/time_stamp[7]} {user_logic_i/time_stamp[8]} {user_logic_i/time_stamp[9]} {user_logic_i/time_stamp[10]} {user_logic_i/time_stamp[11]} {user_logic_i/time_stamp[12]} {user_logic_i/time_stamp[13]} {user_logic_i/time_stamp[14]} {user_logic_i/time_stamp[15]} {user_logic_i/time_stamp[16]} {user_logic_i/time_stamp[17]} {user_logic_i/time_stamp[18]} {user_logic_i/time_stamp[19]} {user_logic_i/time_stamp[20]} {user_logic_i/time_stamp[21]} {user_logic_i/time_stamp[22]} {user_logic_i/time_stamp[23]} {user_logic_i/time_stamp[24]} {user_logic_i/time_stamp[25]} {user_logic_i/time_stamp[26]} {user_logic_i/time_stamp[27]} {user_logic_i/time_stamp[28]} {user_logic_i/time_stamp[29]} {user_logic_i/time_stamp[30]} {user_logic_i/time_stamp[31]} {user_logic_i/time_stamp[32]} {user_logic_i/time_stamp[33]} {user_logic_i/time_stamp[34]} {user_logic_i/time_stamp[35]} {user_logic_i/time_stamp[36]} {user_logic_i/time_stamp[37]} {user_logic_i/time_stamp[38]} {user_logic_i/time_stamp[39]} {user_logic_i/time_stamp[40]} {user_logic_i/time_stamp[41]} {user_logic_i/time_stamp[42]} {user_logic_i/time_stamp[43]} {user_logic_i/time_stamp[44]} {user_logic_i/time_stamp[45]} {user_logic_i/time_stamp[46]} {user_logic_i/time_stamp[47]} {user_logic_i/time_stamp[48]} {user_logic_i/time_stamp[49]} {user_logic_i/time_stamp[50]} {user_logic_i/time_stamp[51]} {user_logic_i/time_stamp[52]} {user_logic_i/time_stamp[53]} {user_logic_i/time_stamp[54]} {user_logic_i/time_stamp[55]} {user_logic_i/time_stamp[56]} {user_logic_i/time_stamp[57]} {user_logic_i/time_stamp[58]} {user_logic_i/time_stamp[59]} {user_logic_i/time_stamp[60]} {user_logic_i/time_stamp[61]} {user_logic_i/time_stamp[62]} {user_logic_i/time_stamp[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {user_logic_i/trig_dwnscl[0]} {user_logic_i/trig_dwnscl[1]} {user_logic_i/trig_dwnscl[2]} {user_logic_i/trig_dwnscl[3]} {user_logic_i/trig_dwnscl[4]} {user_logic_i/trig_dwnscl[5]} {user_logic_i/trig_dwnscl[6]} {user_logic_i/trig_dwnscl[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {user_logic_i/trig[0]} {user_logic_i/trig[1]} {user_logic_i/trig[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {user_logic_i/trig_mask_in_v[0]} {user_logic_i/trig_mask_in_v[1]} {user_logic_i/trig_mask_in_v[2]} {user_logic_i/trig_mask_in_v[3]} {user_logic_i/trig_mask_in_v[4]} {user_logic_i/trig_mask_in_v[5]} {user_logic_i/trig_mask_in_v[6]} {user_logic_i/trig_mask_in_v[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {user_logic_i/trig_map[0]} {user_logic_i/trig_map[1]} {user_logic_i/trig_map[2]} {user_logic_i/trig_map[3]} {user_logic_i/trig_map[4]} {user_logic_i/trig_map[5]} {user_logic_i/trig_map[6]} {user_logic_i/trig_map[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {user_logic_i/trig_masked[0]} {user_logic_i/trig_masked[1]} {user_logic_i/trig_masked[2]} {user_logic_i/trig_masked[3]} {user_logic_i/trig_masked[4]} {user_logic_i/trig_masked[5]} {user_logic_i/trig_masked[6]} {user_logic_i/trig_masked[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {user_logic_i/trig_mask_int[0]} {user_logic_i/trig_mask_int[1]} {user_logic_i/trig_mask_int[2]} {user_logic_i/trig_mask_int[3]} {user_logic_i/trig_mask_int[4]} {user_logic_i/trig_mask_int[5]} {user_logic_i/trig_mask_int[6]} {user_logic_i/trig_mask_int[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {user_logic_i/trig_nzs[0]} {user_logic_i/trig_nzs[1]} {user_logic_i/trig_nzs[2]} {user_logic_i/trig_nzs[3]} {user_logic_i/trig_nzs[4]} {user_logic_i/trig_nzs[5]} {user_logic_i/trig_nzs[6]} {user_logic_i/trig_nzs[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 7 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {user_logic_i/trigger_in[0]} {user_logic_i/trigger_in[1]} {user_logic_i/trigger_in[2]} {user_logic_i/trigger_in[3]} {user_logic_i/trigger_in[4]} {user_logic_i/trigger_in[5]} {user_logic_i/trigger_in[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {user_logic_i/trig_zs[0]} {user_logic_i/trig_zs[1]} {user_logic_i/trig_zs[2]} {user_logic_i/trig_zs[3]} {user_logic_i/trig_zs[4]} {user_logic_i/trig_zs[5]} {user_logic_i/trig_zs[6]} {user_logic_i/trig_zs[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list user_logic_i/busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list user_logic_i/rst]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list user_logic_i/run]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list user_logic_i/shutter]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list user_logic_i/time_stamp_v]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list user_logic_i/trig_dead_time_veto]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list user_logic_i/trig_type]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_in]
