

================================================================
== Vitis HLS Report for 'msm_arr'
================================================================
* Date:           Wed Jul 27 12:00:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_msm_32w_13bit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.127 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_98_1   |      128|      128|         2|          1|          1|   128|  yes(frp)|
        |- VITIS_LOOP_108_2  |      129|      129|         3|          1|          1|   128|  yes(frp)|
        |- VITIS_LOOP_117_3  |       15|       15|         2|          1|          1|    15|  yes(frp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-2 : II = 1, D = 2, States = { 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 18 17 
17 --> 16 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 21 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%BFIFO_1 = alloca i64 1" [src/msm.cpp:86]   --->   Operation 22 'alloca' 'BFIFO_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 128> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%GBUFF_P_V = alloca i64 1" [src/msm.cpp:89]   --->   Operation 23 'alloca' 'GBUFF_P_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 128> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%GBUFF_K_V = alloca i64 1" [src/msm.cpp:90]   --->   Operation 24 'alloca' 'GBUFF_K_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.55> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%count_B_V = alloca i64 1" [src/msm.cpp:91]   --->   Operation 25 'alloca' 'count_B_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%count_B_V_addr = getelementptr i13 %count_B_V, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'count_B_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr"   --->   Operation 27 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%count_B_V_addr_1 = getelementptr i13 %count_B_V, i64 0, i64 1"   --->   Operation 28 'getelementptr' 'count_B_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_1"   --->   Operation 29 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 0.68>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%count_B_V_addr_2 = getelementptr i13 %count_B_V, i64 0, i64 2"   --->   Operation 30 'getelementptr' 'count_B_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_2"   --->   Operation 31 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%count_B_V_addr_3 = getelementptr i13 %count_B_V, i64 0, i64 3"   --->   Operation 32 'getelementptr' 'count_B_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_3"   --->   Operation 33 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 0.68>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%count_B_V_addr_4 = getelementptr i13 %count_B_V, i64 0, i64 4"   --->   Operation 34 'getelementptr' 'count_B_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_4"   --->   Operation 35 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%count_B_V_addr_5 = getelementptr i13 %count_B_V, i64 0, i64 5"   --->   Operation 36 'getelementptr' 'count_B_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_5"   --->   Operation 37 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 0.68>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%count_B_V_addr_6 = getelementptr i13 %count_B_V, i64 0, i64 6"   --->   Operation 38 'getelementptr' 'count_B_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_6"   --->   Operation 39 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%count_B_V_addr_7 = getelementptr i13 %count_B_V, i64 0, i64 7"   --->   Operation 40 'getelementptr' 'count_B_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_7"   --->   Operation 41 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%count_B_V_addr_8 = getelementptr i13 %count_B_V, i64 0, i64 8"   --->   Operation 42 'getelementptr' 'count_B_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_8"   --->   Operation 43 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%count_B_V_addr_9 = getelementptr i13 %count_B_V, i64 0, i64 9"   --->   Operation 44 'getelementptr' 'count_B_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_9"   --->   Operation 45 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 0.68>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%count_B_V_addr_10 = getelementptr i13 %count_B_V, i64 0, i64 10"   --->   Operation 46 'getelementptr' 'count_B_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_10"   --->   Operation 47 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%count_B_V_addr_11 = getelementptr i13 %count_B_V, i64 0, i64 11"   --->   Operation 48 'getelementptr' 'count_B_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_11"   --->   Operation 49 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 0.68>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%count_B_V_addr_12 = getelementptr i13 %count_B_V, i64 0, i64 12"   --->   Operation 50 'getelementptr' 'count_B_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_12"   --->   Operation 51 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%count_B_V_addr_13 = getelementptr i13 %count_B_V, i64 0, i64 13"   --->   Operation 52 'getelementptr' 'count_B_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_13"   --->   Operation 53 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 54 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P_arr_x, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %P_arr_x"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P_arr_y, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %P_arr_y"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P_arr_z, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %P_arr_z"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K_arr, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K_arr"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_i, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_i"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @BFIFO_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i43 %BFIFO_1, i43 %BFIFO_1"   --->   Operation 65 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%count_B_V_addr_14 = getelementptr i13 %count_B_V, i64 0, i64 14"   --->   Operation 67 'getelementptr' 'count_B_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_14"   --->   Operation 68 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%count_B_V_addr_15 = getelementptr i13 %count_B_V, i64 0, i64 15"   --->   Operation 69 'getelementptr' 'count_B_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %count_B_V_addr_15"   --->   Operation 70 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_8 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln98 = br void" [src/msm.cpp:98]   --->   Operation 71 'br' 'br_ln98' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.70>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln98, void %.split9, i8 0, void" [src/msm.cpp:98]   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln98 = add i8 %i, i8 1" [src/msm.cpp:98]   --->   Operation 73 'add' 'add_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.58ns)   --->   "%icmp_ln98 = icmp_eq  i8 %i, i8 128" [src/msm.cpp:98]   --->   Operation 74 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 75 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %.split9, void %.preheader1.preheader" [src/msm.cpp:98]   --->   Operation 76 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %i" [src/msm.cpp:98]   --->   Operation 77 'zext' 'zext_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%P_arr_z_addr = getelementptr i16 %P_arr_z, i64 0, i64 %zext_ln98"   --->   Operation 78 'getelementptr' 'P_arr_z_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (0.58ns)   --->   "%P_arr_z_load = load i7 %P_arr_z_addr"   --->   Operation 79 'load' 'P_arr_z_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%P_arr_y_addr = getelementptr i16 %P_arr_y, i64 0, i64 %zext_ln98"   --->   Operation 80 'getelementptr' 'P_arr_y_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (0.58ns)   --->   "%P_arr_y_load = load i7 %P_arr_y_addr"   --->   Operation 81 'load' 'P_arr_y_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%P_arr_x_addr = getelementptr i16 %P_arr_x, i64 0, i64 %zext_ln98"   --->   Operation 82 'getelementptr' 'P_arr_x_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 83 [2/2] (0.58ns)   --->   "%P_arr_x_load = load i7 %P_arr_x_addr"   --->   Operation 83 'load' 'P_arr_x_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%K_arr_addr = getelementptr i16 %K_arr, i64 0, i64 %zext_ln98" [src/msm.cpp:103]   --->   Operation 84 'getelementptr' 'K_arr_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (0.58ns)   --->   "%K_arr_load = load i7 %K_arr_addr" [src/msm.cpp:103]   --->   Operation 85 'load' 'K_arr_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 10 <SV = 9> <Delay = 1.78>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/msm.cpp:98]   --->   Operation 86 'specpipeline' 'specpipeline_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/msm.cpp:98]   --->   Operation 87 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 88 [1/2] (0.58ns)   --->   "%P_arr_z_load = load i7 %P_arr_z_addr"   --->   Operation 88 'load' 'P_arr_z_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%v2_V = trunc i16 %P_arr_z_load"   --->   Operation 89 'trunc' 'v2_V' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 90 [1/2] (0.58ns)   --->   "%P_arr_y_load = load i7 %P_arr_y_addr"   --->   Operation 90 'load' 'P_arr_y_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%v2_V_2 = trunc i16 %P_arr_y_load"   --->   Operation 91 'trunc' 'v2_V_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 92 [1/2] (0.58ns)   --->   "%P_arr_x_load = load i7 %P_arr_x_addr"   --->   Operation 92 'load' 'P_arr_x_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%v1_V = trunc i16 %P_arr_x_load"   --->   Operation 93 'trunc' 'v1_V' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i13.i13.i13, i13 %v1_V, i13 %v2_V_2, i13 %v2_V"   --->   Operation 94 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%GBUFF_P_V_addr = getelementptr i39 %GBUFF_P_V, i64 0, i64 %zext_ln98" [src/msm.cpp:100]   --->   Operation 95 'getelementptr' 'GBUFF_P_V_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.20ns)   --->   "%store_ln100 = store i39 %p_Result_s, i7 %GBUFF_P_V_addr" [src/msm.cpp:100]   --->   Operation 96 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 128> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%GBUFF_K_V_addr = getelementptr i4 %GBUFF_K_V, i64 0, i64 %zext_ln98" [src/msm.cpp:103]   --->   Operation 97 'getelementptr' 'GBUFF_K_V_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 98 [1/2] (0.58ns)   --->   "%K_arr_load = load i7 %K_arr_addr" [src/msm.cpp:103]   --->   Operation 98 'load' 'K_arr_load' <Predicate = (!icmp_ln98)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i16 %K_arr_load" [src/msm.cpp:103]   --->   Operation 99 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.55ns)   --->   "%store_ln103 = store i4 %trunc_ln103, i7 %GBUFF_K_V_addr" [src/msm.cpp:103]   --->   Operation 100 'store' 'store_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.55> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.55> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.38>
ST_11 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %reuse_reg"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln108 = br void %.preheader1" [src/msm.cpp:108]   --->   Operation 104 'br' 'br_ln108' <Predicate = true> <Delay = 0.38>

State 12 <SV = 10> <Delay = 0.70>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln108, void %.split7, i8 0, void %.preheader1.preheader" [src/msm.cpp:108]   --->   Operation 105 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln108 = add i8 %i_1, i8 1" [src/msm.cpp:108]   --->   Operation 106 'add' 'add_ln108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.58ns)   --->   "%icmp_ln108 = icmp_eq  i8 %i_1, i8 128" [src/msm.cpp:108]   --->   Operation 107 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 108 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %.split7, void %.preheader.preheader" [src/msm.cpp:108]   --->   Operation 109 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %i_1" [src/msm.cpp:108]   --->   Operation 110 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%GBUFF_K_V_addr_1 = getelementptr i4 %GBUFF_K_V, i64 0, i64 %zext_ln108"   --->   Operation 111 'getelementptr' 'GBUFF_K_V_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (0.55ns)   --->   "%p_Val2_s = load i7 %GBUFF_K_V_addr_1"   --->   Operation 112 'load' 'p_Val2_s' <Predicate = (!icmp_ln108)> <Delay = 0.55> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.55> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>

State 13 <SV = 11> <Delay = 1.61>
ST_13 : Operation 113 [1/2] (0.55ns)   --->   "%p_Val2_s = load i7 %GBUFF_K_V_addr_1"   --->   Operation 113 'load' 'p_Val2_s' <Predicate = (!icmp_ln108)> <Delay = 0.55> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.55> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i4 %p_Val2_s"   --->   Operation 114 'zext' 'zext_ln534' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%count_B_V_addr_16 = getelementptr i13 %count_B_V, i64 0, i64 %zext_ln534"   --->   Operation 115 'getelementptr' 'count_B_V_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 116 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 117 [2/2] (0.68ns)   --->   "%count_B_V_load = load i4 %count_B_V_addr_16"   --->   Operation 117 'load' 'count_B_V_load' <Predicate = (!icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_13 : Operation 118 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln534"   --->   Operation 118 'icmp' 'addr_cmp' <Predicate = (!icmp_ln108)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln534 = store i64 %zext_ln534, i64 %reuse_addr_reg"   --->   Operation 119 'store' 'store_ln534' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%GBUFF_P_V_addr_1 = getelementptr i39 %GBUFF_P_V, i64 0, i64 %zext_ln108" [src/msm.cpp:112]   --->   Operation 120 'getelementptr' 'GBUFF_P_V_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (1.20ns)   --->   "%v2_V_3 = load i7 %GBUFF_P_V_addr_1"   --->   Operation 121 'load' 'v2_V_3' <Predicate = (!icmp_ln108)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 128> <RAM>

State 14 <SV = 12> <Delay = 2.46>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/msm.cpp:108]   --->   Operation 122 'specpipeline' 'specpipeline_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/msm.cpp:108]   --->   Operation 123 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i13 %reuse_reg"   --->   Operation 124 'load' 'reuse_reg_load' <Predicate = (!icmp_ln108 & addr_cmp)> <Delay = 0.00>
ST_14 : Operation 125 [1/2] (0.68ns)   --->   "%count_B_V_load = load i4 %count_B_V_addr_16"   --->   Operation 125 'load' 'count_B_V_load' <Predicate = (!icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln691)   --->   "%reuse_select = select i1 %addr_cmp, i13 %reuse_reg_load, i13 %count_B_V_load"   --->   Operation 126 'select' 'reuse_select' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln691 = add i13 %reuse_select, i13 1"   --->   Operation 127 'add' 'add_ln691' <Predicate = (!icmp_ln108)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.68ns)   --->   "%store_ln691 = store i13 %add_ln691, i4 %count_B_V_addr_16"   --->   Operation 128 'store' 'store_ln691' <Predicate = (!icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_14 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln691 = store i13 %add_ln691, i13 %reuse_reg"   --->   Operation 129 'store' 'store_ln691' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_14 : Operation 130 [1/2] (1.20ns)   --->   "%v2_V_3 = load i7 %GBUFF_P_V_addr_1"   --->   Operation 130 'load' 'v2_V_3' <Predicate = (!icmp_ln108)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 128> <RAM>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i4.i39, i4 %p_Val2_s, i39 %v2_V_3"   --->   Operation 131 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.26ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i43P0A, i43 %BFIFO_1, i43 %p_Result_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln108)> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 128> <FIFO>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.38>
ST_15 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln117 = br void %.preheader" [src/msm.cpp:117]   --->   Operation 134 'br' 'br_ln117' <Predicate = true> <Delay = 0.38>

State 16 <SV = 12> <Delay = 0.70>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %add_ln117, void %.split_ifconv, i5 1, void %.preheader.preheader" [src/msm.cpp:117]   --->   Operation 135 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%num_padd_ops_V = phi i13 %num_padd_ops_V_2, void %.split_ifconv, i13 0, void %.preheader.preheader"   --->   Operation 136 'phi' 'num_padd_ops_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.63ns)   --->   "%icmp_ln117 = icmp_eq  i5 %i_2, i5 16" [src/msm.cpp:117]   --->   Operation 137 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 138 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split_ifconv, void" [src/msm.cpp:117]   --->   Operation 139 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln117 = add i5 %i_2, i5 1" [src/msm.cpp:117]   --->   Operation 140 'add' 'add_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %i_2" [src/msm.cpp:117]   --->   Operation 141 'zext' 'zext_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%count_B_V_addr_17 = getelementptr i13 %count_B_V, i64 0, i64 %zext_ln117"   --->   Operation 142 'getelementptr' 'count_B_V_addr_17' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 143 [2/2] (0.68ns)   --->   "%count_B_V_load_1 = load i4 %count_B_V_addr_17"   --->   Operation 143 'load' 'count_B_V_load_1' <Predicate = (!icmp_ln117)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 17 <SV = 13> <Delay = 1.73>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/msm.cpp:93]   --->   Operation 144 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/msm.cpp:93]   --->   Operation 145 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 146 [1/2] (0.68ns)   --->   "%count_B_V_load_1 = load i4 %count_B_V_addr_17"   --->   Operation 146 'load' 'count_B_V_load_1' <Predicate = (!icmp_ln117)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_17 : Operation 147 [1/1] (0.64ns)   --->   "%icmp_ln874 = icmp_eq  i13 %count_B_V_load_1, i13 0"   --->   Operation 147 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln117)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_1 = add i13 %num_padd_ops_V, i13 8191"   --->   Operation 148 'add' 'add_ln691_1' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 149 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%num_padd_ops_V_1 = add i13 %add_ln691_1, i13 %count_B_V_load_1"   --->   Operation 149 'add' 'num_padd_ops_V_1' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 150 [1/1] (0.32ns)   --->   "%num_padd_ops_V_2 = select i1 %icmp_ln874, i13 %num_padd_ops_V, i13 %num_padd_ops_V_1"   --->   Operation 150 'select' 'num_padd_ops_V_2' <Predicate = (!icmp_ln117)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 18 <SV = 13> <Delay = 1.34>
ST_18 : Operation 152 [2/2] (1.34ns)   --->   "%call_ln125 = call void @bucket_unit_csim_sr, i43 %BFIFO_1, i32 %B_i, i13 %num_padd_ops_V, i13 %count_B_V" [src/msm.cpp:125]   --->   Operation 152 'call' 'call_ln125' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln125 = call void @bucket_unit_csim_sr, i43 %BFIFO_1, i32 %B_i, i13 %num_padd_ops_V, i13 %count_B_V" [src/msm.cpp:125]   --->   Operation 153 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [src/msm.cpp:129]   --->   Operation 154 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.683ns
The critical path consists of the following:
	'alloca' operation ('count_B.V', src/msm.cpp:91) [24]  (0 ns)
	'getelementptr' operation ('count_B_V_addr') [25]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'count_B.V', src/msm.cpp:91 [26]  (0.683 ns)

 <State 2>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('count_B_V_addr_2') [29]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'count_B.V', src/msm.cpp:91 [30]  (0.683 ns)

 <State 3>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('count_B_V_addr_4') [33]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'count_B.V', src/msm.cpp:91 [34]  (0.683 ns)

 <State 4>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('count_B_V_addr_6') [37]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'count_B.V', src/msm.cpp:91 [38]  (0.683 ns)

 <State 5>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('count_B_V_addr_8') [41]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'count_B.V', src/msm.cpp:91 [42]  (0.683 ns)

 <State 6>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('count_B_V_addr_10') [45]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'count_B.V', src/msm.cpp:91 [46]  (0.683 ns)

 <State 7>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('count_B_V_addr_12') [49]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'count_B.V', src/msm.cpp:91 [50]  (0.683 ns)

 <State 8>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('count_B_V_addr_14') [53]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'count_B.V', src/msm.cpp:91 [54]  (0.683 ns)

 <State 9>: 0.705ns
The critical path consists of the following:
	'phi' operation ('i', src/msm.cpp:98) with incoming values : ('add_ln98', src/msm.cpp:98) [59]  (0 ns)
	'add' operation ('add_ln98', src/msm.cpp:98) [60]  (0.705 ns)

 <State 10>: 1.78ns
The critical path consists of the following:
	'load' operation ('P_arr_z_load') on array 'P_arr_z' [69]  (0.585 ns)
	'store' operation ('store_ln100', src/msm.cpp:100) of variable '__Result__' on array 'GBUFF_P.V', src/msm.cpp:89 [79]  (1.2 ns)

 <State 11>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg' [87]  (0.387 ns)

 <State 12>: 0.705ns
The critical path consists of the following:
	'phi' operation ('i', src/msm.cpp:108) with incoming values : ('add_ln108', src/msm.cpp:108) [91]  (0 ns)
	'add' operation ('add_ln108', src/msm.cpp:108) [92]  (0.705 ns)

 <State 13>: 1.62ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'GBUFF_K.V', src/msm.cpp:90 [101]  (0.553 ns)
	'icmp' operation ('addr_cmp') [107]  (1.06 ns)

 <State 14>: 2.47ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'GBUFF_P.V', src/msm.cpp:89 [114]  (1.2 ns)
	fifo write on port 'BFIFO_1', src/msm.cpp:86 (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [116]  (1.27 ns)

 <State 15>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', src/msm.cpp:117) with incoming values : ('add_ln117', src/msm.cpp:117) [121]  (0.387 ns)

 <State 16>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i', src/msm.cpp:117) with incoming values : ('add_ln117', src/msm.cpp:117) [121]  (0 ns)
	'add' operation ('add_ln117', src/msm.cpp:117) [127]  (0.707 ns)

 <State 17>: 1.74ns
The critical path consists of the following:
	'load' operation ('count_B_V_load_1') on array 'count_B.V', src/msm.cpp:91 [132]  (0.683 ns)
	'add' operation ('num_padd_ops.V') [135]  (0.736 ns)
	'select' operation ('num_padd_ops.V') [136]  (0.321 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ln125', src/msm.cpp:125) to 'bucket_unit_csim_sr' [139]  (1.35 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
