* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Nov 29 2024 11:17:10

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : CASn_c
T_13_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_6/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_8_sp12_v_t_22
T_14_8_sp12_h_l_1
T_25_0_span12_vert_14
T_25_0_span4_vert_31
T_25_0_span4_horz_r_1
T_28_0_lc_trk_g1_5
T_28_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : U712_CHIP_RAM.REFRESH_RST
T_14_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

End 

Net : RASn_c
T_13_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g2_2
T_14_13_input_2_4
T_14_13_wire_logic_cluster/lc_4/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_2/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_2_sp12_v_t_23
T_14_2_sp12_h_l_0
T_21_2_sp4_h_l_9
T_24_0_span4_vert_20
T_24_0_lc_trk_g1_4
T_24_0_wire_io_cluster/io_1/D_OUT_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_2_sp12_v_t_23
T_14_2_sp12_h_l_0
T_25_0_span12_vert_3
T_25_0_lc_trk_g1_3
T_25_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : WEn_c
T_13_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_6/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_4/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_7_13_sp12_h_l_1
T_18_1_sp12_v_t_22
T_19_1_sp12_h_l_1
T_31_1_sp12_h_l_1
T_33_1_lc_trk_g1_5
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : U712_CYCLE_TERM.N_42_0_0_en_cascade_
T_10_18_wire_logic_cluster/lc_2/ltout
T_10_18_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CYCLE_TERM.N_42_0_0_en_0
T_10_18_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

End 

Net : REG_TACK
T_11_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_2/in_3

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_sp4_h_l_5
T_13_18_lc_trk_g2_0
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_sp4_h_l_5
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g2_0
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.N_24
T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6
T_12_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_12
T_14_13_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_5/in_3

T_14_13_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.N_20
T_13_14_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.N_19_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7
T_12_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g0_1
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5
T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

T_13_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_2/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_2_cascade_
T_13_14_wire_logic_cluster/lc_4/ltout
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.N_20_cascade_
T_13_14_wire_logic_cluster/lc_3/ltout
T_13_14_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_41_1
T_13_14_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa
T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_3/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g0_6
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.STATE_COUNT_RNIVQBP4Z0Z_6_cascade_
T_12_16_wire_logic_cluster/lc_0/ltout
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : U712_REG_SM.N_177_0
T_12_16_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_46
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_5/cen

End 

Net : U712_REG_SM.N_148_0_cascade_
T_11_17_wire_logic_cluster/lc_6/ltout
T_11_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.N_155_0
T_11_17_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g2_7
T_12_16_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_7/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_7/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_0/in_3

End 

Net : U712_REG_SM.C3_SYNCZ0Z_0
T_11_18_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_0/in_3

T_11_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.C1_SYNCZ0Z_2
T_12_18_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER35_1_0_cascade_
T_14_13_wire_logic_cluster/lc_5/ltout
T_14_13_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_2
T_13_14_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_45
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_2/in_0

End 

Net : U712_REG_SM.C1_SYNCZ0Z_0
T_11_18_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

T_11_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_input_2_7
T_12_17_wire_logic_cluster/lc_7/in_2

T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_2/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g1_2
T_11_17_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_6/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.N_19
T_13_14_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_5/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_0_i_0_0
T_13_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3
T_14_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_46
T_13_14_lc_trk_g3_6
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

T_14_14_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_input_2_7
T_14_14_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.C1_SYNCZ0Z_1
T_12_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.N_12_cascade_
T_14_13_wire_logic_cluster/lc_6/ltout
T_14_13_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.C3_SYNCZ0Z_1
T_12_18_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.N_182
T_12_17_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_sp4_h_l_3
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g2_7
T_13_16_wire_logic_cluster/lc_0/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.N_146_0
T_12_17_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g0_6
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_sp4_h_l_1
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g3_6
T_11_16_input_2_7
T_11_16_wire_logic_cluster/lc_7/in_2

T_12_17_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : U712_REG_SM.N_156_0
T_11_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_8
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.N_152_0_cascade_
T_11_17_wire_logic_cluster/lc_3/ltout
T_11_17_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.N_145_0
T_12_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g2_1
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_1
T_10_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g2_7
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.C3_SYNCZ0Z_2
T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER35_1_0
T_14_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_5_c6
T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_5_c4
T_13_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_4/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.N_41_1_cascade_
T_13_14_wire_logic_cluster/lc_5/ltout
T_13_14_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_1
T_13_14_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.N_40_cascade_
T_13_13_wire_logic_cluster/lc_5/ltout
T_13_13_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.REG_TACK_7_0
T_11_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1
T_14_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_0/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g0_7
T_13_14_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g0_7
T_13_14_wire_logic_cluster/lc_1/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_1/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_4/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_7/in_0

End 

Net : U712_REG_SM.N_148_0
T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g1_6
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g0_6
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_157_0_cascade_
T_11_17_wire_logic_cluster/lc_1/ltout
T_11_17_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_40_4
T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

T_13_13_wire_logic_cluster/lc_0/out
T_13_11_sp4_v_t_45
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_cascade_
T_13_13_wire_logic_cluster/lc_6/ltout
T_13_13_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.DS_EN_0_sqmuxa_1
T_11_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0
T_14_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g3_3
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_14_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_38
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_1/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_1/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g0_3
T_14_14_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g0_3
T_14_14_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_38
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_2/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g3_3
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

T_14_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_38
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CONFIGUREDZ0
T_13_15_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_5/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_14_12_sp4_v_t_37
T_14_13_lc_trk_g2_5
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_2/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_6/in_0

End 

Net : U712_REG_SM.STATE_COUNT_RNIVQBP4Z0Z_6
T_12_16_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g2_0
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2
T_14_14_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g2_5
T_13_13_wire_logic_cluster/lc_0/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g2_5
T_13_13_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_6/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g2_5
T_13_13_wire_logic_cluster/lc_6/in_1

T_14_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.N_40_4_cascade_
T_13_13_wire_logic_cluster/lc_0/ltout
T_13_13_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_0_i_2_0_cascade_
T_14_13_wire_logic_cluster/lc_2/ltout
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_24_cascade_
T_14_13_wire_logic_cluster/lc_1/ltout
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_0_a4_0_1
T_14_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_6/in_0

End 

Net : U712_REG_SM.N_152_0
T_11_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_7/in_0

End 

Net : U712_REG_SM.N_157_0
T_11_17_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g0_1
T_11_16_wire_logic_cluster/lc_7/in_0

End 

Net : U712_REG_SM.N_149_0
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_sp4_h_l_9
T_11_17_sp4_v_t_38
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_5/in_1

End 

Net : U712_REG_SM.N_145_0_cascade_
T_12_17_wire_logic_cluster/lc_1/ltout
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_39
T_14_14_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.REFRESHZ0
T_13_15_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_43
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.REFRESH_CYCLEZ0
T_15_13_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_input_2_2
T_14_14_wire_logic_cluster/lc_2/in_2

T_15_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g0_0
T_15_13_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_RNIL1QUZ0Z_2
T_13_13_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_0_1_i_a4_0_1
T_14_14_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_6/in_0

End 

Net : U712_REG_SM.N_149_0_cascade_
T_12_17_wire_logic_cluster/lc_2/ltout
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.un1_STATE_COUNT_3_0_1
T_12_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_4
T_13_18_wire_logic_cluster/lc_1/out
T_9_18_sp12_h_l_1
T_10_18_lc_trk_g1_5
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g0_1
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.STATE_COUNT_srsts_i_a3_0_0_3
T_11_20_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_44
T_11_18_lc_trk_g3_4
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.N_39_cascade_
T_14_14_wire_logic_cluster/lc_2/ltout
T_14_14_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_0_i_2_tz_0_0
T_14_14_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_0_cascade_
T_13_13_wire_logic_cluster/lc_2/ltout
T_13_13_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_5_c6_cascade_
T_12_14_wire_logic_cluster/lc_4/ltout
T_12_14_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_0
T_13_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_3
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_3
T_10_18_sp4_v_t_44
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_4/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_6
T_11_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_11_sp12_v_t_22
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_0/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_11_16_lc_trk_g0_6
T_11_16_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_4
T_11_19_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_37
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_36
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_2/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g1_6
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.DBR_SYNCZ0Z_1
T_11_21_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_36
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_5/in_0

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_5
T_11_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_3/in_1

End 

Net : U712_REG_SM.DBR_SYNCZ0Z_0
T_11_21_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g0_1
T_11_20_wire_logic_cluster/lc_2/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_11_18_sp4_v_t_42
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_5/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_2
T_11_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CYCLE_TERM.TACK_STATE_srsts_0_a3_0_0_0
T_14_19_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_2
T_13_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_3
T_13_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.DS_EN_7_0
T_12_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_5_c2
T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.CMA9
T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.CMA8
T_13_12_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.N_160_cascade_
T_11_19_wire_logic_cluster/lc_5/ltout
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.CMA8_cascade_
T_13_12_wire_logic_cluster/lc_6/ltout
T_13_12_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_5_c2_cascade_
T_14_14_wire_logic_cluster/lc_4/ltout
T_14_14_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.CMA9_cascade_
T_13_12_wire_logic_cluster/lc_4/ltout
T_13_12_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_3
T_11_18_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_1
T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g1_4
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_0/in_3

End 

Net : U712_REG_SM.DS_ENZ0
T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_5
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_5
T_16_17_sp4_v_t_47
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_3/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_0
T_11_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_REG_SM.LDS_OUTZ0
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_13_18_sp4_h_l_0
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_3/in_0

End 

Net : U712_REG_SM.UDS_OUTZ0
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/in_3

End 

Net : CMA_c_1
T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_5/in_1

T_13_12_wire_logic_cluster/lc_5/out
T_5_12_sp12_h_l_1
T_16_0_span12_vert_22
T_16_0_lc_trk_g0_6
T_16_0_wire_io_cluster/io_0/D_OUT_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_5_sp12_v_t_22
T_14_5_sp12_h_l_1
T_26_5_sp12_h_l_1
T_32_5_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_4_lc_trk_g1_7
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_10
T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g3_7
T_13_12_wire_logic_cluster/lc_7/in_1

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp12_h_l_1
T_21_12_sp4_h_l_10
T_24_8_sp4_v_t_41
T_24_4_sp4_v_t_42
T_24_0_span4_vert_42
T_24_0_lc_trk_g0_2
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : TACK_OUTn
T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp12_v_t_22
T_2_16_sp12_h_l_1
T_1_16_sp12_v_t_22
T_1_23_sp4_v_t_38
T_0_27_span4_horz_45
T_0_27_lc_trk_g0_5
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_6
T_14_15_wire_logic_cluster/lc_6/cout
T_14_15_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_0
T_14_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_0/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_5
T_14_15_wire_logic_cluster/lc_5/cout
T_14_15_wire_logic_cluster/lc_6/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_1
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_1/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g0_1
T_14_16_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_2
T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_4
T_14_15_wire_logic_cluster/lc_4/cout
T_14_15_wire_logic_cluster/lc_5/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_3
T_14_15_wire_logic_cluster/lc_3/cout
T_14_15_wire_logic_cluster/lc_4/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3
T_14_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g2_3
T_13_15_input_2_1
T_13_15_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_2
T_14_15_wire_logic_cluster/lc_2/cout
T_14_15_wire_logic_cluster/lc_3/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4
T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_4/in_1

T_14_15_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_1
T_14_15_wire_logic_cluster/lc_1/cout
T_14_15_wire_logic_cluster/lc_2/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5
T_14_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_0
T_14_15_wire_logic_cluster/lc_0/cout
T_14_15_wire_logic_cluster/lc_1/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6
T_14_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g1_6
T_14_15_wire_logic_cluster/lc_6/in_1

T_14_15_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7
T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_7/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_1/in_0

End 

Net : CLK40_OUT_i
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_11_sp4_v_t_39
T_14_15_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_1/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_11_sp4_v_t_39
T_14_15_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_4/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_6_17_sp12_h_l_0
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_6/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_11_sp4_v_t_39
T_14_15_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.REFRESH_RNOZ0Z_0
T_14_16_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.REFRESH_RNOZ0Z_1
T_14_16_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_1/in_1

End 

Net : C3_c
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_8_21_sp4_h_l_5
T_11_17_sp4_v_t_40
T_11_18_lc_trk_g3_0
T_11_18_wire_logic_cluster/lc_4/in_3

End 

Net : CLK40_IN_c
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_12_5_sp12_v_t_23
T_12_3_sp4_v_t_47
T_12_0_span4_vert_25
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : CLK40_OUT_i_i
T_10_16_wire_logic_cluster/lc_6/out
T_0_16_span12_horz_0
T_0_16_lc_trk_g1_0
T_0_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK80_OUT
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_16_11_sp12_v_t_23
T_16_23_sp12_v_t_23
T_16_33_lc_trk_g1_4
T_16_33_wire_gbuf/in

End 

Net : CLK80_OUT_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_7_glb2local_0
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_3/in_3

End 

Net : CLK80_OUT_iso_i
T_6_7_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_47
T_7_0_span4_vert_43
T_3_0_span4_horz_r_3
T_4_0_lc_trk_g0_7
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLLBEn_c
T_12_15_wire_logic_cluster/lc_6/out
T_12_9_sp12_v_t_23
T_12_0_span12_vert_16
T_12_0_lc_trk_g1_0
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_REG_SM.LDS_OUT_2_0_0
T_12_19_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

End 

Net : CLMBEn_c
T_17_16_wire_logic_cluster/lc_0/out
T_17_12_sp12_v_t_23
T_18_12_sp12_h_l_0
T_29_0_span12_vert_23
T_29_2_sp4_v_t_43
T_30_2_sp4_h_l_11
T_33_2_lc_trk_g0_6
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_12_10_wire_logic_cluster/lc_4/out
T_13_10_sp12_h_l_0
T_24_0_span12_vert_19
T_24_0_span4_vert_43
T_20_0_span4_horz_r_3
T_20_0_lc_trk_g0_3
T_16_0_wire_pll/RESET

T_12_10_wire_logic_cluster/lc_4/out
T_13_10_sp12_h_l_0
T_12_0_span12_vert_19
T_12_0_span4_vert_43
T_8_0_span4_horz_r_3
T_8_0_lc_trk_g1_3
T_8_0_wire_io_cluster/io_0/D_OUT_0

T_12_10_wire_logic_cluster/lc_4/out
T_13_10_sp12_h_l_0
T_22_10_sp4_h_l_11
T_26_10_sp4_h_l_7
T_29_6_sp4_v_t_36
T_30_6_sp4_h_l_1
T_33_6_lc_trk_g1_4
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : CUMBEn_c
T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_29_3_sp12_v_t_23
T_29_1_sp4_v_t_47
T_30_1_sp4_h_l_10
T_33_1_lc_trk_g0_7
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : CUUBEn_c
T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_14_sp12_h_l_1
T_26_14_sp4_h_l_8
T_29_10_sp4_v_t_45
T_30_10_sp4_h_l_1
T_33_10_lc_trk_g1_4
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : DBRn_c
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_7_23_sp12_h_l_0
T_8_23_sp4_h_l_3
T_11_19_sp4_v_t_44
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_1/in_3

End 

Net : DRDDIR_c
T_24_26_wire_logic_cluster/lc_1/out
T_20_26_sp12_h_l_1
T_31_26_sp12_v_t_22
T_31_27_sp4_v_t_44
T_32_31_sp4_h_l_9
T_33_31_lc_trk_g0_4
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_386_i
T_9_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_3
T_5_21_sp4_h_l_11
T_0_21_span4_horz_7
T_0_21_span4_vert_t_13
T_0_25_span4_vert_t_13
T_0_27_lc_trk_g1_1
T_0_27_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAMENn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_10_33_span4_horz_r_2
T_6_33_span4_horz_r_2
T_6_33_lc_trk_g0_2
T_6_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RESETn_c
T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_3/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_38
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_5/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_1/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_12_13_sp4_h_l_1
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_5/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_12_13_sp4_h_l_1
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_4/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_38
T_13_9_sp4_v_t_43
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_38
T_13_9_sp4_v_t_43
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_5/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_1/in_0

End 

Net : U712_REG_SM.STATE_COUNT5
T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_7/in_1

End 

Net : RESETn_c_i
T_10_16_wire_logic_cluster/lc_1/out
T_6_16_sp12_h_l_1
T_0_16_span12_horz_14
T_0_16_lc_trk_g1_6
T_0_16_wire_gbuf/in

End 

Net : RESETn_c_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_16_glb2local_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_1/in_3

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_glb2local_0
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_3/in_3

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_14_glb2local_0
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/in_1

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_14_glb2local_0
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_1/in_1

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_glb2local_0
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_7/in_1

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_glb2local_0
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_0/in_0

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_glb2local_3
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_1/in_0

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_5/s_r

End 

Net : RnW_c
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_18_lc_trk_g0_2
T_12_18_wire_logic_cluster/lc_0/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_36
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_2/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_36
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_0/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_38
T_13_17_lc_trk_g1_3
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_4_27_sp12_h_l_0
T_16_27_sp12_h_l_0
T_21_27_sp4_h_l_7
T_24_23_sp4_v_t_36
T_24_26_lc_trk_g0_4
T_24_26_wire_logic_cluster/lc_1/in_3

End 

Net : SIZ_c_0
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_3/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_16_sp4_v_t_47
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_5/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_16_sp4_v_t_47
T_12_12_sp4_v_t_43
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_6/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_16_sp4_v_t_47
T_13_16_sp4_h_l_3
T_17_16_sp4_h_l_11
T_17_16_lc_trk_g0_6
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_4_18_sp12_v_t_23
T_5_18_sp12_h_l_0
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_4/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_4_18_sp12_v_t_23
T_5_18_sp12_h_l_0
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_40
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_3/in_1

End 

Net : SIZ_c_1
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_10_18_sp4_h_l_9
T_13_14_sp4_v_t_38
T_12_15_lc_trk_g2_6
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_10_18_sp4_h_l_9
T_14_18_sp4_h_l_5
T_17_14_sp4_v_t_46
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_0/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_10_18_sp4_h_l_9
T_14_18_sp4_h_l_5
T_17_14_sp4_v_t_46
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_4/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_10_18_sp4_h_l_9
T_14_18_sp4_h_l_5
T_17_14_sp4_v_t_46
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_3/in_0

End 

Net : TACK_EN_i_ess
T_10_19_wire_logic_cluster/lc_1/out
T_10_17_sp4_v_t_47
T_9_21_lc_trk_g2_2
T_9_21_wire_logic_cluster/lc_7/in_3

End 

Net : TSn_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_7_23_sp4_v_t_45
T_8_23_sp4_h_l_8
T_11_19_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_4/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_7_23_sp4_v_t_45
T_8_23_sp4_h_l_8
T_11_19_sp4_v_t_45
T_11_15_sp4_v_t_46
T_11_18_lc_trk_g1_6
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

End 

Net : ASn_c
T_13_16_wire_logic_cluster/lc_0/out
T_10_16_sp12_h_l_0
T_9_16_sp12_v_t_23
T_9_22_sp4_v_t_39
T_9_26_sp4_v_t_39
T_6_30_sp4_h_l_7
T_5_30_sp4_v_t_42
T_5_33_lc_trk_g0_2
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_12_sp12_v_t_23
T_14_24_sp12_h_l_0
T_25_24_sp12_v_t_23
T_25_26_sp4_v_t_43
T_26_30_sp4_h_l_6
T_29_30_sp4_v_t_43
T_29_33_lc_trk_g1_3
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : A_c_0
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_3/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_5/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_6/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_14_22_sp4_h_l_2
T_17_18_sp4_v_t_45
T_17_14_sp4_v_t_41
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_0/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_14_22_sp4_h_l_2
T_17_18_sp4_v_t_45
T_17_14_sp4_v_t_41
T_17_15_lc_trk_g3_1
T_17_15_input_2_4
T_17_15_wire_logic_cluster/lc_4/in_2

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_14_22_sp4_h_l_2
T_17_18_sp4_v_t_45
T_17_14_sp4_v_t_41
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_1
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_12_13_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_6/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_10_25_sp4_h_l_11
T_14_25_sp4_h_l_7
T_17_21_sp4_v_t_36
T_17_17_sp4_v_t_44
T_17_13_sp4_v_t_44
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_0/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_10_25_sp4_h_l_11
T_14_25_sp4_h_l_7
T_17_21_sp4_v_t_36
T_17_17_sp4_v_t_44
T_17_13_sp4_v_t_44
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_4/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_10_25_sp4_h_l_11
T_14_25_sp4_h_l_7
T_17_21_sp4_v_t_36
T_17_17_sp4_v_t_44
T_17_13_sp4_v_t_44
T_17_15_lc_trk_g2_1
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.UDS_OUT_2_0_0
T_12_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_2/in_0

End 

Net : C1_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_17_sp4_v_t_47
T_0_17_span4_horz_4
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_5_19_sp12_h_l_0
T_8_19_sp4_h_l_5
T_11_15_sp4_v_t_40
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_2/in_0

End 

Net : U712_REG_SM_un1_LDSn_i
T_15_18_wire_logic_cluster/lc_3/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_24_29_sp4_h_l_8
T_27_29_sp4_v_t_36
T_27_33_span4_horz_r_0
T_28_33_lc_trk_g1_4
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_REG_SM_un1_UDSn_i
T_15_17_wire_logic_cluster/lc_5/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_27_22_sp12_v_t_22
T_27_33_lc_trk_g0_2
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : VBENn_c
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span4_horz_r_2
T_11_0_span4_horz_r_2
T_12_0_lc_trk_g0_6
T_12_0_wire_io_cluster/io_0/D_OUT_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_11_sp4_v_t_41
T_8_15_sp4_h_l_4
T_11_15_sp4_v_t_44
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_3/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_11_sp4_v_t_41
T_8_15_sp4_h_l_4
T_11_15_sp4_v_t_44
T_11_19_sp4_v_t_40
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_4/in_3

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_8_19_sp12_h_l_0
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_21_23_sp4_h_l_4
T_24_23_sp4_v_t_44
T_24_26_lc_trk_g1_4
T_24_26_wire_logic_cluster/lc_1/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_31_11_sp12_v_t_23
T_31_23_sp12_v_t_23
T_31_33_lc_trk_g1_4
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : C1_c_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

End 

Net : bfn_10_9_0_
