<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3347" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3347{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3347{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3347{left:570px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3347{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_3347{left:151px;bottom:1079px;letter-spacing:0.21px;word-spacing:0.06px;}
#t6_3347{left:70px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t7_3347{left:70px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#t8_3347{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t9_3347{left:70px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_3347{left:70px;bottom:945px;letter-spacing:0.13px;}
#tb_3347{left:152px;bottom:945px;letter-spacing:0.16px;word-spacing:0.01px;}
#tc_3347{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3347{left:70px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#te_3347{left:70px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_3347{left:70px;bottom:863px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3347{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#th_3347{left:70px;bottom:830px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#ti_3347{left:70px;bottom:805px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_3347{left:70px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_3347{left:70px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tl_3347{left:70px;bottom:747px;letter-spacing:-0.13px;}
#tm_3347{left:96px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_3347{left:96px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_3347{left:96px;bottom:713px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_3347{left:70px;bottom:689px;letter-spacing:-0.14px;}
#tq_3347{left:96px;bottom:689px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tr_3347{left:70px;bottom:664px;letter-spacing:-0.14px;}
#ts_3347{left:96px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_3347{left:70px;bottom:640px;letter-spacing:-0.14px;}
#tu_3347{left:96px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3347{left:96px;bottom:623px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_3347{left:70px;bottom:599px;letter-spacing:-0.14px;}
#tx_3347{left:96px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3347{left:96px;bottom:582px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tz_3347{left:70px;bottom:558px;letter-spacing:-0.14px;}
#t10_3347{left:96px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3347{left:96px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3347{left:96px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_3347{left:96px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_3347{left:70px;bottom:483px;letter-spacing:-0.13px;}
#t15_3347{left:96px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t16_3347{left:96px;bottom:466px;letter-spacing:-0.26px;word-spacing:-0.37px;}
#t17_3347{left:70px;bottom:441px;letter-spacing:-0.14px;}
#t18_3347{left:96px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t19_3347{left:96px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3347{left:70px;bottom:400px;letter-spacing:-0.13px;}
#t1b_3347{left:96px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3347{left:96px;bottom:383px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1d_3347{left:96px;bottom:367px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1e_3347{left:96px;bottom:342px;}
#t1f_3347{left:122px;bottom:342px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_3347{left:122px;bottom:325px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t1h_3347{left:96px;bottom:301px;}
#t1i_3347{left:122px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_3347{left:122px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1k_3347{left:70px;bottom:260px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t1l_3347{left:70px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t1m_3347{left:96px;bottom:218px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1n_3347{left:70px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1o_3347{left:70px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_3347{left:70px;bottom:160px;letter-spacing:-0.16px;word-spacing:-0.47px;}

.s1_3347{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3347{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3347{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3347{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3347{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3347" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3347Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3347" style="-webkit-user-select: none;"><object width="935" height="1210" data="3347/3347.svg" type="image/svg+xml" id="pdf3347" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3347" class="t s1_3347">Vol. 3A </span><span id="t2_3347" class="t s1_3347">10-13 </span>
<span id="t3_3347" class="t s2_3347">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_3347" class="t s3_3347">10.9 </span><span id="t5_3347" class="t s3_3347">MODE SWITCHING </span>
<span id="t6_3347" class="t s4_3347">To use the processor in protected mode after hardware or software reset, a mode switch must be performed from </span>
<span id="t7_3347" class="t s4_3347">real-address mode. Once in protected mode, software generally does not need to return to real-address mode. To </span>
<span id="t8_3347" class="t s4_3347">run software written to run in real-address mode (8086 mode), it is generally more convenient to run the software </span>
<span id="t9_3347" class="t s4_3347">in virtual-8086 mode, than to switch back to real-address mode. </span>
<span id="ta_3347" class="t s5_3347">10.9.1 </span><span id="tb_3347" class="t s5_3347">Switching to Protected Mode </span>
<span id="tc_3347" class="t s4_3347">Before switching to protected mode from real mode, a minimum set of system data structures and code modules </span>
<span id="td_3347" class="t s4_3347">must be loaded into memory, as described in Section 10.8, “Software Initialization for Protected-Mode Operation.” </span>
<span id="te_3347" class="t s4_3347">Once these tables are created, software initialization code can switch into protected mode. </span>
<span id="tf_3347" class="t s4_3347">Protected mode is entered by executing a MOV CR0 instruction that sets the PE flag in the CR0 register. (In the </span>
<span id="tg_3347" class="t s4_3347">same instruction, the PG flag in register CR0 can be set to enable paging.) Execution in protected mode begins with </span>
<span id="th_3347" class="t s4_3347">a CPL of 0. </span>
<span id="ti_3347" class="t s4_3347">Intel 64 and IA-32 processors have slightly different requirements for switching to protected mode. To ensure </span>
<span id="tj_3347" class="t s4_3347">upwards and downwards code compatibility with Intel 64 and IA-32 processors, we recommend that you follow </span>
<span id="tk_3347" class="t s4_3347">these steps: </span>
<span id="tl_3347" class="t s4_3347">1. </span><span id="tm_3347" class="t s4_3347">Disable interrupts. A CLI instruction disables maskable hardware interrupts. NMI interrupts can be disabled </span>
<span id="tn_3347" class="t s4_3347">with external circuitry. (Software must guarantee that no exceptions or interrupts are generated during the </span>
<span id="to_3347" class="t s4_3347">mode switching operation.) </span>
<span id="tp_3347" class="t s4_3347">2. </span><span id="tq_3347" class="t s4_3347">Execute the LGDT instruction to load the GDTR register with the base address of the GDT. </span>
<span id="tr_3347" class="t s4_3347">3. </span><span id="ts_3347" class="t s4_3347">Execute a MOV CR0 instruction that sets the PE flag (and optionally the PG flag) in control register CR0. </span>
<span id="tt_3347" class="t s4_3347">4. </span><span id="tu_3347" class="t s4_3347">Immediately following the MOV CR0 instruction, execute a far JMP or far CALL instruction. (This operation is </span>
<span id="tv_3347" class="t s4_3347">typically a far jump or call to the next instruction in the instruction stream.) </span>
<span id="tw_3347" class="t s4_3347">5. </span><span id="tx_3347" class="t s4_3347">The JMP or CALL instruction immediately after the MOV CR0 instruction changes the flow of execution and </span>
<span id="ty_3347" class="t s4_3347">serializes the processor. </span>
<span id="tz_3347" class="t s4_3347">6. </span><span id="t10_3347" class="t s4_3347">If paging is enabled, the code for the MOV CR0 instruction and the JMP or CALL instruction must come from a </span>
<span id="t11_3347" class="t s4_3347">page that is identity mapped (that is, the linear address before the jump is the same as the physical address </span>
<span id="t12_3347" class="t s4_3347">after paging and protected mode is enabled). The target instruction for the JMP or CALL instruction does not </span>
<span id="t13_3347" class="t s4_3347">need to be identity mapped. </span>
<span id="t14_3347" class="t s4_3347">7. </span><span id="t15_3347" class="t s4_3347">If a local descriptor table is going to be used, execute the LLDT instruction to load the segment selector for the </span>
<span id="t16_3347" class="t s4_3347">LDT in the LDTR register. </span>
<span id="t17_3347" class="t s4_3347">8. </span><span id="t18_3347" class="t s4_3347">Execute the LTR instruction to load the task register with a segment selector to the initial protected-mode task </span>
<span id="t19_3347" class="t s4_3347">or to a writable area of memory that can be used to store TSS information on a task switch. </span>
<span id="t1a_3347" class="t s4_3347">9. </span><span id="t1b_3347" class="t s4_3347">After entering protected mode, the segment registers continue to hold the contents they had in real-address </span>
<span id="t1c_3347" class="t s4_3347">mode. The JMP or CALL instruction in step 4 resets the CS register. Perform one of the following operations to </span>
<span id="t1d_3347" class="t s4_3347">update the contents of the remaining segment registers. </span>
<span id="t1e_3347" class="t s4_3347">— </span><span id="t1f_3347" class="t s4_3347">Reload segment registers DS, SS, ES, FS, and GS. If the ES, FS, and/or GS registers are not going to be </span>
<span id="t1g_3347" class="t s4_3347">used, load them with a null selector. </span>
<span id="t1h_3347" class="t s4_3347">— </span><span id="t1i_3347" class="t s4_3347">Perform a JMP or CALL instruction to a new task, which automatically resets the values of the segment </span>
<span id="t1j_3347" class="t s4_3347">registers and branches to a new code segment. </span>
<span id="t1k_3347" class="t s4_3347">10. Execute the LIDT instruction to load the IDTR register with the address and limit of the protected-mode IDT. </span>
<span id="t1l_3347" class="t s4_3347">11. Execute the STI instruction to enable maskable hardware interrupts and perform the necessary hardware </span>
<span id="t1m_3347" class="t s4_3347">operation to enable NMI interrupts. </span>
<span id="t1n_3347" class="t s4_3347">Random failures can occur if other instructions exist between steps 3 and 4 above. Failures will be readily seen in </span>
<span id="t1o_3347" class="t s4_3347">some situations, such as when instructions that reference memory are inserted between steps 3 and 4 while in </span>
<span id="t1p_3347" class="t s4_3347">system management mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
