{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683266538504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683266538513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 01:02:18 2023 " "Processing started: Fri May 05 01:02:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683266538513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266538513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266538513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683266539515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683266539516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look_dir.sv 1 1 " "Found 1 design units, including 1 entities, in source file look_dir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 look_dir " "Found entity 1: look_dir" {  } { { "look_dir.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/look_dir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pallete_16_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pallete_16_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_16_rom " "Found entity 1: palette_16_rom" {  } { { "pallete_16_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/pallete_16_rom.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/lab62soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/lab62soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc " "Found entity 1: lab62soc" {  } { { "lab62soc/synthesis/lab62soc.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_irq_mapper " "Found entity 1: lab62soc_irq_mapper" {  } { { "lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0 " "Found entity 1: lab62soc_mm_interconnect_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_mux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550617 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_demux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_mux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_demux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550635 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550635 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550635 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550635 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683266550641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683266550647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683266550654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683266550654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550656 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_007 " "Found entity 2: lab62soc_mm_interconnect_0_router_007" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683266550658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683266550658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550659 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_002 " "Found entity 2: lab62soc_mm_interconnect_0_router_002" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683266550661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683266550661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550662 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router " "Found entity 2: lab62soc_mm_interconnect_0_router" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_rst " "Found entity 1: lab62soc_usb_rst" {  } { { "lab62soc/synthesis/submodules/lab62soc_usb_rst.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_gpx " "Found entity 1: lab62soc_usb_gpx" {  } { { "lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_timer_0 " "Found entity 1: lab62soc_timer_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sysid_qsys_0 " "Found entity 1: lab62soc_sysid_qsys_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_spi_0 " "Found entity 1: lab62soc_spi_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62soc_sdram_pll_dffpipe_l2c" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550697 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62soc_sdram_pll_stdsync_sv6" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550697 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62soc_sdram_pll_altpll_vg92" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550697 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_sdram_pll " "Found entity 4: lab62soc_sdram_pll" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_input_efifo_module " "Found entity 1: lab62soc_sdram_input_efifo_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550701 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram " "Found entity 2: lab62soc_sdram" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_onchip_memory2_0 " "Found entity 1: lab62soc_onchip_memory2_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0 " "Found entity 1: lab62soc_nios2_gen2_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62soc_nios2_gen2_0_cpu " "Found entity 21: lab62soc_nios2_gen2_0_cpu" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_leds_pio " "Found entity 1: lab62soc_leds_pio" {  } { { "lab62soc/synthesis/submodules/lab62soc_leds_pio.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_keycode " "Found entity 1: lab62soc_keycode" {  } { { "lab62soc/synthesis/submodules/lab62soc_keycode.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_key " "Found entity 1: lab62soc_key" {  } { { "lab62soc/synthesis/submodules/lab62soc_key.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550758 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62soc_jtag_uart_0_scfifo_w" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550758 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550758 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62soc_jtag_uart_0_scfifo_r" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550758 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_jtag_uart_0 " "Found entity 5: lab62soc_jtag_uart_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_hex_digits_pio " "Found entity 1: lab62soc_hex_digits_pio" {  } { { "lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683266550769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550775 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(49) " "Verilog HDL information at ball.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683266550777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mario_standing_rom.sv 2 2 " "Found 2 design units, including 2 entities, in source file mario_standing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_standing_rom " "Found entity 1: mario_standing_rom" {  } { { "mario_standing_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/mario_standing_rom.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550783 ""} { "Info" "ISGN_ENTITY_NAME" "2 mario_ani_rom " "Found entity 2: mario_ani_rom" {  } { { "mario_standing_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/mario_standing_rom.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collisions.sv 1 1 " "Found 1 design units, including 1 entities, in source file collisions.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collisions " "Found entity 1: collisions" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "world_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file world_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 world_rom " "Found entity 1: world_rom" {  } { { "world_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbers_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file numbers_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 number_rom " "Found entity 1: number_rom" {  } { { "numbers_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/numbers_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gas_status_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file gas_status_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gas_status_rom " "Found entity 1: gas_status_rom" {  } { { "gas_status_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/gas_status_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266550796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266550796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_clk lab62.sv(178) " "Verilog HDL Implicit Net warning at lab62.sv(178): created implicit net for \"VGA_clk\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266550796 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683266550814 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683266550814 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683266550814 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683266550815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683266550816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683266550990 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "signs lab62.sv(70) " "Verilog HDL warning at lab62.sv(70): object signs used but never assigned" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 70 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683266550991 "|lab62"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hundreds lab62.sv(71) " "Verilog HDL warning at lab62.sv(71): object hundreds used but never assigned" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 71 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683266550991 "|lab62"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "signs 0 lab62.sv(70) " "Net \"signs\" at lab62.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266550993 "|lab62"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hundreds 0 lab62.sv(71) " "Net \"hundreds\" at lab62.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266550993 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..4\] lab62.sv(22) " "Output port \"LEDR\[5..4\]\" at lab62.sv(22) has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683266550993 "|lab62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc lab62soc:u0 " "Elaborating entity \"lab62soc\" for hierarchy \"lab62soc:u0\"" {  } { { "lab62.sv" "u0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_hex_digits_pio lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62soc_hex_digits_pio\" for hierarchy \"lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62soc/synthesis/lab62soc.v" "hex_digits_pio" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62soc_jtag_uart_0\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "jtag_uart_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_w lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_w" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "wfifo" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266551368 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266551368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266551419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266551419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "h:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266551443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266551443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "H:/fp/FPGA_Mario-main/finalproject/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266551468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266551468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "H:/fp/FPGA_Mario-main/finalproject/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266551525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266551525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "H:/fp/FPGA_Mario-main/finalproject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266551585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266551585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "H:/fp/FPGA_Mario-main/finalproject/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266551644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266551644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "H:/fp/FPGA_Mario-main/finalproject/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_r lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_r" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266551665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "lab62soc_jtag_uart_0_alt_jtag_atlantic" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266552031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266552031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266552031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266552031 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266552031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "h:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "h:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_key lab62soc:u0\|lab62soc_key:key " "Elaborating entity \"lab62soc_key\" for hierarchy \"lab62soc:u0\|lab62soc_key:key\"" {  } { { "lab62soc/synthesis/lab62soc.v" "key" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_keycode lab62soc:u0\|lab62soc_keycode:keycode " "Elaborating entity \"lab62soc_keycode\" for hierarchy \"lab62soc:u0\|lab62soc_keycode:keycode\"" {  } { { "lab62soc/synthesis/lab62soc.v" "keycode" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_leds_pio lab62soc:u0\|lab62soc_leds_pio:leds_pio " "Elaborating entity \"lab62soc_leds_pio\" for hierarchy \"lab62soc:u0\|lab62soc_leds_pio:leds_pio\"" {  } { { "lab62soc/synthesis/lab62soc.v" "leds_pio" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62soc_nios2_gen2_0\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "nios2_gen2_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "cpu" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_test_bench lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_test_bench" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266552992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_a_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_a" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553086 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266553086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266553143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266553143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_b_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_b" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_debug lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553267 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266553267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_break lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_pib lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_im lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_ocimem lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553588 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266553588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266553649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266553649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_tck lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553820 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266553820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "h:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "h:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "h:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "h:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_onchip_memory2_0 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62soc_onchip_memory2_0\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "onchip_memory2_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "the_altsyncram" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266553893 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266553893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34g1 " "Found entity 1: altsyncram_34g1" {  } { { "db/altsyncram_34g1.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_34g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266553949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266553949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34g1 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated " "Elaborating entity \"altsyncram_34g1\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266553951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram lab62soc:u0\|lab62soc_sdram:sdram " "Elaborating entity \"lab62soc_sdram\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sdram" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_input_efifo_module lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module " "Elaborating entity \"lab62soc_sdram_input_efifo_module\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "the_lab62soc_sdram_input_efifo_module" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll lab62soc:u0\|lab62soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62soc_sdram_pll\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sdram_pll" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_stdsync_sv6 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "stdsync2" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_dffpipe_l2c lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "dffpipe3" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_altpll_vg92 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "sd1" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_spi_0 lab62soc:u0\|lab62soc_spi_0:spi_0 " "Elaborating entity \"lab62soc_spi_0\" for hierarchy \"lab62soc:u0\|lab62soc_spi_0:spi_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "spi_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sysid_qsys_0 lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62soc_sysid_qsys_0\" for hierarchy \"lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sysid_qsys_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_timer_0 lab62soc:u0\|lab62soc_timer_0:timer_0 " "Elaborating entity \"lab62soc_timer_0\" for hierarchy \"lab62soc:u0\|lab62soc_timer_0:timer_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "timer_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_gpx lab62soc:u0\|lab62soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62soc_usb_gpx\" for hierarchy \"lab62soc:u0\|lab62soc_usb_gpx:usb_gpx\"" {  } { { "lab62soc/synthesis/lab62soc.v" "usb_gpx" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_rst lab62soc:u0\|lab62soc_usb_rst:usb_rst " "Elaborating entity \"lab62soc_usb_rst\" for hierarchy \"lab62soc:u0\|lab62soc_usb_rst:usb_rst\"" {  } { { "lab62soc/synthesis/lab62soc.v" "usb_rst" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62soc_mm_interconnect_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "mm_interconnect_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266554995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62soc_mm_interconnect_0_router\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_002" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_007" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_demux" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_mux" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_demux" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_mux" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266555922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556040 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556042 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556042 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "crosser" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_irq_mapper lab62soc:u0\|lab62soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62soc_irq_mapper\" for hierarchy \"lab62soc:u0\|lab62soc_irq_mapper:irq_mapper\"" {  } { { "lab62soc/synthesis/lab62soc.v" "irq_mapper" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller_001" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller_002" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_mod " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_mod\"" {  } { { "lab62.sv" "vga_mod" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556413 "|lab62|vga_controller:vga_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556413 "|lab62|vga_controller:vga_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_mod " "Elaborating entity \"ball\" for hierarchy \"ball:ball_mod\"" {  } { { "lab62.sv" "ball_mod" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(97) " "Verilog HDL assignment warning at ball.sv(97): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556426 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(98) " "Verilog HDL assignment warning at ball.sv(98): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556426 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(101) " "Verilog HDL assignment warning at ball.sv(101): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556426 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(105) " "Verilog HDL assignment warning at ball.sv(105): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556427 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(106) " "Verilog HDL assignment warning at ball.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556427 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(113) " "Verilog HDL assignment warning at ball.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556427 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ball.sv(115) " "Verilog HDL assignment warning at ball.sv(115): truncated value with size 32 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556427 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(117) " "Verilog HDL assignment warning at ball.sv(117): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556427 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(173) " "Verilog HDL assignment warning at ball.sv(173): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556428 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ball.sv(178) " "Verilog HDL assignment warning at ball.sv(178): truncated value with size 32 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556428 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ball.sv(182) " "Verilog HDL assignment warning at ball.sv(182): truncated value with size 32 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556428 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(212) " "Verilog HDL assignment warning at ball.sv(212): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556429 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(213) " "Verilog HDL assignment warning at ball.sv(213): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556429 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(214) " "Verilog HDL assignment warning at ball.sv(214): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556429 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(215) " "Verilog HDL assignment warning at ball.sv(215): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556429 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(219) " "Verilog HDL assignment warning at ball.sv(219): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556429 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(225) " "Verilog HDL assignment warning at ball.sv(225): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556429 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(231) " "Verilog HDL assignment warning at ball.sv(231): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556429 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(237) " "Verilog HDL assignment warning at ball.sv(237): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556429 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 ball.sv(265) " "Verilog HDL assignment warning at ball.sv(265): truncated value with size 32 to match size of target (21)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556430 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(275) " "Verilog HDL assignment warning at ball.sv(275): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556430 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(283) " "Verilog HDL assignment warning at ball.sv(283): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556431 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(299) " "Verilog HDL assignment warning at ball.sv(299): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556431 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(310) " "Verilog HDL assignment warning at ball.sv(310): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556431 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(319) " "Verilog HDL assignment warning at ball.sv(319): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556431 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(327) " "Verilog HDL assignment warning at ball.sv(327): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556432 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "questionFlag ball.sv(6) " "Output port \"questionFlag\" at ball.sv(6) has no driver" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683266556438 "|lab62|ball:ball_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisions ball:ball_mod\|collisions:mario_collisions " "Elaborating entity \"collisions\" for hierarchy \"ball:ball_mod\|collisions:mario_collisions\"" {  } { { "ball.sv" "mario_collisions" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Net_Right_V collisions.sv(45) " "Verilog HDL or VHDL warning at collisions.sv(45): object \"Net_Right_V\" assigned a value but never read" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556488 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Net_Left_V collisions.sv(45) " "Verilog HDL or VHDL warning at collisions.sv(45): object \"Net_Left_V\" assigned a value but never read" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556488 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Net_Up_V collisions.sv(45) " "Verilog HDL or VHDL warning at collisions.sv(45): object \"Net_Up_V\" assigned a value but never read" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556488 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Net_Down_V collisions.sv(45) " "Verilog HDL or VHDL warning at collisions.sv(45): object \"Net_Down_V\" assigned a value but never read" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556488 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Right_Offset collisions.sv(48) " "Verilog HDL or VHDL warning at collisions.sv(48): object \"Right_Offset\" assigned a value but never read" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556489 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Left_Offset collisions.sv(48) " "Verilog HDL or VHDL warning at collisions.sv(48): object \"Left_Offset\" assigned a value but never read" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556489 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Up_Offset collisions.sv(48) " "Verilog HDL or VHDL warning at collisions.sv(48): object \"Up_Offset\" assigned a value but never read" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556489 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Down_Offset collisions.sv(48) " "Verilog HDL or VHDL warning at collisions.sv(48): object \"Down_Offset\" assigned a value but never read" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556489 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(107) " "Verilog HDL assignment warning at collisions.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556490 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 collisions.sv(108) " "Verilog HDL assignment warning at collisions.sv(108): truncated value with size 32 to match size of target (14)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556491 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(111) " "Verilog HDL assignment warning at collisions.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556491 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 collisions.sv(112) " "Verilog HDL assignment warning at collisions.sv(112): truncated value with size 32 to match size of target (14)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556492 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(117) " "Verilog HDL assignment warning at collisions.sv(117): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556492 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 collisions.sv(118) " "Verilog HDL assignment warning at collisions.sv(118): truncated value with size 32 to match size of target (14)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556492 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(123) " "Verilog HDL assignment warning at collisions.sv(123): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556492 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 collisions.sv(124) " "Verilog HDL assignment warning at collisions.sv(124): truncated value with size 32 to match size of target (14)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556493 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(149) " "Verilog HDL assignment warning at collisions.sv(149): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556493 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 collisions.sv(150) " "Verilog HDL assignment warning at collisions.sv(150): truncated value with size 32 to match size of target (14)" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556493 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X_Out collisions.sv(8) " "Output port \"X_Out\" at collisions.sv(8) has no driver" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683266556496 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Y_Out collisions.sv(8) " "Output port \"Y_Out\" at collisions.sv(8) has no driver" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683266556496 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rightFlag collisions.sv(9) " "Output port \"rightFlag\" at collisions.sv(9) has no driver" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683266556496 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leftFlag collisions.sv(9) " "Output port \"leftFlag\" at collisions.sv(9) has no driver" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683266556496 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "downFlag collisions.sv(9) " "Output port \"downFlag\" at collisions.sv(9) has no driver" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683266556496 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "upFlag collisions.sv(9) " "Output port \"upFlag\" at collisions.sv(9) has no driver" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683266556496 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "world_rom ball:ball_mod\|collisions:mario_collisions\|world_rom:world_ROM_collisions " "Elaborating entity \"world_rom\" for hierarchy \"ball:ball_mod\|collisions:mario_collisions\|world_rom:world_ROM_collisions\"" {  } { { "collisions.sv" "world_ROM_collisions" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(583) " "Verilog HDL assignment warning at world_rom.txt(583): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556529 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1041) " "Verilog HDL assignment warning at world_rom.txt(1041): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556529 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1042) " "Verilog HDL assignment warning at world_rom.txt(1042): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556529 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1043) " "Verilog HDL assignment warning at world_rom.txt(1043): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1044) " "Verilog HDL assignment warning at world_rom.txt(1044): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1045) " "Verilog HDL assignment warning at world_rom.txt(1045): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1046) " "Verilog HDL assignment warning at world_rom.txt(1046): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1047) " "Verilog HDL assignment warning at world_rom.txt(1047): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1048) " "Verilog HDL assignment warning at world_rom.txt(1048): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1049) " "Verilog HDL assignment warning at world_rom.txt(1049): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1050) " "Verilog HDL assignment warning at world_rom.txt(1050): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1051) " "Verilog HDL assignment warning at world_rom.txt(1051): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1052) " "Verilog HDL assignment warning at world_rom.txt(1052): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1053) " "Verilog HDL assignment warning at world_rom.txt(1053): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1054) " "Verilog HDL assignment warning at world_rom.txt(1054): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1055) " "Verilog HDL assignment warning at world_rom.txt(1055): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1056) " "Verilog HDL assignment warning at world_rom.txt(1056): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1057) " "Verilog HDL assignment warning at world_rom.txt(1057): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1058) " "Verilog HDL assignment warning at world_rom.txt(1058): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1059) " "Verilog HDL assignment warning at world_rom.txt(1059): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1060) " "Verilog HDL assignment warning at world_rom.txt(1060): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556530 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1061) " "Verilog HDL assignment warning at world_rom.txt(1061): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1062) " "Verilog HDL assignment warning at world_rom.txt(1062): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1063) " "Verilog HDL assignment warning at world_rom.txt(1063): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1064) " "Verilog HDL assignment warning at world_rom.txt(1064): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1065) " "Verilog HDL assignment warning at world_rom.txt(1065): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1066) " "Verilog HDL assignment warning at world_rom.txt(1066): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1067) " "Verilog HDL assignment warning at world_rom.txt(1067): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1068) " "Verilog HDL assignment warning at world_rom.txt(1068): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1069) " "Verilog HDL assignment warning at world_rom.txt(1069): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1070) " "Verilog HDL assignment warning at world_rom.txt(1070): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1071) " "Verilog HDL assignment warning at world_rom.txt(1071): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1072) " "Verilog HDL assignment warning at world_rom.txt(1072): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1073) " "Verilog HDL assignment warning at world_rom.txt(1073): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1074) " "Verilog HDL assignment warning at world_rom.txt(1074): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1075) " "Verilog HDL assignment warning at world_rom.txt(1075): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1076) " "Verilog HDL assignment warning at world_rom.txt(1076): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1077) " "Verilog HDL assignment warning at world_rom.txt(1077): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556531 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1078) " "Verilog HDL assignment warning at world_rom.txt(1078): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556532 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1079) " "Verilog HDL assignment warning at world_rom.txt(1079): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556532 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(1080) " "Verilog HDL assignment warning at world_rom.txt(1080): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556532 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2191) " "Verilog HDL assignment warning at world_rom.txt(2191): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556533 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2192) " "Verilog HDL assignment warning at world_rom.txt(2192): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556533 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2198) " "Verilog HDL assignment warning at world_rom.txt(2198): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556533 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2199) " "Verilog HDL assignment warning at world_rom.txt(2199): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556533 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2230) " "Verilog HDL assignment warning at world_rom.txt(2230): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556533 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2231) " "Verilog HDL assignment warning at world_rom.txt(2231): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2232) " "Verilog HDL assignment warning at world_rom.txt(2232): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2238) " "Verilog HDL assignment warning at world_rom.txt(2238): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2239) " "Verilog HDL assignment warning at world_rom.txt(2239): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2240) " "Verilog HDL assignment warning at world_rom.txt(2240): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2271) " "Verilog HDL assignment warning at world_rom.txt(2271): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2272) " "Verilog HDL assignment warning at world_rom.txt(2272): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2278) " "Verilog HDL assignment warning at world_rom.txt(2278): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2279) " "Verilog HDL assignment warning at world_rom.txt(2279): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2311) " "Verilog HDL assignment warning at world_rom.txt(2311): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2312) " "Verilog HDL assignment warning at world_rom.txt(2312): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2318) " "Verilog HDL assignment warning at world_rom.txt(2318): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556534 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2319) " "Verilog HDL assignment warning at world_rom.txt(2319): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556535 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2351) " "Verilog HDL assignment warning at world_rom.txt(2351): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556535 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2352) " "Verilog HDL assignment warning at world_rom.txt(2352): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556535 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2358) " "Verilog HDL assignment warning at world_rom.txt(2358): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556535 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2359) " "Verilog HDL assignment warning at world_rom.txt(2359): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556536 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2391) " "Verilog HDL assignment warning at world_rom.txt(2391): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556536 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2392) " "Verilog HDL assignment warning at world_rom.txt(2392): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556536 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2398) " "Verilog HDL assignment warning at world_rom.txt(2398): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556536 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2399) " "Verilog HDL assignment warning at world_rom.txt(2399): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556536 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(2439) " "Verilog HDL assignment warning at world_rom.txt(2439): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 2439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556536 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3169) " "Verilog HDL assignment warning at world_rom.txt(3169): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3208) " "Verilog HDL assignment warning at world_rom.txt(3208): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3209) " "Verilog HDL assignment warning at world_rom.txt(3209): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3247) " "Verilog HDL assignment warning at world_rom.txt(3247): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3248) " "Verilog HDL assignment warning at world_rom.txt(3248): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3249) " "Verilog HDL assignment warning at world_rom.txt(3249): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3286) " "Verilog HDL assignment warning at world_rom.txt(3286): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3287) " "Verilog HDL assignment warning at world_rom.txt(3287): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3288) " "Verilog HDL assignment warning at world_rom.txt(3288): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3289) " "Verilog HDL assignment warning at world_rom.txt(3289): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556537 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3325) " "Verilog HDL assignment warning at world_rom.txt(3325): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3326) " "Verilog HDL assignment warning at world_rom.txt(3326): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3327) " "Verilog HDL assignment warning at world_rom.txt(3327): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3328) " "Verilog HDL assignment warning at world_rom.txt(3328): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3329) " "Verilog HDL assignment warning at world_rom.txt(3329): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3364) " "Verilog HDL assignment warning at world_rom.txt(3364): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3365) " "Verilog HDL assignment warning at world_rom.txt(3365): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3366) " "Verilog HDL assignment warning at world_rom.txt(3366): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3367) " "Verilog HDL assignment warning at world_rom.txt(3367): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3368) " "Verilog HDL assignment warning at world_rom.txt(3368): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3369) " "Verilog HDL assignment warning at world_rom.txt(3369): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3403) " "Verilog HDL assignment warning at world_rom.txt(3403): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3404) " "Verilog HDL assignment warning at world_rom.txt(3404): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556538 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3405) " "Verilog HDL assignment warning at world_rom.txt(3405): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556539 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3406) " "Verilog HDL assignment warning at world_rom.txt(3406): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556539 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3407) " "Verilog HDL assignment warning at world_rom.txt(3407): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556539 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3408) " "Verilog HDL assignment warning at world_rom.txt(3408): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556539 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3409) " "Verilog HDL assignment warning at world_rom.txt(3409): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556539 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(3435) " "Verilog HDL assignment warning at world_rom.txt(3435): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 3435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556539 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4261) " "Verilog HDL assignment warning at world_rom.txt(4261): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556540 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4262) " "Verilog HDL assignment warning at world_rom.txt(4262): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556540 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4301) " "Verilog HDL assignment warning at world_rom.txt(4301): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556540 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4302) " "Verilog HDL assignment warning at world_rom.txt(4302): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556540 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4341) " "Verilog HDL assignment warning at world_rom.txt(4341): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556540 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4342) " "Verilog HDL assignment warning at world_rom.txt(4342): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4381) " "Verilog HDL assignment warning at world_rom.txt(4381): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4382) " "Verilog HDL assignment warning at world_rom.txt(4382): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4421) " "Verilog HDL assignment warning at world_rom.txt(4421): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4422) " "Verilog HDL assignment warning at world_rom.txt(4422): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4461) " "Verilog HDL assignment warning at world_rom.txt(4461): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4462) " "Verilog HDL assignment warning at world_rom.txt(4462): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4501) " "Verilog HDL assignment warning at world_rom.txt(4501): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4502) " "Verilog HDL assignment warning at world_rom.txt(4502): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4541) " "Verilog HDL assignment warning at world_rom.txt(4541): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4542) " "Verilog HDL assignment warning at world_rom.txt(4542): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4581) " "Verilog HDL assignment warning at world_rom.txt(4581): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4582) " "Verilog HDL assignment warning at world_rom.txt(4582): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4604) " "Verilog HDL assignment warning at world_rom.txt(4604): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4605) " "Verilog HDL assignment warning at world_rom.txt(4605): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556541 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4621) " "Verilog HDL assignment warning at world_rom.txt(4621): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4622) " "Verilog HDL assignment warning at world_rom.txt(4622): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4661) " "Verilog HDL assignment warning at world_rom.txt(4661): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4662) " "Verilog HDL assignment warning at world_rom.txt(4662): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4701) " "Verilog HDL assignment warning at world_rom.txt(4701): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4702) " "Verilog HDL assignment warning at world_rom.txt(4702): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4741) " "Verilog HDL assignment warning at world_rom.txt(4741): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4742) " "Verilog HDL assignment warning at world_rom.txt(4742): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4781) " "Verilog HDL assignment warning at world_rom.txt(4781): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4782) " "Verilog HDL assignment warning at world_rom.txt(4782): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(4979) " "Verilog HDL assignment warning at world_rom.txt(4979): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 4979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556543 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(5827) " "Verilog HDL assignment warning at world_rom.txt(5827): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 5827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556544 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(5828) " "Verilog HDL assignment warning at world_rom.txt(5828): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 5828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556544 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6660) " "Verilog HDL assignment warning at world_rom.txt(6660): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6661) " "Verilog HDL assignment warning at world_rom.txt(6661): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6663) " "Verilog HDL assignment warning at world_rom.txt(6663): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6665) " "Verilog HDL assignment warning at world_rom.txt(6665): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6666) " "Verilog HDL assignment warning at world_rom.txt(6666): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6689) " "Verilog HDL assignment warning at world_rom.txt(6689): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6691) " "Verilog HDL assignment warning at world_rom.txt(6691): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6693) " "Verilog HDL assignment warning at world_rom.txt(6693): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6695) " "Verilog HDL assignment warning at world_rom.txt(6695): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6700) " "Verilog HDL assignment warning at world_rom.txt(6700): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6706) " "Verilog HDL assignment warning at world_rom.txt(6706): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6740) " "Verilog HDL assignment warning at world_rom.txt(6740): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6746) " "Verilog HDL assignment warning at world_rom.txt(6746): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6891) " "Verilog HDL assignment warning at world_rom.txt(6891): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556545 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(6893) " "Verilog HDL assignment warning at world_rom.txt(6893): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 6893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556546 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7473) " "Verilog HDL assignment warning at world_rom.txt(7473): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556546 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7474) " "Verilog HDL assignment warning at world_rom.txt(7474): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556546 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7475) " "Verilog HDL assignment warning at world_rom.txt(7475): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556546 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7513) " "Verilog HDL assignment warning at world_rom.txt(7513): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556546 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7553) " "Verilog HDL assignment warning at world_rom.txt(7553): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556546 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7555) " "Verilog HDL assignment warning at world_rom.txt(7555): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556546 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7593) " "Verilog HDL assignment warning at world_rom.txt(7593): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556546 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7594) " "Verilog HDL assignment warning at world_rom.txt(7594): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7595) " "Verilog HDL assignment warning at world_rom.txt(7595): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7753) " "Verilog HDL assignment warning at world_rom.txt(7753): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7754) " "Verilog HDL assignment warning at world_rom.txt(7754): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7755) " "Verilog HDL assignment warning at world_rom.txt(7755): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7793) " "Verilog HDL assignment warning at world_rom.txt(7793): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7833) " "Verilog HDL assignment warning at world_rom.txt(7833): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7835) " "Verilog HDL assignment warning at world_rom.txt(7835): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7873) " "Verilog HDL assignment warning at world_rom.txt(7873): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7874) " "Verilog HDL assignment warning at world_rom.txt(7874): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(7875) " "Verilog HDL assignment warning at world_rom.txt(7875): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 7875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(8203) " "Verilog HDL assignment warning at world_rom.txt(8203): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 8203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 world_rom.txt(8204) " "Verilog HDL assignment warning at world_rom.txt(8204): truncated value with size 8 to match size of target (5)" {  } { { "world_rom.txt" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.txt" 8204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556547 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 world_rom.sv(17) " "Net \"mem.data_a\" at world_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "world_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266556707 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 world_rom.sv(17) " "Net \"mem.waddr_a\" at world_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "world_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266556708 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 world_rom.sv(17) " "Net \"mem.we_a\" at world_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "world_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/world_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266556708 "|lab62|ball:ball_mod|collisions:mario_collisions|world_rom:world_ROM_collisions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_mod " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_mod\"" {  } { { "lab62.sv" "color_mod" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gas_x Color_Mapper.sv(20) " "Verilog HDL or VHDL warning at Color_Mapper.sv(20): object \"gas_x\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556719 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gas_y Color_Mapper.sv(20) " "Verilog HDL or VHDL warning at Color_Mapper.sv(20): object \"gas_y\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556719 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gas_on Color_Mapper.sv(23) " "Verilog HDL warning at Color_Mapper.sv(23): object gas_on used but never assigned" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683266556719 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistX Color_Mapper.sv(26) " "Verilog HDL or VHDL warning at Color_Mapper.sv(26): object \"DistX\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556719 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistY Color_Mapper.sv(26) " "Verilog HDL or VHDL warning at Color_Mapper.sv(26): object \"DistY\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556719 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size Color_Mapper.sv(26) " "Verilog HDL or VHDL warning at Color_Mapper.sv(26): object \"Size\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683266556719 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mario_ani_index Color_Mapper.sv(116) " "Verilog HDL warning at Color_Mapper.sv(116): object mario_ani_index used but never assigned" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 116 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683266556719 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(147) " "Verilog HDL assignment warning at Color_Mapper.sv(147): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556722 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(148) " "Verilog HDL assignment warning at Color_Mapper.sv(148): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556722 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(149) " "Verilog HDL assignment warning at Color_Mapper.sv(149): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556722 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(152) " "Verilog HDL assignment warning at Color_Mapper.sv(152): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556723 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(153) " "Verilog HDL assignment warning at Color_Mapper.sv(153): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556723 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(154) " "Verilog HDL assignment warning at Color_Mapper.sv(154): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556723 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(156) " "Verilog HDL assignment warning at Color_Mapper.sv(156): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556723 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(157) " "Verilog HDL assignment warning at Color_Mapper.sv(157): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556723 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(158) " "Verilog HDL assignment warning at Color_Mapper.sv(158): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556723 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(176) " "Verilog HDL assignment warning at Color_Mapper.sv(176): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556723 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(177) " "Verilog HDL assignment warning at Color_Mapper.sv(177): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556724 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(178) " "Verilog HDL assignment warning at Color_Mapper.sv(178): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556724 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(180) " "Verilog HDL assignment warning at Color_Mapper.sv(180): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556724 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(181) " "Verilog HDL assignment warning at Color_Mapper.sv(181): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556724 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(182) " "Verilog HDL assignment warning at Color_Mapper.sv(182): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556724 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(190) " "Verilog HDL assignment warning at Color_Mapper.sv(190): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556724 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Color_Mapper.sv(192) " "Verilog HDL assignment warning at Color_Mapper.sv(192): truncated value with size 32 to match size of target (1)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556724 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(195) " "Verilog HDL assignment warning at Color_Mapper.sv(195): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556724 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(201) " "Verilog HDL assignment warning at Color_Mapper.sv(201): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556725 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(207) " "Verilog HDL assignment warning at Color_Mapper.sv(207): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556725 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(214) " "Verilog HDL assignment warning at Color_Mapper.sv(214): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556725 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(218) " "Verilog HDL assignment warning at Color_Mapper.sv(218): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266556725 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mario_ani_index 0 Color_Mapper.sv(116) " "Net \"mario_ani_index\" at Color_Mapper.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266556728 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gas_on 0 Color_Mapper.sv(23) " "Net \"gas_on\" at Color_Mapper.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266556729 "|lab62|color_mapper:color_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_16_rom color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod " "Elaborating entity \"palette_16_rom\" for hierarchy \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\"" {  } { { "Color_Mapper.sv" "palette_16_rom_mod" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266556747 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7168 0 7195 pallete_16_rom.sv(21) " "Verilog HDL warning at pallete_16_rom.sv(21): number of words (7168) in memory file does not match the number of elements in the address range \[0:7195\]" {  } { { "pallete_16_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/pallete_16_rom.sv" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683266556783 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 pallete_16_rom.sv(17) " "Net \"mem.data_a\" at pallete_16_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "pallete_16_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/pallete_16_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557193 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 pallete_16_rom.sv(17) " "Net \"mem.waddr_a\" at pallete_16_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "pallete_16_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/pallete_16_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557193 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 pallete_16_rom.sv(17) " "Net \"mem.we_a\" at pallete_16_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "pallete_16_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/pallete_16_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557194 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_ani_rom color_mapper:color_mod\|mario_ani_rom:mario_ani_rom_mod " "Elaborating entity \"mario_ani_rom\" for hierarchy \"color_mapper:color_mod\|mario_ani_rom:mario_ani_rom_mod\"" {  } { { "Color_Mapper.sv" "mario_ani_rom_mod" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266557209 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3072 0 1023 mario_standing_rom.sv(48) " "Verilog HDL warning at mario_standing_rom.sv(48): number of words (3072) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "mario_standing_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/mario_standing_rom.sv" 48 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683266557215 "|lab62|color_mapper:color_mod|mario_ani_rom:mario_ani_rom_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 mario_standing_rom.sv(44) " "Net \"mem.data_a\" at mario_standing_rom.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "mario_standing_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/mario_standing_rom.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557237 "|lab62|color_mapper:color_mod|mario_ani_rom:mario_ani_rom_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 mario_standing_rom.sv(44) " "Net \"mem.waddr_a\" at mario_standing_rom.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "mario_standing_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/mario_standing_rom.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557237 "|lab62|color_mapper:color_mod|mario_ani_rom:mario_ani_rom_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 mario_standing_rom.sv(44) " "Net \"mem.we_a\" at mario_standing_rom.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "mario_standing_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/mario_standing_rom.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557237 "|lab62|color_mapper:color_mod|mario_ani_rom:mario_ani_rom_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "look_dir color_mapper:color_mod\|look_dir:lookdir_mod " "Elaborating entity \"look_dir\" for hierarchy \"color_mapper:color_mod\|look_dir:lookdir_mod\"" {  } { { "Color_Mapper.sv" "lookdir_mod" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266557246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 look_dir.sv(7) " "Verilog HDL assignment warning at look_dir.sv(7): truncated value with size 2 to match size of target (1)" {  } { { "look_dir.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/look_dir.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683266557246 "|lab62|color_mapper:color_mod|look_dir:lookdir_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_rom color_mapper:color_mod\|number_rom:gas_rom " "Elaborating entity \"number_rom\" for hierarchy \"color_mapper:color_mod\|number_rom:gas_rom\"" {  } { { "Color_Mapper.sv" "gas_rom" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266557251 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6656 0 2559 numbers_rom.sv(15) " "Verilog HDL warning at numbers_rom.sv(15): number of words (6656) in memory file does not match the number of elements in the address range \[0:2559\]" {  } { { "numbers_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/numbers_rom.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683266557266 "|lab62|color_mapper:color_mod|number_rom:gas_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 numbers_rom.sv(11) " "Net \"mem.data_a\" at numbers_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "numbers_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/numbers_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557341 "|lab62|color_mapper:color_mod|number_rom:gas_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 numbers_rom.sv(11) " "Net \"mem.waddr_a\" at numbers_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "numbers_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/numbers_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557341 "|lab62|color_mapper:color_mod|number_rom:gas_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 numbers_rom.sv(11) " "Net \"mem.we_a\" at numbers_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "numbers_rom.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/numbers_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683266557342 "|lab62|color_mapper:color_mod|number_rom:gas_rom"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683266559797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.05.01:02:44 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2023.05.05.01:02:44 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266564428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266568811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266568995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266576772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266576879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266576990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266577122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266577126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266577127 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683266577839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266578083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266578083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266578187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266578187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266578192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266578192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266578258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266578258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266578357 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266578357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266578357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266578436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266578436 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683266582319 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683266582319 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7196 " "Parameter NUMWORDS_A set to 7196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_palette_16_rom_5bd5fe0f.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_palette_16_rom_5bd5fe0f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|number_rom:score3_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|number_rom:score3_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2560 " "Parameter NUMWORDS_A set to 2560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_number_rom_581d935b.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_number_rom_581d935b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|number_rom:score2_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|number_rom:score2_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2560 " "Parameter NUMWORDS_A set to 2560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_number_rom_581d935b.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_number_rom_581d935b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|number_rom:score1_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|number_rom:score1_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2560 " "Parameter NUMWORDS_A set to 2560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_number_rom_581d935b.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_number_rom_581d935b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|number_rom:time3_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|number_rom:time3_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2560 " "Parameter NUMWORDS_A set to 2560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_number_rom_581d935b.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_number_rom_581d935b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|number_rom:time2_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|number_rom:time2_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2560 " "Parameter NUMWORDS_A set to 2560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_number_rom_581d935b.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_number_rom_581d935b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|number_rom:time1_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|number_rom:time1_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2560 " "Parameter NUMWORDS_A set to 2560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_number_rom_581d935b.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_number_rom_581d935b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|mario_ani_rom:mario_ani_rom_mod\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|mario_ani_rom:mario_ani_rom_mod\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_mario_ani_rom_287f236.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_mario_ani_rom_287f236.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ball:ball_mod\|collisions:mario_collisions\|world_rom:world_ROM_collisions\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ball:ball_mod\|collisions:mario_collisions\|world_rom:world_ROM_collisions\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8400 " "Parameter NUMWORDS_A set to 8400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_world_rom_1cacf616.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_world_rom_1cacf616.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_mod\|world_rom:world_ROM_Color_Mapper\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_mod\|world_rom:world_ROM_Color_Mapper\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8400 " "Parameter NUMWORDS_A set to 8400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab6.ram0_world_rom_1cacf616.hdl.mif " "Parameter INIT_FILE set to db/lab6.ram0_world_rom_1cacf616.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683266584879 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683266584879 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Mod2\"" {  } { { "Color_Mapper.sv" "Mod2" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Mod1\"" {  } { { "Color_Mapper.sv" "Mod1" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Div4\"" {  } { { "Color_Mapper.sv" "Div4" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Div3\"" {  } { { "Color_Mapper.sv" "Div3" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Mod4\"" {  } { { "Color_Mapper.sv" "Mod4" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Mod3\"" {  } { { "Color_Mapper.sv" "Mod3" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Div6\"" {  } { { "Color_Mapper.sv" "Div6" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Div5\"" {  } { { "Color_Mapper.sv" "Div5" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_mod\|collisions:mario_collisions\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_mod\|collisions:mario_collisions\|Div1\"" {  } { { "collisions.sv" "Div1" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:ball_mod\|collisions:mario_collisions\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:ball_mod\|collisions:mario_collisions\|Mult0\"" {  } { { "collisions.sv" "Mult0" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_mod\|collisions:mario_collisions\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_mod\|collisions:mario_collisions\|Mod2\"" {  } { { "collisions.sv" "Mod2" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Div2\"" {  } { { "Color_Mapper.sv" "Div2" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_mod\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_mod\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_mod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_mod\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_mod\|collisions:mario_collisions\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_mod\|collisions:mario_collisions\|Mod0\"" {  } { { "collisions.sv" "Mod0" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_mod\|collisions:mario_collisions\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_mod\|collisions:mario_collisions\|Mod1\"" {  } { { "collisions.sv" "Mod1" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_mod\|collisions:mario_collisions\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_mod\|collisions:mario_collisions\|Div0\"" {  } { { "collisions.sv" "Div0" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:ball_mod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:ball_mod\|Mod0\"" {  } { { "ball.sv" "Mod0" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266584883 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683266584883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266584915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7196 " "Parameter \"NUMWORDS_A\" = \"7196\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_palette_16_rom_5bd5fe0f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_palette_16_rom_5bd5fe0f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266584915 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266584915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o61 " "Found entity 1: altsyncram_8o61" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266584970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266584970 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "H:/fp/FPGA_Mario-main/finalproject/db/lab6.ram0_palette_16_rom_5bd5fe0f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"H:/fp/FPGA_Mario-main/finalproject/db/lab6.ram0_palette_16_rom_5bd5fe0f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1683266585012 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "H:/fp/FPGA_Mario-main/finalproject/db/lab6.ram0_palette_16_rom_5bd5fe0f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"H:/fp/FPGA_Mario-main/finalproject/db/lab6.ram0_palette_16_rom_5bd5fe0f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1683266585018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266585151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2560 " "Parameter \"NUMWORDS_A\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_number_rom_581d935b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_number_rom_581d935b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585151 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266585151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5a61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5a61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5a61 " "Found entity 1: altsyncram_5a61" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mod\|mario_ani_rom:mario_ani_rom_mod\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_mod\|mario_ani_rom:mario_ani_rom_mod\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266585389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mod\|mario_ani_rom:mario_ani_rom_mod\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_mod\|mario_ani_rom:mario_ani_rom_mod\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_mario_ani_rom_287f236.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_mario_ani_rom_287f236.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585389 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266585389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0g61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0g61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0g61 " "Found entity 1: altsyncram_0g61" {  } { { "db/altsyncram_0g61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_0g61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_mod\|collisions:mario_collisions\|world_rom:world_ROM_collisions\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|world_rom:world_ROM_collisions\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266585513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_mod\|collisions:mario_collisions\|world_rom:world_ROM_collisions\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ball:ball_mod\|collisions:mario_collisions\|world_rom:world_ROM_collisions\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8400 " "Parameter \"NUMWORDS_A\" = \"8400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab6.ram0_world_rom_1cacf616.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab6.ram0_world_rom_1cacf616.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585513 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266585513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a861 " "Found entity 1: altsyncram_a861" {  } { { "db/altsyncram_a861.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_a861.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m1b " "Found entity 1: mux_m1b" {  } { { "db/mux_m1b.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/mux_m1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mod\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"color_mapper:color_mod\|lpm_divide:Mod2\"" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266585798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mod\|lpm_divide:Mod2 " "Instantiated megafunction \"color_mapper:color_mod\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266585798 ""}  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266585798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_lll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266585958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266585958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mod\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"color_mapper:color_mod\|lpm_divide:Mod1\"" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266586040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mod\|lpm_divide:Mod1 " "Instantiated megafunction \"color_mapper:color_mod\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586040 ""}  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266586040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_phe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_phe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_phe " "Found entity 1: alt_u_div_phe" {  } { { "db/alt_u_div_phe.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_phe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mod\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"color_mapper:color_mod\|lpm_divide:Div4\"" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266586192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mod\|lpm_divide:Div4 " "Instantiated megafunction \"color_mapper:color_mod\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586192 ""}  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266586192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_8sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vee " "Found entity 1: alt_u_div_vee" {  } { { "db/alt_u_div_vee.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_vee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_mod\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"color_mapper:color_mod\|lpm_divide:Div3\"" {  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266586334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_mod\|lpm_divide:Div3 " "Instantiated megafunction \"color_mapper:color_mod\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586334 ""}  } { { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266586334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div1\"" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266586559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div1 " "Instantiated megafunction \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586559 ""}  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266586559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266586667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266586667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\"" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266586783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0 " "Instantiated megafunction \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266586784 ""}  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266586784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266586875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266586925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266586991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587050 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266587097 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266587117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_irg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_irg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_irg " "Found entity 1: add_sub_irg" {  } { { "db/add_sub_irg.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/add_sub_irg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587172 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|altshift:external_latency_ffs ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266587206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod2\"" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266587220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod2 " "Instantiated megafunction \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587220 ""}  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266587220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_qll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod0\"" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266587515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod0 " "Instantiated megafunction \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587515 ""}  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266587515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekl " "Found entity 1: lpm_divide_ekl" {  } { { "db/lpm_divide_ekl.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_ekl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ree.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ree.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ree " "Found entity 1: alt_u_div_ree" {  } { { "db/alt_u_div_ree.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_ree.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod1\"" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266587653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod1 " "Instantiated megafunction \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587653 ""}  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266587653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_akl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_see.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div0\"" {  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266587791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div0 " "Instantiated megafunction \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587791 ""}  } { { "collisions.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266587791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266587895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266587895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_mod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ball:ball_mod\|lpm_divide:Mod0\"" {  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266587958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_mod\|lpm_divide:Mod0 " "Instantiated megafunction \"ball:ball_mod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683266587958 ""}  } { { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683266587958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/lpm_divide_9kl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266588007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266588007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266588028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266588028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_qee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683266588055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266588055 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 136 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 138 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:color_mod\|number_rom:time3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 140 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:time3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score1_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 129 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score1_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score2_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 131 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score2_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:color_mod\|number_rom:score3_rom\|altsyncram:mem_rtl_0\|altsyncram_5a61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5a61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_5a61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 133 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|number_rom:score3_rom|altsyncram:mem_rtl_0|altsyncram_5a61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:color_mod\|palette_16_rom:palette_16_rom_mod\|altsyncram:mem_rtl_0\|altsyncram_8o61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_8o61.tdf" "" { Text "H:/fp/FPGA_Mario-main/finalproject/db/altsyncram_8o61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "h:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 104 0 0 } } { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266588318 "|lab62|color_mapper:color_mod|palette_16_rom:palette_16_rom_mod|altsyncram:mem_rtl_0|altsyncram_8o61:auto_generated|ram_block1a19"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683266588318 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683266588318 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683266589090 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683266589260 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683266589260 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683266589260 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683266589260 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683266589260 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683266589261 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683266589261 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 442 -1 0 } } { "ball.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 72 -1 0 } } { "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 356 -1 0 } } { "lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "h:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "h:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 243 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 132 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 398 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 253 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "h:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_timer_0.v" 181 -1 0 } } { "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683266589316 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683266589316 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266592121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266592121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266592121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266592121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266592121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266592121 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683266592121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683266592122 "|lab62|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683266592122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266592483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "310 " "310 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683266596182 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|Add24~18 " "Logic cell \"ball:ball_mod\|Add24~18\"" {  } { { "ball.sv" "Add24~18" { Text "H:/fp/FPGA_Mario-main/finalproject/ball.sv" 283 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mod\|lpm_divide:Div2\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[2\]~10 " "Logic cell \"color_mapper:color_mod\|lpm_divide:Div2\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[2\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[2\]~10" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mod\|lpm_divide:Div2\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[1\]~12 " "Logic cell \"color_mapper:color_mod\|lpm_divide:Div2\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[1\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[1\]~12" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mod\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[2\]~10 " "Logic cell \"color_mapper:color_mod\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[2\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[2\]~10" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mod\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[1\]~12 " "Logic cell \"color_mapper:color_mod\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[1\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[1\]~12" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mod\|Add15~20 " "Logic cell \"color_mapper:color_mod\|Add15~20\"" {  } { { "Color_Mapper.sv" "Add15~20" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 148 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mod\|Add15~22 " "Logic cell \"color_mapper:color_mod\|Add15~22\"" {  } { { "Color_Mapper.sv" "Add15~22" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 148 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mod\|Add15~24 " "Logic cell \"color_mapper:color_mod\|Add15~24\"" {  } { { "Color_Mapper.sv" "Add15~24" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 148 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:color_mod\|Add15~26 " "Logic cell \"color_mapper:color_mod\|Add15~26\"" {  } { { "Color_Mapper.sv" "Add15~26" { Text "H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv" 148 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[2\]~10 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[2\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[2\]~10" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[1\]~12 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Div1\|lpm_divide_ntl:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[1\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[1\]~12" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[2\]~10 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[2\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[2\]~10" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[1\]~12 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[1\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[1\]~12" { Text "H:/fp/FPGA_Mario-main/finalproject/db/alt_u_div_she.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|cell_ADDR\[0\]~34 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|cell_ADDR\[0\]~34\"" {  } { { "collisions.sv" "cell_ADDR\[0\]~34" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|Add7~20 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|Add7~20\"" {  } { { "collisions.sv" "Add7~20" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 124 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|cell_ADDR\[1\]~36 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|cell_ADDR\[1\]~36\"" {  } { { "collisions.sv" "cell_ADDR\[1\]~36" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|Add7~22 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|Add7~22\"" {  } { { "collisions.sv" "Add7~22" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 124 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|cell_ADDR\[2\]~38 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|cell_ADDR\[2\]~38\"" {  } { { "collisions.sv" "cell_ADDR\[2\]~38" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|Add7~24 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|Add7~24\"" {  } { { "collisions.sv" "Add7~24" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 124 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|cell_ADDR\[3\]~40 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|cell_ADDR\[3\]~40\"" {  } { { "collisions.sv" "cell_ADDR\[3\]~40" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""} { "Info" "ISCL_SCL_CELL_NAME" "ball:ball_mod\|collisions:mario_collisions\|Add7~26 " "Logic cell \"ball:ball_mod\|collisions:mario_collisions\|Add7~26\"" {  } { { "collisions.sv" "Add7~26" { Text "H:/fp/FPGA_Mario-main/finalproject/collisions.sv" 124 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266596230 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683266596230 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683266596409 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683266596409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/fp/FPGA_Mario-main/finalproject/output_files/lab6.map.smsg " "Generated suppressed messages file H:/fp/FPGA_Mario-main/finalproject/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266597008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683266600176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683266600176 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "H:/fp/FPGA_Mario-main/finalproject/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683266600795 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683266600795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8042 " "Implemented 8042 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683266600795 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683266600795 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683266600795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7623 " "Implemented 7623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683266600795 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683266600795 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683266600795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683266600795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 460 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 460 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683266600931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 01:03:20 2023 " "Processing ended: Fri May 05 01:03:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683266600931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683266600931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683266600931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683266600931 ""}
