// Seed: 1382384052
module module_0 (
    output tri id_0
);
  wire id_2 = ~1;
  generate
    supply0 id_3 = -1;
    uwire   id_4 = id_4, id_5 = 1, id_6 = id_6, id_7 = -1 ^ id_5;
  endgenerate
  id_8 :
  assert property (@(posedge -1) id_7) @(posedge id_7) $signed(57);
  ;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wire id_3
);
  assign id_1 = -1 <-> id_0;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_5 = 0;
endmodule
