// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FIR_HLS_FIR_filter_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        FIR_delays_address0,
        FIR_delays_ce0,
        FIR_delays_we0,
        FIR_delays_d0,
        FIR_delays_q0,
        FIR_delays_address1,
        FIR_delays_ce1,
        FIR_delays_q1,
        FIR_coe_address0,
        FIR_coe_ce0,
        FIR_coe_q0,
        x_n,
        ap_return
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] FIR_delays_address0;
output   FIR_delays_ce0;
output   FIR_delays_we0;
output  [31:0] FIR_delays_d0;
input  [31:0] FIR_delays_q0;
output  [2:0] FIR_delays_address1;
output   FIR_delays_ce1;
input  [31:0] FIR_delays_q1;
output  [2:0] FIR_coe_address0;
output   FIR_coe_ce0;
input  [14:0] FIR_coe_q0;
input  [15:0] x_n;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] FIR_delays_address0;
reg FIR_delays_ce0;
reg FIR_delays_we0;
reg FIR_delays_ce1;
reg[2:0] FIR_coe_address0;
reg FIR_coe_ce0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
reg   [15:0] y_reg_118;
wire    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start;
wire    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_done;
wire    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_idle;
wire    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_ready;
wire   [2:0] grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_coe_address0;
wire    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_coe_ce0;
wire   [2:0] grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_address0;
wire    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_ce0;
wire    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_we0;
wire   [31:0] grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_d0;
wire   [2:0] grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_address1;
wire    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_ce1;
reg    grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    FIR_coe_ce0_local;
reg    FIR_delays_ce0_local;
wire  signed [15:0] sext_ln39_fu_65_p0;
wire  signed [14:0] sext_ln39_2_fu_69_p0;
wire   [30:0] mul_ln39_fu_73_p2;
wire   [31:0] shl_ln_fu_79_p3;
wire   [31:0] add_ln39_fu_87_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start_reg = 1'b0;
end

FIR_HLS_FIR_filter_2_Pipeline_VITIS_LOOP_41_1 grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start),
    .ap_done(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_done),
    .ap_idle(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_idle),
    .ap_ready(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_ready),
    .FIR_coe_address0(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_coe_address0),
    .FIR_coe_ce0(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_coe_ce0),
    .FIR_coe_q0(FIR_coe_q0),
    .FIR_delays_address0(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_address0),
    .FIR_delays_ce0(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_ce0),
    .FIR_delays_we0(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_we0),
    .FIR_delays_d0(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_d0),
    .FIR_delays_address1(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_address1),
    .FIR_delays_ce1(grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_ce1),
    .FIR_delays_q1(FIR_delays_q1),
    .sext_ln39(x_n)
);

FIR_HLS_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U6(
    .din0(sext_ln39_fu_65_p0),
    .din1(sext_ln39_2_fu_69_p0),
    .dout(mul_ln39_fu_73_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start_reg <= 1'b1;
        end else if ((grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_ready == 1'b1)) begin
            grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_reg_118 <= {{add_ln39_fu_87_p2[31:16]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        FIR_coe_address0 = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_coe_address0;
    end else begin
        FIR_coe_address0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        FIR_coe_ce0 = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_coe_ce0;
    end else begin
        FIR_coe_ce0 = FIR_coe_ce0_local;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        FIR_coe_ce0_local = 1'b1;
    end else begin
        FIR_coe_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        FIR_delays_address0 = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_address0;
    end else begin
        FIR_delays_address0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        FIR_delays_ce0 = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_ce0;
    end else begin
        FIR_delays_ce0 = FIR_delays_ce0_local;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        FIR_delays_ce0_local = 1'b1;
    end else begin
        FIR_delays_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        FIR_delays_ce1 = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_ce1;
    end else begin
        FIR_delays_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        FIR_delays_we0 = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_we0;
    end else begin
        FIR_delays_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FIR_delays_address1 = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_address1;

assign FIR_delays_d0 = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_FIR_delays_d0;

assign add_ln39_fu_87_p2 = (FIR_delays_q0 + shl_ln_fu_79_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_return = y_reg_118;

assign grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start = grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start_reg;

assign sext_ln39_2_fu_69_p0 = FIR_coe_q0;

assign sext_ln39_fu_65_p0 = x_n;

assign shl_ln_fu_79_p3 = {{mul_ln39_fu_73_p2}, {1'd0}};

endmodule //FIR_HLS_FIR_filter_2
