Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o J:/ELE740/phase1/Phase 1/code/ISE/Phase1/timer_tb_isim_beh.exe -prj J:/ELE740/phase1/Phase 1/code/ISE/Phase1/timer_tb_beh.prj work.timer_tb 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "J:/ELE740/phase1/Phase 1/code/ISE/Phase1/../../defs.vhd" into library work
Parsing VHDL file "J:/ELE740/phase1/Phase 1/code/ISE/Phase1/../../timer.vhd" into library work
Parsing VHDL file "J:/ELE740/phase1/Phase 1/code/ISE/Phase1/../../../testbenches/timer/timer_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 122652 KB
Fuse CPU Usage: 234 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package defs
Compiling package textio
Compiling package numeric_std
Compiling architecture timer of entity Timer [timer_default]
Compiling architecture behav of entity timer_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable J:/ELE740/phase1/Phase 1/code/ISE/Phase1/timer_tb_isim_beh.exe
Fuse Memory Usage: 162380 KB
Fuse CPU Usage: 499 ms
