-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_Modulation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_ce : OUT STD_LOGIC;
    grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1085_p_ce : OUT STD_LOGIC );
end;


architecture behav of TOP_Modulation is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_C7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000011000111";
    constant ap_const_lv64_138 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000100111000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_C8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000011001000";
    constant ap_const_lv64_139 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000100111001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_C9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000011001001";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_CA : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000011001010";
    constant ap_const_lv64_13A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000100111010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_13B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000100111011";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_3FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_BFF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FE0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_9908B0DF : STD_LOGIC_VECTOR (31 downto 0) := "10011001000010001011000011011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_FFFFFFCB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001011";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_FFFFFFCA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv11_3FE : STD_LOGIC_VECTOR (10 downto 0) := "01111111110";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_566 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_571 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_3240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_3245 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_3250 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_3255 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal pre_result_V_fu_1436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_reg_3289 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln938_2_fu_1442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln938_2_reg_3297 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_result_V_48_fu_2003_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_48_reg_3314 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln938_3_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln938_3_reg_3322 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_result_V_49_fu_2571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_49_reg_3339 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln938_4_fu_2577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln938_4_reg_3347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_35_fu_2926_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_35_reg_3354 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ret_36_fu_2980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_36_reg_3369 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_we1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_we1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rand_bipolar_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal rand_bipolar_ce0 : STD_LOGIC;
    signal rand_bipolar_we0 : STD_LOGIC;
    signal rand_bipolar_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal rand_bipolar_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal rand_bipolar_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal rand_bipolar_ce1 : STD_LOGIC;
    signal rand_bipolar_we1 : STD_LOGIC;
    signal rand_bipolar_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_seedInitialization_fu_520_ap_start : STD_LOGIC;
    signal grp_seedInitialization_fu_520_ap_done : STD_LOGIC;
    signal grp_seedInitialization_fu_520_ap_idle : STD_LOGIC;
    signal grp_seedInitialization_fu_520_ap_ready : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_odd_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_520_this_mt_odd_0_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_odd_0_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_odd_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_520_this_mt_odd_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_520_this_mt_odd_0_ce1 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_odd_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_520_this_mt_odd_1_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_odd_1_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_odd_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_520_this_mt_even_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_520_this_mt_even_0_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_even_0_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_even_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_520_this_mt_even_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_520_this_mt_even_1_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_even_1_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_520_this_mt_even_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_520_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_520_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_520_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_520_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_idle : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_ready : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_idle : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_ready : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce0 : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce1 : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_ce : STD_LOGIC;
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_ce : STD_LOGIC;
    signal grp_seedInitialization_fu_520_ap_start_reg : STD_LOGIC := '0';
    signal grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln938_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rand_bipolar_addr_1_gep_fu_274_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln54_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rand_bipolar_addr_3_gep_fu_323_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln54_1_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rand_bipolar_addr_5_gep_fu_363_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln54_2_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rand_bipolar_addr_7_gep_fu_403_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln54_3_fu_2872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ret_32_fu_1223_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_34_fu_2358_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_38_fu_3089_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_31_fu_651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_33_fu_1790_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_37_fu_3034_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_561_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal rand_sig_fu_1136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal rand_sig_1_fu_1704_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal rand_sig_2_fu_2271_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal rand_sig_3_fu_2839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_399_fu_603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_615_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_V_fu_625_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_258_fu_611_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln722_fu_637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1544_fu_645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1043_fu_633_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_fu_658_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1691_fu_668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_18_fu_672_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_400_fu_678_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_686_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_401_fu_696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_402_fu_704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_712_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_403_fu_722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_404_fu_730_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_738_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1542_fu_748_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_fu_752_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_19_fu_792_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_798_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_808_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_818_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_13_fu_828_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_23_fu_844_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_13_fu_850_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1691_4_fu_860_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_47_fu_864_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_259_fu_876_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_886_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln947_fu_898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_405_fu_910_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln950_fu_930_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln950_fu_934_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln950_fu_940_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln950_fu_944_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln952_fu_950_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln952_5_fu_956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln952_fu_962_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_406_fu_974_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_260_fu_988_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln952_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln962_fu_1008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln960_fu_926_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln962_fu_1014_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln949_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln952_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln961_fu_1032_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln961_fu_1038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln961_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln949_fu_1024_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln952_4_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln961_fu_1042_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln962_fu_1018_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln961_fu_1048_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_fu_1056_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln964_fu_1064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_13_fu_1068_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_28_fu_1074_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln946_fu_894_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln969_fu_1096_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_s_fu_1088_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln968_fu_1102_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln968_fu_1108_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln965_fu_1084_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_1116_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_261_fu_1124_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_1141_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln54_1_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_408_fu_1175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1187_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_V_1_fu_1197_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_262_fu_1183_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1043_2_fu_1205_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln722_2_fu_1209_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1544_6_fu_1217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_14_fu_1230_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1691_5_fu_1240_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_24_fu_1244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_409_fu_1250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1258_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_410_fu_1268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_411_fu_1276_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_1284_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_412_fu_1294_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_413_fu_1302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1310_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1542_2_fu_1320_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_16_fu_1324_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_28_fu_1364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_1370_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_1380_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1390_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_17_fu_1400_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_29_fu_1416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_15_fu_1422_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1691_6_fu_1432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_263_fu_1448_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_2_fu_1457_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln947_2_fu_1469_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_2_fu_1475_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_414_fu_1481_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln950_2_fu_1500_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln950_2_fu_1504_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln950_2_fu_1510_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln950_2_fu_1514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln952_2_fu_1520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln952_fu_1526_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln952_5_fu_1532_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_415_fu_1543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_264_fu_1557_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln952_2_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln962_2_fu_1576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln960_2_fu_1497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln962_2_fu_1582_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln949_2_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln952_2_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln961_2_fu_1600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln961_2_fu_1606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln961_2_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln949_2_fu_1592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln952_6_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln961_2_fu_1610_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln962_2_fu_1586_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln961_5_fu_1616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_17_fu_1624_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln964_2_fu_1632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_18_fu_1636_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_29_fu_1642_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln946_2_fu_1465_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln969_2_fu_1664_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_240_fu_1656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln968_2_fu_1670_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln968_2_fu_1676_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln965_2_fu_1652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_1684_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_265_fu_1692_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_1_fu_1709_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln54_3_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_2_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_1_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_fu_1743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_1754_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_V_2_fu_1764_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_266_fu_1750_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1043_3_fu_1772_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln722_3_fu_1776_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1544_8_fu_1784_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_16_fu_1797_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1691_7_fu_1807_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_32_fu_1811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_418_fu_1817_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1825_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_419_fu_1835_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_420_fu_1843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_1851_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_421_fu_1861_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_422_fu_1869_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1877_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1542_3_fu_1887_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_20_fu_1891_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_33_fu_1931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_fu_1937_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_64_fu_1947_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1957_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_21_fu_1967_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_36_fu_1983_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_17_fu_1989_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1691_8_fu_1999_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_267_fu_2015_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_3_fu_2024_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln947_3_fu_2036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_3_fu_2042_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_423_fu_2048_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln950_3_fu_2067_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln950_3_fu_2071_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln950_3_fu_2077_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln950_3_fu_2081_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln952_3_fu_2087_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln952_6_fu_2093_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln952_9_fu_2099_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_424_fu_2110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_268_fu_2124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln952_3_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln962_3_fu_2143_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln960_3_fu_2064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln962_3_fu_2149_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln949_3_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln952_3_fu_2104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln961_3_fu_2167_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln961_3_fu_2173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln961_3_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln949_3_fu_2159_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln952_7_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln961_3_fu_2177_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln962_3_fu_2153_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln961_7_fu_2183_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_21_fu_2191_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln964_3_fu_2199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_22_fu_2203_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_30_fu_2209_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln946_3_fu_2032_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln969_3_fu_2231_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_246_fu_2223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln968_3_fu_2237_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln968_3_fu_2243_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln965_3_fu_2219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_34_fu_2251_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_269_fu_2259_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_2_fu_2276_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln54_5_fu_2292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_4_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_2_fu_2298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_426_fu_2310_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_2322_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_V_3_fu_2332_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_270_fu_2318_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1043_4_fu_2340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln722_4_fu_2344_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1544_10_fu_2352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_18_fu_2365_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1691_9_fu_2375_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_39_fu_2379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_427_fu_2385_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_2393_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_428_fu_2403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_fu_2411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_2419_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_430_fu_2429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_fu_2437_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_2445_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1542_4_fu_2455_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_24_fu_2459_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_40_fu_2499_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_fu_2505_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_71_fu_2515_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_72_fu_2525_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_25_fu_2535_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_result_V_41_fu_2551_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_19_fu_2557_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1691_10_fu_2567_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_271_fu_2583_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_4_fu_2592_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln947_4_fu_2604_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_4_fu_2610_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_432_fu_2616_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln950_4_fu_2635_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln950_4_fu_2639_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln950_4_fu_2645_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln950_4_fu_2649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln952_4_fu_2655_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln952_7_fu_2661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln952_10_fu_2667_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_433_fu_2678_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_272_fu_2692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln952_4_fu_2686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln962_4_fu_2711_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln960_4_fu_2632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln962_4_fu_2717_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln949_4_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln952_4_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln961_4_fu_2735_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln961_4_fu_2741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln961_4_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln949_4_fu_2727_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln952_8_fu_2705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln961_4_fu_2745_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln962_4_fu_2721_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln961_9_fu_2751_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_25_fu_2759_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln964_4_fu_2767_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_26_fu_2771_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_31_fu_2777_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln946_4_fu_2600_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln969_4_fu_2799_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_252_fu_2791_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln968_4_fu_2805_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln968_4_fu_2811_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln965_4_fu_2787_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_35_fu_2819_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_273_fu_2827_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_3_fu_2844_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln54_7_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_6_fu_2854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_3_fu_2866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_fu_2878_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_2890_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_V_4_fu_2900_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_274_fu_2886_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1043_5_fu_2908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln722_5_fu_2912_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1544_12_fu_2920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_436_fu_2932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_2944_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_V_5_fu_2954_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_275_fu_2940_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1043_6_fu_2962_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln722_6_fu_2966_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1544_14_fu_2974_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_437_fu_2986_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_2998_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_V_6_fu_3008_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_276_fu_2994_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1043_7_fu_3016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln722_7_fu_3020_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1544_16_fu_3028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_438_fu_3041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_3053_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_V_7_fu_3063_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_277_fu_3049_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1043_8_fu_3071_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln722_8_fu_3075_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1544_18_fu_3083_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3389_ce : STD_LOGIC;
    signal grp_fu_3393_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_seedInitialization IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_mt_odd_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_0_ce0 : OUT STD_LOGIC;
        this_mt_odd_0_we0 : OUT STD_LOGIC;
        this_mt_odd_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_0_ce1 : OUT STD_LOGIC;
        this_mt_odd_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_1_ce0 : OUT STD_LOGIC;
        this_mt_odd_1_we0 : OUT STD_LOGIC;
        this_mt_odd_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_even_0_ce0 : OUT STD_LOGIC;
        this_mt_even_0_we0 : OUT STD_LOGIC;
        this_mt_even_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_even_1_ce0 : OUT STD_LOGIC;
        this_mt_even_1_we0 : OUT STD_LOGIC;
        this_mt_even_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        seed : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Modulation_Pipeline_VITIS_LOOP_29_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_x_k_p_0_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_1_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_m_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_2_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_Val2_138_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_Val2_138_out_ap_vld : OUT STD_LOGIC;
        p_Val2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_Val2_out_ap_vld : OUT STD_LOGIC;
        lhs_V_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        lhs_V_32_out_ap_vld : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component TOP_Modulation_Pipeline_VITIS_LOOP_60_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rand_bipolar_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        rand_bipolar_ce0 : OUT STD_LOGIC;
        rand_bipolar_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        rand_bipolar_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        rand_bipolar_ce1 : OUT STD_LOGIC;
        rand_bipolar_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        xr_2_write_assign_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        xr_2_write_assign_out_ap_vld : OUT STD_LOGIC;
        xr_3_write_assign_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        xr_3_write_assign_out_ap_vld : OUT STD_LOGIC;
        xr_1_write_assign_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        xr_1_write_assign_out_ap_vld : OUT STD_LOGIC;
        xi_0_write_assign_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        xi_0_write_assign_out_ap_vld : OUT STD_LOGIC;
        xi_1_write_assign_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        xi_1_write_assign_out_ap_vld : OUT STD_LOGIC;
        xr_0_write_assign_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        xr_0_write_assign_out_ap_vld : OUT STD_LOGIC;
        xi_2_write_assign_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        xi_2_write_assign_out_ap_vld : OUT STD_LOGIC;
        xi_3_write_assign_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        xi_3_write_assign_out_ap_vld : OUT STD_LOGIC;
        grp_fu_3389_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_3389_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_3389_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_3389_p_ce : OUT STD_LOGIC;
        grp_fu_3393_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_3393_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_3393_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_3393_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_dcmp_64ns_64ns_1_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component TOP_ddiv_64ns_64ns_64_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Modulation_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Modulation_rngMT19937ICN_1_RAM_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Modulation_rand_bipolar_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    rngMT19937ICN_uniformRNG_mt_odd_0_V_U : component TOP_Modulation_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        ce0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        we0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        d0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        address1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        ce1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        we1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_we1,
        d1 => ret_36_reg_3369,
        q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);

    rngMT19937ICN_1_U : component TOP_Modulation_rngMT19937ICN_1_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_seedInitialization_fu_520_this_mt_odd_1_address0,
        ce0 => grp_seedInitialization_fu_520_this_mt_odd_1_ce0,
        we0 => grp_seedInitialization_fu_520_this_mt_odd_1_we0,
        d0 => grp_seedInitialization_fu_520_this_mt_odd_1_d0);

    rngMT19937ICN_uniformRNG_mt_even_0_V_U : component TOP_Modulation_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        ce0 => rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        we0 => rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        d0 => rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        address1 => rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        ce1 => rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        we1 => rngMT19937ICN_uniformRNG_mt_even_0_V_we1,
        d1 => rngMT19937ICN_uniformRNG_mt_even_0_V_d1,
        q1 => rngMT19937ICN_uniformRNG_mt_even_0_V_q1);

    rngMT19937ICN_3_U : component TOP_Modulation_rngMT19937ICN_1_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_seedInitialization_fu_520_this_mt_even_1_address0,
        ce0 => grp_seedInitialization_fu_520_this_mt_even_1_ce0,
        we0 => grp_seedInitialization_fu_520_this_mt_even_1_we0,
        d0 => grp_seedInitialization_fu_520_this_mt_even_1_d0);

    rand_bipolar_U : component TOP_Modulation_rand_bipolar_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rand_bipolar_address0,
        ce0 => rand_bipolar_ce0,
        we0 => rand_bipolar_we0,
        d0 => rand_bipolar_d0,
        q0 => rand_bipolar_q0,
        address1 => rand_bipolar_address1,
        ce1 => rand_bipolar_ce1,
        we1 => rand_bipolar_we1,
        d1 => ap_const_lv64_BFF0000000000000,
        q1 => rand_bipolar_q1);

    grp_seedInitialization_fu_520 : component TOP_seedInitialization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seedInitialization_fu_520_ap_start,
        ap_done => grp_seedInitialization_fu_520_ap_done,
        ap_idle => grp_seedInitialization_fu_520_ap_idle,
        ap_ready => grp_seedInitialization_fu_520_ap_ready,
        this_mt_odd_0_address0 => grp_seedInitialization_fu_520_this_mt_odd_0_address0,
        this_mt_odd_0_ce0 => grp_seedInitialization_fu_520_this_mt_odd_0_ce0,
        this_mt_odd_0_we0 => grp_seedInitialization_fu_520_this_mt_odd_0_we0,
        this_mt_odd_0_d0 => grp_seedInitialization_fu_520_this_mt_odd_0_d0,
        this_mt_odd_0_q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        this_mt_odd_0_address1 => grp_seedInitialization_fu_520_this_mt_odd_0_address1,
        this_mt_odd_0_ce1 => grp_seedInitialization_fu_520_this_mt_odd_0_ce1,
        this_mt_odd_0_q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        this_mt_odd_1_address0 => grp_seedInitialization_fu_520_this_mt_odd_1_address0,
        this_mt_odd_1_ce0 => grp_seedInitialization_fu_520_this_mt_odd_1_ce0,
        this_mt_odd_1_we0 => grp_seedInitialization_fu_520_this_mt_odd_1_we0,
        this_mt_odd_1_d0 => grp_seedInitialization_fu_520_this_mt_odd_1_d0,
        this_mt_even_0_address0 => grp_seedInitialization_fu_520_this_mt_even_0_address0,
        this_mt_even_0_ce0 => grp_seedInitialization_fu_520_this_mt_even_0_ce0,
        this_mt_even_0_we0 => grp_seedInitialization_fu_520_this_mt_even_0_we0,
        this_mt_even_0_d0 => grp_seedInitialization_fu_520_this_mt_even_0_d0,
        this_mt_even_0_q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        this_mt_even_1_address0 => grp_seedInitialization_fu_520_this_mt_even_1_address0,
        this_mt_even_1_ce0 => grp_seedInitialization_fu_520_this_mt_even_1_ce0,
        this_mt_even_1_we0 => grp_seedInitialization_fu_520_this_mt_even_1_we0,
        this_mt_even_1_d0 => grp_seedInitialization_fu_520_this_mt_even_1_d0,
        seed => ap_const_lv5_A,
        ap_return_0 => grp_seedInitialization_fu_520_ap_return_0,
        ap_return_1 => grp_seedInitialization_fu_520_ap_return_1,
        ap_return_2 => grp_seedInitialization_fu_520_ap_return_2,
        ap_return_3 => grp_seedInitialization_fu_520_ap_return_3);

    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534 : component TOP_Modulation_Pipeline_VITIS_LOOP_29_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start,
        ap_done => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done,
        ap_idle => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_idle,
        ap_ready => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_ready,
        rngMT19937ICN_uniformRNG_x_k_p_0_V => rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_3240,
        rngMT19937ICN_uniformRNG_x_k_p_1_V => rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_3245,
        rngMT19937ICN_uniformRNG_x_k_p_m_V => rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_3255,
        rngMT19937ICN_uniformRNG_x_k_p_2_V => rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_3250,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1 => rngMT19937ICN_uniformRNG_mt_even_0_V_q1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        p_Val2_138_out => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out,
        p_Val2_138_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out_ap_vld,
        p_Val2_out => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out,
        p_Val2_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out_ap_vld,
        lhs_V_32_out => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out,
        lhs_V_32_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out_ap_vld,
        rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out,
        rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out_ap_vld);

    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548 : component TOP_Modulation_Pipeline_VITIS_LOOP_60_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start,
        ap_done => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done,
        ap_idle => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_idle,
        ap_ready => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_ready,
        rand_bipolar_address0 => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address0,
        rand_bipolar_ce0 => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce0,
        rand_bipolar_q0 => rand_bipolar_q0,
        rand_bipolar_address1 => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address1,
        rand_bipolar_ce1 => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce1,
        rand_bipolar_q1 => rand_bipolar_q1,
        xr_2_write_assign_out => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out,
        xr_2_write_assign_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out_ap_vld,
        xr_3_write_assign_out => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out,
        xr_3_write_assign_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out_ap_vld,
        xr_1_write_assign_out => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out,
        xr_1_write_assign_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out_ap_vld,
        xi_0_write_assign_out => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out,
        xi_0_write_assign_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out_ap_vld,
        xi_1_write_assign_out => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out,
        xi_1_write_assign_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out_ap_vld,
        xr_0_write_assign_out => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out,
        xr_0_write_assign_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out_ap_vld,
        xi_2_write_assign_out => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out,
        xi_2_write_assign_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out_ap_vld,
        xi_3_write_assign_out => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out,
        xi_3_write_assign_out_ap_vld => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out_ap_vld,
        grp_fu_3389_p_din0 => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din0,
        grp_fu_3389_p_din1 => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din1,
        grp_fu_3389_p_dout0 => grp_fu_1081_p_dout0,
        grp_fu_3389_p_ce => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_ce,
        grp_fu_3393_p_din0 => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din0,
        grp_fu_3393_p_din1 => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din1,
        grp_fu_3393_p_dout0 => grp_fu_1085_p_dout0,
        grp_fu_3393_p_ce => grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_ce);

    dcmp_64ns_64ns_1_1_no_dsp_1_U34 : component TOP_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => grp_fu_561_p0,
        din1 => ap_const_lv64_3FE0000000000000,
        opcode => ap_const_lv5_3,
        dout => grp_fu_561_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_ready = ap_const_logic_1)) then 
                    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_ready = ap_const_logic_1)) then 
                    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seedInitialization_fu_520_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seedInitialization_fu_520_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_seedInitialization_fu_520_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seedInitialization_fu_520_ap_ready = ap_const_logic_1)) then 
                    grp_seedInitialization_fu_520_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                reg_566 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                reg_566 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln938_2_reg_3297 <= icmp_ln938_2_fu_1442_p2;
                pre_result_V_reg_3289 <= pre_result_V_fu_1436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln938_3_reg_3322 <= icmp_ln938_3_fu_2009_p2;
                pre_result_V_48_reg_3314 <= pre_result_V_48_fu_2003_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln938_4_reg_3347 <= icmp_ln938_4_fu_2577_p2;
                pre_result_V_49_reg_3339 <= pre_result_V_49_fu_2571_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then
                reg_571 <= rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                ret_35_reg_3354 <= ret_35_fu_2926_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                ret_36_reg_3369 <= ret_36_fu_2980_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_3240 <= grp_seedInitialization_fu_520_ap_return_0;
                rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_3245 <= grp_seedInitialization_fu_520_ap_return_1;
                rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_3250 <= grp_seedInitialization_fu_520_ap_return_2;
                rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_3255 <= grp_seedInitialization_fu_520_ap_return_3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_seedInitialization_fu_520_ap_done, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done, grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_seedInitialization_fu_520_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln961_2_fu_1600_p2 <= std_logic_vector(unsigned(sub_ln947_2_fu_1469_p2) + unsigned(ap_const_lv32_FFFFFFCA));
    add_ln961_3_fu_2167_p2 <= std_logic_vector(unsigned(sub_ln947_3_fu_2036_p2) + unsigned(ap_const_lv32_FFFFFFCA));
    add_ln961_4_fu_2735_p2 <= std_logic_vector(unsigned(sub_ln947_4_fu_2604_p2) + unsigned(ap_const_lv32_FFFFFFCA));
    add_ln961_fu_1032_p2 <= std_logic_vector(unsigned(sub_ln947_fu_898_p2) + unsigned(ap_const_lv32_FFFFFFCA));
    add_ln968_2_fu_1670_p2 <= std_logic_vector(unsigned(sub_ln969_2_fu_1664_p2) + unsigned(ap_const_lv11_1));
    add_ln968_3_fu_2237_p2 <= std_logic_vector(unsigned(sub_ln969_3_fu_2231_p2) + unsigned(ap_const_lv11_1));
    add_ln968_4_fu_2805_p2 <= std_logic_vector(unsigned(sub_ln969_4_fu_2799_p2) + unsigned(ap_const_lv11_1));
    add_ln968_fu_1102_p2 <= std_logic_vector(unsigned(sub_ln969_fu_1096_p2) + unsigned(ap_const_lv11_1));
    and_ln54_1_fu_1737_p2 <= (or_ln54_1_fu_1731_p2 and grp_fu_561_p2);
    and_ln54_2_fu_2304_p2 <= (or_ln54_2_fu_2298_p2 and grp_fu_561_p2);
    and_ln54_3_fu_2872_p2 <= (or_ln54_3_fu_2866_p2 and grp_fu_561_p2);
    and_ln54_fu_1169_p2 <= (or_ln54_fu_1163_p2 and grp_fu_561_p2);
    and_ln952_10_fu_2667_p2 <= (pre_result_V_49_reg_3339 and or_ln952_7_fu_2661_p2);
    and_ln952_4_fu_1002_p2 <= (xor_ln952_fu_982_p2 and p_Result_260_fu_988_p3);
    and_ln952_5_fu_1532_p2 <= (pre_result_V_reg_3289 and or_ln952_fu_1526_p2);
    and_ln952_6_fu_1570_p2 <= (xor_ln952_2_fu_1551_p2 and p_Result_264_fu_1557_p3);
    and_ln952_7_fu_2137_p2 <= (xor_ln952_3_fu_2118_p2 and p_Result_268_fu_2124_p3);
    and_ln952_8_fu_2705_p2 <= (xor_ln952_4_fu_2686_p2 and p_Result_272_fu_2692_p3);
    and_ln952_9_fu_2099_p2 <= (pre_result_V_48_reg_3314 and or_ln952_6_fu_2093_p2);
    and_ln952_fu_962_p2 <= (pre_result_V_47_fu_864_p2 and or_ln952_5_fu_956_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done)
    begin
        if ((grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_seedInitialization_fu_520_ap_done)
    begin
        if ((grp_seedInitialization_fu_520_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done)
    begin
        if ((grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out;
    ap_return_1 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out;
    ap_return_2 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out;
    ap_return_3 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out;
    ap_return_4 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out;
    ap_return_5 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out;
    ap_return_6 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out;
    ap_return_7 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out;
    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg;
    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg;
    grp_fu_1081_p_ce <= grp_fu_3389_ce;
    grp_fu_1081_p_din0 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din0;
    grp_fu_1081_p_din1 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din1;
    grp_fu_1085_p_ce <= grp_fu_3393_ce;
    grp_fu_1085_p_din0 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din0;
    grp_fu_1085_p_din1 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din1;

    grp_fu_3389_ce_assign_proc : process(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_3389_ce <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_ce;
        else 
            grp_fu_3389_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3393_ce_assign_proc : process(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_3393_ce <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_ce;
        else 
            grp_fu_3393_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_561_p0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state9, rand_sig_fu_1136_p1, rand_sig_1_fu_1704_p1, rand_sig_2_fu_2271_p1, rand_sig_3_fu_2839_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_561_p0 <= rand_sig_3_fu_2839_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_561_p0 <= rand_sig_2_fu_2271_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_561_p0 <= rand_sig_1_fu_1704_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_561_p0 <= rand_sig_fu_1136_p1;
        else 
            grp_fu_561_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_seedInitialization_fu_520_ap_start <= grp_seedInitialization_fu_520_ap_start_reg;
    icmp_ln54_1_fu_1157_p2 <= "1" when (trunc_ln_fu_1141_p4 = ap_const_lv52_0) else "0";
    icmp_ln54_2_fu_1719_p2 <= "0" when (select_ln968_2_fu_1676_p3 = ap_const_lv11_7FF) else "1";
    icmp_ln54_3_fu_1725_p2 <= "1" when (trunc_ln54_1_fu_1709_p4 = ap_const_lv52_0) else "0";
    icmp_ln54_4_fu_2286_p2 <= "0" when (select_ln968_3_fu_2243_p3 = ap_const_lv11_7FF) else "1";
    icmp_ln54_5_fu_2292_p2 <= "1" when (trunc_ln54_2_fu_2276_p4 = ap_const_lv52_0) else "0";
    icmp_ln54_6_fu_2854_p2 <= "0" when (select_ln968_4_fu_2811_p3 = ap_const_lv11_7FF) else "1";
    icmp_ln54_7_fu_2860_p2 <= "1" when (trunc_ln54_3_fu_2844_p4 = ap_const_lv52_0) else "0";
    icmp_ln54_fu_1151_p2 <= "0" when (select_ln968_fu_1108_p3 = ap_const_lv11_7FF) else "1";
    icmp_ln938_2_fu_1442_p2 <= "1" when (zext_ln1691_6_fu_1432_p1 = pre_result_V_29_fu_1416_p2) else "0";
    icmp_ln938_3_fu_2009_p2 <= "1" when (zext_ln1691_8_fu_1999_p1 = pre_result_V_36_fu_1983_p2) else "0";
    icmp_ln938_4_fu_2577_p2 <= "1" when (zext_ln1691_10_fu_2567_p1 = pre_result_V_41_fu_2551_p2) else "0";
    icmp_ln938_fu_870_p2 <= "1" when (zext_ln1691_4_fu_860_p1 = pre_result_V_23_fu_844_p2) else "0";
    icmp_ln949_2_fu_1491_p2 <= "1" when (signed(tmp_414_fu_1481_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln949_3_fu_2058_p2 <= "1" when (signed(tmp_423_fu_2048_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln949_4_fu_2626_p2 <= "1" when (signed(tmp_432_fu_2616_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln949_fu_920_p2 <= "1" when (signed(tmp_405_fu_910_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln952_2_fu_1537_p2 <= "0" when (and_ln952_5_fu_1532_p2 = ap_const_lv32_0) else "1";
    icmp_ln952_3_fu_2104_p2 <= "0" when (and_ln952_9_fu_2099_p2 = ap_const_lv32_0) else "1";
    icmp_ln952_4_fu_2672_p2 <= "0" when (and_ln952_10_fu_2667_p2 = ap_const_lv32_0) else "1";
    icmp_ln952_fu_968_p2 <= "0" when (and_ln952_fu_962_p2 = ap_const_lv32_0) else "1";
    icmp_ln961_2_fu_1564_p2 <= "1" when (signed(lsb_index_2_fu_1475_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln961_3_fu_2131_p2 <= "1" when (signed(lsb_index_3_fu_2042_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln961_4_fu_2699_p2 <= "1" when (signed(lsb_index_4_fu_2610_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln961_fu_996_p2 <= "1" when (signed(lsb_index_fu_904_p2) > signed(ap_const_lv32_0)) else "0";
    
    l_2_fu_1457_p3_proc : process(p_Result_263_fu_1448_p4)
    begin
        l_2_fu_1457_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_263_fu_1448_p4(i) = '1' then
                l_2_fu_1457_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    
    l_3_fu_2024_p3_proc : process(p_Result_267_fu_2015_p4)
    begin
        l_3_fu_2024_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_267_fu_2015_p4(i) = '1' then
                l_3_fu_2024_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    
    l_4_fu_2592_p3_proc : process(p_Result_271_fu_2583_p4)
    begin
        l_4_fu_2592_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_271_fu_2583_p4(i) = '1' then
                l_4_fu_2592_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    
    l_fu_886_p3_proc : process(p_Result_259_fu_876_p4)
    begin
        l_fu_886_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_259_fu_876_p4(i) = '1' then
                l_fu_886_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lsb_index_2_fu_1475_p2 <= std_logic_vector(unsigned(sub_ln947_2_fu_1469_p2) + unsigned(ap_const_lv32_FFFFFFCB));
    lsb_index_3_fu_2042_p2 <= std_logic_vector(unsigned(sub_ln947_3_fu_2036_p2) + unsigned(ap_const_lv32_FFFFFFCB));
    lsb_index_4_fu_2610_p2 <= std_logic_vector(unsigned(sub_ln947_4_fu_2604_p2) + unsigned(ap_const_lv32_FFFFFFCB));
    lsb_index_fu_904_p2 <= std_logic_vector(unsigned(sub_ln947_fu_898_p2) + unsigned(ap_const_lv32_FFFFFFCB));
    lshr_ln950_2_fu_1514_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln950_2_fu_1510_p1(31-1 downto 0)))));
    lshr_ln950_3_fu_2081_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln950_3_fu_2077_p1(31-1 downto 0)))));
    lshr_ln950_4_fu_2649_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln950_4_fu_2645_p1(31-1 downto 0)))));
    lshr_ln950_fu_944_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln950_fu_940_p1(31-1 downto 0)))));
    lshr_ln961_2_fu_1610_p2 <= std_logic_vector(shift_right(unsigned(zext_ln960_2_fu_1497_p1),to_integer(unsigned('0' & zext_ln961_2_fu_1606_p1(31-1 downto 0)))));
    lshr_ln961_3_fu_2177_p2 <= std_logic_vector(shift_right(unsigned(zext_ln960_3_fu_2064_p1),to_integer(unsigned('0' & zext_ln961_3_fu_2173_p1(31-1 downto 0)))));
    lshr_ln961_4_fu_2745_p2 <= std_logic_vector(shift_right(unsigned(zext_ln960_4_fu_2632_p1),to_integer(unsigned('0' & zext_ln961_4_fu_2741_p1(31-1 downto 0)))));
    lshr_ln961_fu_1042_p2 <= std_logic_vector(shift_right(unsigned(zext_ln960_fu_926_p1),to_integer(unsigned('0' & zext_ln961_fu_1038_p1(31-1 downto 0)))));
    m_13_fu_1068_p2 <= std_logic_vector(unsigned(m_fu_1056_p3) + unsigned(zext_ln964_fu_1064_p1));
    m_17_fu_1624_p3 <= 
        lshr_ln961_2_fu_1610_p2 when (icmp_ln961_2_fu_1564_p2(0) = '1') else 
        shl_ln962_2_fu_1586_p2;
    m_18_fu_1636_p2 <= std_logic_vector(unsigned(m_17_fu_1624_p3) + unsigned(zext_ln964_2_fu_1632_p1));
    m_21_fu_2191_p3 <= 
        lshr_ln961_3_fu_2177_p2 when (icmp_ln961_3_fu_2131_p2(0) = '1') else 
        shl_ln962_3_fu_2153_p2;
    m_22_fu_2203_p2 <= std_logic_vector(unsigned(m_21_fu_2191_p3) + unsigned(zext_ln964_3_fu_2199_p1));
    m_25_fu_2759_p3 <= 
        lshr_ln961_4_fu_2745_p2 when (icmp_ln961_4_fu_2699_p2(0) = '1') else 
        shl_ln962_4_fu_2721_p2;
    m_26_fu_2771_p2 <= std_logic_vector(unsigned(m_25_fu_2759_p3) + unsigned(zext_ln964_4_fu_2767_p1));
    m_28_fu_1074_p4 <= m_13_fu_1068_p2(63 downto 1);
    m_29_fu_1642_p4 <= m_18_fu_1636_p2(63 downto 1);
    m_30_fu_2209_p4 <= m_22_fu_2203_p2(63 downto 1);
    m_31_fu_2777_p4 <= m_26_fu_2771_p2(63 downto 1);
    m_fu_1056_p3 <= 
        lshr_ln961_fu_1042_p2 when (icmp_ln961_fu_996_p2(0) = '1') else 
        shl_ln962_fu_1018_p2;
    or_ln54_1_fu_1731_p2 <= (icmp_ln54_3_fu_1725_p2 or icmp_ln54_2_fu_1719_p2);
    or_ln54_2_fu_2298_p2 <= (icmp_ln54_5_fu_2292_p2 or icmp_ln54_4_fu_2286_p2);
    or_ln54_3_fu_2866_p2 <= (icmp_ln54_7_fu_2860_p2 or icmp_ln54_6_fu_2854_p2);
    or_ln54_fu_1163_p2 <= (icmp_ln54_fu_1151_p2 or icmp_ln54_1_fu_1157_p2);
    or_ln952_5_fu_956_p2 <= (shl_ln952_fu_950_p2 or lshr_ln950_fu_944_p2);
    or_ln952_6_fu_2093_p2 <= (shl_ln952_3_fu_2087_p2 or lshr_ln950_3_fu_2081_p2);
    or_ln952_7_fu_2661_p2 <= (shl_ln952_4_fu_2655_p2 or lshr_ln950_4_fu_2649_p2);
    or_ln952_fu_1526_p2 <= (shl_ln952_2_fu_1520_p2 or lshr_ln950_2_fu_1514_p2);
    p_Result_240_fu_1656_p3 <= m_18_fu_1636_p2(54 downto 54);
    p_Result_246_fu_2223_p3 <= m_22_fu_2203_p2(54 downto 54);
    p_Result_252_fu_2791_p3 <= m_26_fu_2771_p2(54 downto 54);
    p_Result_258_fu_611_p1 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out(1 - 1 downto 0);
    
    p_Result_259_fu_876_p4_proc : process(pre_result_V_47_fu_864_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_259_fu_876_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := pre_result_V_47_fu_864_p2;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_259_fu_876_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_259_fu_876_p4_i) := pre_result_V_47_fu_864_p2(32-1-p_Result_259_fu_876_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_259_fu_876_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_260_fu_988_p3 <= pre_result_V_47_fu_864_p2(to_integer(unsigned(lsb_index_fu_904_p2)) downto to_integer(unsigned(lsb_index_fu_904_p2))) when (to_integer(unsigned(lsb_index_fu_904_p2)) >= 0 and to_integer(unsigned(lsb_index_fu_904_p2)) <=31) else "-";
    p_Result_261_fu_1124_p5 <= (tmp_fu_1116_p3 & zext_ln965_fu_1084_p1(51 downto 0));
    p_Result_262_fu_1183_p1 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out(1 - 1 downto 0);
    
    p_Result_263_fu_1448_p4_proc : process(pre_result_V_reg_3289)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_263_fu_1448_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := pre_result_V_reg_3289;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_263_fu_1448_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_263_fu_1448_p4_i) := pre_result_V_reg_3289(32-1-p_Result_263_fu_1448_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_263_fu_1448_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_264_fu_1557_p3 <= pre_result_V_reg_3289(to_integer(unsigned(lsb_index_2_fu_1475_p2)) downto to_integer(unsigned(lsb_index_2_fu_1475_p2))) when (to_integer(unsigned(lsb_index_2_fu_1475_p2)) >= 0 and to_integer(unsigned(lsb_index_2_fu_1475_p2)) <=31) else "-";
    p_Result_265_fu_1692_p5 <= (tmp_s_fu_1684_p3 & zext_ln965_2_fu_1652_p1(51 downto 0));
    p_Result_266_fu_1750_p1 <= reg_566(1 - 1 downto 0);
    
    p_Result_267_fu_2015_p4_proc : process(pre_result_V_48_reg_3314)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_267_fu_2015_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := pre_result_V_48_reg_3314;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_267_fu_2015_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_267_fu_2015_p4_i) := pre_result_V_48_reg_3314(32-1-p_Result_267_fu_2015_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_267_fu_2015_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_268_fu_2124_p3 <= pre_result_V_48_reg_3314(to_integer(unsigned(lsb_index_3_fu_2042_p2)) downto to_integer(unsigned(lsb_index_3_fu_2042_p2))) when (to_integer(unsigned(lsb_index_3_fu_2042_p2)) >= 0 and to_integer(unsigned(lsb_index_3_fu_2042_p2)) <=31) else "-";
    p_Result_269_fu_2259_p5 <= (tmp_34_fu_2251_p3 & zext_ln965_3_fu_2219_p1(51 downto 0));
    p_Result_270_fu_2318_p1 <= reg_571(1 - 1 downto 0);
    
    p_Result_271_fu_2583_p4_proc : process(pre_result_V_49_reg_3339)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_271_fu_2583_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := pre_result_V_49_reg_3339;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_271_fu_2583_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_271_fu_2583_p4_i) := pre_result_V_49_reg_3339(32-1-p_Result_271_fu_2583_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_271_fu_2583_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_272_fu_2692_p3 <= pre_result_V_49_reg_3339(to_integer(unsigned(lsb_index_4_fu_2610_p2)) downto to_integer(unsigned(lsb_index_4_fu_2610_p2))) when (to_integer(unsigned(lsb_index_4_fu_2610_p2)) >= 0 and to_integer(unsigned(lsb_index_4_fu_2610_p2)) <=31) else "-";
    p_Result_273_fu_2827_p5 <= (tmp_35_fu_2819_p3 & zext_ln965_4_fu_2787_p1(51 downto 0));
    p_Result_274_fu_2886_p1 <= reg_566(1 - 1 downto 0);
    p_Result_275_fu_2940_p1 <= reg_571(1 - 1 downto 0);
    p_Result_276_fu_2994_p1 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q1(1 - 1 downto 0);
    p_Result_277_fu_3049_p1 <= rngMT19937ICN_uniformRNG_mt_even_0_V_q0(1 - 1 downto 0);
    p_Result_s_fu_1088_p3 <= m_13_fu_1068_p2(54 downto 54);
    pre_result_V_18_fu_672_p2 <= (zext_ln1691_fu_668_p1 xor ret_31_fu_651_p2);
    pre_result_V_19_fu_792_p2 <= (ret_fu_752_p19 xor pre_result_V_18_fu_672_p2);
    pre_result_V_23_fu_844_p2 <= (ret_13_fu_828_p7 xor pre_result_V_19_fu_792_p2);
    pre_result_V_24_fu_1244_p2 <= (zext_ln1691_5_fu_1240_p1 xor ret_32_fu_1223_p2);
    pre_result_V_28_fu_1364_p2 <= (ret_16_fu_1324_p19 xor pre_result_V_24_fu_1244_p2);
    pre_result_V_29_fu_1416_p2 <= (ret_17_fu_1400_p7 xor pre_result_V_28_fu_1364_p2);
    pre_result_V_32_fu_1811_p2 <= (zext_ln1691_7_fu_1807_p1 xor ret_33_fu_1790_p2);
    pre_result_V_33_fu_1931_p2 <= (ret_20_fu_1891_p19 xor pre_result_V_32_fu_1811_p2);
    pre_result_V_36_fu_1983_p2 <= (ret_21_fu_1967_p7 xor pre_result_V_33_fu_1931_p2);
    pre_result_V_39_fu_2379_p2 <= (zext_ln1691_9_fu_2375_p1 xor ret_34_fu_2358_p2);
    pre_result_V_40_fu_2499_p2 <= (ret_24_fu_2459_p19 xor pre_result_V_39_fu_2379_p2);
    pre_result_V_41_fu_2551_p2 <= (ret_25_fu_2535_p7 xor pre_result_V_40_fu_2499_p2);
    pre_result_V_47_fu_864_p2 <= (zext_ln1691_4_fu_860_p1 xor pre_result_V_23_fu_844_p2);
    pre_result_V_48_fu_2003_p2 <= (zext_ln1691_8_fu_1999_p1 xor pre_result_V_36_fu_1983_p2);
    pre_result_V_49_fu_2571_p2 <= (zext_ln1691_10_fu_2567_p1 xor pre_result_V_41_fu_2551_p2);
    pre_result_V_fu_1436_p2 <= (zext_ln1691_6_fu_1432_p1 xor pre_result_V_29_fu_1416_p2);
    r_13_fu_850_p4 <= pre_result_V_23_fu_844_p2(31 downto 18);
    r_14_fu_1230_p4 <= ret_32_fu_1223_p2(31 downto 11);
    r_15_fu_1422_p4 <= pre_result_V_29_fu_1416_p2(31 downto 18);
    r_16_fu_1797_p4 <= ret_33_fu_1790_p2(31 downto 11);
    r_17_fu_1989_p4 <= pre_result_V_36_fu_1983_p2(31 downto 18);
    r_18_fu_2365_p4 <= ret_34_fu_2358_p2(31 downto 11);
    r_19_fu_2557_p4 <= pre_result_V_41_fu_2551_p2(31 downto 18);
    r_fu_658_p4 <= ret_31_fu_651_p2(31 downto 11);
    rand_bipolar_addr_1_gep_fu_274_p3 <= ap_const_lv64_0(2 - 1 downto 0);
    rand_bipolar_addr_3_gep_fu_323_p3 <= ap_const_lv64_1(2 - 1 downto 0);
    rand_bipolar_addr_5_gep_fu_363_p3 <= ap_const_lv64_2(2 - 1 downto 0);
    rand_bipolar_addr_7_gep_fu_403_p3 <= ap_const_lv64_3(2 - 1 downto 0);

    rand_bipolar_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln938_2_reg_3297, icmp_ln938_3_reg_3322, icmp_ln938_4_reg_3347, ap_CS_fsm_state10, grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address0, ap_CS_fsm_state13, icmp_ln938_fu_870_p2, rand_bipolar_addr_1_gep_fu_274_p3, and_ln54_fu_1169_p2, rand_bipolar_addr_3_gep_fu_323_p3, and_ln54_1_fu_1737_p2, rand_bipolar_addr_5_gep_fu_363_p3, and_ln54_2_fu_2304_p2, rand_bipolar_addr_7_gep_fu_403_p3, and_ln54_3_fu_2872_p2, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rand_bipolar_address0 <= ap_const_lv64_6(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rand_bipolar_address0 <= ap_const_lv64_5(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and ((ap_const_lv1_0 = and_ln54_3_fu_2872_p2) or (icmp_ln938_4_reg_3347 = ap_const_lv1_1)))) then 
            rand_bipolar_address0 <= rand_bipolar_addr_7_gep_fu_403_p3;
        elsif (((ap_const_lv1_1 = and_ln54_3_fu_2872_p2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln938_4_reg_3347 = ap_const_lv1_0))) then 
            rand_bipolar_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and ((ap_const_lv1_0 = and_ln54_2_fu_2304_p2) or (icmp_ln938_3_reg_3322 = ap_const_lv1_1)))) then 
            rand_bipolar_address0 <= rand_bipolar_addr_5_gep_fu_363_p3;
        elsif (((ap_const_lv1_1 = and_ln54_2_fu_2304_p2) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln938_3_reg_3322 = ap_const_lv1_0))) then 
            rand_bipolar_address0 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln938_2_reg_3297 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln54_1_fu_1737_p2)))) then 
            rand_bipolar_address0 <= rand_bipolar_addr_3_gep_fu_323_p3;
        elsif (((icmp_ln938_2_reg_3297 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln54_1_fu_1737_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            rand_bipolar_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and ((ap_const_lv1_0 = and_ln54_fu_1169_p2) or (icmp_ln938_fu_870_p2 = ap_const_lv1_1)))) then 
            rand_bipolar_address0 <= rand_bipolar_addr_1_gep_fu_274_p3;
        elsif (((ap_const_lv1_1 = and_ln54_fu_1169_p2) and (icmp_ln938_fu_870_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rand_bipolar_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            rand_bipolar_address0 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address0;
        else 
            rand_bipolar_address0 <= "XX";
        end if; 
    end process;


    rand_bipolar_address1_assign_proc : process(ap_CS_fsm_state10, grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address1, ap_CS_fsm_state13, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rand_bipolar_address1 <= ap_const_lv64_7(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rand_bipolar_address1 <= ap_const_lv64_4(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            rand_bipolar_address1 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address1;
        else 
            rand_bipolar_address1 <= "XX";
        end if; 
    end process;


    rand_bipolar_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln938_2_reg_3297, icmp_ln938_3_reg_3322, icmp_ln938_4_reg_3347, ap_CS_fsm_state10, grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce0, ap_CS_fsm_state13, icmp_ln938_fu_870_p2, and_ln54_fu_1169_p2, and_ln54_1_fu_1737_p2, and_ln54_2_fu_2304_p2, and_ln54_3_fu_2872_p2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state9) and ((ap_const_lv1_0 = and_ln54_3_fu_2872_p2) or (icmp_ln938_4_reg_3347 = ap_const_lv1_1))) or ((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln938_2_reg_3297 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln54_1_fu_1737_p2))) or ((ap_const_logic_1 = ap_CS_fsm_state8) and ((ap_const_lv1_0 = and_ln54_2_fu_2304_p2) or (icmp_ln938_3_reg_3322 = ap_const_lv1_1))) or ((ap_const_lv1_1 = and_ln54_3_fu_2872_p2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln938_4_reg_3347 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and ((ap_const_lv1_0 = and_ln54_fu_1169_p2) or (icmp_ln938_fu_870_p2 = ap_const_lv1_1))) or ((ap_const_lv1_1 = and_ln54_2_fu_2304_p2) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln938_3_reg_3322 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln54_fu_1169_p2) and (icmp_ln938_fu_870_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((icmp_ln938_2_reg_3297 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln54_1_fu_1737_p2) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rand_bipolar_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            rand_bipolar_ce0 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce0;
        else 
            rand_bipolar_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rand_bipolar_ce1_assign_proc : process(ap_CS_fsm_state10, grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce1, ap_CS_fsm_state13, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rand_bipolar_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            rand_bipolar_ce1 <= grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce1;
        else 
            rand_bipolar_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rand_bipolar_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln938_2_reg_3297, icmp_ln938_3_reg_3322, icmp_ln938_4_reg_3347, ap_CS_fsm_state10, icmp_ln938_fu_870_p2, and_ln54_fu_1169_p2, and_ln54_1_fu_1737_p2, and_ln54_2_fu_2304_p2, and_ln54_3_fu_2872_p2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state9) and ((ap_const_lv1_0 = and_ln54_3_fu_2872_p2) or (icmp_ln938_4_reg_3347 = ap_const_lv1_1))) or ((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln938_2_reg_3297 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln54_1_fu_1737_p2))) or ((ap_const_logic_1 = ap_CS_fsm_state8) and ((ap_const_lv1_0 = and_ln54_2_fu_2304_p2) or (icmp_ln938_3_reg_3322 = ap_const_lv1_1))) or ((ap_const_logic_1 = ap_CS_fsm_state6) and ((ap_const_lv1_0 = and_ln54_fu_1169_p2) or (icmp_ln938_fu_870_p2 = ap_const_lv1_1))))) then 
            rand_bipolar_d0 <= ap_const_lv64_BFF0000000000000;
        elsif ((((ap_const_lv1_1 = and_ln54_3_fu_2872_p2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln938_4_reg_3347 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln54_2_fu_2304_p2) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln938_3_reg_3322 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln54_fu_1169_p2) and (icmp_ln938_fu_870_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((icmp_ln938_2_reg_3297 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln54_1_fu_1737_p2) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rand_bipolar_d0 <= ap_const_lv64_3FF0000000000000;
        else 
            rand_bipolar_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rand_bipolar_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln938_2_reg_3297, icmp_ln938_3_reg_3322, icmp_ln938_4_reg_3347, ap_CS_fsm_state10, icmp_ln938_fu_870_p2, and_ln54_fu_1169_p2, and_ln54_1_fu_1737_p2, and_ln54_2_fu_2304_p2, and_ln54_3_fu_2872_p2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state9) and ((ap_const_lv1_0 = and_ln54_3_fu_2872_p2) or (icmp_ln938_4_reg_3347 = ap_const_lv1_1))) or ((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln938_2_reg_3297 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln54_1_fu_1737_p2))) or ((ap_const_logic_1 = ap_CS_fsm_state8) and ((ap_const_lv1_0 = and_ln54_2_fu_2304_p2) or (icmp_ln938_3_reg_3322 = ap_const_lv1_1))) or ((ap_const_lv1_1 = and_ln54_3_fu_2872_p2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln938_4_reg_3347 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and ((ap_const_lv1_0 = and_ln54_fu_1169_p2) or (icmp_ln938_fu_870_p2 = ap_const_lv1_1))) or ((ap_const_lv1_1 = and_ln54_2_fu_2304_p2) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln938_3_reg_3322 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln54_fu_1169_p2) and (icmp_ln938_fu_870_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((icmp_ln938_2_reg_3297 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln54_1_fu_1737_p2) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rand_bipolar_we0 <= ap_const_logic_1;
        else 
            rand_bipolar_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rand_bipolar_we1_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rand_bipolar_we1 <= ap_const_logic_1;
        else 
            rand_bipolar_we1 <= ap_const_logic_0;
        end if; 
    end process;

    rand_sig_1_fu_1704_p1 <= p_Result_265_fu_1692_p5;
    rand_sig_2_fu_2271_p1 <= p_Result_269_fu_2259_p5;
    rand_sig_3_fu_2839_p1 <= p_Result_273_fu_2827_p5;
    rand_sig_fu_1136_p1 <= p_Result_261_fu_1124_p5;
    ret_13_fu_828_p7 <= (((((tmp_49_fu_798_p4 & ap_const_lv1_0) & tmp_50_fu_808_p4) & ap_const_lv3_0) & tmp_51_fu_818_p4) & ap_const_lv17_0);
    ret_16_fu_1324_p19 <= (((((((((((((((((tmp_409_fu_1250_p3 & ap_const_lv2_0) & tmp_53_fu_1258_p4) & ap_const_lv1_0) & tmp_410_fu_1268_p3) & ap_const_lv2_0) & tmp_411_fu_1276_p3) & ap_const_lv1_0) & tmp_54_fu_1284_p4) & ap_const_lv3_0) & tmp_412_fu_1294_p3) & ap_const_lv1_0) & tmp_413_fu_1302_p3) & ap_const_lv1_0) & tmp_55_fu_1310_p4) & ap_const_lv1_0) & trunc_ln1542_2_fu_1320_p1) & ap_const_lv7_0);
    ret_17_fu_1400_p7 <= (((((tmp_56_fu_1370_p4 & ap_const_lv1_0) & tmp_57_fu_1380_p4) & ap_const_lv3_0) & tmp_58_fu_1390_p4) & ap_const_lv17_0);
    ret_20_fu_1891_p19 <= (((((((((((((((((tmp_418_fu_1817_p3 & ap_const_lv2_0) & tmp_60_fu_1825_p4) & ap_const_lv1_0) & tmp_419_fu_1835_p3) & ap_const_lv2_0) & tmp_420_fu_1843_p3) & ap_const_lv1_0) & tmp_61_fu_1851_p4) & ap_const_lv3_0) & tmp_421_fu_1861_p3) & ap_const_lv1_0) & tmp_422_fu_1869_p3) & ap_const_lv1_0) & tmp_62_fu_1877_p4) & ap_const_lv1_0) & trunc_ln1542_3_fu_1887_p1) & ap_const_lv7_0);
    ret_21_fu_1967_p7 <= (((((tmp_63_fu_1937_p4 & ap_const_lv1_0) & tmp_64_fu_1947_p4) & ap_const_lv3_0) & tmp_65_fu_1957_p4) & ap_const_lv17_0);
    ret_24_fu_2459_p19 <= (((((((((((((((((tmp_427_fu_2385_p3 & ap_const_lv2_0) & tmp_67_fu_2393_p4) & ap_const_lv1_0) & tmp_428_fu_2403_p3) & ap_const_lv2_0) & tmp_429_fu_2411_p3) & ap_const_lv1_0) & tmp_68_fu_2419_p4) & ap_const_lv3_0) & tmp_430_fu_2429_p3) & ap_const_lv1_0) & tmp_431_fu_2437_p3) & ap_const_lv1_0) & tmp_69_fu_2445_p4) & ap_const_lv1_0) & trunc_ln1542_4_fu_2455_p1) & ap_const_lv7_0);
    ret_25_fu_2535_p7 <= (((((tmp_70_fu_2505_p4 & ap_const_lv1_0) & tmp_71_fu_2515_p4) & ap_const_lv3_0) & tmp_72_fu_2525_p4) & ap_const_lv17_0);
    ret_31_fu_651_p2 <= (zext_ln1043_fu_633_p1 xor xor_ln1544_fu_645_p2);
    ret_32_fu_1223_p2 <= (xor_ln1544_6_fu_1217_p2 xor rngMT19937ICN_uniformRNG_mt_even_0_V_q0);
    ret_33_fu_1790_p2 <= (xor_ln1544_8_fu_1784_p2 xor rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);
    ret_34_fu_2358_p2 <= (xor_ln1544_10_fu_2352_p2 xor rngMT19937ICN_uniformRNG_mt_even_0_V_q0);
    ret_35_fu_2926_p2 <= (xor_ln1544_12_fu_2920_p2 xor rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);
    ret_36_fu_2980_p2 <= (xor_ln1544_14_fu_2974_p2 xor rngMT19937ICN_uniformRNG_mt_even_0_V_q0);
    ret_37_fu_3034_p2 <= (xor_ln1544_16_fu_3028_p2 xor rngMT19937ICN_uniformRNG_mt_odd_0_V_q0);
    ret_38_fu_3089_p2 <= (xor_ln1544_18_fu_3083_p2 xor rngMT19937ICN_uniformRNG_mt_even_0_V_q1);
    ret_fu_752_p19 <= (((((((((((((((((tmp_400_fu_678_p3 & ap_const_lv2_0) & tmp_46_fu_686_p4) & ap_const_lv1_0) & tmp_401_fu_696_p3) & ap_const_lv2_0) & tmp_402_fu_704_p3) & ap_const_lv1_0) & tmp_47_fu_712_p4) & ap_const_lv3_0) & tmp_403_fu_722_p3) & ap_const_lv1_0) & tmp_404_fu_730_p3) & ap_const_lv1_0) & tmp_48_fu_738_p4) & ap_const_lv1_0) & trunc_ln1542_fu_748_p1) & ap_const_lv7_0);

    rngMT19937ICN_uniformRNG_mt_even_0_V_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state10, grp_seedInitialization_fu_520_this_mt_even_0_address0, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= ap_const_lv64_13A(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= ap_const_lv64_4(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= ap_const_lv64_C9(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= ap_const_lv64_C8(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= ap_const_lv64_138(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= ap_const_lv64_C7(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= grp_seedInitialization_fu_520_this_mt_even_0_address0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state10, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 <= ap_const_lv64_13B(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 <= ap_const_lv64_CA(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 <= ap_const_lv64_3(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 <= ap_const_lv64_139(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 <= ap_const_lv64_2(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state10, grp_seedInitialization_fu_520_this_mt_even_0_ce0, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= grp_seedInitialization_fu_520_this_mt_even_0_ce0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_ce1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state10, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state2, ret_35_reg_3354, grp_seedInitialization_fu_520_this_mt_even_0_d0, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_d0, ap_CS_fsm_state4, ap_CS_fsm_state11, ret_31_fu_651_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= ret_35_reg_3354;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= ret_31_fu_651_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= grp_seedInitialization_fu_520_this_mt_even_0_d0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state11, ret_33_fu_1790_p2, ret_37_fu_3034_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d1 <= ret_37_fu_3034_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d1 <= ret_33_fu_1790_p2;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state2, grp_seedInitialization_fu_520_this_mt_even_0_we0, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_we0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= grp_seedInitialization_fu_520_this_mt_even_0_we0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_we1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we1 <= ap_const_logic_1;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state10, grp_seedInitialization_fu_520_this_mt_odd_0_address0, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= ap_const_lv64_13B(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= ap_const_lv64_C9(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= ap_const_lv64_139(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= ap_const_lv64_138(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= ap_const_lv64_1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= grp_seedInitialization_fu_520_this_mt_odd_0_address0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state10, grp_seedInitialization_fu_520_this_mt_odd_0_address1, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= ap_const_lv64_13A(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= ap_const_lv64_3(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= ap_const_lv64_C8(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= ap_const_lv64_2(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= ap_const_lv64_C7(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= grp_seedInitialization_fu_520_this_mt_odd_0_address1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state10, grp_seedInitialization_fu_520_this_mt_odd_0_ce0, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= grp_seedInitialization_fu_520_this_mt_odd_0_ce0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state10, grp_seedInitialization_fu_520_this_mt_odd_0_ce1, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= grp_seedInitialization_fu_520_this_mt_odd_0_ce1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state2, grp_seedInitialization_fu_520_this_mt_odd_0_d0, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0, ap_CS_fsm_state4, ap_CS_fsm_state11, ret_32_fu_1223_p2, ret_34_fu_2358_p2, ret_38_fu_3089_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= ret_38_fu_3089_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= ret_34_fu_2358_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= ret_32_fu_1223_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= grp_seedInitialization_fu_520_this_mt_odd_0_d0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state2, grp_seedInitialization_fu_520_this_mt_odd_0_we0, grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= grp_seedInitialization_fu_520_this_mt_odd_0_we0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_we1_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we1 <= ap_const_logic_1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln722_2_fu_1209_p3 <= 
        ap_const_lv32_9908B0DF when (p_Result_262_fu_1183_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln722_3_fu_1776_p3 <= 
        ap_const_lv32_9908B0DF when (p_Result_266_fu_1750_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln722_4_fu_2344_p3 <= 
        ap_const_lv32_9908B0DF when (p_Result_270_fu_2318_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln722_5_fu_2912_p3 <= 
        ap_const_lv32_9908B0DF when (p_Result_274_fu_2886_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln722_6_fu_2966_p3 <= 
        ap_const_lv32_9908B0DF when (p_Result_275_fu_2940_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln722_7_fu_3020_p3 <= 
        ap_const_lv32_9908B0DF when (p_Result_276_fu_2994_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln722_8_fu_3075_p3 <= 
        ap_const_lv32_9908B0DF when (p_Result_277_fu_3049_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln722_fu_637_p3 <= 
        ap_const_lv32_9908B0DF when (p_Result_258_fu_611_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln949_2_fu_1592_p3 <= 
        icmp_ln952_2_fu_1537_p2 when (icmp_ln949_2_fu_1491_p2(0) = '1') else 
        p_Result_264_fu_1557_p3;
    select_ln949_3_fu_2159_p3 <= 
        icmp_ln952_3_fu_2104_p2 when (icmp_ln949_3_fu_2058_p2(0) = '1') else 
        p_Result_268_fu_2124_p3;
    select_ln949_4_fu_2727_p3 <= 
        icmp_ln952_4_fu_2672_p2 when (icmp_ln949_4_fu_2626_p2(0) = '1') else 
        p_Result_272_fu_2692_p3;
    select_ln949_fu_1024_p3 <= 
        icmp_ln952_fu_968_p2 when (icmp_ln949_fu_920_p2(0) = '1') else 
        p_Result_260_fu_988_p3;
    select_ln961_5_fu_1616_p3 <= 
        select_ln949_2_fu_1592_p3 when (icmp_ln961_2_fu_1564_p2(0) = '1') else 
        and_ln952_6_fu_1570_p2;
    select_ln961_7_fu_2183_p3 <= 
        select_ln949_3_fu_2159_p3 when (icmp_ln961_3_fu_2131_p2(0) = '1') else 
        and_ln952_7_fu_2137_p2;
    select_ln961_9_fu_2751_p3 <= 
        select_ln949_4_fu_2727_p3 when (icmp_ln961_4_fu_2699_p2(0) = '1') else 
        and_ln952_8_fu_2705_p2;
    select_ln961_fu_1048_p3 <= 
        select_ln949_fu_1024_p3 when (icmp_ln961_fu_996_p2(0) = '1') else 
        and_ln952_4_fu_1002_p2;
    select_ln968_2_fu_1676_p3 <= 
        add_ln968_2_fu_1670_p2 when (p_Result_240_fu_1656_p3(0) = '1') else 
        sub_ln969_2_fu_1664_p2;
    select_ln968_3_fu_2243_p3 <= 
        add_ln968_3_fu_2237_p2 when (p_Result_246_fu_2223_p3(0) = '1') else 
        sub_ln969_3_fu_2231_p2;
    select_ln968_4_fu_2811_p3 <= 
        add_ln968_4_fu_2805_p2 when (p_Result_252_fu_2791_p3(0) = '1') else 
        sub_ln969_4_fu_2799_p2;
    select_ln968_fu_1108_p3 <= 
        add_ln968_fu_1102_p2 when (p_Result_s_fu_1088_p3(0) = '1') else 
        sub_ln969_fu_1096_p2;
    shl_ln952_2_fu_1520_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & lsb_index_2_fu_1475_p2(31-1 downto 0)))));
    shl_ln952_3_fu_2087_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & lsb_index_3_fu_2042_p2(31-1 downto 0)))));
    shl_ln952_4_fu_2655_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & lsb_index_4_fu_2610_p2(31-1 downto 0)))));
    shl_ln952_fu_950_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & lsb_index_fu_904_p2(31-1 downto 0)))));
    shl_ln962_2_fu_1586_p2 <= std_logic_vector(shift_left(unsigned(zext_ln960_2_fu_1497_p1),to_integer(unsigned('0' & zext_ln962_2_fu_1582_p1(31-1 downto 0)))));
    shl_ln962_3_fu_2153_p2 <= std_logic_vector(shift_left(unsigned(zext_ln960_3_fu_2064_p1),to_integer(unsigned('0' & zext_ln962_3_fu_2149_p1(31-1 downto 0)))));
    shl_ln962_4_fu_2721_p2 <= std_logic_vector(shift_left(unsigned(zext_ln960_4_fu_2632_p1),to_integer(unsigned('0' & zext_ln962_4_fu_2717_p1(31-1 downto 0)))));
    shl_ln962_fu_1018_p2 <= std_logic_vector(shift_left(unsigned(zext_ln960_fu_926_p1),to_integer(unsigned('0' & zext_ln962_fu_1014_p1(31-1 downto 0)))));
    sub_ln947_2_fu_1469_p2 <= std_logic_vector(unsigned(ap_const_lv32_20) - unsigned(l_2_fu_1457_p3));
    sub_ln947_3_fu_2036_p2 <= std_logic_vector(unsigned(ap_const_lv32_20) - unsigned(l_3_fu_2024_p3));
    sub_ln947_4_fu_2604_p2 <= std_logic_vector(unsigned(ap_const_lv32_20) - unsigned(l_4_fu_2592_p3));
    sub_ln947_fu_898_p2 <= std_logic_vector(unsigned(ap_const_lv32_20) - unsigned(l_fu_886_p3));
    sub_ln950_2_fu_1504_p2 <= std_logic_vector(unsigned(ap_const_lv6_16) - unsigned(trunc_ln950_2_fu_1500_p1));
    sub_ln950_3_fu_2071_p2 <= std_logic_vector(unsigned(ap_const_lv6_16) - unsigned(trunc_ln950_3_fu_2067_p1));
    sub_ln950_4_fu_2639_p2 <= std_logic_vector(unsigned(ap_const_lv6_16) - unsigned(trunc_ln950_4_fu_2635_p1));
    sub_ln950_fu_934_p2 <= std_logic_vector(unsigned(ap_const_lv6_16) - unsigned(trunc_ln950_fu_930_p1));
    sub_ln962_2_fu_1576_p2 <= std_logic_vector(unsigned(ap_const_lv32_36) - unsigned(sub_ln947_2_fu_1469_p2));
    sub_ln962_3_fu_2143_p2 <= std_logic_vector(unsigned(ap_const_lv32_36) - unsigned(sub_ln947_3_fu_2036_p2));
    sub_ln962_4_fu_2711_p2 <= std_logic_vector(unsigned(ap_const_lv32_36) - unsigned(sub_ln947_4_fu_2604_p2));
    sub_ln962_fu_1008_p2 <= std_logic_vector(unsigned(ap_const_lv32_36) - unsigned(sub_ln947_fu_898_p2));
    sub_ln969_2_fu_1664_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FE) - unsigned(trunc_ln946_2_fu_1465_p1));
    sub_ln969_3_fu_2231_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FE) - unsigned(trunc_ln946_3_fu_2032_p1));
    sub_ln969_4_fu_2799_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FE) - unsigned(trunc_ln946_4_fu_2600_p1));
    sub_ln969_fu_1096_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FE) - unsigned(trunc_ln946_fu_894_p1));
    tmp_34_fu_2251_p3 <= (ap_const_lv1_0 & select_ln968_3_fu_2243_p3);
    tmp_35_fu_2819_p3 <= (ap_const_lv1_0 & select_ln968_4_fu_2811_p3);
    tmp_399_fu_603_p3 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out(31 downto 31);
    tmp_400_fu_678_p3 <= pre_result_V_18_fu_672_p2(24 downto 24);
    tmp_401_fu_696_p3 <= pre_result_V_18_fu_672_p2(17 downto 17);
    tmp_402_fu_704_p3 <= pre_result_V_18_fu_672_p2(14 downto 14);
    tmp_403_fu_722_p3 <= pre_result_V_18_fu_672_p2(7 downto 7);
    tmp_404_fu_730_p3 <= pre_result_V_18_fu_672_p2(5 downto 5);
    tmp_405_fu_910_p4 <= lsb_index_fu_904_p2(31 downto 1);
    tmp_406_fu_974_p3 <= lsb_index_fu_904_p2(31 downto 31);
    tmp_408_fu_1175_p3 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out(31 downto 31);
    tmp_409_fu_1250_p3 <= pre_result_V_24_fu_1244_p2(24 downto 24);
    tmp_410_fu_1268_p3 <= pre_result_V_24_fu_1244_p2(17 downto 17);
    tmp_411_fu_1276_p3 <= pre_result_V_24_fu_1244_p2(14 downto 14);
    tmp_412_fu_1294_p3 <= pre_result_V_24_fu_1244_p2(7 downto 7);
    tmp_413_fu_1302_p3 <= pre_result_V_24_fu_1244_p2(5 downto 5);
    tmp_414_fu_1481_p4 <= lsb_index_2_fu_1475_p2(31 downto 1);
    tmp_415_fu_1543_p3 <= lsb_index_2_fu_1475_p2(31 downto 31);
    tmp_417_fu_1743_p3 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out(31 downto 31);
    tmp_418_fu_1817_p3 <= pre_result_V_32_fu_1811_p2(24 downto 24);
    tmp_419_fu_1835_p3 <= pre_result_V_32_fu_1811_p2(17 downto 17);
    tmp_420_fu_1843_p3 <= pre_result_V_32_fu_1811_p2(14 downto 14);
    tmp_421_fu_1861_p3 <= pre_result_V_32_fu_1811_p2(7 downto 7);
    tmp_422_fu_1869_p3 <= pre_result_V_32_fu_1811_p2(5 downto 5);
    tmp_423_fu_2048_p4 <= lsb_index_3_fu_2042_p2(31 downto 1);
    tmp_424_fu_2110_p3 <= lsb_index_3_fu_2042_p2(31 downto 31);
    tmp_426_fu_2310_p3 <= reg_566(31 downto 31);
    tmp_427_fu_2385_p3 <= pre_result_V_39_fu_2379_p2(24 downto 24);
    tmp_428_fu_2403_p3 <= pre_result_V_39_fu_2379_p2(17 downto 17);
    tmp_429_fu_2411_p3 <= pre_result_V_39_fu_2379_p2(14 downto 14);
    tmp_430_fu_2429_p3 <= pre_result_V_39_fu_2379_p2(7 downto 7);
    tmp_431_fu_2437_p3 <= pre_result_V_39_fu_2379_p2(5 downto 5);
    tmp_432_fu_2616_p4 <= lsb_index_4_fu_2610_p2(31 downto 1);
    tmp_433_fu_2678_p3 <= lsb_index_4_fu_2610_p2(31 downto 31);
    tmp_435_fu_2878_p3 <= reg_571(31 downto 31);
    tmp_436_fu_2932_p3 <= reg_566(31 downto 31);
    tmp_437_fu_2986_p3 <= reg_571(31 downto 31);
    tmp_438_fu_3041_p3 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q1(31 downto 31);
    tmp_45_fu_615_p4 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out(30 downto 1);
    tmp_46_fu_686_p4 <= pre_result_V_18_fu_672_p2(21 downto 19);
    tmp_47_fu_712_p4 <= pre_result_V_18_fu_672_p2(12 downto 11);
    tmp_48_fu_738_p4 <= pre_result_V_18_fu_672_p2(3 downto 2);
    tmp_49_fu_798_p4 <= pre_result_V_19_fu_792_p2(16 downto 14);
    tmp_50_fu_808_p4 <= pre_result_V_19_fu_792_p2(12 downto 7);
    tmp_51_fu_818_p4 <= pre_result_V_19_fu_792_p2(3 downto 2);
    tmp_52_fu_1187_p4 <= grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out(30 downto 1);
    tmp_53_fu_1258_p4 <= pre_result_V_24_fu_1244_p2(21 downto 19);
    tmp_54_fu_1284_p4 <= pre_result_V_24_fu_1244_p2(12 downto 11);
    tmp_55_fu_1310_p4 <= pre_result_V_24_fu_1244_p2(3 downto 2);
    tmp_56_fu_1370_p4 <= pre_result_V_28_fu_1364_p2(16 downto 14);
    tmp_57_fu_1380_p4 <= pre_result_V_28_fu_1364_p2(12 downto 7);
    tmp_58_fu_1390_p4 <= pre_result_V_28_fu_1364_p2(3 downto 2);
    tmp_59_fu_1754_p4 <= reg_566(30 downto 1);
    tmp_60_fu_1825_p4 <= pre_result_V_32_fu_1811_p2(21 downto 19);
    tmp_61_fu_1851_p4 <= pre_result_V_32_fu_1811_p2(12 downto 11);
    tmp_62_fu_1877_p4 <= pre_result_V_32_fu_1811_p2(3 downto 2);
    tmp_63_fu_1937_p4 <= pre_result_V_33_fu_1931_p2(16 downto 14);
    tmp_64_fu_1947_p4 <= pre_result_V_33_fu_1931_p2(12 downto 7);
    tmp_65_fu_1957_p4 <= pre_result_V_33_fu_1931_p2(3 downto 2);
    tmp_66_fu_2322_p4 <= reg_571(30 downto 1);
    tmp_67_fu_2393_p4 <= pre_result_V_39_fu_2379_p2(21 downto 19);
    tmp_68_fu_2419_p4 <= pre_result_V_39_fu_2379_p2(12 downto 11);
    tmp_69_fu_2445_p4 <= pre_result_V_39_fu_2379_p2(3 downto 2);
    tmp_70_fu_2505_p4 <= pre_result_V_40_fu_2499_p2(16 downto 14);
    tmp_71_fu_2515_p4 <= pre_result_V_40_fu_2499_p2(12 downto 7);
    tmp_72_fu_2525_p4 <= pre_result_V_40_fu_2499_p2(3 downto 2);
    tmp_73_fu_2890_p4 <= reg_566(30 downto 1);
    tmp_74_fu_2944_p4 <= reg_571(30 downto 1);
    tmp_75_fu_2998_p4 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q1(30 downto 1);
    tmp_76_fu_3053_p4 <= rngMT19937ICN_uniformRNG_mt_even_0_V_q0(30 downto 1);
    tmp_V_1_fu_1197_p3 <= (tmp_408_fu_1175_p3 & tmp_52_fu_1187_p4);
    tmp_V_2_fu_1764_p3 <= (tmp_417_fu_1743_p3 & tmp_59_fu_1754_p4);
    tmp_V_3_fu_2332_p3 <= (tmp_426_fu_2310_p3 & tmp_66_fu_2322_p4);
    tmp_V_4_fu_2900_p3 <= (tmp_435_fu_2878_p3 & tmp_73_fu_2890_p4);
    tmp_V_5_fu_2954_p3 <= (tmp_436_fu_2932_p3 & tmp_74_fu_2944_p4);
    tmp_V_6_fu_3008_p3 <= (tmp_437_fu_2986_p3 & tmp_75_fu_2998_p4);
    tmp_V_7_fu_3063_p3 <= (tmp_438_fu_3041_p3 & tmp_76_fu_3053_p4);
    tmp_V_fu_625_p3 <= (tmp_399_fu_603_p3 & tmp_45_fu_615_p4);
    tmp_fu_1116_p3 <= (ap_const_lv1_0 & select_ln968_fu_1108_p3);
    tmp_s_fu_1684_p3 <= (ap_const_lv1_0 & select_ln968_2_fu_1676_p3);
    trunc_ln1542_2_fu_1320_p1 <= pre_result_V_24_fu_1244_p2(1 - 1 downto 0);
    trunc_ln1542_3_fu_1887_p1 <= pre_result_V_32_fu_1811_p2(1 - 1 downto 0);
    trunc_ln1542_4_fu_2455_p1 <= pre_result_V_39_fu_2379_p2(1 - 1 downto 0);
    trunc_ln1542_fu_748_p1 <= pre_result_V_18_fu_672_p2(1 - 1 downto 0);
    trunc_ln54_1_fu_1709_p4 <= m_18_fu_1636_p2(52 downto 1);
    trunc_ln54_2_fu_2276_p4 <= m_22_fu_2203_p2(52 downto 1);
    trunc_ln54_3_fu_2844_p4 <= m_26_fu_2771_p2(52 downto 1);
    trunc_ln946_2_fu_1465_p1 <= l_2_fu_1457_p3(11 - 1 downto 0);
    trunc_ln946_3_fu_2032_p1 <= l_3_fu_2024_p3(11 - 1 downto 0);
    trunc_ln946_4_fu_2600_p1 <= l_4_fu_2592_p3(11 - 1 downto 0);
    trunc_ln946_fu_894_p1 <= l_fu_886_p3(11 - 1 downto 0);
    trunc_ln950_2_fu_1500_p1 <= sub_ln947_2_fu_1469_p2(6 - 1 downto 0);
    trunc_ln950_3_fu_2067_p1 <= sub_ln947_3_fu_2036_p2(6 - 1 downto 0);
    trunc_ln950_4_fu_2635_p1 <= sub_ln947_4_fu_2604_p2(6 - 1 downto 0);
    trunc_ln950_fu_930_p1 <= sub_ln947_fu_898_p2(6 - 1 downto 0);
    trunc_ln_fu_1141_p4 <= m_13_fu_1068_p2(52 downto 1);
    xor_ln1544_10_fu_2352_p2 <= (zext_ln1043_4_fu_2340_p1 xor select_ln722_4_fu_2344_p3);
    xor_ln1544_12_fu_2920_p2 <= (zext_ln1043_5_fu_2908_p1 xor select_ln722_5_fu_2912_p3);
    xor_ln1544_14_fu_2974_p2 <= (zext_ln1043_6_fu_2962_p1 xor select_ln722_6_fu_2966_p3);
    xor_ln1544_16_fu_3028_p2 <= (zext_ln1043_7_fu_3016_p1 xor select_ln722_7_fu_3020_p3);
    xor_ln1544_18_fu_3083_p2 <= (zext_ln1043_8_fu_3071_p1 xor select_ln722_8_fu_3075_p3);
    xor_ln1544_6_fu_1217_p2 <= (zext_ln1043_2_fu_1205_p1 xor select_ln722_2_fu_1209_p3);
    xor_ln1544_8_fu_1784_p2 <= (zext_ln1043_3_fu_1772_p1 xor select_ln722_3_fu_1776_p3);
    xor_ln1544_fu_645_p2 <= (select_ln722_fu_637_p3 xor grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out);
    xor_ln952_2_fu_1551_p2 <= (tmp_415_fu_1543_p3 xor ap_const_lv1_1);
    xor_ln952_3_fu_2118_p2 <= (tmp_424_fu_2110_p3 xor ap_const_lv1_1);
    xor_ln952_4_fu_2686_p2 <= (tmp_433_fu_2678_p3 xor ap_const_lv1_1);
    xor_ln952_fu_982_p2 <= (tmp_406_fu_974_p3 xor ap_const_lv1_1);
    zext_ln1043_2_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_1_fu_1197_p3),32));
    zext_ln1043_3_fu_1772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_2_fu_1764_p3),32));
    zext_ln1043_4_fu_2340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_3_fu_2332_p3),32));
    zext_ln1043_5_fu_2908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_fu_2900_p3),32));
    zext_ln1043_6_fu_2962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_5_fu_2954_p3),32));
    zext_ln1043_7_fu_3016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_6_fu_3008_p3),32));
    zext_ln1043_8_fu_3071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_7_fu_3063_p3),32));
    zext_ln1043_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_fu_625_p3),32));
    zext_ln1691_10_fu_2567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_19_fu_2557_p4),32));
    zext_ln1691_4_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_13_fu_850_p4),32));
    zext_ln1691_5_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_14_fu_1230_p4),32));
    zext_ln1691_6_fu_1432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_15_fu_1422_p4),32));
    zext_ln1691_7_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_16_fu_1797_p4),32));
    zext_ln1691_8_fu_1999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_17_fu_1989_p4),32));
    zext_ln1691_9_fu_2375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_18_fu_2365_p4),32));
    zext_ln1691_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_658_p4),32));
    zext_ln950_2_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln950_2_fu_1504_p2),32));
    zext_ln950_3_fu_2077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln950_3_fu_2071_p2),32));
    zext_ln950_4_fu_2645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln950_4_fu_2639_p2),32));
    zext_ln950_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln950_fu_934_p2),32));
    zext_ln960_2_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pre_result_V_reg_3289),64));
    zext_ln960_3_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pre_result_V_48_reg_3314),64));
    zext_ln960_4_fu_2632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pre_result_V_49_reg_3339),64));
    zext_ln960_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pre_result_V_47_fu_864_p2),64));
    zext_ln961_2_fu_1606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln961_2_fu_1600_p2),64));
    zext_ln961_3_fu_2173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln961_3_fu_2167_p2),64));
    zext_ln961_4_fu_2741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln961_4_fu_2735_p2),64));
    zext_ln961_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln961_fu_1032_p2),64));
    zext_ln962_2_fu_1582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln962_2_fu_1576_p2),64));
    zext_ln962_3_fu_2149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln962_3_fu_2143_p2),64));
    zext_ln962_4_fu_2717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln962_4_fu_2711_p2),64));
    zext_ln962_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln962_fu_1008_p2),64));
    zext_ln964_2_fu_1632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln961_5_fu_1616_p3),64));
    zext_ln964_3_fu_2199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln961_7_fu_2183_p3),64));
    zext_ln964_4_fu_2767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln961_9_fu_2751_p3),64));
    zext_ln964_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln961_fu_1048_p3),64));
    zext_ln965_2_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_29_fu_1642_p4),64));
    zext_ln965_3_fu_2219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_30_fu_2209_p4),64));
    zext_ln965_4_fu_2787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_31_fu_2777_p4),64));
    zext_ln965_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_28_fu_1074_p4),64));
end behav;
