C:/Users/micha/OneDrive/Documents/GitHub/FPGA/Practice/clock_Practice/clockPractice_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/micha/OneDrive/Documents/GitHub/FPGA/Practice/clock_Practice/clockPractice_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity clockPractice_tb
-- Compiling architecture Behavioral of clockPractice_tb
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity clockPractice

} {} {}} C:/Users/micha/OneDrive/Documents/GitHub/FPGA/Practice/clock_Practice/clockPractice.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/micha/OneDrive/Documents/GitHub/FPGA/Practice/clock_Practice/clockPractice.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity clockPractice
-- Compiling architecture Behavioral of clockPractice

} {} {}}
