Some basic Digital logic circuits that I created using Verilog with Gate-level, Dataflow and Behavioural modelling
