<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="OutputPort_8h" kind="file" language="C++">
    <compoundname>OutputPort.h</compoundname>
    <includes refid="Port_8h" local="yes">Port.h</includes>
    <includedby refid="ISimulationBlock_8h" local="yes">PySysLinkBase/src/ISimulationBlock.h</includedby>
    <includedby refid="PortLink_8h" local="yes">PySysLinkBase/src/PortLink.h</includedby>
    <includedby refid="OutputPort_8cpp" local="yes">PySysLinkBase/src/PortsAndSignalValues/OutputPort.cpp</includedby>
    <includedby refid="SimulationModel_8h" local="yes">PySysLinkBase/src/SimulationModel.h</includedby>
    <incdepgraph>
      <node id="1">
        <label>PySysLinkBase/src/PortsAndSignalValues/OutputPort.h</label>
        <link refid="OutputPort_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>Port.h</label>
        <link refid="Port_8h_source"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>UnknownTypeSignalValue.h</label>
        <link refid="UnknownTypeSignalValue_8h_source"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
      </node>
      <node id="7">
        <label>functional</label>
      </node>
      <node id="5">
        <label>memory</label>
      </node>
      <node id="6">
        <label>stdexcept</label>
      </node>
      <node id="3">
        <label>string</label>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="7">
        <label>PySysLinkBase/src/BlockTypeSupportPluginLoader.h</label>
        <link refid="BlockTypeSupportPluginLoader_8h_source"/>
      </node>
      <node id="4">
        <label>PySysLinkBase/src/ContinuousAndOde/BasicOdeSolver.h</label>
        <link refid="BasicOdeSolver_8h_source"/>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
      <node id="3">
        <label>PySysLinkBase/src/ContinuousAndOde/ISimulationBlockWithContinuousStates.h</label>
        <link refid="ISimulationBlockWithContinuousStates_8h_source"/>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
      <node id="6">
        <label>PySysLinkBase/src/IBlockFactory.h</label>
        <link refid="IBlockFactory_8h_source"/>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>PySysLinkBase/src/ISimulationBlock.h</label>
        <link refid="ISimulationBlock_8h_source"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="8">
        <label>PySysLinkBase/src/ModelParser.h</label>
        <link refid="ModelParser_8h_source"/>
      </node>
      <node id="9">
        <label>PySysLinkBase/src/PortLink.h</label>
        <link refid="PortLink_8h_source"/>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="1">
        <label>PySysLinkBase/src/PortsAndSignalValues/OutputPort.h</label>
        <link refid="OutputPort_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="5">
        <label>PySysLinkBase/src/SimulationManager.h</label>
        <link refid="SimulationManager_8h_source"/>
      </node>
      <node id="10">
        <label>PySysLinkBase/src/SimulationModel.h</label>
        <link refid="SimulationModel_8h_source"/>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
    <innerclass refid="classPySysLinkBase_1_1OutputPort" prot="public">PySysLinkBase::OutputPort</innerclass>
    <innernamespace refid="namespacePySysLinkBase">PySysLinkBase</innernamespace>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="preprocessor">#ifndef<sp/>SRC_PORTS_AND_SIGNAL_VALUES_OUTPUT_PORT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SRC_PORTS_AND_SIGNAL_VALUES_OUTPUT_PORT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3"><highlight class="normal"></highlight></codeline>
<codeline lineno="4"><highlight class="normal"></highlight></codeline>
<codeline lineno="5"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;Port.h&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight><highlight class="keyword">namespace<sp/></highlight><highlight class="normal">PySysLinkBase</highlight></codeline>
<codeline lineno="8"><highlight class="normal">{</highlight></codeline>
<codeline lineno="9" refid="classPySysLinkBase_1_1OutputPort" refkind="compound"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">class<sp/></highlight><highlight class="normal"><ref refid="classPySysLinkBase_1_1OutputPort" kindref="compound">OutputPort</ref><sp/>:<sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal"><sp/><ref refid="classPySysLinkBase_1_1Port" kindref="compound">Port</ref><sp/>{</highlight></codeline>
<codeline lineno="10"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="11"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="classPySysLinkBase_1_1OutputPort" kindref="compound">OutputPort</ref>(std::shared_ptr&lt;UnknownTypeSignalValue&gt;<sp/>value);</highlight></codeline>
<codeline lineno="12"><highlight class="normal"><sp/><sp/><sp/><sp/>};</highlight></codeline>
<codeline lineno="13"><highlight class="normal">}</highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>SRC_PORTS_AND_SIGNAL_VALUES_OUTPUT_PORT<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="PySysLinkBase/src/PortsAndSignalValues/OutputPort.h"/>
  </compounddef>
</doxygen>
