SET_FLAG DEBUG TRUE
SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx9
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package tqg144
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/tom/Dropbox/DAC/VHDL/DAC/ipcore_dir/
SET_PREFERENCE workingdirectory C:/Users/tom/Dropbox/DAC/VHDL/DAC/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/tom/Dropbox/DAC/VHDL/DAC/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/tom/Dropbox/DAC/VHDL/DAC/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name cic
SET_PARAMETER GUI_Behaviour Coregen
SET_PARAMETER Filter_Type Interpolation
SET_PARAMETER Number_Of_Stages 6
SET_PARAMETER Differential_Delay 1
SET_PARAMETER Number_Of_Channels 1
SET_PARAMETER Sample_Rate_Changes Fixed
SET_PARAMETER Fixed_Or_Initial_Rate 16
SET_PARAMETER Minimum_Rate 16
SET_PARAMETER Maximum_Rate 16
SET_PARAMETER RateSpecification Frequency_Specification
SET_PARAMETER Input_Sample_Frequency 0.3528
SET_PARAMETER Clock_Frequency 45.1584
SET_PARAMETER HardwareOversamplingRate 1
SET_PARAMETER SamplePeriod 16
SET_PARAMETER Response_Magnitude Normalized
SET_PARAMETER Passband_Min 0.0
SET_PARAMETER Stopband_Min 0.5
SET_PARAMETER Passband_Max 0.5
SET_PARAMETER Stopband_Max 1.0
SET_PARAMETER Input_Data_Width 20
SET_PARAMETER Quantization Truncation
SET_PARAMETER Output_Data_Width 24
SET_PARAMETER Use_Xtreme_DSP_Slice true
SET_PARAMETER Use_Streaming_Interface true
SET_PARAMETER ND false
SET_PARAMETER CE false
SET_PARAMETER SCLR false
SET_SIM_PARAMETER c_component_name cic
SET_SIM_PARAMETER c_filter_type 0
SET_SIM_PARAMETER c_num_stages 6
SET_SIM_PARAMETER c_diff_delay 1
SET_SIM_PARAMETER c_rate 16
SET_SIM_PARAMETER c_input_width 20
SET_SIM_PARAMETER c_output_width 24
SET_SIM_PARAMETER c_use_dsp 1
SET_SIM_PARAMETER c_has_rounding 0
SET_SIM_PARAMETER c_num_channels 1
SET_SIM_PARAMETER c_rate_type 0
SET_SIM_PARAMETER c_min_rate 16
SET_SIM_PARAMETER c_max_rate 16
SET_SIM_PARAMETER c_sample_freq 1
SET_SIM_PARAMETER c_clk_freq 128
SET_SIM_PARAMETER c_has_ce 0
SET_SIM_PARAMETER c_has_sclr 0
SET_SIM_PARAMETER c_has_nd 0
SET_SIM_PARAMETER c_use_streaming_interface 1
SET_SIM_PARAMETER c_family spartan6
SET_SIM_PARAMETER c_xdevicefamily spartan6
SET_SIM_PARAMETER c_c1 21
SET_SIM_PARAMETER c_c2 22
SET_SIM_PARAMETER c_c3 23
SET_SIM_PARAMETER c_c4 24
SET_SIM_PARAMETER c_c5 25
SET_SIM_PARAMETER c_c6 25
SET_SIM_PARAMETER c_i1 25
SET_SIM_PARAMETER c_i2 28
SET_SIM_PARAMETER c_i3 31
SET_SIM_PARAMETER c_i4 34
SET_SIM_PARAMETER c_i5 37
SET_SIM_PARAMETER c_i6 40
SET_CORE_NAME CIC Compiler
SET_CORE_VERSION 2.0
SET_CORE_VLNV xilinx.com:ip:cic_compiler:2.0
SET_CORE_CLASS com.xilinx.ip.cic_compiler_v2_0.cic_compiler_v2_0
SET_CORE_PATH C:/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cic_compiler_v2_0
SET_CORE_GUIPATH C:/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cic_compiler_v2_0/gui/cic_compiler_v2_0.tcl
SET_CORE_DATASHEET C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v2_0\doc\cic_compiler_ds613.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v2_0\doc\cic_compiler_ds613.pdf><cic_compiler_ds613.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v2_0\doc\cic_compiler_v2_0_vinfo.html><cic_compiler_v2_0_vinfo.html>
