<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HERMESS Signal Pocessing Software: DMA2D_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HERMESS Signal Pocessing Software
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_d_m_a2_d___type_def.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_d_m_a2_d___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">DMA2D_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f779xx.html">Stm32f779xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA2D Controller.  
 <a href="struct_d_m_a2_d___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f779xx_8h_source.html">stm32f779xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:afb0ef686f69afae3e9614a9b30558dcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a></td></tr>
<tr class="separator:afb0ef686f69afae3e9614a9b30558dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ffbd962bae5def253311b5b385cd07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a03ffbd962bae5def253311b5b385cd07">ISR</a></td></tr>
<tr class="separator:a03ffbd962bae5def253311b5b385cd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede126199a74ea2a7477c1361537f3c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#aede126199a74ea2a7477c1361537f3c4">IFCR</a></td></tr>
<tr class="separator:aede126199a74ea2a7477c1361537f3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6597d73722df5394be67c0ac22fe66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a8f6597d73722df5394be67c0ac22fe66">FGMAR</a></td></tr>
<tr class="separator:a8f6597d73722df5394be67c0ac22fe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1b3799763c47fefd4772f10b7df91b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a9a1b3799763c47fefd4772f10b7df91b">FGOR</a></td></tr>
<tr class="separator:a9a1b3799763c47fefd4772f10b7df91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9d6051b0db4c369c7aa77c0c8740d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a9d9d6051b0db4c369c7aa77c0c8740d0">BGMAR</a></td></tr>
<tr class="separator:a9d9d6051b0db4c369c7aa77c0c8740d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ae9fddd0bab5c8938015a540e6371e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a93ae9fddd0bab5c8938015a540e6371e">BGOR</a></td></tr>
<tr class="separator:a93ae9fddd0bab5c8938015a540e6371e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98f793825b09b2b70300582d2f8a9fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a></td></tr>
<tr class="separator:ae98f793825b09b2b70300582d2f8a9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2ca425d2b5655573fd89bca5efb272"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a></td></tr>
<tr class="separator:a8e2ca425d2b5655573fd89bca5efb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2469616cbbe6a9e9afa1b943f326add0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a></td></tr>
<tr class="separator:a2469616cbbe6a9e9afa1b943f326add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dad401dfd995251a189d457bc6a5ebd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a></td></tr>
<tr class="separator:a9dad401dfd995251a189d457bc6a5ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbd6e3f06436d655b464e1ea804ea31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#afdbd6e3f06436d655b464e1ea804ea31">FGCMAR</a></td></tr>
<tr class="separator:afdbd6e3f06436d655b464e1ea804ea31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6a846a09e204c29664759983853ec0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a7b6a846a09e204c29664759983853ec0">BGCMAR</a></td></tr>
<tr class="separator:a7b6a846a09e204c29664759983853ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f9ee49cd295305a56ac58b96d11ded"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a></td></tr>
<tr class="separator:a50f9ee49cd295305a56ac58b96d11ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07566e4390ac1c55a3fd7f58dd6e33c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a07566e4390ac1c55a3fd7f58dd6e33c6">OCOLR</a></td></tr>
<tr class="separator:a07566e4390ac1c55a3fd7f58dd6e33c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ecac7187f1a8fcd108b14abdfb4934d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a4ecac7187f1a8fcd108b14abdfb4934d">OMAR</a></td></tr>
<tr class="separator:a4ecac7187f1a8fcd108b14abdfb4934d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118208b8645815a2aa670e92d6277199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a118208b8645815a2aa670e92d6277199">OOR</a></td></tr>
<tr class="separator:a118208b8645815a2aa670e92d6277199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a187a30051332f029676b6ecd36167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a96a187a30051332f029676b6ecd36167">NLR</a></td></tr>
<tr class="separator:a96a187a30051332f029676b6ecd36167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78b34a419d5a35c5504f1818ef9f122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#aa78b34a419d5a35c5504f1818ef9f122">LWR</a></td></tr>
<tr class="separator:aa78b34a419d5a35c5504f1818ef9f122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5f5a73a2c943723044960897daccc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a5e5f5a73a2c943723044960897daccc3">AMTCR</a></td></tr>
<tr class="separator:a5e5f5a73a2c943723044960897daccc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996362d8114c5c841da6c763b0df3df1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a996362d8114c5c841da6c763b0df3df1">RESERVED</a> [236]</td></tr>
<tr class="separator:a996362d8114c5c841da6c763b0df3df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8c1dc3470960b18ec9e3c358d0b0ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a4f8c1dc3470960b18ec9e3c358d0b0ad">FGCLUT</a> [256]</td></tr>
<tr class="separator:a4f8c1dc3470960b18ec9e3c358d0b0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee6a30b394faf8442becbfa8b737413"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a2ee6a30b394faf8442becbfa8b737413">BGCLUT</a> [256]</td></tr>
<tr class="separator:a2ee6a30b394faf8442becbfa8b737413"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA2D Controller. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a5e5f5a73a2c943723044960897daccc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e5f5a73a2c943723044960897daccc3">&#9670;&nbsp;</a></span>AMTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::AMTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C </p>

</div>
</div>
<a id="a2ee6a30b394faf8442becbfa8b737413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee6a30b394faf8442becbfa8b737413">&#9670;&nbsp;</a></span>BGCLUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGCLUT[256]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background CLUT, Address offset:800-BFF </p>

</div>
</div>
<a id="a7b6a846a09e204c29664759983853ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6a846a09e204c29664759983853ec0">&#9670;&nbsp;</a></span>BGCMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGCMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background CLUT Memory Address Register, Address offset: 0x30 </p>

</div>
</div>
<a id="a9dad401dfd995251a189d457bc6a5ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dad401dfd995251a189d457bc6a5ebd">&#9670;&nbsp;</a></span>BGCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Color Register, Address offset: 0x28 </p>

</div>
</div>
<a id="a9d9d6051b0db4c369c7aa77c0c8740d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9d6051b0db4c369c7aa77c0c8740d0">&#9670;&nbsp;</a></span>BGMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Memory Address Register, Address offset: 0x14 </p>

</div>
</div>
<a id="a93ae9fddd0bab5c8938015a540e6371e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ae9fddd0bab5c8938015a540e6371e">&#9670;&nbsp;</a></span>BGOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Offset Register, Address offset: 0x18 </p>

</div>
</div>
<a id="a2469616cbbe6a9e9afa1b943f326add0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2469616cbbe6a9e9afa1b943f326add0">&#9670;&nbsp;</a></span>BGPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background PFC Control Register, Address offset: 0x24 </p>

</div>
</div>
<a id="afb0ef686f69afae3e9614a9b30558dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0ef686f69afae3e9614a9b30558dcf">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Control Register, Address offset: 0x00 </p>

</div>
</div>
<a id="a4f8c1dc3470960b18ec9e3c358d0b0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8c1dc3470960b18ec9e3c358d0b0ad">&#9670;&nbsp;</a></span>FGCLUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGCLUT[256]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground CLUT, Address offset:400-7FF </p>

</div>
</div>
<a id="afdbd6e3f06436d655b464e1ea804ea31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbd6e3f06436d655b464e1ea804ea31">&#9670;&nbsp;</a></span>FGCMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGCMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C </p>

</div>
</div>
<a id="a8e2ca425d2b5655573fd89bca5efb272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2ca425d2b5655573fd89bca5efb272">&#9670;&nbsp;</a></span>FGCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Color Register, Address offset: 0x20 </p>

</div>
</div>
<a id="a8f6597d73722df5394be67c0ac22fe66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6597d73722df5394be67c0ac22fe66">&#9670;&nbsp;</a></span>FGMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Memory Address Register, Address offset: 0x0C </p>

</div>
</div>
<a id="a9a1b3799763c47fefd4772f10b7df91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1b3799763c47fefd4772f10b7df91b">&#9670;&nbsp;</a></span>FGOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Offset Register, Address offset: 0x10 </p>

</div>
</div>
<a id="ae98f793825b09b2b70300582d2f8a9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98f793825b09b2b70300582d2f8a9fe">&#9670;&nbsp;</a></span>FGPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground PFC Control Register, Address offset: 0x1C </p>

</div>
</div>
<a id="aede126199a74ea2a7477c1361537f3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede126199a74ea2a7477c1361537f3c4">&#9670;&nbsp;</a></span>IFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::IFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Interrupt Flag Clear Register, Address offset: 0x08 </p>

</div>
</div>
<a id="a03ffbd962bae5def253311b5b385cd07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ffbd962bae5def253311b5b385cd07">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Interrupt Status Register, Address offset: 0x04 </p>

</div>
</div>
<a id="aa78b34a419d5a35c5504f1818ef9f122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78b34a419d5a35c5504f1818ef9f122">&#9670;&nbsp;</a></span>LWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::LWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Line Watermark Register, Address offset: 0x48 </p>

</div>
</div>
<a id="a96a187a30051332f029676b6ecd36167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a187a30051332f029676b6ecd36167">&#9670;&nbsp;</a></span>NLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::NLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Number of Line Register, Address offset: 0x44 </p>

</div>
</div>
<a id="a07566e4390ac1c55a3fd7f58dd6e33c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07566e4390ac1c55a3fd7f58dd6e33c6">&#9670;&nbsp;</a></span>OCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::OCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Color Register, Address offset: 0x38 </p>

</div>
</div>
<a id="a4ecac7187f1a8fcd108b14abdfb4934d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ecac7187f1a8fcd108b14abdfb4934d">&#9670;&nbsp;</a></span>OMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::OMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Memory Address Register, Address offset: 0x3C </p>

</div>
</div>
<a id="a118208b8645815a2aa670e92d6277199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118208b8645815a2aa670e92d6277199">&#9670;&nbsp;</a></span>OOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::OOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Offset Register, Address offset: 0x40 </p>

</div>
</div>
<a id="a50f9ee49cd295305a56ac58b96d11ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f9ee49cd295305a56ac58b96d11ded">&#9670;&nbsp;</a></span>OPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::OPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output PFC Control Register, Address offset: 0x34 </p>

</div>
</div>
<a id="a996362d8114c5c841da6c763b0df3df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a996362d8114c5c841da6c763b0df3df1">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA2D_TypeDef::RESERVED[236]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x50-0x3FF </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/HERMESS_SPSoftware/MicroController/Cube/Drivers/CMSIS/Device/ST/STM32F7xx/Include/<a class="el" href="stm32f779xx_8h_source.html">stm32f779xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
