

================================================================
== Vitis HLS Report for 'ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP'
================================================================
* Date:           Mon Mar 10 15:36:40 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      264|      264|  2.640 us|  2.640 us|  264|  264|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7  |      262|      262|         8|          1|          1|   256|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [tools.cpp:742]   --->   Operation 11 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [tools.cpp:740]   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [tools.cpp:737]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [tools.cpp:734]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten54 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%M_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M_2"   --->   Operation 18 'read' 'M_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound24"   --->   Operation 19 'read' 'bound24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_1"   --->   Operation 20 'read' 'output_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound37_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound37"   --->   Operation 21 'read' 'bound37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bound24_cast = zext i32 %bound24_read"   --->   Operation 22 'zext' 'bound24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_BUS, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 5000, void @empty_9, void @empty_12, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_0, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_OUT_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten54"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 41 [1/1] (0.36ns)   --->   "%store_ln734 = store i32 0, i32 %i" [tools.cpp:734]   --->   Operation 41 'store' 'store_ln734' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 42 [1/1] (0.36ns)   --->   "%store_ln0 = store i33 0, i33 %indvar_flatten32"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 43 [1/1] (0.36ns)   --->   "%store_ln737 = store i28 0, i28 %j" [tools.cpp:737]   --->   Operation 43 'store' 'store_ln737' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 44 [1/1] (0.36ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten19"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 45 [1/1] (0.36ns)   --->   "%store_ln740 = store i3 0, i3 %y" [tools.cpp:740]   --->   Operation 45 'store' 'store_ln740' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 46 [1/1] (0.36ns)   --->   "%store_ln742 = store i3 0, i3 %s" [tools.cpp:742]   --->   Operation 46 'store' 'store_ln742' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i6 %indvar_flatten19" [tools.cpp:740]   --->   Operation 48 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i33 %indvar_flatten32" [tools.cpp:737]   --->   Operation 49 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten54_load = load i64 %indvar_flatten54" [tools.cpp:734]   --->   Operation 50 'load' 'indvar_flatten54_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.96ns)   --->   "%icmp_ln734 = icmp_eq  i64 %indvar_flatten54_load, i64 %bound37_read" [tools.cpp:734]   --->   Operation 51 'icmp' 'icmp_ln734' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.96ns)   --->   "%add_ln734 = add i64 %indvar_flatten54_load, i64 1" [tools.cpp:734]   --->   Operation 52 'add' 'add_ln734' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %icmp_ln734, void %for.inc75.loopexit, void %if.end.loopexit.exitStub" [tools.cpp:734]   --->   Operation 53 'br' 'br_ln734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%s_load = load i3 %s" [tools.cpp:740]   --->   Operation 54 'load' 's_load' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%y_load = load i3 %y" [tools.cpp:737]   --->   Operation 55 'load' 'y_load' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%j_load = load i28 %j" [tools.cpp:734]   --->   Operation 56 'load' 'j_load' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [tools.cpp:734]   --->   Operation 57 'load' 'i_load' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.79ns)   --->   "%i_2 = add i32 %i_load, i32 1" [tools.cpp:734]   --->   Operation 58 'add' 'i_2' <Predicate = (!icmp_ln734)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%icmp_ln737 = icmp_eq  i33 %indvar_flatten32_load, i33 %bound24_cast" [tools.cpp:737]   --->   Operation 61 'icmp' 'icmp_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.30ns)   --->   "%select_ln734 = select i1 %icmp_ln737, i28 0, i28 %j_load" [tools.cpp:734]   --->   Operation 62 'select' 'select_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.11ns)   --->   "%xor_ln734 = xor i1 %icmp_ln737, i1 1" [tools.cpp:734]   --->   Operation 63 'xor' 'xor_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.52ns)   --->   "%icmp_ln742 = icmp_eq  i3 %s_load, i3 4" [tools.cpp:742]   --->   Operation 64 'icmp' 'icmp_ln742' <Predicate = (!icmp_ln734)> <Delay = 0.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.64ns)   --->   "%icmp_ln740 = icmp_eq  i6 %indvar_flatten19_load, i6 16" [tools.cpp:740]   --->   Operation 65 'icmp' 'icmp_ln740' <Predicate = (!icmp_ln734)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.11ns)   --->   "%and_ln734_1 = and i1 %icmp_ln740, i1 %xor_ln734" [tools.cpp:734]   --->   Operation 66 'and' 'and_ln734_1' <Predicate = (!icmp_ln734)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.21ns)   --->   "%select_ln734_1 = select i1 %icmp_ln737, i32 %i_2, i32 %i_load" [tools.cpp:734]   --->   Operation 67 'select' 'select_ln734_1' <Predicate = (!icmp_ln734)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.77ns)   --->   "%add_ln737 = add i28 %select_ln734, i28 1" [tools.cpp:737]   --->   Operation 68 'add' 'add_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.11ns)   --->   "%or_ln737 = or i1 %and_ln734_1, i1 %icmp_ln737" [tools.cpp:737]   --->   Operation 69 'or' 'or_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.25ns)   --->   "%select_ln737 = select i1 %or_ln737, i3 0, i3 %y_load" [tools.cpp:737]   --->   Operation 70 'select' 'select_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln737)   --->   "%xor_ln737 = xor i1 %icmp_ln740, i1 1" [tools.cpp:737]   --->   Operation 71 'xor' 'xor_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln737)   --->   "%or_ln737_1 = or i1 %icmp_ln737, i1 %xor_ln737" [tools.cpp:737]   --->   Operation 72 'or' 'or_ln737_1' <Predicate = (!icmp_ln734)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln737)   --->   "%and_ln734 = and i1 %or_ln737_1, i1 %xor_ln734" [tools.cpp:734]   --->   Operation 73 'and' 'and_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.11ns) (out node of the LUT)   --->   "%and_ln737 = and i1 %and_ln734, i1 %icmp_ln742" [tools.cpp:737]   --->   Operation 74 'and' 'and_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.30ns)   --->   "%select_ln737_1 = select i1 %and_ln734_1, i28 %add_ln737, i28 %select_ln734" [tools.cpp:737]   --->   Operation 75 'select' 'select_ln737_1' <Predicate = (!icmp_ln734)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.52ns)   --->   "%add_ln740 = add i3 %select_ln737, i3 1" [tools.cpp:740]   --->   Operation 76 'add' 'add_ln740' <Predicate = (!icmp_ln734)> <Delay = 0.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln740)   --->   "%or_ln740 = or i1 %and_ln737, i1 %and_ln734_1" [tools.cpp:740]   --->   Operation 77 'or' 'or_ln740' <Predicate = (!icmp_ln734)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln740)   --->   "%or_ln740_1 = or i1 %or_ln740, i1 %icmp_ln737" [tools.cpp:740]   --->   Operation 78 'or' 'or_ln740_1' <Predicate = (!icmp_ln734)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln740 = select i1 %or_ln740_1, i3 0, i3 %s_load" [tools.cpp:740]   --->   Operation 79 'select' 'select_ln740' <Predicate = (!icmp_ln734)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.25ns)   --->   "%select_ln740_1 = select i1 %and_ln737, i3 %add_ln740, i3 %select_ln737" [tools.cpp:740]   --->   Operation 80 'select' 'select_ln740_1' <Predicate = (!icmp_ln734)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.73ns)   --->   "%mul58 = mul i32 %M_2_read, i32 %select_ln734_1" [tools.cpp:734]   --->   Operation 81 'mul' 'mul58' <Predicate = (!icmp_ln734)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %select_ln737_1, i4 0" [tools.cpp:737]   --->   Operation 82 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty_999 = trunc i3 %select_ln740_1" [tools.cpp:740]   --->   Operation 83 'trunc' 'empty_999' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln742 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:742]   --->   Operation 84 'specpipeline' 'specpipeline_ln742' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln744 = trunc i3 %select_ln740" [tools.cpp:744]   --->   Operation 85 'trunc' 'trunc_ln744' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln744, i2 %empty_999" [tools.cpp:744]   --->   Operation 86 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.66ns)   --->   "%switch_ln744 = switch i4 %or_ln, void %V.i.i231.case.15, i4 0, void %V.i.i231.case.0, i4 1, void %V.i.i231.case.1, i4 2, void %V.i.i231.case.2, i4 3, void %V.i.i231.case.3, i4 4, void %V.i.i231.case.4, i4 5, void %V.i.i231.case.5, i4 6, void %V.i.i231.case.6, i4 7, void %V.i.i231.case.7, i4 8, void %V.i.i231.case.8, i4 9, void %V.i.i231.case.9, i4 10, void %V.i.i231.case.10, i4 11, void %V.i.i231.case.11, i4 12, void %V.i.i231.case.12, i4 13, void %V.i.i231.case.13, i4 14, void %V.i.i231.case.14" [tools.cpp:744]   --->   Operation 87 'switch' 'switch_ln744' <Predicate = (!icmp_ln734)> <Delay = 0.66>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln744 = add i32 %tmp_s, i32 %mul58" [tools.cpp:744]   --->   Operation 88 'add' 'add_ln744' <Predicate = (!icmp_ln734)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i4 %or_ln" [tools.cpp:744]   --->   Operation 89 'zext' 'zext_ln744' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.65ns) (root node of TernaryAdder)   --->   "%add_ln744_1 = add i32 %zext_ln744, i32 %add_ln744" [tools.cpp:744]   --->   Operation 90 'add' 'add_ln744_1' <Predicate = (!icmp_ln734)> <Delay = 0.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln744_1, i2 0" [tools.cpp:744]   --->   Operation 91 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln744_1 = zext i34 %shl_ln1" [tools.cpp:744]   --->   Operation 92 'zext' 'zext_ln744_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.96ns)   --->   "%add_ln744_2 = add i64 %output_1_read, i64 %zext_ln744_1" [tools.cpp:744]   --->   Operation 93 'add' 'add_ln744_2' <Predicate = (!icmp_ln734)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln744_2, i32 2, i32 63" [tools.cpp:744]   --->   Operation 94 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln744 = sext i62 %trunc_ln5" [tools.cpp:744]   --->   Operation 95 'sext' 'sext_ln744' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%OUTPUT_BUS_addr = getelementptr i32 %OUTPUT_BUS, i64 %sext_ln744" [tools.cpp:744]   --->   Operation 96 'getelementptr' 'OUTPUT_BUS_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.52ns)   --->   "%add_ln742 = add i3 %select_ln740, i3 1" [tools.cpp:742]   --->   Operation 97 'add' 'add_ln742' <Predicate = (!icmp_ln734)> <Delay = 0.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.64ns)   --->   "%add_ln740_1 = add i6 %indvar_flatten19_load, i6 1" [tools.cpp:740]   --->   Operation 98 'add' 'add_ln740_1' <Predicate = (!icmp_ln734)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.26ns)   --->   "%select_ln740_2 = select i1 %or_ln737, i6 1, i6 %add_ln740_1" [tools.cpp:740]   --->   Operation 99 'select' 'select_ln740_2' <Predicate = (!icmp_ln734)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.80ns)   --->   "%add_ln737_1 = add i33 %indvar_flatten32_load, i33 1" [tools.cpp:737]   --->   Operation 100 'add' 'add_ln737_1' <Predicate = (!icmp_ln734)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.23ns)   --->   "%select_ln737_2 = select i1 %icmp_ln737, i33 1, i33 %add_ln737_1" [tools.cpp:737]   --->   Operation 101 'select' 'select_ln737_2' <Predicate = (!icmp_ln734)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.36ns)   --->   "%store_ln734 = store i64 %add_ln734, i64 %indvar_flatten54" [tools.cpp:734]   --->   Operation 102 'store' 'store_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.36>
ST_2 : Operation 103 [1/1] (0.36ns)   --->   "%store_ln734 = store i32 %select_ln734_1, i32 %i" [tools.cpp:734]   --->   Operation 103 'store' 'store_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.36>
ST_2 : Operation 104 [1/1] (0.36ns)   --->   "%store_ln737 = store i33 %select_ln737_2, i33 %indvar_flatten32" [tools.cpp:737]   --->   Operation 104 'store' 'store_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.36>
ST_2 : Operation 105 [1/1] (0.36ns)   --->   "%store_ln737 = store i28 %select_ln737_1, i28 %j" [tools.cpp:737]   --->   Operation 105 'store' 'store_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.36>
ST_2 : Operation 106 [1/1] (0.36ns)   --->   "%store_ln740 = store i6 %select_ln740_2, i6 %indvar_flatten19" [tools.cpp:740]   --->   Operation 106 'store' 'store_ln740' <Predicate = (!icmp_ln734)> <Delay = 0.36>
ST_2 : Operation 107 [1/1] (0.36ns)   --->   "%store_ln740 = store i3 %select_ln740_1, i3 %y" [tools.cpp:740]   --->   Operation 107 'store' 'store_ln740' <Predicate = (!icmp_ln734)> <Delay = 0.36>
ST_2 : Operation 108 [1/1] (0.36ns)   --->   "%store_ln742 = store i3 %add_ln742, i3 %s" [tools.cpp:742]   --->   Operation 108 'store' 'store_ln742' <Predicate = (!icmp_ln734)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 109 [1/1] (1.52ns)   --->   "%MM_OUT_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_14" [tools.cpp:744]   --->   Operation 109 'read' 'MM_OUT_14_read' <Predicate = (!icmp_ln734 & or_ln == 14)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 110 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 110 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 14)> <Delay = 0.45>
ST_3 : Operation 111 [1/1] (1.52ns)   --->   "%MM_OUT_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_13" [tools.cpp:744]   --->   Operation 111 'read' 'MM_OUT_13_read' <Predicate = (!icmp_ln734 & or_ln == 13)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 112 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 112 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 13)> <Delay = 0.45>
ST_3 : Operation 113 [1/1] (1.52ns)   --->   "%MM_OUT_12_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_12" [tools.cpp:744]   --->   Operation 113 'read' 'MM_OUT_12_read' <Predicate = (!icmp_ln734 & or_ln == 12)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 114 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 114 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 12)> <Delay = 0.45>
ST_3 : Operation 115 [1/1] (1.52ns)   --->   "%MM_OUT_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_11" [tools.cpp:744]   --->   Operation 115 'read' 'MM_OUT_11_read' <Predicate = (!icmp_ln734 & or_ln == 11)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 116 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 116 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 11)> <Delay = 0.45>
ST_3 : Operation 117 [1/1] (1.52ns)   --->   "%MM_OUT_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_10" [tools.cpp:744]   --->   Operation 117 'read' 'MM_OUT_10_read' <Predicate = (!icmp_ln734 & or_ln == 10)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 118 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 118 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 10)> <Delay = 0.45>
ST_3 : Operation 119 [1/1] (1.52ns)   --->   "%MM_OUT_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_9" [tools.cpp:744]   --->   Operation 119 'read' 'MM_OUT_9_read' <Predicate = (!icmp_ln734 & or_ln == 9)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 120 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 120 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 9)> <Delay = 0.45>
ST_3 : Operation 121 [1/1] (1.52ns)   --->   "%MM_OUT_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_8" [tools.cpp:744]   --->   Operation 121 'read' 'MM_OUT_8_read' <Predicate = (!icmp_ln734 & or_ln == 8)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 122 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 122 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 8)> <Delay = 0.45>
ST_3 : Operation 123 [1/1] (1.52ns)   --->   "%MM_OUT_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_7" [tools.cpp:744]   --->   Operation 123 'read' 'MM_OUT_7_read' <Predicate = (!icmp_ln734 & or_ln == 7)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 124 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 124 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 7)> <Delay = 0.45>
ST_3 : Operation 125 [1/1] (1.52ns)   --->   "%MM_OUT_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_6" [tools.cpp:744]   --->   Operation 125 'read' 'MM_OUT_6_read' <Predicate = (!icmp_ln734 & or_ln == 6)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 126 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 126 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 6)> <Delay = 0.45>
ST_3 : Operation 127 [1/1] (1.52ns)   --->   "%MM_OUT_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_5" [tools.cpp:744]   --->   Operation 127 'read' 'MM_OUT_5_read' <Predicate = (!icmp_ln734 & or_ln == 5)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 128 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 128 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 5)> <Delay = 0.45>
ST_3 : Operation 129 [1/1] (1.52ns)   --->   "%MM_OUT_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_4" [tools.cpp:744]   --->   Operation 129 'read' 'MM_OUT_4_read' <Predicate = (!icmp_ln734 & or_ln == 4)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 130 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 130 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 4)> <Delay = 0.45>
ST_3 : Operation 131 [1/1] (1.52ns)   --->   "%MM_OUT_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_3" [tools.cpp:744]   --->   Operation 131 'read' 'MM_OUT_3_read' <Predicate = (!icmp_ln734 & or_ln == 3)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 132 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 132 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 3)> <Delay = 0.45>
ST_3 : Operation 133 [1/1] (1.52ns)   --->   "%MM_OUT_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_2" [tools.cpp:744]   --->   Operation 133 'read' 'MM_OUT_2_read' <Predicate = (!icmp_ln734 & or_ln == 2)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 134 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 134 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 2)> <Delay = 0.45>
ST_3 : Operation 135 [1/1] (1.52ns)   --->   "%MM_OUT_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_1" [tools.cpp:744]   --->   Operation 135 'read' 'MM_OUT_1_read' <Predicate = (!icmp_ln734 & or_ln == 1)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 136 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 136 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 1)> <Delay = 0.45>
ST_3 : Operation 137 [1/1] (1.52ns)   --->   "%MM_OUT_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_0" [tools.cpp:744]   --->   Operation 137 'read' 'MM_OUT_0_read' <Predicate = (!icmp_ln734 & or_ln == 0)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 138 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 138 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 0)> <Delay = 0.45>
ST_3 : Operation 139 [1/1] (1.52ns)   --->   "%MM_OUT_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %MM_OUT_15" [tools.cpp:744]   --->   Operation 139 'read' 'MM_OUT_15_read' <Predicate = (!icmp_ln734 & or_ln == 15)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 140 [1/1] (0.45ns)   --->   "%br_ln744 = br void %V.i.i231.exit" [tools.cpp:744]   --->   Operation 140 'br' 'br_ln744' <Predicate = (!icmp_ln734 & or_ln == 15)> <Delay = 0.45>
ST_3 : Operation 141 [1/1] (7.30ns)   --->   "%OUTPUT_BUS_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_BUS_addr, i32 1" [tools.cpp:744]   --->   Operation 141 'writereq' 'OUTPUT_BUS_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%empty = phi i32 %MM_OUT_0_read, void %V.i.i231.case.0, i32 %MM_OUT_1_read, void %V.i.i231.case.1, i32 %MM_OUT_2_read, void %V.i.i231.case.2, i32 %MM_OUT_3_read, void %V.i.i231.case.3, i32 %MM_OUT_4_read, void %V.i.i231.case.4, i32 %MM_OUT_5_read, void %V.i.i231.case.5, i32 %MM_OUT_6_read, void %V.i.i231.case.6, i32 %MM_OUT_7_read, void %V.i.i231.case.7, i32 %MM_OUT_8_read, void %V.i.i231.case.8, i32 %MM_OUT_9_read, void %V.i.i231.case.9, i32 %MM_OUT_10_read, void %V.i.i231.case.10, i32 %MM_OUT_11_read, void %V.i.i231.case.11, i32 %MM_OUT_12_read, void %V.i.i231.case.12, i32 %MM_OUT_13_read, void %V.i.i231.case.13, i32 %MM_OUT_14_read, void %V.i.i231.case.14, i32 %MM_OUT_15_read, void %V.i.i231.case.15" [tools.cpp:744]   --->   Operation 142 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (7.30ns)   --->   "%write_ln744 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_BUS_addr, i32 %empty, i4 15" [tools.cpp:744]   --->   Operation 143 'write' 'write_ln744' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 144 [5/5] (7.30ns)   --->   "%OUTPUT_BUS_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_BUS_addr" [tools.cpp:744]   --->   Operation 144 'writeresp' 'OUTPUT_BUS_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 145 [4/5] (7.30ns)   --->   "%OUTPUT_BUS_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_BUS_addr" [tools.cpp:744]   --->   Operation 145 'writeresp' 'OUTPUT_BUS_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 146 [3/5] (7.30ns)   --->   "%OUTPUT_BUS_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_BUS_addr" [tools.cpp:744]   --->   Operation 146 'writeresp' 'OUTPUT_BUS_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 147 [2/5] (7.30ns)   --->   "%OUTPUT_BUS_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_BUS_addr" [tools.cpp:744]   --->   Operation 147 'writeresp' 'OUTPUT_BUS_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = (icmp_ln734)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 148 [1/5] (7.30ns)   --->   "%OUTPUT_BUS_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_BUS_addr" [tools.cpp:744]   --->   Operation 148 'writeresp' 'OUTPUT_BUS_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln742 = br void %for.inc66" [tools.cpp:742]   --->   Operation 149 'br' 'br_ln742' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.362ns
The critical path consists of the following:
	'alloca' operation 64 bit ('indvar_flatten54') [28]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten54' [51]  (0.362 ns)

 <State 2>: 5.366ns
The critical path consists of the following:
	'load' operation 33 bit ('indvar_flatten32_load', tools.cpp:737) on local variable 'indvar_flatten32' [61]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln737', tools.cpp:737) [74]  (0.802 ns)
	'select' operation 32 bit ('select_ln734_1', tools.cpp:734) [80]  (0.213 ns)
	'mul' operation 32 bit ('mul58', tools.cpp:734) [94]  (2.730 ns)
	'add' operation 32 bit ('add_ln744', tools.cpp:744) [151]  (0.000 ns)
	'add' operation 32 bit ('add_ln744_1', tools.cpp:744) [153]  (0.658 ns)
	'add' operation 64 bit ('add_ln744_2', tools.cpp:744) [156]  (0.963 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('OUTPUT_BUS_addr_1_req', tools.cpp:744) on port 'OUTPUT_BUS' (tools.cpp:744) [160]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'phi' operation 32 bit ('empty', tools.cpp:744) with incoming values : ('MM_OUT_14_read', tools.cpp:744) ('MM_OUT_13_read', tools.cpp:744) ('MM_OUT_12_read', tools.cpp:744) ('MM_OUT_11_read', tools.cpp:744) ('MM_OUT_10_read', tools.cpp:744) ('MM_OUT_9_read', tools.cpp:744) ('MM_OUT_8_read', tools.cpp:744) ('MM_OUT_7_read', tools.cpp:744) ('MM_OUT_6_read', tools.cpp:744) ('MM_OUT_5_read', tools.cpp:744) ('MM_OUT_4_read', tools.cpp:744) ('MM_OUT_3_read', tools.cpp:744) ('MM_OUT_2_read', tools.cpp:744) ('MM_OUT_1_read', tools.cpp:744) ('MM_OUT_0_read', tools.cpp:744) ('MM_OUT_15_read', tools.cpp:744) [150]  (0.000 ns)
	bus write operation ('write_ln744', tools.cpp:744) on port 'OUTPUT_BUS' (tools.cpp:744) [161]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('OUTPUT_BUS_addr_1_resp', tools.cpp:744) on port 'OUTPUT_BUS' (tools.cpp:744) [162]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('OUTPUT_BUS_addr_1_resp', tools.cpp:744) on port 'OUTPUT_BUS' (tools.cpp:744) [162]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('OUTPUT_BUS_addr_1_resp', tools.cpp:744) on port 'OUTPUT_BUS' (tools.cpp:744) [162]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('OUTPUT_BUS_addr_1_resp', tools.cpp:744) on port 'OUTPUT_BUS' (tools.cpp:744) [162]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('OUTPUT_BUS_addr_1_resp', tools.cpp:744) on port 'OUTPUT_BUS' (tools.cpp:744) [162]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
