
*** Running vivado
    with args -log ulp_hmss_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_hmss_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/ravic/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
enable_beta_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.887 ; gain = 10.023 ; free physical = 22751 ; free virtual = 169685
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
source ulp_hmss_0_0.tcl -notrace
INFO: Dispatch client connection id - 37870
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_1118_1232/installs/lin64/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_1118_1232/installs/lin64/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.2_1118_1232/installs/lin64/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2543.145 ; gain = 0.000 ; free physical = 22654 ; free virtual = 169588
Command: synth_design -top ulp_hmss_0_0 -part xcu50-fsvh2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15492
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3508.219 ; gain = 152.715 ; free physical = 20411 ; free virtual = 167339
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/synth/ulp_hmss_0_0.v:85]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_axi_apb_bridge_inst_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_axi_apb_bridge_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_axi_apb_bridge_inst_0' (1#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_axi_apb_bridge_inst_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_hbm_inst_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_hbm_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_hbm_inst_0' (2#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_hbm_inst_0_stub.v:6]
WARNING: [Synth 8-7071] port 'AXI_12_RDATA_PARITY' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:547]
WARNING: [Synth 8-7071] port 'AXI_12_RID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:547]
WARNING: [Synth 8-7071] port 'AXI_12_BID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:547]
WARNING: [Synth 8-7071] port 'AXI_14_RDATA_PARITY' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:547]
WARNING: [Synth 8-7071] port 'AXI_14_RID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:547]
WARNING: [Synth 8-7071] port 'AXI_14_BID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:547]
WARNING: [Synth 8-7023] instance 'hbm_inst' of module 'bd_85ad_hbm_inst_0' has 94 connections declared, but only 88 given [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:547]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_hbm_reset_sync_SLR0_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_hbm_reset_sync_SLR0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_hbm_reset_sync_SLR0_0' (3#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_hbm_reset_sync_SLR0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_85ad_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:636]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_85ad_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:636]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_85ad_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:636]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_85ad_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:636]
WARNING: [Synth 8-7023] instance 'hbm_reset_sync_SLR0' of module 'bd_85ad_hbm_reset_sync_SLR0_0' has 10 connections declared, but only 6 given [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:636]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_hbm_reset_sync_switch1_apb_low_power_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0' (4#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_hbm_reset_sync_switch1_apb_low_power_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0' is unconnected for instance 'hbm_reset_sync_switch1_apb_low_power' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:643]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0' is unconnected for instance 'hbm_reset_sync_switch1_apb_low_power' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:643]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0' is unconnected for instance 'hbm_reset_sync_switch1_apb_low_power' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:643]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0' is unconnected for instance 'hbm_reset_sync_switch1_apb_low_power' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:643]
WARNING: [Synth 8-7023] instance 'hbm_reset_sync_switch1_apb_low_power' of module 'bd_85ad_hbm_reset_sync_switch1_apb_low_power_0' has 10 connections declared, but only 6 given [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:643]
INFO: [Synth 8-6157] synthesizing module 'init_logic_imp_KAN0DP' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:912]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_init_concat_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_10/synth/bd_85ad_init_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (5#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_init_concat_0' (6#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_10/synth/bd_85ad_init_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_init_reduce_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_init_reduce_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_init_reduce_0' (7#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_init_reduce_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'init_logic_imp_KAN0DP' (8#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:912]
INFO: [Synth 8-6157] synthesizing module 'path_12_imp_PXRVTC' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:937]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_interconnect1_12_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_interconnect1_12_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_interconnect1_12_0' (9#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_interconnect1_12_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_slice1_12_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_slice1_12_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_slice1_12_0' (10#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_slice1_12_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'bd_85ad_slice1_12_0' is unconnected for instance 'slice1_12' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1315]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'bd_85ad_slice1_12_0' is unconnected for instance 'slice1_12' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1315]
WARNING: [Synth 8-7023] instance 'slice1_12' of module 'bd_85ad_slice1_12_0' has 68 connections declared, but only 66 given [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1315]
INFO: [Synth 8-6155] done synthesizing module 'path_12_imp_PXRVTC' (11#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:937]
INFO: [Synth 8-6157] synthesizing module 'path_14_imp_1711ZKN' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1384]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_interconnect0_14_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_interconnect0_14_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_interconnect0_14_0' (12#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_interconnect0_14_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_slice0_14_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_slice0_14_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_slice0_14_0' (13#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_slice0_14_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'bd_85ad_slice0_14_0' is unconnected for instance 'slice0_14' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1762]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'bd_85ad_slice0_14_0' is unconnected for instance 'slice0_14' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1762]
WARNING: [Synth 8-7023] instance 'slice0_14' of module 'bd_85ad_slice0_14_0' has 68 connections declared, but only 66 given [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1762]
INFO: [Synth 8-6155] done synthesizing module 'path_14_imp_1711ZKN' (14#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1384]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_util_vector_logic_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_util_vector_logic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_util_vector_logic_0' (15#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_util_vector_logic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_vip_S00_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_vip_S00_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_vip_S00_0' (16#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_vip_S00_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
WARNING: [Synth 8-7023] instance 'vip_S00' of module 'bd_85ad_vip_S00_0' has 64 connections declared, but only 56 given [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:796]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_vip_S01_0' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_vip_S01_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_vip_S01_0' (17#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-15244-xsjrdevl110/realtime/bd_85ad_vip_S01_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
WARNING: [Synth 8-7023] instance 'vip_S01' of module 'bd_85ad_vip_S01_0' has 64 connections declared, but only 56 given [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:853]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad' (18#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (19#1) [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/synth/ulp_hmss_0_0.v:85]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3559.105 ; gain = 203.602 ; free physical = 21194 ; free virtual = 168123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3578.941 ; gain = 223.438 ; free physical = 21194 ; free virtual = 168124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3578.941 ; gain = 223.438 ; free physical = 21194 ; free virtual = 168124
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3578.941 ; gain = 0.000 ; free physical = 21186 ; free virtual = 168115
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0/bd_85ad_hbm_inst_0_in_context.xdc] for cell 'inst/hbm_inst'
WARNING: [Constraints 18-619] A clock with name 'hbm_ref_clk' already exists, overwriting the previous clock with the same name. [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0/bd_85ad_hbm_inst_0_in_context.xdc:2]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0/bd_85ad_hbm_inst_0_in_context.xdc] for cell 'inst/hbm_inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0/bd_85ad_hbm_reset_sync_SLR0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_SLR0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0/bd_85ad_hbm_reset_sync_SLR0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_SLR0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_vip_S01_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S01'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_vip_S01_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S01'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_vip_S00_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S00'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_vip_S00_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S00'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_axi_apb_bridge_inst_0/bd_85ad_axi_apb_bridge_inst_0_in_context.xdc] for cell 'inst/axi_apb_bridge_inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_axi_apb_bridge_inst_0/bd_85ad_axi_apb_bridge_inst_0_in_context.xdc] for cell 'inst/axi_apb_bridge_inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_hbm_reset_sync_switch1_apb_low_power_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_switch1_apb_low_power'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_hbm_reset_sync_switch1_apb_low_power_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_switch1_apb_low_power'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_util_vector_logic_0/bd_22c0_or_shutdown_clocks_0_in_context.xdc] for cell 'inst/util_vector_logic'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_util_vector_logic_0/bd_22c0_or_shutdown_clocks_0_in_context.xdc] for cell 'inst/util_vector_logic'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_interconnect1_12_0/bd_85ad_interconnect1_12_0_in_context.xdc] for cell 'inst/path_12/interconnect1_12'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_interconnect1_12_0/bd_85ad_interconnect1_12_0_in_context.xdc] for cell 'inst/path_12/interconnect1_12'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_12_0/bd_85ad_slice1_0_0_in_context.xdc] for cell 'inst/path_12/slice1_12'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_12_0/bd_85ad_slice1_0_0_in_context.xdc] for cell 'inst/path_12/slice1_12'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_interconnect0_14_0/bd_85ad_interconnect0_14_0_in_context.xdc] for cell 'inst/path_14/interconnect0_14'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_interconnect0_14_0/bd_85ad_interconnect0_14_0_in_context.xdc] for cell 'inst/path_14/interconnect0_14'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_14_0/bd_85ad_slice1_0_0_in_context.xdc] for cell 'inst/path_14/slice0_14'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_14_0/bd_85ad_slice1_0_0_in_context.xdc] for cell 'inst/path_14/slice0_14'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_init_reduce_0/bd_85ad_init_reduce_0_in_context.xdc] for cell 'inst/init_logic/init_reduce'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_init_reduce_0/bd_85ad_init_reduce_0_in_context.xdc] for cell 'inst/init_logic/init_reduce'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3610.664 ; gain = 0.000 ; free physical = 21081 ; free virtual = 168010
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3610.664 ; gain = 0.000 ; free physical = 21080 ; free virtual = 168010
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3610.664 ; gain = 255.160 ; free physical = 21171 ; free virtual = 168100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3610.664 ; gain = 255.160 ; free physical = 21171 ; free virtual = 168100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hbm_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hbm_reset_sync_SLR0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_apb_bridge_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hbm_reset_sync_switch1_apb_low_power. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/util_vector_logic. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_12/interconnect1_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_12/slice1_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_14/interconnect0_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_14/slice0_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/init_logic/init_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/init_logic/init_reduce. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3610.664 ; gain = 255.160 ; free physical = 21171 ; free virtual = 168100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3610.668 ; gain = 255.164 ; free physical = 21169 ; free virtual = 168100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3610.668 ; gain = 255.164 ; free physical = 21156 ; free virtual = 168090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'hbm_ref_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 3997.059 ; gain = 641.555 ; free physical = 20649 ; free virtual = 167585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 3998.051 ; gain = 642.547 ; free physical = 20649 ; free virtual = 167584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 4018.090 ; gain = 662.586 ; free physical = 20646 ; free virtual = 167581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4024.031 ; gain = 668.527 ; free physical = 20647 ; free virtual = 167582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4024.031 ; gain = 668.527 ; free physical = 20647 ; free virtual = 167582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4024.031 ; gain = 668.527 ; free physical = 20647 ; free virtual = 167582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4024.031 ; gain = 668.527 ; free physical = 20647 ; free virtual = 167582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4024.031 ; gain = 668.527 ; free physical = 20647 ; free virtual = 167582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4024.031 ; gain = 668.527 ; free physical = 20647 ; free virtual = 167582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------+----------+
|      |BlackBox name                                  |Instances |
+------+-----------------------------------------------+----------+
|1     |bd_85ad_axi_apb_bridge_inst_0                  |         1|
|2     |bd_85ad_hbm_inst_0                             |         1|
|3     |bd_85ad_hbm_reset_sync_SLR0_0                  |         1|
|4     |bd_85ad_hbm_reset_sync_switch1_apb_low_power_0 |         1|
|5     |bd_85ad_util_vector_logic_0                    |         1|
|6     |bd_85ad_vip_S00_0                              |         1|
|7     |bd_85ad_vip_S01_0                              |         1|
|8     |bd_85ad_init_reduce_0                          |         1|
|9     |bd_85ad_interconnect1_12_0                     |         1|
|10    |bd_85ad_slice1_12_0                            |         1|
|11    |bd_85ad_interconnect0_14_0                     |         1|
|12    |bd_85ad_slice0_14_0                            |         1|
+------+-----------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |bd_85ad_axi_apb_bridge_inst                  |     1|
|2     |bd_85ad_hbm_inst                             |     1|
|3     |bd_85ad_hbm_reset_sync_SLR0                  |     1|
|4     |bd_85ad_hbm_reset_sync_switch1_apb_low_power |     1|
|5     |bd_85ad_init_reduce                          |     1|
|6     |bd_85ad_interconnect0_14                     |     1|
|7     |bd_85ad_interconnect1_12                     |     1|
|8     |bd_85ad_slice0_14                            |     1|
|9     |bd_85ad_slice1_12                            |     1|
|10    |bd_85ad_util_vector_logic                    |     1|
|11    |bd_85ad_vip_S00                              |     1|
|12    |bd_85ad_vip_S01                              |     1|
+------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4024.031 ; gain = 668.527 ; free physical = 20647 ; free virtual = 167582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 4024.031 ; gain = 636.805 ; free physical = 20686 ; free virtual = 167622
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4024.035 ; gain = 668.527 ; free physical = 20686 ; free virtual = 167622
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4024.035 ; gain = 0.000 ; free physical = 20770 ; free virtual = 167705
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4080.531 ; gain = 0.000 ; free physical = 20681 ; free virtual = 167616
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 4092.500 ; gain = 1549.355 ; free physical = 20813 ; free virtual = 167748
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_hmss_0_0, cache-ID = f2e17691e30dab5a
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint '/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_hmss_0_0_utilization_synth.rpt -pb ulp_hmss_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 20:18:30 2020...
