#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 26 19:55:46 2018
# Process ID: 16644
# Log file: D:/The Second Semester/Digital Circuits and Logical Design Laboratory/Final Assignment/basys3_1/vivado.log
# Journal file: D:/The Second Semester/Digital Circuits and Logical Design Laboratory/Final Assignment/basys3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/The Second Semester/Digital Circuits and Logical Design Laboratory/Final Assignment/basys3_1/clock.xpr}
open_bd_design {D:/The Second Semester/Digital Circuits and Logical Design Laboratory/Final Assignment/basys3_1/clock.srcs/sources_1/bd/design_1/design_1.bd}
