<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=ISO-8859-1" http-equiv="Content-Type"/><title>AArch32 Instructions</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="alphindextitle">AArch32 System Instructions</h1><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats12nsopr.html" id="ATS12NSOPR" name="ATS12NSOPR">ATS12NSOPR</a></span>:
        Address Translate Stages 1 and 2 Non-secure Only PL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats12nsopw.html" id="ATS12NSOPW" name="ATS12NSOPW">ATS12NSOPW</a></span>:
        Address Translate Stages 1 and 2 Non-secure Only PL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats12nsour.html" id="ATS12NSOUR" name="ATS12NSOUR">ATS12NSOUR</a></span>:
        Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats12nsouw.html" id="ATS12NSOUW" name="ATS12NSOUW">ATS12NSOUW</a></span>:
        Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats1cpr.html" id="ATS1CPR" name="ATS1CPR">ATS1CPR</a></span>:
        Address Translate Stage 1 Current state PL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats1cprp.html" id="ATS1CPRP" name="ATS1CPRP">ATS1CPRP</a></span>:
        Address Translate Stage 1 Current state PL1 Read PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats1cpw.html" id="ATS1CPW" name="ATS1CPW">ATS1CPW</a></span>:
        Address Translate Stage 1 Current state PL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats1cpwp.html" id="ATS1CPWP" name="ATS1CPWP">ATS1CPWP</a></span>:
        Address Translate Stage 1 Current state PL1 Write PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats1cur.html" id="ATS1CUR" name="ATS1CUR">ATS1CUR</a></span>:
        Address Translate Stage 1 Current state Unprivileged Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats1cuw.html" id="ATS1CUW" name="ATS1CUW">ATS1CUW</a></span>:
        Address Translate Stage 1 Current state Unprivileged Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats1hr.html" id="ATS1HR" name="ATS1HR">ATS1HR</a></span>:
        Address Translate Stage 1 Hyp mode Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ats1hw.html" id="ATS1HW" name="ATS1HW">ATS1HW</a></span>:
        Address Translate Stage 1 Hyp mode Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-bpiall.html" id="BPIALL" name="BPIALL">BPIALL</a></span>:
        Branch Predictor Invalidate All</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-bpiallis.html" id="BPIALLIS" name="BPIALLIS">BPIALLIS</a></span>:
        Branch Predictor Invalidate All, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-bpimva.html" id="BPIMVA" name="BPIMVA">BPIMVA</a></span>:
        Branch Predictor Invalidate by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cfprctx.html" id="CFPRCTX" name="CFPRCTX">CFPRCTX</a></span>:
        Control Flow Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cp15dmb.html" id="CP15DMB" name="CP15DMB">CP15DMB</a></span>:
        Data Memory Barrier System instruction</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cp15dsb.html" id="CP15DSB" name="CP15DSB">CP15DSB</a></span>:
        Data Synchronization Barrier System instruction</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cp15isb.html" id="CP15ISB" name="CP15ISB">CP15ISB</a></span>:
        Instruction Synchronization Barrier System instruction</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cpprctx.html" id="CPPRCTX" name="CPPRCTX">CPPRCTX</a></span>:
        Cache Prefetch Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dccimvac.html" id="DCCIMVAC" name="DCCIMVAC">DCCIMVAC</a></span>:
        Data Cache line Clean and Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dccisw.html" id="DCCISW" name="DCCISW">DCCISW</a></span>:
        Data Cache line Clean and Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dccmvac.html" id="DCCMVAC" name="DCCMVAC">DCCMVAC</a></span>:
        Data Cache line Clean by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dccmvau.html" id="DCCMVAU" name="DCCMVAU">DCCMVAU</a></span>:
        Data Cache line Clean by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dccsw.html" id="DCCSW" name="DCCSW">DCCSW</a></span>:
        Data Cache line Clean by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dcimvac.html" id="DCIMVAC" name="DCIMVAC">DCIMVAC</a></span>:
        Data Cache line Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dcisw.html" id="DCISW" name="DCISW">DCISW</a></span>:
        Data Cache line Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dtlbiall.html" id="DTLBIALL" name="DTLBIALL">DTLBIALL</a></span>:
        Data TLB Invalidate All</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dtlbiasid.html" id="DTLBIASID" name="DTLBIASID">DTLBIASID</a></span>:
        Data TLB Invalidate by ASID match</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dtlbimva.html" id="DTLBIMVA" name="DTLBIMVA">DTLBIMVA</a></span>:
        Data TLB Invalidate by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dvprctx.html" id="DVPRCTX" name="DVPRCTX">DVPRCTX</a></span>:
        Data Value Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-iciallu.html" id="ICIALLU" name="ICIALLU">ICIALLU</a></span>:
        Instruction Cache Invalidate All to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-icialluis.html" id="ICIALLUIS" name="ICIALLUIS">ICIALLUIS</a></span>:
        Instruction Cache Invalidate All to PoU, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-icimvau.html" id="ICIMVAU" name="ICIMVAU">ICIMVAU</a></span>:
        Instruction Cache line Invalidate by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-itlbiall.html" id="ITLBIALL" name="ITLBIALL">ITLBIALL</a></span>:
        Instruction TLB Invalidate All</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-itlbiasid.html" id="ITLBIASID" name="ITLBIASID">ITLBIASID</a></span>:
        Instruction TLB Invalidate by ASID match</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-itlbimva.html" id="ITLBIMVA" name="ITLBIMVA">ITLBIMVA</a></span>:
        Instruction TLB Invalidate by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiall.html" id="TLBIALL" name="TLBIALL">TLBIALL</a></span>:
        TLB Invalidate All</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiallh.html" id="TLBIALLH" name="TLBIALLH">TLBIALLH</a></span>:
        TLB Invalidate All, Hyp mode</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiallhis.html" id="TLBIALLHIS" name="TLBIALLHIS">TLBIALLHIS</a></span>:
        TLB Invalidate All, Hyp mode, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiallis.html" id="TLBIALLIS" name="TLBIALLIS">TLBIALLIS</a></span>:
        TLB Invalidate All, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiallnsnh.html" id="TLBIALLNSNH" name="TLBIALLNSNH">TLBIALLNSNH</a></span>:
        TLB Invalidate All, Non-Secure Non-Hyp</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiallnsnhis.html" id="TLBIALLNSNHIS" name="TLBIALLNSNHIS">TLBIALLNSNHIS</a></span>:
        TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiasid.html" id="TLBIASID" name="TLBIASID">TLBIASID</a></span>:
        TLB Invalidate by ASID match</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiasidis.html" id="TLBIASIDIS" name="TLBIASIDIS">TLBIASIDIS</a></span>:
        TLB Invalidate by ASID match, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiipas2.html" id="TLBIIPAS2" name="TLBIIPAS2">TLBIIPAS2</a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiipas2is.html" id="TLBIIPAS2IS" name="TLBIIPAS2IS">TLBIIPAS2IS</a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiipas2l.html" id="TLBIIPAS2L" name="TLBIIPAS2L">TLBIIPAS2L</a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbiipas2lis.html" id="TLBIIPAS2LIS" name="TLBIIPAS2LIS">TLBIIPAS2LIS</a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimva.html" id="TLBIMVA" name="TLBIMVA">TLBIMVA</a></span>:
        TLB Invalidate by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvaa.html" id="TLBIMVAA" name="TLBIMVAA">TLBIMVAA</a></span>:
        TLB Invalidate by VA, All ASID</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvaais.html" id="TLBIMVAAIS" name="TLBIMVAAIS">TLBIMVAAIS</a></span>:
        TLB Invalidate by VA, All ASID, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvaal.html" id="TLBIMVAAL" name="TLBIMVAAL">TLBIMVAAL</a></span>:
        TLB Invalidate by VA, All ASID, Last level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvaalis.html" id="TLBIMVAALIS" name="TLBIMVAALIS">TLBIMVAALIS</a></span>:
        TLB Invalidate by VA, All ASID, Last level, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvah.html" id="TLBIMVAH" name="TLBIMVAH">TLBIMVAH</a></span>:
        TLB Invalidate by VA, Hyp mode</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvahis.html" id="TLBIMVAHIS" name="TLBIMVAHIS">TLBIMVAHIS</a></span>:
        TLB Invalidate by VA, Hyp mode, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvais.html" id="TLBIMVAIS" name="TLBIMVAIS">TLBIMVAIS</a></span>:
        TLB Invalidate by VA, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimval.html" id="TLBIMVAL" name="TLBIMVAL">TLBIMVAL</a></span>:
        TLB Invalidate by VA, Last level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvalh.html" id="TLBIMVALH" name="TLBIMVALH">TLBIMVALH</a></span>:
        TLB Invalidate by VA, Last level, Hyp mode</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvalhis.html" id="TLBIMVALHIS" name="TLBIMVALHIS">TLBIMVALHIS</a></span>:
        TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-tlbimvalis.html" id="TLBIMVALIS" name="TLBIMVALIS">TLBIMVALIS</a></span>:
        TLB Invalidate by VA, Last level, Inner Shareable</span></p></div><hr/><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>49</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>