pfu
prisc
instruction
expfu
programmable
instructions
reconfigurable
pfus
hardware
synthesis
datapath
logic
pozzi
lut
extraction
lpnum
ienne
compilation
microarchitecture
routines
risc
r2000
mips
gate
specint92
routine
custom
cfg
laura
mahlke
regehr
pnum
razdan
combinational
predication
cycle
compiler
sram
nathan
register
boolean
ternary
automation
functional
processor
kubilay
atasu
scott
goldstein
mihai
optimizations
europe
cache
jump
paolo
resources
pam
hongtao
embedded
architecture
acceleration
sigarch
hauck
vlsi
espresso
cells
clark
profile
budiu
passerone
bit
lookup
seth
conversion
rd
luts
biswas
partha
predicated
lavagno
pixie
rosa
optimization
news
gcc
truth
eqntott
today
interconnection
superscalar
a pfu
the pfu
prisc 1
pfu logic
instruction set
hardware extraction
hardware programmable
pfu is
expfu instruction
programmable logic
logic instructions
extraction routine
hardware synthesis
pfu optimization
laura pozzi
pfu jump
physical pfu
pfu programming
our prisc
logical pfu
pfu resources
pfu can
a prisc
paolo ienne
the hardware
functional unit
the instruction
general purpose
our extraction
jump optimization
application specific
memory cells
set extensions
the expfu
expfu instructions
of pfu
single pfu
pfu predication
pfu resource
width analysis
function width
our pfu
pozzi paolo
object file
cycle time
mips r2000
synthesis system
truth table
design automation
functional units
the specint92
of concept
on design
computer architecture
basic block
single cycle
pnum register
compilation environment
each pfu
pfu design
pfu table
1 pfu
pfu function
programmable active
extraction routines
pfu expression
base instruction
pfu we
programmable resources
predication optimization
active memories
pfu and
boolean function
table lookup
cycle count
instruction cache
per application
compilation system
the mips
nathan clark
in europe
profile information
automation and
programmable gate
field programmable
can evaluate
analysis step
to program
today s
this optimization
of a pfu
of the pfu
pfu logic instructions
a pfu is
the physical pfu
a prisc 1
pfu jump optimization
in a pfu
a pfu can
instruction set extensions
that a pfu
pozzi paolo ienne
function width analysis
laura pozzi paolo
the pfu jump
the hardware extraction
hardware extraction routine
a single pfu
proof of concept
conference on design
on design automation
a single cycle
proceedings of the
hardware programmable logic
pfu table lookup
the base instruction
programmable active memories
base instruction set
of a prisc
pfu predication optimization
hardware programmable resources
test in europe
design automation and
automation and test
and test in
a general purpose
the conference on
computer architecture news
acm sigarch computer
architecture news v
sigarch computer architecture
instruction set computers
an expfu instruction
pfu can evaluate
the pnum register
the specint92 benchmarks
razdan 22 describes
long integer multiplication
the interconnection matrix
prisc 1 compilation
custom functional unit
the expfu instruction
prisc 1 pfu
our extraction routines
atasu laura pozzi
use the pfu
the pfu programming
our hardware extraction
the pfu memory
a pfu to
logical pfu function
for prisc 1
application performance by
general purpose applications
set computers prisc
a pfu resource
the pfu predication
the data segment
alberto la rosa
our prisc 1
pfu optimization instances
physical pfu resources
only pfu logic
a reconfigurable processor
kubilay atasu laura
of the conference
the cycle time
programmable gate arrays
programmable functional units
reconfigurable functional unit
computer instruction sets
hardware synthesis system
hardware programmable functional
clark hongtao zhong
automated instruction set
the mips r2000
journal of vlsi
processing systems v
of vlsi signal
vlsi signal processing
