v 20110116 2
C 41500 28800 0 0 0 title-block.sym
{
T 53800 30100 5 30 1 1 0 4 1
Title=interfaz_shiftreg
T 52900 29100 5 16 1 1 0 4 1
filename=interfaz_shiftreg.sch
T 57350 30300 5 16 1 1 0 4 1
revision=0.2
T 57550 28900 5 16 1 1 0 6 1
page=1
T 57700 28900 5 16 1 1 0 0 1
number_of_pages=1
T 57350 29650 5 12 1 1 0 4 1
date=18.01.12
T 55950 29250 5 16 1 1 0 4 1
author=A. Pardini
}
C 42200 39600 1 0 0 74595-3.sym
{
T 44100 42400 5 10 1 1 0 6 1
refdes=U1
T 42500 42600 5 10 0 0 0 0 1
device=74HC595
T 42500 42800 5 10 0 0 0 0 1
footprint=DIP16
T 42500 42400 5 10 1 1 0 0 1
value=74HC595
}
C 45000 39400 1 0 0 res_thru.sym
{
T 45300 42000 5 8 0 0 0 0 1
device=resistor
T 45700 39900 5 10 1 1 0 0 1
refdes=R1
T 45000 39900 5 10 1 1 0 0 1
value=100
T 45300 39600 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 39700 1 0 0 res_thru.sym
{
T 45300 42300 5 8 0 0 0 0 1
device=resistor
T 45700 40200 5 10 1 1 0 0 1
refdes=R2
T 45000 40200 5 10 1 1 0 0 1
value=100
T 45300 39900 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 40000 1 0 0 res_thru.sym
{
T 45300 42600 5 8 0 0 0 0 1
device=resistor
T 45700 40500 5 10 1 1 0 0 1
refdes=R3
T 45000 40500 5 10 1 1 0 0 1
value=100
T 45300 40200 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 40300 1 0 0 res_thru.sym
{
T 45300 42900 5 8 0 0 0 0 1
device=resistor
T 45700 40800 5 10 1 1 0 0 1
refdes=R4
T 45000 40800 5 10 1 1 0 0 1
value=100
T 45300 40500 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 40600 1 0 0 res_thru.sym
{
T 45300 43200 5 8 0 0 0 0 1
device=resistor
T 45700 41100 5 10 1 1 0 0 1
refdes=R5
T 45000 41100 5 10 1 1 0 0 1
value=100
T 45300 40800 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 40900 1 0 0 res_thru.sym
{
T 45300 43500 5 8 0 0 0 0 1
device=resistor
T 45700 41400 5 10 1 1 0 0 1
refdes=R6
T 45000 41400 5 10 1 1 0 0 1
value=100
T 45300 41100 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 41200 1 0 0 res_thru.sym
{
T 45300 43800 5 8 0 0 0 0 1
device=resistor
T 45700 41700 5 10 1 1 0 0 1
refdes=R7
T 45000 41700 5 10 1 1 0 0 1
value=100
T 45300 41400 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 41500 1 0 0 res_thru.sym
{
T 45300 44100 5 8 0 0 0 0 1
device=resistor
T 45700 42000 5 10 1 1 0 0 1
refdes=R8
T 45000 42000 5 10 1 1 0 0 1
value=100
T 45300 41700 5 8 0 1 0 0 1
footprint=res_RM10
}
N 45000 42000 44400 42000 4
N 44400 41700 45000 41700 4
N 45000 41400 44400 41400 4
N 44400 41100 45000 41100 4
N 44400 40800 45000 40800 4
N 45000 40500 44400 40500 4
N 44400 40200 45000 40200 4
N 45000 39900 44400 39900 4
C 42000 40100 1 0 0 gnd.sym
{
T 42100 41500 5 8 0 0 0 0 1
symversion=1.0
T 42100 41700 5 8 0 0 0 0 1
footprint=none
}
N 42100 40400 42100 40500 4
N 42100 40500 42200 40500 4
N 41100 40800 42200 40800 4
C 42200 35900 1 0 0 74595-3.sym
{
T 44100 38700 5 10 1 1 0 6 1
refdes=U2
T 42500 38900 5 10 0 0 0 0 1
device=74HC595
T 42500 39100 5 10 0 0 0 0 1
footprint=DIP16
T 42500 38700 5 10 1 1 0 0 1
value=74HC595
}
C 45000 35700 1 0 0 res_thru.sym
{
T 45300 38300 5 8 0 0 0 0 1
device=resistor
T 45700 36200 5 10 1 1 0 0 1
refdes=R9
T 45000 36200 5 10 1 1 0 0 1
value=100
T 45300 35900 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 36000 1 0 0 res_thru.sym
{
T 45300 38600 5 8 0 0 0 0 1
device=resistor
T 45700 36500 5 10 1 1 0 0 1
refdes=R10
T 45000 36500 5 10 1 1 0 0 1
value=100
T 45300 36200 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 36300 1 0 0 res_thru.sym
{
T 45300 38900 5 8 0 0 0 0 1
device=resistor
T 45700 36800 5 10 1 1 0 0 1
refdes=R11
T 45000 36800 5 10 1 1 0 0 1
value=100
T 45300 36500 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 36600 1 0 0 res_thru.sym
{
T 45300 39200 5 8 0 0 0 0 1
device=resistor
T 45700 37100 5 10 1 1 0 0 1
refdes=R12
T 45000 37100 5 10 1 1 0 0 1
value=100
T 45300 36800 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 36900 1 0 0 res_thru.sym
{
T 45300 39500 5 8 0 0 0 0 1
device=resistor
T 45700 37400 5 10 1 1 0 0 1
refdes=R13
T 45000 37400 5 10 1 1 0 0 1
value=100
T 45300 37100 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 37200 1 0 0 res_thru.sym
{
T 45300 39800 5 8 0 0 0 0 1
device=resistor
T 45700 37700 5 10 1 1 0 0 1
refdes=R14
T 45000 37700 5 10 1 1 0 0 1
value=100
T 45300 37400 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 37500 1 0 0 res_thru.sym
{
T 45300 40100 5 8 0 0 0 0 1
device=resistor
T 45700 38000 5 10 1 1 0 0 1
refdes=R15
T 45000 38000 5 10 1 1 0 0 1
value=100
T 45300 37700 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 37800 1 0 0 res_thru.sym
{
T 45300 40400 5 8 0 0 0 0 1
device=resistor
T 45700 38300 5 10 1 1 0 0 1
refdes=R16
T 45000 38300 5 10 1 1 0 0 1
value=100
T 45300 38000 5 8 0 1 0 0 1
footprint=res_RM10
}
N 45000 38300 44400 38300 4
N 44400 38000 45000 38000 4
N 45000 37700 44400 37700 4
N 44400 37400 45000 37400 4
N 44400 37100 45000 37100 4
N 45000 36800 44400 36800 4
N 44400 36500 45000 36500 4
N 45000 36200 44400 36200 4
C 42000 36400 1 0 0 gnd.sym
{
T 42100 37800 5 8 0 0 0 0 1
symversion=1.0
T 42100 38000 5 8 0 0 0 0 1
footprint=none
}
N 42100 36700 42100 36800 4
N 42100 36800 42200 36800 4
N 41100 37100 42200 37100 4
N 42200 39900 42200 38300 4
N 40200 41400 42200 41400 4
N 40200 37700 42200 37700 4
N 40700 38000 42200 38000 4
C 36000 49000 1 0 0 74_pwr16.sym
{
T 36500 49900 5 10 1 1 0 1 1
refdes=U3
T 36000 49000 5 10 0 0 0 0 1
footprint=DIP16
}
C 34800 49000 1 0 0 74_pwr16.sym
{
T 35300 49900 5 10 1 1 0 1 1
refdes=U2
T 34800 49000 5 10 0 0 0 0 1
footprint=DIP16
}
C 33800 49000 1 0 0 74_pwr16.sym
{
T 34300 49900 5 10 1 1 0 1 1
refdes=U1
T 33800 49000 5 10 0 0 0 0 1
footprint=DIP16
}
C 34100 48500 1 0 0 gnd.sym
{
T 34200 49900 5 8 0 0 0 0 1
symversion=1.0
T 34200 50100 5 8 0 0 0 0 1
footprint=none
}
C 34000 50200 1 0 0 vcc.sym
{
T 34100 51900 5 8 0 0 0 0 1
footprint=none
T 34100 51700 5 8 0 0 0 0 1
symversion=1.0
}
C 38700 50000 1 270 0 cap_thru.sym
{
T 40800 49900 5 8 0 0 270 0 1
device=capacitor
T 38900 49400 5 10 1 1 270 0 1
value=100n
T 38700 49400 5 8 0 1 270 0 1
footprint=cap_RM5
T 39100 49400 5 10 1 1 270 0 1
refdes=C1
}
C 41100 50000 1 270 0 cap_thru.sym
{
T 43200 49900 5 8 0 0 270 0 1
device=capacitor
T 41300 49400 5 10 1 1 270 0 1
value=100u
T 41100 49400 5 8 0 1 270 0 1
footprint=cap_RM5
T 41500 49400 5 10 1 1 270 0 1
refdes=C5
}
C 39500 50000 1 270 0 cap_thru.sym
{
T 41600 49900 5 8 0 0 270 0 1
device=capacitor
T 39700 49400 5 10 1 1 270 0 1
value=100n
T 39500 49400 5 8 0 1 270 0 1
footprint=cap_RM5
T 39900 49400 5 10 1 1 270 0 1
refdes=C3
}
C 40300 50000 1 270 0 cap_thru.sym
{
T 42400 49900 5 8 0 0 270 0 1
device=capacitor
T 40500 49400 5 10 1 1 270 0 1
value=100n
T 40300 49400 5 8 0 1 270 0 1
footprint=cap_RM5
T 40700 49400 5 10 1 1 270 0 1
refdes=C2
}
C 46000 51900 1 0 0 res_thru.sym
{
T 46300 54500 5 8 0 0 0 0 1
device=resistor
T 46700 52400 5 10 1 1 0 0 1
refdes=R17
T 46000 52400 5 10 1 1 0 0 1
value=1k
T 46300 52100 5 8 0 1 0 0 1
footprint=res_RM10
}
C 47200 51900 1 0 0 npn.sym
{
T 47300 54100 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48100 52500 5 10 1 1 0 0 1
refdes=Q1
T 48100 52100 5 8 1 1 0 0 1
footprint=TO92_CBE
T 48100 52300 5 10 1 1 0 0 1
value=BC548
}
N 47000 52400 47200 52400 4
C 47700 51500 1 0 0 gnd.sym
{
T 47800 52900 5 8 0 0 0 0 1
symversion=1.0
T 47800 53100 5 8 0 0 0 0 1
footprint=none
}
N 47800 51800 47800 51900 4
C 46000 50300 1 0 0 res_thru.sym
{
T 46300 52900 5 8 0 0 0 0 1
device=resistor
T 46700 50800 5 10 1 1 0 0 1
refdes=R18
T 46000 50800 5 10 1 1 0 0 1
value=1k
T 46300 50500 5 8 0 1 0 0 1
footprint=res_RM10
}
C 47200 50300 1 0 0 npn.sym
{
T 47300 52500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48100 50900 5 10 1 1 0 0 1
refdes=Q2
T 48100 50500 5 8 1 1 0 0 1
footprint=TO92_CBE
T 48100 50700 5 10 1 1 0 0 1
value=BC548
}
N 47000 50800 47200 50800 4
C 47700 49900 1 0 0 gnd.sym
{
T 47800 51300 5 8 0 0 0 0 1
symversion=1.0
T 47800 51500 5 8 0 0 0 0 1
footprint=none
}
N 47800 50200 47800 50300 4
C 46000 48700 1 0 0 res_thru.sym
{
T 46300 51300 5 8 0 0 0 0 1
device=resistor
T 46700 49200 5 10 1 1 0 0 1
refdes=R19
T 46000 49200 5 10 1 1 0 0 1
value=1k
T 46300 48900 5 8 0 1 0 0 1
footprint=res_RM10
}
C 47200 48700 1 0 0 npn.sym
{
T 47300 50900 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48100 49300 5 10 1 1 0 0 1
refdes=Q3
T 48100 48900 5 8 1 1 0 0 1
footprint=TO92_CBE
T 48100 49100 5 10 1 1 0 0 1
value=BC548
}
N 47000 49200 47200 49200 4
C 47700 48300 1 0 0 gnd.sym
{
T 47800 49700 5 8 0 0 0 0 1
symversion=1.0
T 47800 49900 5 8 0 0 0 0 1
footprint=none
}
N 47800 48600 47800 48700 4
C 46000 47100 1 0 0 res_thru.sym
{
T 46300 49700 5 8 0 0 0 0 1
device=resistor
T 46700 47600 5 10 1 1 0 0 1
refdes=R20
T 46000 47600 5 10 1 1 0 0 1
value=1k
T 46300 47300 5 8 0 1 0 0 1
footprint=res_RM10
}
C 47200 47100 1 0 0 npn.sym
{
T 47300 49300 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48100 47700 5 10 1 1 0 0 1
refdes=Q4
T 48100 47300 5 8 1 1 0 0 1
footprint=TO92_CBE
T 48100 47500 5 10 1 1 0 0 1
value=BC548
}
N 47000 47600 47200 47600 4
C 47700 46700 1 0 0 gnd.sym
{
T 47800 48100 5 8 0 0 0 0 1
symversion=1.0
T 47800 48300 5 8 0 0 0 0 1
footprint=none
}
N 47800 47000 47800 47100 4
C 46000 45500 1 0 0 res_thru.sym
{
T 46300 48100 5 8 0 0 0 0 1
device=resistor
T 46700 46000 5 10 1 1 0 0 1
refdes=R21
T 46000 46000 5 10 1 1 0 0 1
value=1k
T 46300 45700 5 8 0 1 0 0 1
footprint=res_RM10
}
C 47200 45500 1 0 0 npn.sym
{
T 47300 47700 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48100 46100 5 10 1 1 0 0 1
refdes=Q5
T 48100 45700 5 8 1 1 0 0 1
footprint=TO92_CBE
T 48100 45900 5 10 1 1 0 0 1
value=BC548
}
N 47000 46000 47200 46000 4
C 47700 45100 1 0 0 gnd.sym
{
T 47800 46500 5 8 0 0 0 0 1
symversion=1.0
T 47800 46700 5 8 0 0 0 0 1
footprint=none
}
N 47800 45400 47800 45500 4
C 46000 43800 1 0 0 res_thru.sym
{
T 46300 46400 5 8 0 0 0 0 1
device=resistor
T 46700 44300 5 10 1 1 0 0 1
refdes=R22
T 46000 44300 5 10 1 1 0 0 1
value=1k
T 46300 44000 5 8 0 1 0 0 1
footprint=res_RM10
}
C 47200 43800 1 0 0 npn.sym
{
T 47300 46000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48100 44400 5 10 1 1 0 0 1
refdes=Q6
T 48100 44000 5 8 1 1 0 0 1
footprint=TO92_CBE
T 48100 44200 5 10 1 1 0 0 1
value=BC548
}
N 47000 44300 47200 44300 4
C 47700 43400 1 0 0 gnd.sym
{
T 47800 44800 5 8 0 0 0 0 1
symversion=1.0
T 47800 45000 5 8 0 0 0 0 1
footprint=none
}
N 47800 43700 47800 43800 4
C 53300 37000 1 0 0 connector26-2.sym
{
T 54100 48000 5 10 1 1 0 6 1
refdes=CONN1
T 53700 47950 5 10 0 0 0 0 1
device=CONNECTOR_26
T 53700 48150 5 10 0 0 0 0 1
footprint=HEADER26_2
}
C 32800 46600 1 0 0 vcc.sym
{
T 32900 48300 5 8 0 0 0 0 1
footprint=none
T 32900 48100 5 8 0 0 0 0 1
symversion=1.0
}
C 32900 45900 1 0 0 gnd.sym
{
T 33000 47300 5 8 0 0 0 0 1
symversion=1.0
T 33000 47500 5 8 0 0 0 0 1
footprint=none
}
N 34200 50000 41700 50000 4
N 36400 49900 36400 50000 4
N 35200 49900 35200 50000 4
N 34200 49900 34200 50200 4
N 34200 49000 41700 49000 4
N 34200 49000 34200 48800 4
N 40700 41700 42200 41700 4
C 42200 43400 1 0 0 74595-3.sym
{
T 44100 46200 5 10 1 1 0 6 1
refdes=U4
T 42500 46400 5 10 0 0 0 0 1
device=74HC595
T 42500 46600 5 10 0 0 0 0 1
footprint=DIP16
T 42500 46200 5 10 1 1 0 0 1
value=74HC595
}
C 42200 32400 1 0 0 74595-3.sym
{
T 44100 35200 5 10 1 1 0 6 1
refdes=U3
T 42500 35400 5 10 0 0 0 0 1
device=74HC595
T 42500 35600 5 10 0 0 0 0 1
footprint=DIP16
T 42500 35200 5 10 1 1 0 0 1
value=74HC595
}
C 45000 32200 1 0 0 res_thru.sym
{
T 45300 34800 5 8 0 0 0 0 1
device=resistor
T 45700 32700 5 10 1 1 0 0 1
refdes=R23
T 45000 32700 5 10 1 1 0 0 1
value=100
T 45300 32400 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 32500 1 0 0 res_thru.sym
{
T 45300 35100 5 8 0 0 0 0 1
device=resistor
T 45700 33000 5 10 1 1 0 0 1
refdes=R24
T 45000 33000 5 10 1 1 0 0 1
value=100
T 45300 32700 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 32800 1 0 0 res_thru.sym
{
T 45300 35400 5 8 0 0 0 0 1
device=resistor
T 45700 33300 5 10 1 1 0 0 1
refdes=R25
T 45000 33300 5 10 1 1 0 0 1
value=100
T 45300 33000 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 33100 1 0 0 res_thru.sym
{
T 45300 35700 5 8 0 0 0 0 1
device=resistor
T 45700 33600 5 10 1 1 0 0 1
refdes=R26
T 45000 33600 5 10 1 1 0 0 1
value=100
T 45300 33300 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 33400 1 0 0 res_thru.sym
{
T 45300 36000 5 8 0 0 0 0 1
device=resistor
T 45700 33900 5 10 1 1 0 0 1
refdes=R27
T 45000 33900 5 10 1 1 0 0 1
value=100
T 45300 33600 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 33700 1 0 0 res_thru.sym
{
T 45300 36300 5 8 0 0 0 0 1
device=resistor
T 45700 34200 5 10 1 1 0 0 1
refdes=R28
T 45000 34200 5 10 1 1 0 0 1
value=100
T 45300 33900 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 34000 1 0 0 res_thru.sym
{
T 45300 36600 5 8 0 0 0 0 1
device=resistor
T 45700 34500 5 10 1 1 0 0 1
refdes=R29
T 45000 34500 5 10 1 1 0 0 1
value=100
T 45300 34200 5 8 0 1 0 0 1
footprint=res_RM10
}
C 45000 34300 1 0 0 res_thru.sym
{
T 45300 36900 5 8 0 0 0 0 1
device=resistor
T 45700 34800 5 10 1 1 0 0 1
refdes=R30
T 45000 34800 5 10 1 1 0 0 1
value=100
T 45300 34500 5 8 0 1 0 0 1
footprint=res_RM10
}
N 45000 34800 44400 34800 4
N 44400 34500 45000 34500 4
N 45000 34200 44400 34200 4
N 44400 33900 45000 33900 4
N 44400 33600 45000 33600 4
N 45000 33300 44400 33300 4
N 44400 33000 45000 33000 4
N 45000 32700 44400 32700 4
C 42000 32900 1 0 0 gnd.sym
{
T 42100 34300 5 8 0 0 0 0 1
symversion=1.0
T 42100 34500 5 8 0 0 0 0 1
footprint=none
}
N 42100 33200 42100 33300 4
N 42100 33300 42200 33300 4
N 41100 33600 42200 33600 4
N 40700 34500 42200 34500 4
N 42200 36200 42200 34800 4
N 40200 34200 42200 34200 4
C 37100 49000 1 0 0 74_pwr16.sym
{
T 37600 49900 5 10 1 1 0 1 1
refdes=U4
T 37100 49000 5 10 0 0 0 0 1
footprint=DIP16
}
N 37500 49900 37500 50000 4
C 37800 50000 1 270 0 cap_thru.sym
{
T 39900 49900 5 8 0 0 270 0 1
device=capacitor
T 38000 49400 5 10 1 1 270 0 1
value=100n
T 37800 49400 5 8 0 1 270 0 1
footprint=cap_RM5
T 38200 49400 5 10 1 1 270 0 1
refdes=C4
}
C 46400 41900 1 0 0 output-2.sym
{
T 47300 41900 5 10 1 0 0 0 1
net=Traste0:1
T 46600 42600 5 10 0 0 0 0 1
device=none
T 47300 42000 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 41600 1 0 0 output-2.sym
{
T 47300 41600 5 10 1 0 0 0 1
net=Traste1:1
T 46600 42300 5 10 0 0 0 0 1
device=none
T 47300 41700 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 41300 1 0 0 output-2.sym
{
T 47300 41300 5 10 1 0 0 0 1
net=Traste2:1
T 46600 42000 5 10 0 0 0 0 1
device=none
T 47300 41400 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 41000 1 0 0 output-2.sym
{
T 47300 41000 5 10 1 0 0 0 1
net=Traste3:1
T 46600 41700 5 10 0 0 0 0 1
device=none
T 47300 41100 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 40700 1 0 0 output-2.sym
{
T 47300 40700 5 10 1 0 0 0 1
net=Traste4:1
T 46600 41400 5 10 0 0 0 0 1
device=none
T 47300 40800 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 40400 1 0 0 output-2.sym
{
T 47300 40400 5 10 1 0 0 0 1
net=Traste5:1
T 46600 41100 5 10 0 0 0 0 1
device=none
T 47300 40500 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 40100 1 0 0 output-2.sym
{
T 47300 40100 5 10 1 0 0 0 1
net=Traste6:1
T 46600 40800 5 10 0 0 0 0 1
device=none
T 47300 40200 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 39800 1 0 0 output-2.sym
{
T 47300 39800 5 10 1 0 0 0 1
net=Traste7:1
T 46600 40500 5 10 0 0 0 0 1
device=none
T 47300 39900 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 38200 1 0 0 output-2.sym
{
T 47300 38200 5 10 1 0 0 0 1
net=Traste8:1
T 46600 38900 5 10 0 0 0 0 1
device=none
T 47300 38300 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 37900 1 0 0 output-2.sym
{
T 47300 37900 5 10 1 0 0 0 1
net=Traste9:1
T 46600 38600 5 10 0 0 0 0 1
device=none
T 47300 38000 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 37600 1 0 0 output-2.sym
{
T 47300 37600 5 10 1 0 0 0 1
net=Traste10:1
T 46600 38300 5 10 0 0 0 0 1
device=none
T 47300 37700 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 37300 1 0 0 output-2.sym
{
T 47300 37300 5 10 1 0 0 0 1
net=Traste11:1
T 46600 38000 5 10 0 0 0 0 1
device=none
T 47300 37400 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 37000 1 0 0 output-2.sym
{
T 47300 37000 5 10 1 0 0 0 1
net=Traste12:1
T 46600 37700 5 10 0 0 0 0 1
device=none
T 47300 37100 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 36700 1 0 0 output-2.sym
{
T 47300 36700 5 10 1 0 0 0 1
net=Traste13:1
T 46600 37400 5 10 0 0 0 0 1
device=none
T 47300 36800 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 36400 1 0 0 output-2.sym
{
T 47300 36400 5 10 1 0 0 0 1
net=Traste14:1
T 46600 37100 5 10 0 0 0 0 1
device=none
T 47300 36500 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 36100 1 0 0 output-2.sym
{
T 47300 36100 5 10 1 0 0 0 1
net=Traste15:1
T 46600 36800 5 10 0 0 0 0 1
device=none
T 47300 36200 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 34700 1 0 0 output-2.sym
{
T 47300 34700 5 10 1 0 0 0 1
net=Traste16:1
T 46600 35400 5 10 0 0 0 0 1
device=none
T 47300 34800 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 34400 1 0 0 output-2.sym
{
T 47300 34400 5 10 1 0 0 0 1
net=Traste17:1
T 46600 35100 5 10 0 0 0 0 1
device=none
T 47300 34500 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 34100 1 0 0 output-2.sym
{
T 47300 34100 5 10 1 0 0 0 1
net=Traste18:1
T 46600 34800 5 10 0 0 0 0 1
device=none
T 47300 34200 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 33800 1 0 0 output-2.sym
{
T 47300 33800 5 10 1 0 0 0 1
net=Traste19:1
T 46600 34500 5 10 0 0 0 0 1
device=none
T 47300 33900 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 33500 1 0 0 output-2.sym
{
T 47300 33500 5 10 1 0 0 0 1
net=Traste20:1
T 46600 34200 5 10 0 0 0 0 1
device=none
T 47300 33600 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 33200 1 0 0 output-2.sym
{
T 47300 33200 5 10 1 0 0 0 1
net=Traste21:1
T 46600 33900 5 10 0 0 0 0 1
device=none
T 47300 33300 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 32900 1 0 0 output-2.sym
{
T 47300 32900 5 10 1 0 0 0 1
net=Traste22:1
T 46600 33600 5 10 0 0 0 0 1
device=none
T 47300 33000 5 10 0 1 0 1 1
value=OUTPUT
}
C 46400 32600 1 0 0 output-2.sym
{
T 47300 32600 5 10 1 0 0 0 1
net=Traste23:1
T 46600 33300 5 10 0 0 0 0 1
device=none
T 47300 32700 5 10 0 1 0 1 1
value=OUTPUT
}
N 46400 34800 46000 34800 4
N 46400 34500 46000 34500 4
N 46400 34200 46000 34200 4
N 46400 33900 46000 33900 4
N 46400 33600 46000 33600 4
N 46400 33300 46000 33300 4
N 46400 33000 46000 33000 4
N 46400 32700 46000 32700 4
N 46400 38300 46000 38300 4
N 46400 38000 46000 38000 4
N 46400 37700 46000 37700 4
N 46400 37400 46000 37400 4
N 46400 37100 46000 37100 4
N 46400 36800 46000 36800 4
N 46400 36500 46000 36500 4
N 46400 36200 46000 36200 4
N 46400 42000 46000 42000 4
N 46400 41700 46000 41700 4
N 46400 41400 46000 41400 4
N 46400 41100 46000 41100 4
N 46400 40800 46000 40800 4
N 46400 40500 46000 40500 4
N 46400 40200 46000 40200 4
N 46400 39900 46000 39900 4
C 37600 44500 1 0 0 input-2.sym
{
T 36900 44500 5 10 1 0 0 0 1
net=clear:1
T 38200 45200 5 10 0 0 0 0 1
device=none
T 38100 44600 5 10 0 1 0 7 1
value=INPUT
}
C 42100 44000 1 0 0 gnd.sym
{
T 42200 45400 5 8 0 0 0 0 1
symversion=1.0
T 42200 45600 5 8 0 0 0 0 1
footprint=none
}
C 49100 52800 1 0 0 output-2.sym
{
T 50000 52800 5 10 1 0 0 0 1
net=Cuerda1:1
T 49300 53500 5 10 0 0 0 0 1
device=none
T 50000 52900 5 10 0 1 0 1 1
value=OUTPUT
}
C 49100 51200 1 0 0 output-2.sym
{
T 50000 51200 5 10 1 0 0 0 1
net=Cuerda2:1
T 49300 51900 5 10 0 0 0 0 1
device=none
T 50000 51300 5 10 0 1 0 1 1
value=OUTPUT
}
C 49100 49600 1 0 0 output-2.sym
{
T 50000 49600 5 10 1 0 0 0 1
net=Cuerda3:1
T 49300 50300 5 10 0 0 0 0 1
device=none
T 50000 49700 5 10 0 1 0 1 1
value=OUTPUT
}
C 49100 48000 1 0 0 output-2.sym
{
T 50000 48000 5 10 1 0 0 0 1
net=Cuerda4:1
T 49300 48700 5 10 0 0 0 0 1
device=none
T 50000 48100 5 10 0 1 0 1 1
value=OUTPUT
}
C 49100 46400 1 0 0 output-2.sym
{
T 50000 46400 5 10 1 0 0 0 1
net=Cuerda5:1
T 49300 47100 5 10 0 0 0 0 1
device=none
T 50000 46500 5 10 0 1 0 1 1
value=OUTPUT
}
C 49100 44700 1 0 0 output-2.sym
{
T 50000 44700 5 10 1 0 0 0 1
net=Cuerda6:1
T 49300 45400 5 10 0 0 0 0 1
device=none
T 50000 44800 5 10 0 1 0 1 1
value=OUTPUT
}
N 49100 44800 47800 44800 4
N 47800 46500 49100 46500 4
N 49100 48100 47800 48100 4
N 47800 49700 49100 49700 4
N 49100 51300 47800 51300 4
N 47800 52900 49100 52900 4
N 40700 34500 40700 45500 4
N 40200 34200 40200 45200 4
N 39000 45200 42200 45200 4
N 39000 45500 42200 45500 4
C 37600 45700 1 0 0 input-2.sym
{
T 36900 45700 5 10 1 0 0 0 1
net=data:1
T 38200 46400 5 10 0 0 0 0 1
device=none
T 38100 45800 5 10 0 1 0 7 1
value=INPUT
}
C 37600 45400 1 0 0 input-2.sym
{
T 36900 45400 5 10 1 0 0 0 1
net=clock:1
T 38200 46100 5 10 0 0 0 0 1
device=none
T 38100 45500 5 10 0 1 0 7 1
value=INPUT
}
C 37600 45100 1 0 0 input-2.sym
{
T 36900 45100 5 10 1 0 0 0 1
net=latch:1
T 38200 45800 5 10 0 0 0 0 1
device=none
T 38100 45200 5 10 0 1 0 7 1
value=INPUT
}
N 39000 44600 42200 44600 4
N 41100 33600 41100 44600 4
N 42200 43700 42200 42000 4
N 39000 45800 42200 45800 4
N 46000 44300 44400 44300 4
N 44400 44600 46000 44600 4
N 46000 44600 46000 46000 4
N 44400 44900 45600 44900 4
N 45600 44900 45600 47600 4
N 45600 47600 46000 47600 4
N 44400 45200 45300 45200 4
N 45300 45200 45300 49200 4
N 45300 49200 46000 49200 4
N 46000 50800 45000 50800 4
N 45000 50800 45000 45500 4
N 45000 45500 44400 45500 4
N 44400 45800 44700 45800 4
N 44700 45800 44700 52400 4
N 44700 52400 46000 52400 4
C 33000 44200 1 0 1 connector6-2.sym
{
T 32300 47100 5 10 1 1 0 0 1
refdes=CONN5
T 32700 47050 5 10 0 0 0 6 1
device=CONNECTOR_6
T 32700 47250 5 10 0 0 0 6 1
footprint=HEADER6_2
}
C 33000 45700 1 0 0 output-2.sym
{
T 33900 45700 5 10 1 0 0 0 1
net=data:1
T 33200 46400 5 10 0 0 0 0 1
device=none
T 33900 45800 5 10 0 1 0 1 1
value=OUTPUT
}
C 33000 45300 1 0 0 output-2.sym
{
T 33900 45300 5 10 1 0 0 0 1
net=clock:1
T 33200 46000 5 10 0 0 0 0 1
device=none
T 33900 45400 5 10 0 1 0 1 1
value=OUTPUT
}
C 33000 44900 1 0 0 output-2.sym
{
T 33900 44900 5 10 1 0 0 0 1
net=latch:1
T 33200 45600 5 10 0 0 0 0 1
device=none
T 33900 45000 5 10 0 1 0 1 1
value=OUTPUT
}
C 33000 44500 1 0 0 output-2.sym
{
T 33900 44500 5 10 1 0 0 0 1
net=clear:1
T 33200 45200 5 10 0 0 0 0 1
device=none
T 33900 44600 5 10 0 1 0 1 1
value=OUTPUT
}
