

================================================================
== Vivado HLS Report for 'matrixAvg'
================================================================
* Date:           Sat Jun 30 19:25:55 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matrixAvg
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7354|  7354|  7355|  7355|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1800|  1800|         2|          -|          -|   900|    no    |
        |- Loop 2  |  1800|  1800|         2|          -|          -|   900|    no    |
        |- Loop 3  |  1800|  1800|         2|          -|          -|   900|    no    |
        |- Loop 4  |     9|     9|         1|          -|          -|     9|    no    |
        |- Loop 5  |  1800|  1800|         3|          2|          1|   900|    yes   |
        |- Loop 6  |    54|    54|         6|          -|          -|     9|    no    |
        |- Loop 7  |    27|    27|         3|          -|          -|     9|    no    |
        |- Loop 8  |    27|    27|         3|          -|          -|     9|    no    |
        |- Loop 9  |    27|    27|         3|          -|          -|     9|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|    1474|    818|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     12|     519|    162|
|Memory           |        6|      -|     384|     30|
|Multiplexer      |        -|      -|       -|    698|
|Register         |        -|      -|     818|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|     13|    3195|   1708|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      5|       3|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |matrixAvg_mul_32seOg_U1  |matrixAvg_mul_32seOg  |        0|      4|  173|  54|
    |matrixAvg_mul_32seOg_U2  |matrixAvg_mul_32seOg  |        0|      4|  173|  54|
    |matrixAvg_mul_32seOg_U3  |matrixAvg_mul_32seOg  |        0|      4|  173|  54|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|     12|  519| 162|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixAvg_mac_mulfYi_U4  |matrixAvg_mac_mulfYi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |cell_avg_red_U    |matrixAvg_cell_avbkb  |        0|  64|   5|     9|   32|     1|          288|
    |cell_avg_blue_U   |matrixAvg_cell_avbkb  |        0|  64|   5|     9|   32|     1|          288|
    |cell_avg_green_U  |matrixAvg_cell_avbkb  |        0|  64|   5|     9|   32|     1|          288|
    |sum_red_U         |matrixAvg_cell_avbkb  |        0|  64|   5|     9|   32|     1|          288|
    |sum_blue_U        |matrixAvg_cell_avbkb  |        0|  64|   5|     9|   32|     1|          288|
    |sum_green_U       |matrixAvg_cell_avbkb  |        0|  64|   5|     9|   32|     1|          288|
    |red_U             |matrixAvg_red         |        2|   0|   0|   900|   32|     1|        28800|
    |green_U           |matrixAvg_red         |        2|   0|   0|   900|   32|     1|        28800|
    |blue_U            |matrixAvg_red         |        2|   0|   0|   900|   32|     1|        28800|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        6| 384|  30|  2754|  288|     9|        88128|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |i_10_fu_636_p2                     |     +    |      0|   26|  12|           7|           1|
    |i_11_fu_668_p2                     |     +    |      0|   17|   9|           4|           1|
    |i_12_fu_894_p2                     |     +    |      0|   17|   9|           4|           1|
    |i_13_fu_911_p2                     |     +    |      0|   17|   9|           4|           1|
    |i_14_fu_928_p2                     |     +    |      0|   17|   9|           4|           1|
    |i_6_fu_521_p2                      |     +    |      0|   35|  15|          10|           1|
    |i_7_fu_538_p2                      |     +    |      0|   35|  15|          10|           1|
    |i_8_fu_555_p2                      |     +    |      0|   35|  15|          10|           1|
    |i_9_fu_572_p2                      |     +    |      0|   17|   9|           4|           1|
    |indvar_flatten_next_fu_584_p2      |     +    |      0|   35|  15|          10|           1|
    |j_s_fu_604_p2                      |     +    |      0|   17|   9|           4|           1|
    |tmp_15_fu_641_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp_16_fu_648_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp_17_fu_655_p2                   |     +    |      0|  101|  37|          32|          32|
    |neg_mul1_fu_762_p2                 |     -    |      0|  200|  70|           1|          65|
    |neg_mul2_fu_804_p2                 |     -    |      0|  200|  70|           1|          65|
    |neg_mul_fu_846_p2                  |     -    |      0|  200|  70|           1|          65|
    |neg_ti1_fu_791_p2                  |     -    |      0|  101|  37|           1|          32|
    |neg_ti2_fu_833_p2                  |     -    |      0|  101|  37|           1|          32|
    |neg_ti_fu_875_p2                   |     -    |      0|  101|  37|           1|          32|
    |mat_in_V_data_V_0_load_A           |    and   |      0|    0|   2|           1|           1|
    |mat_in_V_data_V_0_load_B           |    and   |      0|    0|   2|           1|           1|
    |mat_out_V_data_V_1_load_A          |    and   |      0|    0|   2|           1|           1|
    |mat_out_V_data_V_1_load_B          |    and   |      0|    0|   2|           1|           1|
    |mat_out_V_last_V_1_load_A          |    and   |      0|    0|   2|           1|           1|
    |mat_out_V_last_V_1_load_B          |    and   |      0|    0|   2|           1|           1|
    |exitcond2_fu_888_p2                |   icmp   |      0|    0|   2|           4|           4|
    |exitcond3_fu_905_p2                |   icmp   |      0|    0|   2|           4|           4|
    |exitcond_flatten_fu_578_p2         |   icmp   |      0|    0|   5|          10|           8|
    |exitcond_fu_922_p2                 |   icmp   |      0|    0|   2|           4|           4|
    |mat_in_V_data_V_0_state_cmp_full   |   icmp   |      0|    0|   1|           2|           1|
    |mat_out_V_data_V_1_state_cmp_full  |   icmp   |      0|    0|   1|           2|           1|
    |mat_out_V_last_V_1_state_cmp_full  |   icmp   |      0|    0|   1|           2|           1|
    |tmp_1_fu_566_p2                    |   icmp   |      0|    0|   2|           4|           4|
    |tmp_4_fu_532_p2                    |   icmp   |      0|    0|   5|          10|           8|
    |tmp_7_fu_662_p2                    |   icmp   |      0|    0|   2|           4|           4|
    |tmp_8_fu_549_p2                    |   icmp   |      0|    0|   5|          10|           8|
    |tmp_9_fu_590_p2                    |   icmp   |      0|    0|   4|           7|           6|
    |tmp_fu_515_p2                      |   icmp   |      0|    0|   5|          10|           8|
    |tmp_last_V_fu_939_p2               |   icmp   |      0|    0|   2|           4|           5|
    |ap_block_state25                   |    or    |      0|    0|   2|           1|           1|
    |i_4_mid2_fu_596_p3                 |  select  |      0|    0|   7|           1|           1|
    |tmp_11_fu_797_p3                   |  select  |      0|    0|  32|           1|          32|
    |tmp_12_fu_839_p3                   |  select  |      0|    0|  32|           1|          32|
    |tmp_13_fu_881_p3                   |  select  |      0|    0|  32|           1|          32|
    |tmp_23_fu_784_p3                   |  select  |      0|    0|  32|           1|          32|
    |tmp_26_fu_826_p3                   |  select  |      0|    0|  32|           1|          32|
    |tmp_29_fu_868_p3                   |  select  |      0|    0|  32|           1|          32|
    |tmp_3_mid2_v_v_fu_610_p3           |  select  |      0|    0|   4|           1|           4|
    |ap_enable_pp0                      |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|    0|   2|           1|           2|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                              |          |      0| 1474| 818|         267|         672|
    +-----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  125|         27|    1|         27|
    |ap_enable_reg_pp0_iter1       |   15|          3|    1|          3|
    |blue_address0                 |   15|          3|   10|         30|
    |cell_avg_blue_address0        |   15|          3|    4|         12|
    |cell_avg_green_address0       |   15|          3|    4|         12|
    |cell_avg_red_address0         |   15|          3|    4|         12|
    |green_address0                |   15|          3|   10|         30|
    |i3_reg_475                    |    9|          2|    4|          8|
    |i4_reg_486                    |    9|          2|    4|          8|
    |i6_reg_497                    |    9|          2|    4|          8|
    |i_1_reg_396                   |    9|          2|   10|         20|
    |i_2_reg_408                   |    9|          2|   10|         20|
    |i_3_reg_420                   |    9|          2|    4|          8|
    |i_4_phi_fu_457_p4             |    9|          2|    7|         14|
    |i_4_reg_453                   |    9|          2|    7|         14|
    |i_5_reg_464                   |    9|          2|    4|          8|
    |i_reg_384                     |    9|          2|   10|         20|
    |indvar_flatten_phi_fu_435_p4  |    9|          2|   10|         20|
    |indvar_flatten_reg_431        |    9|          2|   10|         20|
    |j_phi_fu_446_p4               |    9|          2|    4|          8|
    |j_reg_442                     |    9|          2|    4|          8|
    |mat_in_TDATA_blk_n            |    9|          2|    1|          2|
    |mat_in_V_data_V_0_data_out    |    9|          2|   32|         64|
    |mat_in_V_data_V_0_state       |   15|          3|    2|          6|
    |mat_in_V_dest_V_0_state       |   15|          3|    2|          6|
    |mat_out_TDATA_blk_n           |    9|          2|    1|          2|
    |mat_out_V_data_V_1_data_in    |   21|          4|   32|        128|
    |mat_out_V_data_V_1_data_out   |    9|          2|   32|         64|
    |mat_out_V_data_V_1_state      |   15|          3|    2|          6|
    |mat_out_V_dest_V_1_state      |   15|          3|    2|          6|
    |mat_out_V_id_V_1_state        |   15|          3|    2|          6|
    |mat_out_V_keep_V_1_state      |   15|          3|    2|          6|
    |mat_out_V_last_V_1_data_in    |   15|          3|    1|          3|
    |mat_out_V_last_V_1_data_out   |    9|          2|    1|          2|
    |mat_out_V_last_V_1_state      |   15|          3|    2|          6|
    |mat_out_V_strb_V_1_state      |   15|          3|    2|          6|
    |mat_out_V_user_V_1_state      |   15|          3|    2|          6|
    |red_address0                  |   15|          3|   10|         30|
    |sum_blue_address0             |   27|          5|    4|         20|
    |sum_blue_d0                   |   15|          3|   32|         96|
    |sum_green_address0            |   27|          5|    4|         20|
    |sum_green_d0                  |   15|          3|   32|         96|
    |sum_red_address0              |   27|          5|    4|         20|
    |sum_red_d0                    |   15|          3|   32|         96|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  698|        144|  362|       1007|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |exitcond_flatten_reg_1002     |   1|   0|    1|          0|
    |i3_reg_475                    |   4|   0|    4|          0|
    |i4_reg_486                    |   4|   0|    4|          0|
    |i6_reg_497                    |   4|   0|    4|          0|
    |i_10_reg_1054                 |   7|   0|    7|          0|
    |i_11_reg_1062                 |   4|   0|    4|          0|
    |i_12_reg_1185                 |   4|   0|    4|          0|
    |i_13_reg_1203                 |   4|   0|    4|          0|
    |i_14_reg_1221                 |   4|   0|    4|          0|
    |i_1_reg_396                   |  10|   0|   10|          0|
    |i_2_reg_408                   |  10|   0|   10|          0|
    |i_3_reg_420                   |   4|   0|    4|          0|
    |i_4_mid2_reg_1011             |   7|   0|    7|          0|
    |i_4_reg_453                   |   7|   0|    7|          0|
    |i_5_reg_464                   |   4|   0|    4|          0|
    |i_6_reg_957                   |  10|   0|   10|          0|
    |i_7_reg_965                   |  10|   0|   10|          0|
    |i_8_reg_973                   |  10|   0|   10|          0|
    |i_reg_384                     |  10|   0|   10|          0|
    |indvar_flatten_next_reg_1006  |  10|   0|   10|          0|
    |indvar_flatten_reg_431        |  10|   0|   10|          0|
    |j_reg_442                     |   4|   0|    4|          0|
    |mat_in_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |mat_in_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |mat_in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |mat_in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |mat_in_V_data_V_0_state       |   2|   0|    2|          0|
    |mat_in_V_dest_V_0_state       |   2|   0|    2|          0|
    |mat_out_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |mat_out_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |mat_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |mat_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |mat_out_V_data_V_1_state      |   2|   0|    2|          0|
    |mat_out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |mat_out_V_dest_V_1_state      |   2|   0|    2|          0|
    |mat_out_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |mat_out_V_id_V_1_state        |   2|   0|    2|          0|
    |mat_out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |mat_out_V_keep_V_1_state      |   2|   0|    2|          0|
    |mat_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |mat_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |mat_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |mat_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |mat_out_V_last_V_1_state      |   2|   0|    2|          0|
    |mat_out_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |mat_out_V_strb_V_1_state      |   2|   0|    2|          0|
    |mat_out_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |mat_out_V_user_V_1_state      |   2|   0|    2|          0|
    |mul1_reg_1137                 |  65|   0|   65|          0|
    |mul9_reg_1147                 |  65|   0|   65|          0|
    |mul_reg_1157                  |  65|   0|   65|          0|
    |sum_blue_addr_1_reg_1049      |   4|   0|    4|          0|
    |sum_blue_load_reg_1111        |  32|   0|   32|          0|
    |sum_green_addr_1_reg_1039     |   4|   0|    4|          0|
    |sum_green_load_reg_1100       |  32|   0|   32|          0|
    |sum_red_addr_1_reg_1029       |   4|   0|    4|          0|
    |sum_red_load_reg_1089         |  32|   0|   32|          0|
    |tmp_10_reg_1067               |   4|   0|   64|         60|
    |tmp_11_reg_1167               |  32|   0|   32|          0|
    |tmp_12_reg_1172               |  32|   0|   32|          0|
    |tmp_13_reg_1177               |  32|   0|   32|          0|
    |tmp_30_reg_1094               |   1|   0|    1|          0|
    |tmp_32_reg_1142               |  26|   0|   26|          0|
    |tmp_33_reg_1105               |   1|   0|    1|          0|
    |tmp_35_reg_1152               |  26|   0|   26|          0|
    |tmp_36_reg_1116               |   1|   0|    1|          0|
    |tmp_38_reg_1162               |  26|   0|   26|          0|
    |tmp_3_mid2_v_v_reg_1017       |   4|   0|    4|          0|
    |tmp_last_V_reg_1231           |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 818|   0|  878|         60|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+----------------+-----+-----+--------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none |     matrixAvg    | return value |
|ap_rst_n        |  in |    1| ap_ctrl_none |     matrixAvg    | return value |
|mat_in_TDATA    |  in |   32|     axis     |  mat_in_V_data_V |    pointer   |
|mat_in_TVALID   |  in |    1|     axis     |  mat_in_V_dest_V |    pointer   |
|mat_in_TREADY   | out |    1|     axis     |  mat_in_V_dest_V |    pointer   |
|mat_in_TDEST    |  in |    1|     axis     |  mat_in_V_dest_V |    pointer   |
|mat_in_TKEEP    |  in |    4|     axis     |  mat_in_V_keep_V |    pointer   |
|mat_in_TSTRB    |  in |    4|     axis     |  mat_in_V_strb_V |    pointer   |
|mat_in_TUSER    |  in |    1|     axis     |  mat_in_V_user_V |    pointer   |
|mat_in_TLAST    |  in |    1|     axis     |  mat_in_V_last_V |    pointer   |
|mat_in_TID      |  in |    1|     axis     |   mat_in_V_id_V  |    pointer   |
|mat_out_TDATA   | out |   32|     axis     | mat_out_V_data_V |    pointer   |
|mat_out_TVALID  | out |    1|     axis     | mat_out_V_dest_V |    pointer   |
|mat_out_TREADY  |  in |    1|     axis     | mat_out_V_dest_V |    pointer   |
|mat_out_TDEST   | out |    1|     axis     | mat_out_V_dest_V |    pointer   |
|mat_out_TKEEP   | out |    4|     axis     | mat_out_V_keep_V |    pointer   |
|mat_out_TSTRB   | out |    4|     axis     | mat_out_V_strb_V |    pointer   |
|mat_out_TUSER   | out |    1|     axis     | mat_out_V_user_V |    pointer   |
|mat_out_TLAST   | out |    1|     axis     | mat_out_V_last_V |    pointer   |
|mat_out_TID     | out |    1|     axis     |  mat_out_V_id_V  |    pointer   |
+----------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_4)
	6  / (tmp_4)
5 --> 
	4  / true
6 --> 
	7  / (!tmp_8)
	8  / (tmp_8)
7 --> 
	6  / true
8 --> 
	8  / (!tmp_1)
	9  / (tmp_1)
9 --> 
	12  / (exitcond_flatten)
	10  / (!exitcond_flatten)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / (!tmp_7)
	19  / (tmp_7)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	13  / true
19 --> 
	20  / (!exitcond2)
	22  / (exitcond2)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
	23  / (!exitcond3)
	25  / (exitcond3)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / (!exitcond)
26 --> 
	27  / true
27 --> 
	25  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_28 (15)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_in_V_data_V), !map !42

ST_1: StgValue_29 (16)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %mat_in_V_keep_V), !map !46

ST_1: StgValue_30 (17)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %mat_in_V_strb_V), !map !50

ST_1: StgValue_31 (18)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mat_in_V_user_V), !map !54

ST_1: StgValue_32 (19)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mat_in_V_last_V), !map !58

ST_1: StgValue_33 (20)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mat_in_V_id_V), !map !62

ST_1: StgValue_34 (21)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mat_in_V_dest_V), !map !66

ST_1: StgValue_35 (22)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_out_V_data_V), !map !70

ST_1: StgValue_36 (23)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %mat_out_V_keep_V), !map !74

ST_1: StgValue_37 (24)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %mat_out_V_strb_V), !map !78

ST_1: StgValue_38 (25)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mat_out_V_user_V), !map !82

ST_1: StgValue_39 (26)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mat_out_V_last_V), !map !86

ST_1: StgValue_40 (27)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mat_out_V_id_V), !map !90

ST_1: StgValue_41 (28)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mat_out_V_dest_V), !map !94

ST_1: StgValue_42 (29)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixAvg_str) nounwind

ST_1: red (30)  [1/1] 3.25ns  loc: matrix.cpp:48
:15  %red = alloca [900 x i32], align 16

ST_1: green (31)  [1/1] 3.25ns  loc: matrix.cpp:49
:16  %green = alloca [900 x i32], align 16

ST_1: blue (32)  [1/1] 3.25ns  loc: matrix.cpp:50
:17  %blue = alloca [900 x i32], align 16

ST_1: cell_avg_red (33)  [1/1] 2.32ns  loc: matrix.cpp:51
:18  %cell_avg_red = alloca [9 x i32], align 4

ST_1: cell_avg_blue (34)  [1/1] 2.32ns  loc: matrix.cpp:51
:19  %cell_avg_blue = alloca [9 x i32], align 4

ST_1: cell_avg_green (35)  [1/1] 2.32ns  loc: matrix.cpp:51
:20  %cell_avg_green = alloca [9 x i32], align 4

ST_1: sum_red (36)  [1/1] 2.32ns  loc: matrix.cpp:54
:21  %sum_red = alloca [9 x i32], align 16

ST_1: sum_blue (37)  [1/1] 2.32ns  loc: matrix.cpp:55
:22  %sum_blue = alloca [9 x i32], align 16

ST_1: sum_green (38)  [1/1] 2.32ns  loc: matrix.cpp:56
:23  %sum_green = alloca [9 x i32], align 16

ST_1: StgValue_52 (39)  [1/1] 0.00ns  loc: matrix.cpp:43
:24  call void (...)* @_ssdm_op_SpecInterface(i32* %mat_in_V_data_V, i4* %mat_in_V_keep_V, i4* %mat_in_V_strb_V, i1* %mat_in_V_user_V, i1* %mat_in_V_last_V, i1* %mat_in_V_id_V, i1* %mat_in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_53 (40)  [1/1] 0.00ns  loc: matrix.cpp:44
:25  call void (...)* @_ssdm_op_SpecInterface(i32* %mat_out_V_data_V, i4* %mat_out_V_keep_V, i4* %mat_out_V_strb_V, i1* %mat_out_V_user_V, i1* %mat_out_V_last_V, i1* %mat_out_V_id_V, i1* %mat_out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_54 (41)  [1/1] 0.00ns  loc: matrix.cpp:45
:26  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_55 (42)  [1/1] 1.59ns  loc: matrix.cpp:59
:27  br label %1


 <State 2>: 5.09ns
ST_2: i (44)  [1/1] 0.00ns
:0  %i = phi i10 [ 0, %0 ], [ %i_6, %2 ]

ST_2: tmp (45)  [1/1] 3.02ns  loc: matrix.cpp:59
:1  %tmp = icmp eq i10 %i, -124

ST_2: empty (46)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)

ST_2: i_6 (47)  [1/1] 2.32ns  loc: matrix.cpp:59
:3  %i_6 = add i10 %i, 1

ST_2: StgValue_60 (48)  [1/1] 0.00ns  loc: matrix.cpp:59
:4  br i1 %tmp, label %.preheader22.preheader, label %2

ST_2: empty_5 (50)  [2/2] 0.00ns  loc: matrix.cpp:61
:0  %empty_5 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_in_V_data_V, i4* %mat_in_V_keep_V, i4* %mat_in_V_strb_V, i1* %mat_in_V_user_V, i1* %mat_in_V_last_V, i1* %mat_in_V_id_V, i1* %mat_in_V_dest_V)

ST_2: StgValue_62 (57)  [1/1] 1.59ns  loc: matrix.cpp:66
.preheader22.preheader:0  br label %.preheader22


 <State 3>: 3.25ns
ST_3: empty_5 (50)  [1/2] 0.00ns  loc: matrix.cpp:61
:0  %empty_5 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_in_V_data_V, i4* %mat_in_V_keep_V, i4* %mat_in_V_strb_V, i1* %mat_in_V_user_V, i1* %mat_in_V_last_V, i1* %mat_in_V_id_V, i1* %mat_in_V_dest_V)

ST_3: tmp_data_V (51)  [1/1] 0.00ns  loc: matrix.cpp:61
:1  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 0

ST_3: tmp_2 (52)  [1/1] 0.00ns  loc: matrix.cpp:63
:2  %tmp_2 = zext i10 %i to i64

ST_3: red_addr (53)  [1/1] 0.00ns  loc: matrix.cpp:63
:3  %red_addr = getelementptr inbounds [900 x i32]* %red, i64 0, i64 %tmp_2

ST_3: StgValue_67 (54)  [1/1] 3.25ns  loc: matrix.cpp:63
:4  store i32 %tmp_data_V, i32* %red_addr, align 4

ST_3: StgValue_68 (55)  [1/1] 0.00ns  loc: matrix.cpp:59
:5  br label %1


 <State 4>: 5.09ns
ST_4: i_1 (59)  [1/1] 0.00ns
.preheader22:0  %i_1 = phi i10 [ %i_7, %3 ], [ 0, %.preheader22.preheader ]

ST_4: tmp_4 (60)  [1/1] 3.02ns  loc: matrix.cpp:66
.preheader22:1  %tmp_4 = icmp eq i10 %i_1, -124

ST_4: empty_6 (61)  [1/1] 0.00ns
.preheader22:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)

ST_4: i_7 (62)  [1/1] 2.32ns  loc: matrix.cpp:66
.preheader22:3  %i_7 = add i10 %i_1, 1

ST_4: StgValue_73 (63)  [1/1] 0.00ns  loc: matrix.cpp:66
.preheader22:4  br i1 %tmp_4, label %.preheader21.preheader, label %3

ST_4: empty_7 (65)  [2/2] 0.00ns  loc: matrix.cpp:68
:0  %empty_7 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_in_V_data_V, i4* %mat_in_V_keep_V, i4* %mat_in_V_strb_V, i1* %mat_in_V_user_V, i1* %mat_in_V_last_V, i1* %mat_in_V_id_V, i1* %mat_in_V_dest_V)

ST_4: StgValue_75 (72)  [1/1] 1.59ns  loc: matrix.cpp:72
.preheader21.preheader:0  br label %.preheader21


 <State 5>: 3.25ns
ST_5: empty_7 (65)  [1/2] 0.00ns  loc: matrix.cpp:68
:0  %empty_7 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_in_V_data_V, i4* %mat_in_V_keep_V, i4* %mat_in_V_strb_V, i1* %mat_in_V_user_V, i1* %mat_in_V_last_V, i1* %mat_in_V_id_V, i1* %mat_in_V_dest_V)

ST_5: tmp_data_V_1 (66)  [1/1] 0.00ns  loc: matrix.cpp:68
:1  %tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_7, 0

ST_5: tmp_6 (67)  [1/1] 0.00ns  loc: matrix.cpp:69
:2  %tmp_6 = zext i10 %i_1 to i64

ST_5: green_addr (68)  [1/1] 0.00ns  loc: matrix.cpp:69
:3  %green_addr = getelementptr inbounds [900 x i32]* %green, i64 0, i64 %tmp_6

ST_5: StgValue_80 (69)  [1/1] 3.25ns  loc: matrix.cpp:69
:4  store i32 %tmp_data_V_1, i32* %green_addr, align 4

ST_5: StgValue_81 (70)  [1/1] 0.00ns  loc: matrix.cpp:66
:5  br label %.preheader22


 <State 6>: 5.09ns
ST_6: i_2 (74)  [1/1] 0.00ns
.preheader21:0  %i_2 = phi i10 [ %i_8, %4 ], [ 0, %.preheader21.preheader ]

ST_6: tmp_8 (75)  [1/1] 3.02ns  loc: matrix.cpp:72
.preheader21:1  %tmp_8 = icmp eq i10 %i_2, -124

ST_6: empty_8 (76)  [1/1] 0.00ns
.preheader21:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)

ST_6: i_8 (77)  [1/1] 2.32ns  loc: matrix.cpp:72
.preheader21:3  %i_8 = add i10 %i_2, 1

ST_6: StgValue_86 (78)  [1/1] 0.00ns  loc: matrix.cpp:72
.preheader21:4  br i1 %tmp_8, label %.preheader20.preheader, label %4

ST_6: empty_9 (80)  [2/2] 0.00ns  loc: matrix.cpp:74
:0  %empty_9 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_in_V_data_V, i4* %mat_in_V_keep_V, i4* %mat_in_V_strb_V, i1* %mat_in_V_user_V, i1* %mat_in_V_last_V, i1* %mat_in_V_id_V, i1* %mat_in_V_dest_V)

ST_6: sum_red_addr (87)  [1/1] 0.00ns  loc: matrix.cpp:78
.preheader20.preheader:0  %sum_red_addr = getelementptr inbounds [9 x i32]* %sum_red, i64 0, i64 0

ST_6: sum_blue_addr (88)  [1/1] 0.00ns  loc: matrix.cpp:79
.preheader20.preheader:1  %sum_blue_addr = getelementptr inbounds [9 x i32]* %sum_blue, i64 0, i64 0

ST_6: sum_green_addr (89)  [1/1] 0.00ns  loc: matrix.cpp:80
.preheader20.preheader:2  %sum_green_addr = getelementptr inbounds [9 x i32]* %sum_green, i64 0, i64 0

ST_6: StgValue_91 (90)  [1/1] 1.59ns  loc: matrix.cpp:77
.preheader20.preheader:3  br label %.preheader20


 <State 7>: 3.25ns
ST_7: empty_9 (80)  [1/2] 0.00ns  loc: matrix.cpp:74
:0  %empty_9 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_in_V_data_V, i4* %mat_in_V_keep_V, i4* %mat_in_V_strb_V, i1* %mat_in_V_user_V, i1* %mat_in_V_last_V, i1* %mat_in_V_id_V, i1* %mat_in_V_dest_V)

ST_7: tmp_data_V_2 (81)  [1/1] 0.00ns  loc: matrix.cpp:74
:1  %tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_9, 0

ST_7: tmp_s (82)  [1/1] 0.00ns  loc: matrix.cpp:75
:2  %tmp_s = zext i10 %i_2 to i64

ST_7: blue_addr (83)  [1/1] 0.00ns  loc: matrix.cpp:75
:3  %blue_addr = getelementptr inbounds [900 x i32]* %blue, i64 0, i64 %tmp_s

ST_7: StgValue_96 (84)  [1/1] 3.25ns  loc: matrix.cpp:75
:4  store i32 %tmp_data_V_2, i32* %blue_addr, align 4

ST_7: StgValue_97 (85)  [1/1] 0.00ns  loc: matrix.cpp:72
:5  br label %.preheader21


 <State 8>: 5.17ns
ST_8: i_3 (92)  [1/1] 0.00ns
.preheader20:0  %i_3 = phi i4 [ %i_9, %5 ], [ 0, %.preheader20.preheader ]

ST_8: tmp_1 (93)  [1/1] 3.10ns  loc: matrix.cpp:77
.preheader20:1  %tmp_1 = icmp eq i4 %i_3, -7

ST_8: empty_10 (94)  [1/1] 0.00ns
.preheader20:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_8: i_9 (95)  [1/1] 2.35ns  loc: matrix.cpp:77
.preheader20:3  %i_9 = add i4 %i_3, 1

ST_8: StgValue_102 (96)  [1/1] 0.00ns  loc: matrix.cpp:77
.preheader20:4  br i1 %tmp_1, label %.preheader18.preheader, label %5

ST_8: StgValue_103 (98)  [1/1] 2.32ns  loc: matrix.cpp:78
:0  store i32 0, i32* %sum_red_addr, align 16

ST_8: StgValue_104 (99)  [1/1] 2.32ns  loc: matrix.cpp:79
:1  store i32 0, i32* %sum_blue_addr, align 16

ST_8: StgValue_105 (100)  [1/1] 2.32ns  loc: matrix.cpp:80
:2  store i32 0, i32* %sum_green_addr, align 16

ST_8: StgValue_106 (101)  [1/1] 0.00ns  loc: matrix.cpp:77
:3  br label %.preheader20

ST_8: StgValue_107 (103)  [1/1] 1.59ns
.preheader18.preheader:0  br label %.preheader18


 <State 9>: 5.09ns
ST_9: indvar_flatten (105)  [1/1] 0.00ns
.preheader18:0  %indvar_flatten = phi i10 [ %indvar_flatten_next, %.preheader19 ], [ 0, %.preheader18.preheader ]

ST_9: j (106)  [1/1] 0.00ns  loc: matrix.cpp:86
.preheader18:1  %j = phi i4 [ %tmp_3_mid2_v_v, %.preheader19 ], [ 0, %.preheader18.preheader ]

ST_9: i_4 (107)  [1/1] 0.00ns
.preheader18:2  %i_4 = phi i7 [ %i_10, %.preheader19 ], [ 0, %.preheader18.preheader ]

ST_9: exitcond_flatten (108)  [1/1] 3.02ns
.preheader18:3  %exitcond_flatten = icmp eq i10 %indvar_flatten, -124

ST_9: indvar_flatten_next (109)  [1/1] 2.32ns
.preheader18:4  %indvar_flatten_next = add i10 %indvar_flatten, 1

ST_9: StgValue_113 (110)  [1/1] 0.00ns
.preheader18:5  br i1 %exitcond_flatten, label %.preheader17.preheader, label %.preheader19

ST_9: tmp_9 (113)  [1/1] 2.91ns  loc: matrix.cpp:84
.preheader19:1  %tmp_9 = icmp eq i7 %i_4, -28

ST_9: i_4_mid2 (114)  [1/1] 2.07ns  loc: matrix.cpp:84
.preheader19:2  %i_4_mid2 = select i1 %tmp_9, i7 0, i7 %i_4

ST_9: j_s (115)  [1/1] 2.35ns  loc: matrix.cpp:83
.preheader19:3  %j_s = add i4 %j, 1

ST_9: tmp_3_mid2_v_v (116)  [1/1] 2.07ns  loc: matrix.cpp:86
.preheader19:4  %tmp_3_mid2_v_v = select i1 %tmp_9, i4 %j_s, i4 %j


 <State 10>: 9.63ns
ST_10: tmp_3_mid2_v (117)  [1/1] 0.00ns  loc: matrix.cpp:86
.preheader19:5  %tmp_3_mid2_v = zext i4 %tmp_3_mid2_v_v to i10

ST_10: tmp_3_mid2 (118)  [1/1] 3.36ns  loc: matrix.cpp:86
.preheader19:6  %tmp_3_mid2 = mul i10 %tmp_3_mid2_v, 100

ST_10: tmp_5_mid2 (119)  [1/1] 0.00ns  loc: matrix.cpp:86
.preheader19:7  %tmp_5_mid2 = zext i4 %tmp_3_mid2_v_v to i64

ST_10: i_4_cast5 (120)  [1/1] 0.00ns  loc: matrix.cpp:84
.preheader19:8  %i_4_cast5 = zext i7 %i_4_mid2 to i10

ST_10: tmp_5 (123)  [1/1] 3.02ns  loc: matrix.cpp:86
.preheader19:11  %tmp_5 = add i10 %i_4_cast5, %tmp_3_mid2

ST_10: tmp_14 (124)  [1/1] 0.00ns  loc: matrix.cpp:86
.preheader19:12  %tmp_14 = zext i10 %tmp_5 to i64

ST_10: red_addr_1 (125)  [1/1] 0.00ns  loc: matrix.cpp:86
.preheader19:13  %red_addr_1 = getelementptr inbounds [900 x i32]* %red, i64 0, i64 %tmp_14

ST_10: red_load (126)  [2/2] 3.25ns  loc: matrix.cpp:86
.preheader19:14  %red_load = load i32* %red_addr_1, align 4

ST_10: sum_red_addr_1 (127)  [1/1] 0.00ns  loc: matrix.cpp:86
.preheader19:15  %sum_red_addr_1 = getelementptr inbounds [9 x i32]* %sum_red, i64 0, i64 %tmp_5_mid2

ST_10: sum_red_load_1 (128)  [2/2] 2.32ns  loc: matrix.cpp:86
.preheader19:16  %sum_red_load_1 = load i32* %sum_red_addr_1, align 4

ST_10: green_addr_1 (131)  [1/1] 0.00ns  loc: matrix.cpp:87
.preheader19:19  %green_addr_1 = getelementptr inbounds [900 x i32]* %green, i64 0, i64 %tmp_14

ST_10: green_load (132)  [2/2] 3.25ns  loc: matrix.cpp:87
.preheader19:20  %green_load = load i32* %green_addr_1, align 4

ST_10: sum_green_addr_1 (133)  [1/1] 0.00ns  loc: matrix.cpp:87
.preheader19:21  %sum_green_addr_1 = getelementptr inbounds [9 x i32]* %sum_green, i64 0, i64 %tmp_5_mid2

ST_10: sum_green_load_1 (134)  [2/2] 2.32ns  loc: matrix.cpp:87
.preheader19:22  %sum_green_load_1 = load i32* %sum_green_addr_1, align 4

ST_10: blue_addr_1 (137)  [1/1] 0.00ns  loc: matrix.cpp:88
.preheader19:25  %blue_addr_1 = getelementptr inbounds [900 x i32]* %blue, i64 0, i64 %tmp_14

ST_10: blue_load (138)  [2/2] 3.25ns  loc: matrix.cpp:88
.preheader19:26  %blue_load = load i32* %blue_addr_1, align 4

ST_10: sum_blue_addr_1 (139)  [1/1] 0.00ns  loc: matrix.cpp:88
.preheader19:27  %sum_blue_addr_1 = getelementptr inbounds [9 x i32]* %sum_blue, i64 0, i64 %tmp_5_mid2

ST_10: sum_blue_load_1 (140)  [2/2] 2.32ns  loc: matrix.cpp:88
.preheader19:28  %sum_blue_load_1 = load i32* %sum_blue_addr_1, align 4

ST_10: i_10 (144)  [1/1] 2.32ns  loc: matrix.cpp:84
.preheader19:32  %i_10 = add i7 %i_4_mid2, 1


 <State 11>: 8.47ns
ST_11: empty_11 (112)  [1/1] 0.00ns
.preheader19:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)

ST_11: tmp_3 (121)  [1/1] 0.00ns  loc: matrix.cpp:84
.preheader19:9  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_11: StgValue_139 (122)  [1/1] 0.00ns  loc: matrix.cpp:85
.preheader19:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: red_load (126)  [1/2] 3.25ns  loc: matrix.cpp:86
.preheader19:14  %red_load = load i32* %red_addr_1, align 4

ST_11: sum_red_load_1 (128)  [1/2] 2.32ns  loc: matrix.cpp:86
.preheader19:16  %sum_red_load_1 = load i32* %sum_red_addr_1, align 4

ST_11: tmp_15 (129)  [1/1] 2.90ns  loc: matrix.cpp:86
.preheader19:17  %tmp_15 = add nsw i32 %sum_red_load_1, %red_load

ST_11: StgValue_143 (130)  [1/1] 2.32ns  loc: matrix.cpp:86
.preheader19:18  store i32 %tmp_15, i32* %sum_red_addr_1, align 4

ST_11: green_load (132)  [1/2] 3.25ns  loc: matrix.cpp:87
.preheader19:20  %green_load = load i32* %green_addr_1, align 4

ST_11: sum_green_load_1 (134)  [1/2] 2.32ns  loc: matrix.cpp:87
.preheader19:22  %sum_green_load_1 = load i32* %sum_green_addr_1, align 4

ST_11: tmp_16 (135)  [1/1] 2.90ns  loc: matrix.cpp:87
.preheader19:23  %tmp_16 = add nsw i32 %sum_green_load_1, %green_load

ST_11: StgValue_147 (136)  [1/1] 2.32ns  loc: matrix.cpp:87
.preheader19:24  store i32 %tmp_16, i32* %sum_green_addr_1, align 4

ST_11: blue_load (138)  [1/2] 3.25ns  loc: matrix.cpp:88
.preheader19:26  %blue_load = load i32* %blue_addr_1, align 4

ST_11: sum_blue_load_1 (140)  [1/2] 2.32ns  loc: matrix.cpp:88
.preheader19:28  %sum_blue_load_1 = load i32* %sum_blue_addr_1, align 4

ST_11: tmp_17 (141)  [1/1] 2.90ns  loc: matrix.cpp:88
.preheader19:29  %tmp_17 = add nsw i32 %sum_blue_load_1, %blue_load

ST_11: StgValue_151 (142)  [1/1] 2.32ns  loc: matrix.cpp:88
.preheader19:30  store i32 %tmp_17, i32* %sum_blue_addr_1, align 4

ST_11: empty_12 (143)  [1/1] 0.00ns  loc: matrix.cpp:89
.preheader19:31  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3)

ST_11: StgValue_153 (145)  [1/1] 0.00ns  loc: matrix.cpp:84
.preheader19:33  br label %.preheader18


 <State 12>: 1.59ns
ST_12: StgValue_154 (147)  [1/1] 1.59ns  loc: matrix.cpp:92
.preheader17.preheader:0  br label %.preheader17


 <State 13>: 5.17ns
ST_13: i_5 (149)  [1/1] 0.00ns
.preheader17:0  %i_5 = phi i4 [ %i_11, %6 ], [ 0, %.preheader17.preheader ]

ST_13: tmp_7 (150)  [1/1] 3.10ns  loc: matrix.cpp:92
.preheader17:1  %tmp_7 = icmp eq i4 %i_5, -7

ST_13: empty_13 (151)  [1/1] 0.00ns
.preheader17:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_13: i_11 (152)  [1/1] 2.35ns  loc: matrix.cpp:92
.preheader17:3  %i_11 = add i4 %i_5, 1

ST_13: StgValue_159 (153)  [1/1] 0.00ns  loc: matrix.cpp:92
.preheader17:4  br i1 %tmp_7, label %.preheader16.preheader, label %6

ST_13: tmp_10 (155)  [1/1] 0.00ns  loc: matrix.cpp:93
:0  %tmp_10 = zext i4 %i_5 to i64

ST_13: sum_red_addr_2 (156)  [1/1] 0.00ns  loc: matrix.cpp:93
:1  %sum_red_addr_2 = getelementptr inbounds [9 x i32]* %sum_red, i64 0, i64 %tmp_10

ST_13: sum_red_load (157)  [2/2] 2.32ns  loc: matrix.cpp:93
:2  %sum_red_load = load i32* %sum_red_addr_2, align 4

ST_13: sum_green_addr_2 (171)  [1/1] 0.00ns  loc: matrix.cpp:94
:16  %sum_green_addr_2 = getelementptr inbounds [9 x i32]* %sum_green, i64 0, i64 %tmp_10

ST_13: sum_green_load (172)  [2/2] 2.32ns  loc: matrix.cpp:94
:17  %sum_green_load = load i32* %sum_green_addr_2, align 4

ST_13: sum_blue_addr_2 (186)  [1/1] 0.00ns  loc: matrix.cpp:95
:31  %sum_blue_addr_2 = getelementptr inbounds [9 x i32]* %sum_blue, i64 0, i64 %tmp_10

ST_13: sum_blue_load (187)  [2/2] 2.32ns  loc: matrix.cpp:95
:32  %sum_blue_load = load i32* %sum_blue_addr_2, align 4

ST_13: StgValue_167 (203)  [1/1] 1.59ns  loc: matrix.cpp:99
.preheader16.preheader:0  br label %.preheader16


 <State 14>: 2.32ns
ST_14: sum_red_load (157)  [1/2] 2.32ns  loc: matrix.cpp:93
:2  %sum_red_load = load i32* %sum_red_addr_2, align 4

ST_14: tmp_30 (161)  [1/1] 0.00ns  loc: matrix.cpp:93
:6  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_red_load, i32 31)

ST_14: sum_green_load (172)  [1/2] 2.32ns  loc: matrix.cpp:94
:17  %sum_green_load = load i32* %sum_green_addr_2, align 4

ST_14: tmp_33 (176)  [1/1] 0.00ns  loc: matrix.cpp:94
:21  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_green_load, i32 31)

ST_14: sum_blue_load (187)  [1/2] 2.32ns  loc: matrix.cpp:95
:32  %sum_blue_load = load i32* %sum_blue_addr_2, align 4

ST_14: tmp_36 (191)  [1/1] 0.00ns  loc: matrix.cpp:95
:36  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_blue_load, i32 31)


 <State 15>: 6.91ns
ST_15: sext1_cast (158)  [1/1] 0.00ns  loc: matrix.cpp:93
:3  %sext1_cast = sext i32 %sum_red_load to i65

ST_15: mul1 (159)  [2/2] 6.91ns  loc: matrix.cpp:93
:4  %mul1 = mul i65 %sext1_cast, 5497558139

ST_15: sext8_cast (173)  [1/1] 0.00ns  loc: matrix.cpp:94
:18  %sext8_cast = sext i32 %sum_green_load to i65

ST_15: mul9 (174)  [2/2] 6.91ns  loc: matrix.cpp:94
:19  %mul9 = mul i65 %sext8_cast, 5497558139

ST_15: sext_cast (188)  [1/1] 0.00ns  loc: matrix.cpp:95
:33  %sext_cast = sext i32 %sum_blue_load to i65

ST_15: mul (189)  [2/2] 6.91ns  loc: matrix.cpp:95
:34  %mul = mul i65 %sext_cast, 5497558139


 <State 16>: 6.91ns
ST_16: mul1 (159)  [1/2] 6.91ns  loc: matrix.cpp:93
:4  %mul1 = mul i65 %sext1_cast, 5497558139

ST_16: tmp_32 (164)  [1/1] 0.00ns  loc: matrix.cpp:93
:9  %tmp_32 = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %mul1, i32 39, i32 64)

ST_16: mul9 (174)  [1/2] 6.91ns  loc: matrix.cpp:94
:19  %mul9 = mul i65 %sext8_cast, 5497558139

ST_16: tmp_35 (179)  [1/1] 0.00ns  loc: matrix.cpp:94
:24  %tmp_35 = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %mul9, i32 39, i32 64)

ST_16: mul (189)  [1/2] 6.91ns  loc: matrix.cpp:95
:34  %mul = mul i65 %sext_cast, 5497558139

ST_16: tmp_38 (194)  [1/1] 0.00ns  loc: matrix.cpp:95
:39  %tmp_38 = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %mul, i32 39, i32 64)


 <State 17>: 8.57ns
ST_17: neg_mul1 (160)  [1/1] 3.83ns  loc: matrix.cpp:93
:5  %neg_mul1 = sub i65 0, %mul1

ST_17: tmp_31 (162)  [1/1] 0.00ns  loc: matrix.cpp:93 (grouped into LUT with out node neg_ti1)
:7  %tmp_31 = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %neg_mul1, i32 39, i32 64)

ST_17: tmp_18 (163)  [1/1] 0.00ns  loc: matrix.cpp:93 (grouped into LUT with out node neg_ti1)
:8  %tmp_18 = sext i26 %tmp_31 to i32

ST_17: tmp_22 (165)  [1/1] 0.00ns  loc: matrix.cpp:93
:10  %tmp_22 = sext i26 %tmp_32 to i32

ST_17: tmp_23 (166)  [1/1] 0.00ns  loc: matrix.cpp:93 (grouped into LUT with out node neg_ti1)
:11  %tmp_23 = select i1 %tmp_30, i32 %tmp_18, i32 %tmp_22

ST_17: neg_ti1 (167)  [1/1] 2.67ns  loc: matrix.cpp:93 (out node of the LUT)
:12  %neg_ti1 = sub i32 0, %tmp_23

ST_17: tmp_11 (168)  [1/1] 2.07ns  loc: matrix.cpp:93
:13  %tmp_11 = select i1 %tmp_30, i32 %neg_ti1, i32 %tmp_22

ST_17: neg_mul2 (175)  [1/1] 3.83ns  loc: matrix.cpp:94
:20  %neg_mul2 = sub i65 0, %mul9

ST_17: tmp_34 (177)  [1/1] 0.00ns  loc: matrix.cpp:94 (grouped into LUT with out node neg_ti2)
:22  %tmp_34 = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %neg_mul2, i32 39, i32 64)

ST_17: tmp_24 (178)  [1/1] 0.00ns  loc: matrix.cpp:94 (grouped into LUT with out node neg_ti2)
:23  %tmp_24 = sext i26 %tmp_34 to i32

ST_17: tmp_25 (180)  [1/1] 0.00ns  loc: matrix.cpp:94
:25  %tmp_25 = sext i26 %tmp_35 to i32

ST_17: tmp_26 (181)  [1/1] 0.00ns  loc: matrix.cpp:94 (grouped into LUT with out node neg_ti2)
:26  %tmp_26 = select i1 %tmp_33, i32 %tmp_24, i32 %tmp_25

ST_17: neg_ti2 (182)  [1/1] 2.67ns  loc: matrix.cpp:94 (out node of the LUT)
:27  %neg_ti2 = sub i32 0, %tmp_26

ST_17: tmp_12 (183)  [1/1] 2.07ns  loc: matrix.cpp:94
:28  %tmp_12 = select i1 %tmp_33, i32 %neg_ti2, i32 %tmp_25

ST_17: neg_mul (190)  [1/1] 3.83ns  loc: matrix.cpp:95
:35  %neg_mul = sub i65 0, %mul

ST_17: tmp_37 (192)  [1/1] 0.00ns  loc: matrix.cpp:95 (grouped into LUT with out node neg_ti)
:37  %tmp_37 = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %neg_mul, i32 39, i32 64)

ST_17: tmp_27 (193)  [1/1] 0.00ns  loc: matrix.cpp:95 (grouped into LUT with out node neg_ti)
:38  %tmp_27 = sext i26 %tmp_37 to i32

ST_17: tmp_28 (195)  [1/1] 0.00ns  loc: matrix.cpp:95
:40  %tmp_28 = sext i26 %tmp_38 to i32

ST_17: tmp_29 (196)  [1/1] 0.00ns  loc: matrix.cpp:95 (grouped into LUT with out node neg_ti)
:41  %tmp_29 = select i1 %tmp_36, i32 %tmp_27, i32 %tmp_28

ST_17: neg_ti (197)  [1/1] 2.67ns  loc: matrix.cpp:95 (out node of the LUT)
:42  %neg_ti = sub i32 0, %tmp_29

ST_17: tmp_13 (198)  [1/1] 2.07ns  loc: matrix.cpp:95
:43  %tmp_13 = select i1 %tmp_36, i32 %neg_ti, i32 %tmp_28


 <State 18>: 2.32ns
ST_18: cell_avg_red_addr (169)  [1/1] 0.00ns  loc: matrix.cpp:93
:14  %cell_avg_red_addr = getelementptr [9 x i32]* %cell_avg_red, i64 0, i64 %tmp_10

ST_18: StgValue_208 (170)  [1/1] 2.32ns  loc: matrix.cpp:93
:15  store i32 %tmp_11, i32* %cell_avg_red_addr, align 4

ST_18: cell_avg_green_addr (184)  [1/1] 0.00ns  loc: matrix.cpp:94
:29  %cell_avg_green_addr = getelementptr [9 x i32]* %cell_avg_green, i64 0, i64 %tmp_10

ST_18: StgValue_210 (185)  [1/1] 2.32ns  loc: matrix.cpp:94
:30  store i32 %tmp_12, i32* %cell_avg_green_addr, align 4

ST_18: cell_avg_blue_addr (199)  [1/1] 0.00ns  loc: matrix.cpp:95
:44  %cell_avg_blue_addr = getelementptr [9 x i32]* %cell_avg_blue, i64 0, i64 %tmp_10

ST_18: StgValue_212 (200)  [1/1] 2.32ns  loc: matrix.cpp:95
:45  store i32 %tmp_13, i32* %cell_avg_blue_addr, align 4

ST_18: StgValue_213 (201)  [1/1] 0.00ns  loc: matrix.cpp:92
:46  br label %.preheader17


 <State 19>: 5.17ns
ST_19: i3 (205)  [1/1] 0.00ns
.preheader16:0  %i3 = phi i4 [ %i_12, %7 ], [ 0, %.preheader16.preheader ]

ST_19: exitcond2 (206)  [1/1] 3.10ns  loc: matrix.cpp:99
.preheader16:1  %exitcond2 = icmp eq i4 %i3, -7

ST_19: empty_14 (207)  [1/1] 0.00ns
.preheader16:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_19: i_12 (208)  [1/1] 2.35ns  loc: matrix.cpp:99
.preheader16:3  %i_12 = add i4 %i3, 1

ST_19: StgValue_218 (209)  [1/1] 0.00ns  loc: matrix.cpp:99
.preheader16:4  br i1 %exitcond2, label %.preheader15.preheader, label %7

ST_19: tmp_19 (211)  [1/1] 0.00ns  loc: matrix.cpp:101
:0  %tmp_19 = zext i4 %i3 to i64

ST_19: cell_avg_red_addr_1 (212)  [1/1] 0.00ns  loc: matrix.cpp:101
:1  %cell_avg_red_addr_1 = getelementptr [9 x i32]* %cell_avg_red, i64 0, i64 %tmp_19

ST_19: tmp_data_V_3 (213)  [2/2] 2.32ns  loc: matrix.cpp:101
:2  %tmp_data_V_3 = load i32* %cell_avg_red_addr_1, align 4

ST_19: StgValue_222 (217)  [1/1] 1.59ns  loc: matrix.cpp:105
.preheader15.preheader:0  br label %.preheader15


 <State 20>: 2.32ns
ST_20: tmp_data_V_3 (213)  [1/2] 2.32ns  loc: matrix.cpp:101
:2  %tmp_data_V_3 = load i32* %cell_avg_red_addr_1, align 4

ST_20: StgValue_224 (214)  [2/2] 0.00ns  loc: matrix.cpp:102
:3  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_out_V_data_V, i4* %mat_out_V_keep_V, i4* %mat_out_V_strb_V, i1* %mat_out_V_user_V, i1* %mat_out_V_last_V, i1* %mat_out_V_id_V, i1* %mat_out_V_dest_V, i32 %tmp_data_V_3, i4 -1, i4 -1, i1 false, i1 false, i1 false, i1 false)


 <State 21>: 0.00ns
ST_21: StgValue_225 (214)  [1/2] 0.00ns  loc: matrix.cpp:102
:3  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_out_V_data_V, i4* %mat_out_V_keep_V, i4* %mat_out_V_strb_V, i1* %mat_out_V_user_V, i1* %mat_out_V_last_V, i1* %mat_out_V_id_V, i1* %mat_out_V_dest_V, i32 %tmp_data_V_3, i4 -1, i4 -1, i1 false, i1 false, i1 false, i1 false)

ST_21: StgValue_226 (215)  [1/1] 0.00ns  loc: matrix.cpp:99
:4  br label %.preheader16


 <State 22>: 5.17ns
ST_22: i4 (219)  [1/1] 0.00ns
.preheader15:0  %i4 = phi i4 [ %i_13, %8 ], [ 0, %.preheader15.preheader ]

ST_22: exitcond3 (220)  [1/1] 3.10ns  loc: matrix.cpp:105
.preheader15:1  %exitcond3 = icmp eq i4 %i4, -7

ST_22: empty_15 (221)  [1/1] 0.00ns
.preheader15:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_22: i_13 (222)  [1/1] 2.35ns  loc: matrix.cpp:105
.preheader15:3  %i_13 = add i4 %i4, 1

ST_22: StgValue_231 (223)  [1/1] 0.00ns  loc: matrix.cpp:105
.preheader15:4  br i1 %exitcond3, label %.preheader.preheader, label %8

ST_22: tmp_20 (225)  [1/1] 0.00ns  loc: matrix.cpp:107
:0  %tmp_20 = zext i4 %i4 to i64

ST_22: cell_avg_green_addr_1 (226)  [1/1] 0.00ns  loc: matrix.cpp:107
:1  %cell_avg_green_addr_1 = getelementptr [9 x i32]* %cell_avg_green, i64 0, i64 %tmp_20

ST_22: tmp_data_V_4 (227)  [2/2] 2.32ns  loc: matrix.cpp:107
:2  %tmp_data_V_4 = load i32* %cell_avg_green_addr_1, align 4

ST_22: StgValue_235 (231)  [1/1] 1.59ns  loc: matrix.cpp:112
.preheader.preheader:0  br label %.preheader


 <State 23>: 2.32ns
ST_23: tmp_data_V_4 (227)  [1/2] 2.32ns  loc: matrix.cpp:107
:2  %tmp_data_V_4 = load i32* %cell_avg_green_addr_1, align 4

ST_23: StgValue_237 (228)  [2/2] 0.00ns  loc: matrix.cpp:108
:3  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_out_V_data_V, i4* %mat_out_V_keep_V, i4* %mat_out_V_strb_V, i1* %mat_out_V_user_V, i1* %mat_out_V_last_V, i1* %mat_out_V_id_V, i1* %mat_out_V_dest_V, i32 %tmp_data_V_4, i4 -1, i4 -1, i1 false, i1 false, i1 false, i1 false)


 <State 24>: 0.00ns
ST_24: StgValue_238 (228)  [1/2] 0.00ns  loc: matrix.cpp:108
:3  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_out_V_data_V, i4* %mat_out_V_keep_V, i4* %mat_out_V_strb_V, i1* %mat_out_V_user_V, i1* %mat_out_V_last_V, i1* %mat_out_V_id_V, i1* %mat_out_V_dest_V, i32 %tmp_data_V_4, i4 -1, i4 -1, i1 false, i1 false, i1 false, i1 false)

ST_24: StgValue_239 (229)  [1/1] 0.00ns  loc: matrix.cpp:105
:4  br label %.preheader15


 <State 25>: 5.17ns
ST_25: i6 (233)  [1/1] 0.00ns
.preheader:0  %i6 = phi i4 [ %i_14, %9 ], [ 0, %.preheader.preheader ]

ST_25: exitcond (234)  [1/1] 3.10ns  loc: matrix.cpp:112
.preheader:1  %exitcond = icmp eq i4 %i6, -7

ST_25: empty_16 (235)  [1/1] 0.00ns
.preheader:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_25: i_14 (236)  [1/1] 2.35ns  loc: matrix.cpp:112
.preheader:3  %i_14 = add i4 %i6, 1

ST_25: StgValue_244 (237)  [1/1] 0.00ns  loc: matrix.cpp:112
.preheader:4  br i1 %exitcond, label %10, label %9

ST_25: tmp_21 (239)  [1/1] 0.00ns  loc: matrix.cpp:114
:0  %tmp_21 = zext i4 %i6 to i64

ST_25: cell_avg_blue_addr_1 (240)  [1/1] 0.00ns  loc: matrix.cpp:114
:1  %cell_avg_blue_addr_1 = getelementptr [9 x i32]* %cell_avg_blue, i64 0, i64 %tmp_21

ST_25: tmp_data_V_5 (241)  [2/2] 2.32ns  loc: matrix.cpp:114
:2  %tmp_data_V_5 = load i32* %cell_avg_blue_addr_1, align 4

ST_25: tmp_last_V (242)  [1/1] 3.10ns  loc: matrix.cpp:114
:3  %tmp_last_V = icmp eq i4 %i6, -8

ST_25: StgValue_249 (246)  [1/1] 0.00ns  loc: matrix.cpp:119
:0  ret void


 <State 26>: 2.32ns
ST_26: tmp_data_V_5 (241)  [1/2] 2.32ns  loc: matrix.cpp:114
:2  %tmp_data_V_5 = load i32* %cell_avg_blue_addr_1, align 4

ST_26: StgValue_251 (243)  [2/2] 0.00ns  loc: matrix.cpp:115
:4  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_out_V_data_V, i4* %mat_out_V_keep_V, i4* %mat_out_V_strb_V, i1* %mat_out_V_user_V, i1* %mat_out_V_last_V, i1* %mat_out_V_id_V, i1* %mat_out_V_dest_V, i32 %tmp_data_V_5, i4 -1, i4 -1, i1 false, i1 %tmp_last_V, i1 false, i1 false)


 <State 27>: 0.00ns
ST_27: StgValue_252 (243)  [1/2] 0.00ns  loc: matrix.cpp:115
:4  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %mat_out_V_data_V, i4* %mat_out_V_keep_V, i4* %mat_out_V_strb_V, i1* %mat_out_V_user_V, i1* %mat_out_V_last_V, i1* %mat_out_V_id_V, i1* %mat_out_V_dest_V, i32 %tmp_data_V_5, i4 -1, i4 -1, i1 false, i1 %tmp_last_V, i1 false, i1 false)

ST_27: StgValue_253 (244)  [1/1] 0.00ns  loc: matrix.cpp:112
:5  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ mat_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mat_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_28           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_29           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_30           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_31           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_32           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_33           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_34           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_35           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_36           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_37           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_38           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_39           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_40           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_41           (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_42           (spectopmodule    ) [ 0000000000000000000000000000]
red                   (alloca           ) [ 0011111111110000000000000000]
green                 (alloca           ) [ 0011111111110000000000000000]
blue                  (alloca           ) [ 0011111111110000000000000000]
cell_avg_red          (alloca           ) [ 0011111111111111111111000000]
cell_avg_blue         (alloca           ) [ 0011111111111111111111111111]
cell_avg_green        (alloca           ) [ 0011111111111111111111111000]
sum_red               (alloca           ) [ 0011111111111111111000000000]
sum_blue              (alloca           ) [ 0011111111111111111000000000]
sum_green             (alloca           ) [ 0011111111111111111000000000]
StgValue_52           (specinterface    ) [ 0000000000000000000000000000]
StgValue_53           (specinterface    ) [ 0000000000000000000000000000]
StgValue_54           (specinterface    ) [ 0000000000000000000000000000]
StgValue_55           (br               ) [ 0111000000000000000000000000]
i                     (phi              ) [ 0011000000000000000000000000]
tmp                   (icmp             ) [ 0011000000000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000000]
i_6                   (add              ) [ 0111000000000000000000000000]
StgValue_60           (br               ) [ 0000000000000000000000000000]
StgValue_62           (br               ) [ 0011110000000000000000000000]
empty_5               (read             ) [ 0000000000000000000000000000]
tmp_data_V            (extractvalue     ) [ 0000000000000000000000000000]
tmp_2                 (zext             ) [ 0000000000000000000000000000]
red_addr              (getelementptr    ) [ 0000000000000000000000000000]
StgValue_67           (store            ) [ 0000000000000000000000000000]
StgValue_68           (br               ) [ 0111000000000000000000000000]
i_1                   (phi              ) [ 0000110000000000000000000000]
tmp_4                 (icmp             ) [ 0000110000000000000000000000]
empty_6               (speclooptripcount) [ 0000000000000000000000000000]
i_7                   (add              ) [ 0010110000000000000000000000]
StgValue_73           (br               ) [ 0000000000000000000000000000]
StgValue_75           (br               ) [ 0000111100000000000000000000]
empty_7               (read             ) [ 0000000000000000000000000000]
tmp_data_V_1          (extractvalue     ) [ 0000000000000000000000000000]
tmp_6                 (zext             ) [ 0000000000000000000000000000]
green_addr            (getelementptr    ) [ 0000000000000000000000000000]
StgValue_80           (store            ) [ 0000000000000000000000000000]
StgValue_81           (br               ) [ 0010110000000000000000000000]
i_2                   (phi              ) [ 0000001100000000000000000000]
tmp_8                 (icmp             ) [ 0000001100000000000000000000]
empty_8               (speclooptripcount) [ 0000000000000000000000000000]
i_8                   (add              ) [ 0000101100000000000000000000]
StgValue_86           (br               ) [ 0000000000000000000000000000]
sum_red_addr          (getelementptr    ) [ 0000000010000000000000000000]
sum_blue_addr         (getelementptr    ) [ 0000000010000000000000000000]
sum_green_addr        (getelementptr    ) [ 0000000010000000000000000000]
StgValue_91           (br               ) [ 0000001110000000000000000000]
empty_9               (read             ) [ 0000000000000000000000000000]
tmp_data_V_2          (extractvalue     ) [ 0000000000000000000000000000]
tmp_s                 (zext             ) [ 0000000000000000000000000000]
blue_addr             (getelementptr    ) [ 0000000000000000000000000000]
StgValue_96           (store            ) [ 0000000000000000000000000000]
StgValue_97           (br               ) [ 0000101100000000000000000000]
i_3                   (phi              ) [ 0000000010000000000000000000]
tmp_1                 (icmp             ) [ 0000000011110000000000000000]
empty_10              (speclooptripcount) [ 0000000000000000000000000000]
i_9                   (add              ) [ 0000001010000000000000000000]
StgValue_102          (br               ) [ 0000000000000000000000000000]
StgValue_103          (store            ) [ 0000000000000000000000000000]
StgValue_104          (store            ) [ 0000000000000000000000000000]
StgValue_105          (store            ) [ 0000000000000000000000000000]
StgValue_106          (br               ) [ 0000001010000000000000000000]
StgValue_107          (br               ) [ 0000000011110000000000000000]
indvar_flatten        (phi              ) [ 0000000001000000000000000000]
j                     (phi              ) [ 0000000001000000000000000000]
i_4                   (phi              ) [ 0000000001000000000000000000]
exitcond_flatten      (icmp             ) [ 0000000001110000000000000000]
indvar_flatten_next   (add              ) [ 0000000011110000000000000000]
StgValue_113          (br               ) [ 0000000000000000000000000000]
tmp_9                 (icmp             ) [ 0000000000000000000000000000]
i_4_mid2              (select           ) [ 0000000000100000000000000000]
j_s                   (add              ) [ 0000000000000000000000000000]
tmp_3_mid2_v_v        (select           ) [ 0000000011110000000000000000]
tmp_3_mid2_v          (zext             ) [ 0000000000000000000000000000]
tmp_3_mid2            (mul              ) [ 0000000000000000000000000000]
tmp_5_mid2            (zext             ) [ 0000000000000000000000000000]
i_4_cast5             (zext             ) [ 0000000000000000000000000000]
tmp_5                 (add              ) [ 0000000000000000000000000000]
tmp_14                (zext             ) [ 0000000000000000000000000000]
red_addr_1            (getelementptr    ) [ 0000000001010000000000000000]
sum_red_addr_1        (getelementptr    ) [ 0000000001010000000000000000]
green_addr_1          (getelementptr    ) [ 0000000001010000000000000000]
sum_green_addr_1      (getelementptr    ) [ 0000000001010000000000000000]
blue_addr_1           (getelementptr    ) [ 0000000001010000000000000000]
sum_blue_addr_1       (getelementptr    ) [ 0000000001010000000000000000]
i_10                  (add              ) [ 0000000011010000000000000000]
empty_11              (speclooptripcount) [ 0000000000000000000000000000]
tmp_3                 (specregionbegin  ) [ 0000000000000000000000000000]
StgValue_139          (specpipeline     ) [ 0000000000000000000000000000]
red_load              (load             ) [ 0000000000000000000000000000]
sum_red_load_1        (load             ) [ 0000000000000000000000000000]
tmp_15                (add              ) [ 0000000000000000000000000000]
StgValue_143          (store            ) [ 0000000000000000000000000000]
green_load            (load             ) [ 0000000000000000000000000000]
sum_green_load_1      (load             ) [ 0000000000000000000000000000]
tmp_16                (add              ) [ 0000000000000000000000000000]
StgValue_147          (store            ) [ 0000000000000000000000000000]
blue_load             (load             ) [ 0000000000000000000000000000]
sum_blue_load_1       (load             ) [ 0000000000000000000000000000]
tmp_17                (add              ) [ 0000000000000000000000000000]
StgValue_151          (store            ) [ 0000000000000000000000000000]
empty_12              (specregionend    ) [ 0000000000000000000000000000]
StgValue_153          (br               ) [ 0000000011110000000000000000]
StgValue_154          (br               ) [ 0000000000001111111000000000]
i_5                   (phi              ) [ 0000000000000100000000000000]
tmp_7                 (icmp             ) [ 0000000000000111111000000000]
empty_13              (speclooptripcount) [ 0000000000000000000000000000]
i_11                  (add              ) [ 0000000000001111111000000000]
StgValue_159          (br               ) [ 0000000000000000000000000000]
tmp_10                (zext             ) [ 0000000000000011111000000000]
sum_red_addr_2        (getelementptr    ) [ 0000000000000010000000000000]
sum_green_addr_2      (getelementptr    ) [ 0000000000000010000000000000]
sum_blue_addr_2       (getelementptr    ) [ 0000000000000010000000000000]
StgValue_167          (br               ) [ 0000000000000111111111000000]
sum_red_load          (load             ) [ 0000000000000001000000000000]
tmp_30                (bitselect        ) [ 0000000000000001110000000000]
sum_green_load        (load             ) [ 0000000000000001000000000000]
tmp_33                (bitselect        ) [ 0000000000000001110000000000]
sum_blue_load         (load             ) [ 0000000000000001000000000000]
tmp_36                (bitselect        ) [ 0000000000000001110000000000]
sext1_cast            (sext             ) [ 0000000000000000100000000000]
sext8_cast            (sext             ) [ 0000000000000000100000000000]
sext_cast             (sext             ) [ 0000000000000000100000000000]
mul1                  (mul              ) [ 0000000000000000010000000000]
tmp_32                (partselect       ) [ 0000000000000000010000000000]
mul9                  (mul              ) [ 0000000000000000010000000000]
tmp_35                (partselect       ) [ 0000000000000000010000000000]
mul                   (mul              ) [ 0000000000000000010000000000]
tmp_38                (partselect       ) [ 0000000000000000010000000000]
neg_mul1              (sub              ) [ 0000000000000000000000000000]
tmp_31                (partselect       ) [ 0000000000000000000000000000]
tmp_18                (sext             ) [ 0000000000000000000000000000]
tmp_22                (sext             ) [ 0000000000000000000000000000]
tmp_23                (select           ) [ 0000000000000000000000000000]
neg_ti1               (sub              ) [ 0000000000000000000000000000]
tmp_11                (select           ) [ 0000000000000000001000000000]
neg_mul2              (sub              ) [ 0000000000000000000000000000]
tmp_34                (partselect       ) [ 0000000000000000000000000000]
tmp_24                (sext             ) [ 0000000000000000000000000000]
tmp_25                (sext             ) [ 0000000000000000000000000000]
tmp_26                (select           ) [ 0000000000000000000000000000]
neg_ti2               (sub              ) [ 0000000000000000000000000000]
tmp_12                (select           ) [ 0000000000000000001000000000]
neg_mul               (sub              ) [ 0000000000000000000000000000]
tmp_37                (partselect       ) [ 0000000000000000000000000000]
tmp_27                (sext             ) [ 0000000000000000000000000000]
tmp_28                (sext             ) [ 0000000000000000000000000000]
tmp_29                (select           ) [ 0000000000000000000000000000]
neg_ti                (sub              ) [ 0000000000000000000000000000]
tmp_13                (select           ) [ 0000000000000000001000000000]
cell_avg_red_addr     (getelementptr    ) [ 0000000000000000000000000000]
StgValue_208          (store            ) [ 0000000000000000000000000000]
cell_avg_green_addr   (getelementptr    ) [ 0000000000000000000000000000]
StgValue_210          (store            ) [ 0000000000000000000000000000]
cell_avg_blue_addr    (getelementptr    ) [ 0000000000000000000000000000]
StgValue_212          (store            ) [ 0000000000000000000000000000]
StgValue_213          (br               ) [ 0000000000001111111000000000]
i3                    (phi              ) [ 0000000000000000000100000000]
exitcond2             (icmp             ) [ 0000000000000000000111000000]
empty_14              (speclooptripcount) [ 0000000000000000000000000000]
i_12                  (add              ) [ 0000000000000100000111000000]
StgValue_218          (br               ) [ 0000000000000000000000000000]
tmp_19                (zext             ) [ 0000000000000000000000000000]
cell_avg_red_addr_1   (getelementptr    ) [ 0000000000000000000010000000]
StgValue_222          (br               ) [ 0000000000000000000111111000]
tmp_data_V_3          (load             ) [ 0000000000000000000001000000]
StgValue_225          (write            ) [ 0000000000000000000000000000]
StgValue_226          (br               ) [ 0000000000000100000111000000]
i4                    (phi              ) [ 0000000000000000000000100000]
exitcond3             (icmp             ) [ 0000000000000000000000111000]
empty_15              (speclooptripcount) [ 0000000000000000000000000000]
i_13                  (add              ) [ 0000000000000000000100111000]
StgValue_231          (br               ) [ 0000000000000000000000000000]
tmp_20                (zext             ) [ 0000000000000000000000000000]
cell_avg_green_addr_1 (getelementptr    ) [ 0000000000000000000000010000]
StgValue_235          (br               ) [ 0000000000000000000000111111]
tmp_data_V_4          (load             ) [ 0000000000000000000000001000]
StgValue_238          (write            ) [ 0000000000000000000000000000]
StgValue_239          (br               ) [ 0000000000000000000100111000]
i6                    (phi              ) [ 0000000000000000000000000100]
exitcond              (icmp             ) [ 0000000000000000000000000111]
empty_16              (speclooptripcount) [ 0000000000000000000000000000]
i_14                  (add              ) [ 0000000000000000000000100111]
StgValue_244          (br               ) [ 0000000000000000000000000000]
tmp_21                (zext             ) [ 0000000000000000000000000000]
cell_avg_blue_addr_1  (getelementptr    ) [ 0000000000000000000000000010]
tmp_last_V            (icmp             ) [ 0000000000000000000000000011]
StgValue_249          (ret              ) [ 0000000000000000000000000000]
tmp_data_V_5          (load             ) [ 0000000000000000000000000001]
StgValue_252          (write            ) [ 0000000000000000000000000000]
StgValue_253          (br               ) [ 0000000000000000000000100111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mat_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mat_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mat_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mat_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mat_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mat_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mat_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mat_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mat_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mat_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mat_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mat_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixAvg_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="red_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="red/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="green_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="green/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="blue_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="blue/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cell_avg_red_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cell_avg_red/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cell_avg_blue_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cell_avg_blue/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="cell_avg_green_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cell_avg_green/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sum_red_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_red/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sum_blue_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_blue/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sum_green_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_green/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="44" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="4" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="1" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="1" slack="0"/>
<pin id="155" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_7/4 empty_9/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="4" slack="0"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="0" index="5" bw="1" slack="0"/>
<pin id="171" dir="0" index="6" bw="1" slack="0"/>
<pin id="172" dir="0" index="7" bw="1" slack="0"/>
<pin id="173" dir="0" index="8" bw="32" slack="0"/>
<pin id="174" dir="0" index="9" bw="1" slack="0"/>
<pin id="175" dir="0" index="10" bw="1" slack="0"/>
<pin id="176" dir="0" index="11" bw="1" slack="0"/>
<pin id="177" dir="0" index="12" bw="1" slack="0"/>
<pin id="178" dir="0" index="13" bw="1" slack="0"/>
<pin id="179" dir="0" index="14" bw="1" slack="0"/>
<pin id="180" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_224/20 StgValue_237/23 StgValue_251/26 "/>
</bind>
</comp>

<comp id="195" class="1004" name="red_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="red_addr/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_67/3 red_load/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="green_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="green_addr/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_80/5 green_load/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sum_red_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_red_addr/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sum_blue_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_blue_addr/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sum_green_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_green_addr/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="blue_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blue_addr/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_96/7 blue_load/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_103/8 sum_red_load_1/10 StgValue_143/11 sum_red_load/13 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_104/8 sum_blue_load_1/10 StgValue_151/11 sum_blue_load/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_105/8 sum_green_load_1/10 StgValue_147/11 sum_green_load/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="red_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="red_addr_1/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sum_red_addr_1_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_red_addr_1/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="green_addr_1_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="green_addr_1/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sum_green_addr_1_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_green_addr_1/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="blue_addr_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blue_addr_1/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sum_blue_addr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_blue_addr_1/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sum_red_addr_2_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_red_addr_2/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sum_green_addr_2_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_green_addr_2/13 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sum_blue_addr_2_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_blue_addr_2/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="cell_avg_red_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="5"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cell_avg_red_addr/18 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_208/18 tmp_data_V_3/19 "/>
</bind>
</comp>

<comp id="338" class="1004" name="cell_avg_green_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="5"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cell_avg_green_addr/18 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_210/18 tmp_data_V_4/22 "/>
</bind>
</comp>

<comp id="349" class="1004" name="cell_avg_blue_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="4" slack="5"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cell_avg_blue_addr/18 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_212/18 tmp_data_V_5/25 "/>
</bind>
</comp>

<comp id="360" class="1004" name="cell_avg_red_addr_1_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cell_avg_red_addr_1/19 "/>
</bind>
</comp>

<comp id="368" class="1004" name="cell_avg_green_addr_1_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cell_avg_green_addr_1/22 "/>
</bind>
</comp>

<comp id="376" class="1004" name="cell_avg_blue_addr_1_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="4" slack="0"/>
<pin id="380" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cell_avg_blue_addr_1/25 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="10" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="1"/>
<pin id="398" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_1_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="408" class="1005" name="i_2_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_2_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="420" class="1005" name="i_3_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="i_3_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="431" class="1005" name="indvar_flatten_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="1"/>
<pin id="433" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="indvar_flatten_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/9 "/>
</bind>
</comp>

<comp id="442" class="1005" name="j_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="453" class="1005" name="i_4_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="1"/>
<pin id="455" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="i_4_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/9 "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_5_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_5_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="1" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/13 "/>
</bind>
</comp>

<comp id="475" class="1005" name="i3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="1"/>
<pin id="477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="i3_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="1" slack="1"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/19 "/>
</bind>
</comp>

<comp id="486" class="1005" name="i4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="i4_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="1" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/22 "/>
</bind>
</comp>

<comp id="497" class="1005" name="i6_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="i6_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="1" slack="1"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/25 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="44" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_1/5 tmp_data_V_2/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="0" index="1" bw="10" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="i_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="1"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="10" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="i_7_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_8_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="0" index="1" bw="10" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="i_8_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_s_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="0" index="1" bw="4" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="i_9_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="exitcond_flatten_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="0" index="1" bw="10" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="indvar_flatten_next_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_9_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="0"/>
<pin id="592" dir="0" index="1" bw="7" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="i_4_mid2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="7" slack="0"/>
<pin id="599" dir="0" index="2" bw="7" slack="0"/>
<pin id="600" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_4_mid2/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="j_s_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_3_mid2_v_v_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="0" index="2" bw="4" slack="0"/>
<pin id="614" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v_v/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_3_mid2_v_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="1"/>
<pin id="620" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_mid2_v/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_5_mid2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_mid2/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="i_4_cast5_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="1"/>
<pin id="629" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast5/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_14_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="i_10_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="1"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_15_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_16_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_17_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/11 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="0" index="1" bw="4" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="i_11_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/13 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_10_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_30_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="6" slack="0"/>
<pin id="685" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/14 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_33_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/14 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_36_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="0" index="2" bw="6" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sext1_cast_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext1_cast/15 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="34" slack="0"/>
<pin id="711" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/15 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext8_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext8_cast/15 "/>
</bind>
</comp>

<comp id="717" class="1004" name="grp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="34" slack="0"/>
<pin id="720" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul9/15 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sext_cast_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/15 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="34" slack="0"/>
<pin id="729" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/15 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_32_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="26" slack="0"/>
<pin id="734" dir="0" index="1" bw="65" slack="0"/>
<pin id="735" dir="0" index="2" bw="7" slack="0"/>
<pin id="736" dir="0" index="3" bw="8" slack="0"/>
<pin id="737" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/16 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_35_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="26" slack="0"/>
<pin id="744" dir="0" index="1" bw="65" slack="0"/>
<pin id="745" dir="0" index="2" bw="7" slack="0"/>
<pin id="746" dir="0" index="3" bw="8" slack="0"/>
<pin id="747" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/16 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_38_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="26" slack="0"/>
<pin id="754" dir="0" index="1" bw="65" slack="0"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="0" index="3" bw="8" slack="0"/>
<pin id="757" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/16 "/>
</bind>
</comp>

<comp id="762" class="1004" name="neg_mul1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="65" slack="1"/>
<pin id="765" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul1/17 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_31_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="26" slack="0"/>
<pin id="769" dir="0" index="1" bw="65" slack="0"/>
<pin id="770" dir="0" index="2" bw="7" slack="0"/>
<pin id="771" dir="0" index="3" bw="8" slack="0"/>
<pin id="772" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/17 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_18_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="26" slack="0"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_22_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="26" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22/17 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_23_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="3"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="0" index="2" bw="32" slack="0"/>
<pin id="788" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="791" class="1004" name="neg_ti1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="26" slack="0"/>
<pin id="794" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti1/17 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_11_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="3"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="32" slack="0"/>
<pin id="801" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="804" class="1004" name="neg_mul2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="65" slack="1"/>
<pin id="807" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul2/17 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_34_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="26" slack="0"/>
<pin id="811" dir="0" index="1" bw="65" slack="0"/>
<pin id="812" dir="0" index="2" bw="7" slack="0"/>
<pin id="813" dir="0" index="3" bw="8" slack="0"/>
<pin id="814" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/17 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_24_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="26" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24/17 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_25_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="26" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25/17 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_26_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="3"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="0" index="2" bw="32" slack="0"/>
<pin id="830" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/17 "/>
</bind>
</comp>

<comp id="833" class="1004" name="neg_ti2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="26" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti2/17 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_12_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="3"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="0" index="2" bw="32" slack="0"/>
<pin id="843" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/17 "/>
</bind>
</comp>

<comp id="846" class="1004" name="neg_mul_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="65" slack="1"/>
<pin id="849" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/17 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_37_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="26" slack="0"/>
<pin id="853" dir="0" index="1" bw="65" slack="0"/>
<pin id="854" dir="0" index="2" bw="7" slack="0"/>
<pin id="855" dir="0" index="3" bw="8" slack="0"/>
<pin id="856" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/17 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_27_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="26" slack="0"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27/17 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_28_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="26" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_29_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="3"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="0" index="2" bw="32" slack="0"/>
<pin id="872" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/17 "/>
</bind>
</comp>

<comp id="875" class="1004" name="neg_ti_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="26" slack="0"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/17 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_13_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="3"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="0" index="2" bw="32" slack="0"/>
<pin id="885" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/17 "/>
</bind>
</comp>

<comp id="888" class="1004" name="exitcond2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="0"/>
<pin id="890" dir="0" index="1" bw="4" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/19 "/>
</bind>
</comp>

<comp id="894" class="1004" name="i_12_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="4" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/19 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_19_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="0"/>
<pin id="902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="905" class="1004" name="exitcond3_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="0"/>
<pin id="907" dir="0" index="1" bw="4" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/22 "/>
</bind>
</comp>

<comp id="911" class="1004" name="i_13_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/22 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_20_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="4" slack="0"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/22 "/>
</bind>
</comp>

<comp id="922" class="1004" name="exitcond_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="0"/>
<pin id="924" dir="0" index="1" bw="4" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/25 "/>
</bind>
</comp>

<comp id="928" class="1004" name="i_14_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="4" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/25 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_21_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="4" slack="0"/>
<pin id="936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/25 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_last_V_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="0"/>
<pin id="941" dir="0" index="1" bw="4" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/25 "/>
</bind>
</comp>

<comp id="945" class="1007" name="grp_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="0" index="1" bw="10" slack="0"/>
<pin id="948" dir="0" index="2" bw="7" slack="0"/>
<pin id="949" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3_mid2/10 tmp_5/10 "/>
</bind>
</comp>

<comp id="957" class="1005" name="i_6_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="965" class="1005" name="i_7_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="0"/>
<pin id="967" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="973" class="1005" name="i_8_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="10" slack="0"/>
<pin id="975" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="978" class="1005" name="sum_red_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="1"/>
<pin id="980" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_red_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="sum_blue_addr_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="4" slack="1"/>
<pin id="985" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_blue_addr "/>
</bind>
</comp>

<comp id="988" class="1005" name="sum_green_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="1"/>
<pin id="990" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_green_addr "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="i_9_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="0"/>
<pin id="999" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="exitcond_flatten_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1006" class="1005" name="indvar_flatten_next_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="0"/>
<pin id="1008" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1011" class="1005" name="i_4_mid2_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="1"/>
<pin id="1013" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_4_mid2 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_3_mid2_v_v_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="4" slack="0"/>
<pin id="1019" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v_v "/>
</bind>
</comp>

<comp id="1024" class="1005" name="red_addr_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="1"/>
<pin id="1026" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="red_addr_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sum_red_addr_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="1"/>
<pin id="1031" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_red_addr_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="green_addr_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="10" slack="1"/>
<pin id="1036" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="green_addr_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="sum_green_addr_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="4" slack="1"/>
<pin id="1041" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_green_addr_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="blue_addr_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="10" slack="1"/>
<pin id="1046" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="blue_addr_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="sum_blue_addr_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="4" slack="1"/>
<pin id="1051" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_blue_addr_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="i_10_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="7" slack="1"/>
<pin id="1056" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="i_11_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="4" slack="0"/>
<pin id="1064" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_10_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="64" slack="5"/>
<pin id="1069" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="sum_red_addr_2_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="4" slack="1"/>
<pin id="1076" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_red_addr_2 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="sum_green_addr_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="4" slack="1"/>
<pin id="1081" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_green_addr_2 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="sum_blue_addr_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="4" slack="1"/>
<pin id="1086" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_blue_addr_2 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="sum_red_load_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="1"/>
<pin id="1091" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_red_load "/>
</bind>
</comp>

<comp id="1094" class="1005" name="tmp_30_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="3"/>
<pin id="1096" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="sum_green_load_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_green_load "/>
</bind>
</comp>

<comp id="1105" class="1005" name="tmp_33_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="3"/>
<pin id="1107" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="sum_blue_load_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_blue_load "/>
</bind>
</comp>

<comp id="1116" class="1005" name="tmp_36_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="3"/>
<pin id="1118" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="sext1_cast_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="65" slack="1"/>
<pin id="1124" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext1_cast "/>
</bind>
</comp>

<comp id="1127" class="1005" name="sext8_cast_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="65" slack="1"/>
<pin id="1129" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext8_cast "/>
</bind>
</comp>

<comp id="1132" class="1005" name="sext_cast_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="65" slack="1"/>
<pin id="1134" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="1137" class="1005" name="mul1_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="65" slack="1"/>
<pin id="1139" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_32_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="26" slack="1"/>
<pin id="1144" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="mul9_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="65" slack="1"/>
<pin id="1149" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul9 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_35_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="26" slack="1"/>
<pin id="1154" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="mul_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="65" slack="1"/>
<pin id="1159" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1162" class="1005" name="tmp_38_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="26" slack="1"/>
<pin id="1164" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tmp_11_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="tmp_12_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="tmp_13_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="1"/>
<pin id="1179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="i_12_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="4" slack="0"/>
<pin id="1187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="cell_avg_red_addr_1_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="4" slack="1"/>
<pin id="1192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cell_avg_red_addr_1 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="tmp_data_V_3_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="1"/>
<pin id="1197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="i_13_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="4" slack="0"/>
<pin id="1205" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="cell_avg_green_addr_1_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="4" slack="1"/>
<pin id="1210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cell_avg_green_addr_1 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="tmp_data_V_4_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="i_14_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="4" slack="0"/>
<pin id="1223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="cell_avg_blue_addr_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="4" slack="1"/>
<pin id="1228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cell_avg_blue_addr_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="tmp_last_V_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="1"/>
<pin id="1233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1236" class="1005" name="tmp_data_V_5_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="181"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="189"><net_src comp="104" pin="0"/><net_sink comp="164" pin=9"/></net>

<net id="190"><net_src comp="104" pin="0"/><net_sink comp="164" pin=10"/></net>

<net id="191"><net_src comp="106" pin="0"/><net_sink comp="164" pin=11"/></net>

<net id="192"><net_src comp="106" pin="0"/><net_sink comp="164" pin=12"/></net>

<net id="193"><net_src comp="106" pin="0"/><net_sink comp="164" pin=13"/></net>

<net id="194"><net_src comp="106" pin="0"/><net_sink comp="164" pin=14"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="62" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="62" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="333" pin="2"/><net_sink comp="164" pin=8"/></net>

<net id="367"><net_src comp="360" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="344" pin="2"/><net_sink comp="164" pin=8"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="355" pin="2"/><net_sink comp="164" pin=8"/></net>

<net id="383"><net_src comp="376" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="419"><net_src comp="412" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="50" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="64" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="64" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="64" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="146" pin="8"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="519"><net_src comp="388" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="52" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="388" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="384" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="536"><net_src comp="400" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="52" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="400" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="58" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="396" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="553"><net_src comp="412" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="52" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="412" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="58" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="408" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="570"><net_src comp="424" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="66" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="424" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="70" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="435" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="52" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="435" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="58" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="457" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="72" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="457" pin="4"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="446" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="70" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="590" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="446" pin="4"/><net_sink comp="610" pin=2"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="249" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="201" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="647"><net_src comp="641" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="652"><net_src comp="259" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="212" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="654"><net_src comp="648" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="659"><net_src comp="254" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="244" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="661"><net_src comp="655" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="666"><net_src comp="468" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="468" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="70" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="468" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="686"><net_src comp="88" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="249" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="90" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="88" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="259" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="90" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="88" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="254" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="90" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="92" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="92" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="92" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="738"><net_src comp="94" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="708" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="96" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="98" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="748"><net_src comp="94" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="717" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="96" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="98" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="758"><net_src comp="94" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="726" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="96" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="98" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="766"><net_src comp="100" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="773"><net_src comp="94" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="762" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="96" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="98" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="780"><net_src comp="767" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="789"><net_src comp="777" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="790"><net_src comp="781" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="795"><net_src comp="44" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="784" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="803"><net_src comp="781" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="808"><net_src comp="100" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="815"><net_src comp="94" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="804" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="96" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="98" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="822"><net_src comp="809" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="831"><net_src comp="819" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="826" pin=2"/></net>

<net id="837"><net_src comp="44" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="826" pin="3"/><net_sink comp="833" pin=1"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="845"><net_src comp="823" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="100" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="857"><net_src comp="94" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="846" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="96" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="98" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="864"><net_src comp="851" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="873"><net_src comp="861" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="865" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="879"><net_src comp="44" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="868" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="865" pin="1"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="479" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="66" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="479" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="70" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="479" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="909"><net_src comp="490" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="66" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="490" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="70" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="490" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="926"><net_src comp="501" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="66" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="501" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="70" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="937"><net_src comp="501" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="943"><net_src comp="501" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="108" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="950"><net_src comp="618" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="76" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="627" pin="1"/><net_sink comp="945" pin=2"/></net>

<net id="953"><net_src comp="945" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="960"><net_src comp="521" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="968"><net_src comp="538" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="976"><net_src comp="555" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="981"><net_src comp="217" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="986"><net_src comp="224" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="991"><net_src comp="231" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="996"><net_src comp="566" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="572" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1005"><net_src comp="578" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="584" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1014"><net_src comp="596" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1020"><net_src comp="610" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1023"><net_src comp="1017" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1027"><net_src comp="264" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1032"><net_src comp="271" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1037"><net_src comp="278" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1042"><net_src comp="285" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1047"><net_src comp="292" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1052"><net_src comp="299" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1057"><net_src comp="636" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1065"><net_src comp="668" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1070"><net_src comp="674" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1077"><net_src comp="306" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1082"><net_src comp="313" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1087"><net_src comp="320" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1092"><net_src comp="249" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1097"><net_src comp="681" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1103"><net_src comp="259" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1108"><net_src comp="689" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1114"><net_src comp="254" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1119"><net_src comp="697" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1125"><net_src comp="705" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1130"><net_src comp="714" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1135"><net_src comp="723" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1140"><net_src comp="708" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1145"><net_src comp="732" pin="4"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1150"><net_src comp="717" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1155"><net_src comp="742" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1160"><net_src comp="726" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1165"><net_src comp="752" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1170"><net_src comp="797" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1175"><net_src comp="839" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1180"><net_src comp="881" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1188"><net_src comp="894" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1193"><net_src comp="360" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1198"><net_src comp="333" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="164" pin=8"/></net>

<net id="1206"><net_src comp="911" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1211"><net_src comp="368" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1216"><net_src comp="344" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="164" pin=8"/></net>

<net id="1224"><net_src comp="928" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1229"><net_src comp="376" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1234"><net_src comp="939" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="164" pin=12"/></net>

<net id="1239"><net_src comp="355" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="164" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_out_V_data_V | {21 24 27 }
	Port: mat_out_V_keep_V | {21 24 27 }
	Port: mat_out_V_strb_V | {21 24 27 }
	Port: mat_out_V_user_V | {21 24 27 }
	Port: mat_out_V_last_V | {21 24 27 }
	Port: mat_out_V_id_V | {21 24 27 }
	Port: mat_out_V_dest_V | {21 24 27 }
 - Input state : 
	Port: matrixAvg : mat_in_V_data_V | {2 4 6 }
	Port: matrixAvg : mat_in_V_keep_V | {2 4 6 }
	Port: matrixAvg : mat_in_V_strb_V | {2 4 6 }
	Port: matrixAvg : mat_in_V_user_V | {2 4 6 }
	Port: matrixAvg : mat_in_V_last_V | {2 4 6 }
	Port: matrixAvg : mat_in_V_id_V | {2 4 6 }
	Port: matrixAvg : mat_in_V_dest_V | {2 4 6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_6 : 1
		StgValue_60 : 2
	State 3
		red_addr : 1
		StgValue_67 : 2
	State 4
		tmp_4 : 1
		i_7 : 1
		StgValue_73 : 2
	State 5
		green_addr : 1
		StgValue_80 : 2
	State 6
		tmp_8 : 1
		i_8 : 1
		StgValue_86 : 2
	State 7
		blue_addr : 1
		StgValue_96 : 2
	State 8
		tmp_1 : 1
		i_9 : 1
		StgValue_102 : 2
	State 9
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_113 : 2
		tmp_9 : 1
		i_4_mid2 : 2
		j_s : 1
		tmp_3_mid2_v_v : 2
	State 10
		tmp_3_mid2 : 1
		tmp_5 : 2
		tmp_14 : 3
		red_addr_1 : 4
		red_load : 5
		sum_red_addr_1 : 1
		sum_red_load_1 : 2
		green_addr_1 : 4
		green_load : 5
		sum_green_addr_1 : 1
		sum_green_load_1 : 2
		blue_addr_1 : 4
		blue_load : 5
		sum_blue_addr_1 : 1
		sum_blue_load_1 : 2
	State 11
		tmp_15 : 1
		StgValue_143 : 2
		tmp_16 : 1
		StgValue_147 : 2
		tmp_17 : 1
		StgValue_151 : 2
		empty_12 : 1
	State 12
	State 13
		tmp_7 : 1
		i_11 : 1
		StgValue_159 : 2
		tmp_10 : 1
		sum_red_addr_2 : 2
		sum_red_load : 3
		sum_green_addr_2 : 2
		sum_green_load : 3
		sum_blue_addr_2 : 2
		sum_blue_load : 3
	State 14
		tmp_30 : 1
		tmp_33 : 1
		tmp_36 : 1
	State 15
		mul1 : 1
		mul9 : 1
		mul : 1
	State 16
		tmp_32 : 1
		tmp_35 : 1
		tmp_38 : 1
	State 17
		tmp_31 : 1
		tmp_18 : 2
		tmp_23 : 3
		neg_ti1 : 4
		tmp_11 : 5
		tmp_34 : 1
		tmp_24 : 2
		tmp_26 : 3
		neg_ti2 : 4
		tmp_12 : 5
		tmp_37 : 1
		tmp_27 : 2
		tmp_29 : 3
		neg_ti : 4
		tmp_13 : 5
	State 18
		StgValue_208 : 1
		StgValue_210 : 1
		StgValue_212 : 1
	State 19
		exitcond2 : 1
		i_12 : 1
		StgValue_218 : 2
		tmp_19 : 1
		cell_avg_red_addr_1 : 2
		tmp_data_V_3 : 3
	State 20
		StgValue_224 : 1
	State 21
	State 22
		exitcond3 : 1
		i_13 : 1
		StgValue_231 : 2
		tmp_20 : 1
		cell_avg_green_addr_1 : 2
		tmp_data_V_4 : 3
	State 23
		StgValue_237 : 1
	State 24
	State 25
		exitcond : 1
		i_14 : 1
		StgValue_244 : 2
		tmp_21 : 1
		cell_avg_blue_addr_1 : 2
		tmp_data_V_5 : 3
		tmp_last_V : 1
	State 26
		StgValue_251 : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       neg_mul1_fu_762      |    0    |   200   |    70   |
|          |       neg_ti1_fu_791       |    0    |    83   |    31   |
|    sub   |       neg_mul2_fu_804      |    0    |   200   |    70   |
|          |       neg_ti2_fu_833       |    0    |    83   |    31   |
|          |       neg_mul_fu_846       |    0    |   200   |    70   |
|          |        neg_ti_fu_875       |    0    |    83   |    31   |
|----------|----------------------------|---------|---------|---------|
|          |         i_6_fu_521         |    0    |    35   |    15   |
|          |         i_7_fu_538         |    0    |    35   |    15   |
|          |         i_8_fu_555         |    0    |    35   |    15   |
|          |         i_9_fu_572         |    0    |    17   |    9    |
|          | indvar_flatten_next_fu_584 |    0    |    35   |    15   |
|          |         j_s_fu_604         |    0    |    17   |    9    |
|    add   |         i_10_fu_636        |    0    |    26   |    12   |
|          |        tmp_15_fu_641       |    0    |   101   |    37   |
|          |        tmp_16_fu_648       |    0    |   101   |    37   |
|          |        tmp_17_fu_655       |    0    |   101   |    37   |
|          |         i_11_fu_668        |    0    |    17   |    9    |
|          |         i_12_fu_894        |    0    |    17   |    9    |
|          |         i_13_fu_911        |    0    |    17   |    9    |
|          |         i_14_fu_928        |    0    |    17   |    9    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_708         |    4    |   173   |    54   |
|    mul   |         grp_fu_717         |    4    |   173   |    54   |
|          |         grp_fu_726         |    4    |   173   |    54   |
|----------|----------------------------|---------|---------|---------|
|          |       i_4_mid2_fu_596      |    0    |    0    |    7    |
|          |    tmp_3_mid2_v_v_fu_610   |    0    |    0    |    4    |
|          |        tmp_23_fu_784       |    0    |    0    |    32   |
|  select  |        tmp_11_fu_797       |    0    |    0    |    32   |
|          |        tmp_26_fu_826       |    0    |    0    |    32   |
|          |        tmp_12_fu_839       |    0    |    0    |    32   |
|          |        tmp_29_fu_868       |    0    |    0    |    32   |
|          |        tmp_13_fu_881       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_515         |    0    |    0    |    5    |
|          |        tmp_4_fu_532        |    0    |    0    |    5    |
|          |        tmp_8_fu_549        |    0    |    0    |    5    |
|          |        tmp_1_fu_566        |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_578  |    0    |    0    |    5    |
|   icmp   |        tmp_9_fu_590        |    0    |    0    |    4    |
|          |        tmp_7_fu_662        |    0    |    0    |    2    |
|          |      exitcond2_fu_888      |    0    |    0    |    2    |
|          |      exitcond3_fu_905      |    0    |    0    |    2    |
|          |       exitcond_fu_922      |    0    |    0    |    2    |
|          |      tmp_last_V_fu_939     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_945         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |       grp_read_fu_146      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_164      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|extractvalue|         grp_fu_508         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_2_fu_527        |    0    |    0    |    0    |
|          |        tmp_6_fu_544        |    0    |    0    |    0    |
|          |        tmp_s_fu_561        |    0    |    0    |    0    |
|          |     tmp_3_mid2_v_fu_618    |    0    |    0    |    0    |
|          |      tmp_5_mid2_fu_621     |    0    |    0    |    0    |
|   zext   |      i_4_cast5_fu_627      |    0    |    0    |    0    |
|          |        tmp_14_fu_630       |    0    |    0    |    0    |
|          |        tmp_10_fu_674       |    0    |    0    |    0    |
|          |        tmp_19_fu_900       |    0    |    0    |    0    |
|          |        tmp_20_fu_917       |    0    |    0    |    0    |
|          |        tmp_21_fu_934       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_30_fu_681       |    0    |    0    |    0    |
| bitselect|        tmp_33_fu_689       |    0    |    0    |    0    |
|          |        tmp_36_fu_697       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext1_cast_fu_705     |    0    |    0    |    0    |
|          |      sext8_cast_fu_714     |    0    |    0    |    0    |
|          |      sext_cast_fu_723      |    0    |    0    |    0    |
|          |        tmp_18_fu_777       |    0    |    0    |    0    |
|   sext   |        tmp_22_fu_781       |    0    |    0    |    0    |
|          |        tmp_24_fu_819       |    0    |    0    |    0    |
|          |        tmp_25_fu_823       |    0    |    0    |    0    |
|          |        tmp_27_fu_861       |    0    |    0    |    0    |
|          |        tmp_28_fu_865       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_32_fu_732       |    0    |    0    |    0    |
|          |        tmp_35_fu_742       |    0    |    0    |    0    |
|partselect|        tmp_38_fu_752       |    0    |    0    |    0    |
|          |        tmp_31_fu_767       |    0    |    0    |    0    |
|          |        tmp_34_fu_809       |    0    |    0    |    0    |
|          |        tmp_37_fu_851       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    13   |   1939  |   941   |
|----------|----------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|     blue     |    2   |    0   |    0   |
| cell_avg_blue|    0   |   64   |    5   |
|cell_avg_green|    0   |   64   |    5   |
| cell_avg_red |    0   |   64   |    5   |
|     green    |    2   |    0   |    0   |
|      red     |    2   |    0   |    0   |
|   sum_blue   |    0   |   64   |    5   |
|   sum_green  |    0   |   64   |    5   |
|    sum_red   |    0   |   64   |    5   |
+--------------+--------+--------+--------+
|     Total    |    6   |   384  |   30   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     blue_addr_1_reg_1044     |   10   |
| cell_avg_blue_addr_1_reg_1226|    4   |
|cell_avg_green_addr_1_reg_1208|    4   |
| cell_avg_red_addr_1_reg_1190 |    4   |
|   exitcond_flatten_reg_1002  |    1   |
|     green_addr_1_reg_1034    |   10   |
|          i3_reg_475          |    4   |
|          i4_reg_486          |    4   |
|          i6_reg_497          |    4   |
|         i_10_reg_1054        |    7   |
|         i_11_reg_1062        |    4   |
|         i_12_reg_1185        |    4   |
|         i_13_reg_1203        |    4   |
|         i_14_reg_1221        |    4   |
|          i_1_reg_396         |   10   |
|          i_2_reg_408         |   10   |
|          i_3_reg_420         |    4   |
|       i_4_mid2_reg_1011      |    7   |
|          i_4_reg_453         |    7   |
|          i_5_reg_464         |    4   |
|          i_6_reg_957         |   10   |
|          i_7_reg_965         |   10   |
|          i_8_reg_973         |   10   |
|          i_9_reg_997         |    4   |
|           i_reg_384          |   10   |
| indvar_flatten_next_reg_1006 |   10   |
|    indvar_flatten_reg_431    |   10   |
|           j_reg_442          |    4   |
|         mul1_reg_1137        |   65   |
|         mul9_reg_1147        |   65   |
|         mul_reg_1157         |   65   |
|      red_addr_1_reg_1024     |   10   |
|      sext1_cast_reg_1122     |   65   |
|      sext8_cast_reg_1127     |   65   |
|      sext_cast_reg_1132      |   65   |
|   sum_blue_addr_1_reg_1049   |    4   |
|   sum_blue_addr_2_reg_1084   |    4   |
|     sum_blue_addr_reg_983    |    4   |
|    sum_blue_load_reg_1111    |   32   |
|   sum_green_addr_1_reg_1039  |    4   |
|   sum_green_addr_2_reg_1079  |    4   |
|    sum_green_addr_reg_988    |    4   |
|    sum_green_load_reg_1100   |   32   |
|    sum_red_addr_1_reg_1029   |    4   |
|    sum_red_addr_2_reg_1074   |    4   |
|     sum_red_addr_reg_978     |    4   |
|     sum_red_load_reg_1089    |   32   |
|        tmp_10_reg_1067       |   64   |
|        tmp_11_reg_1167       |   32   |
|        tmp_12_reg_1172       |   32   |
|        tmp_13_reg_1177       |   32   |
|         tmp_1_reg_993        |    1   |
|        tmp_30_reg_1094       |    1   |
|        tmp_32_reg_1142       |   26   |
|        tmp_33_reg_1105       |    1   |
|        tmp_35_reg_1152       |   26   |
|        tmp_36_reg_1116       |    1   |
|        tmp_38_reg_1162       |   26   |
|    tmp_3_mid2_v_v_reg_1017   |    4   |
|     tmp_data_V_3_reg_1195    |   32   |
|     tmp_data_V_4_reg_1213    |   32   |
|     tmp_data_V_5_reg_1236    |   32   |
|      tmp_last_V_reg_1231     |    1   |
+------------------------------+--------+
|             Total            |  1053  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_164 |  p8  |   6  |  32  |   192  ||    33   |
|  grp_write_fu_164 |  p12 |   2  |   1  |    2   ||    9    |
| grp_access_fu_201 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_212 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_244 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_249 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_249 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_254 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_254 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_259 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_259 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_333 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_344 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_355 |  p0  |   3  |   4  |   12   ||    15   |
|     i_reg_384     |  p0  |   2  |  10  |   20   ||    9    |
|    i_1_reg_396    |  p0  |   2  |  10  |   20   ||    9    |
|    i_2_reg_408    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_708    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_717    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_726    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   824  ||  35.275 ||   294   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |    -   |  1939  |   941  |
|   Memory  |    6   |    -   |    -   |   384  |   30   |
|Multiplexer|    -   |    -   |   35   |    -   |   294  |
|  Register |    -   |    -   |    -   |  1053  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   13   |   35   |  3376  |  1265  |
+-----------+--------+--------+--------+--------+--------+
