

================================================================
== Vitis HLS Report for 'Stream2Mmap'
================================================================
* Date:           Tue May  9 20:42:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Stream2Mmap (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Stream2Mmap_Pipeline_VITIS_LOOP_18_1_fu_68  |Stream2Mmap_Pipeline_VITIS_LOOP_18_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|     1032|     1430|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1036|     1495|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |grp_Stream2Mmap_Pipeline_VITIS_LOOP_18_1_fu_68  |Stream2Mmap_Pipeline_VITIS_LOOP_18_1  |        0|   0|  268|   312|    0|
    |mmap_m_axi_U                                    |mmap_m_axi                            |        0|   0|  764|  1118|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |Total                                           |                                      |        0|   0| 1032|  1430|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |mmap_AWVALID      |   9|          2|    1|          2|
    |mmap_BREADY       |   9|          2|    1|          2|
    |mmap_WVALID       |   9|          2|    1|          2|
    |stream_peek_read  |   9|          2|    1|          2|
    |stream_s_read     |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  65|         14|    6|         14|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  3|   0|    3|          0|
    |grp_Stream2Mmap_Pipeline_VITIS_LOOP_18_1_fu_68_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        |  4|   0|    4|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   Stream2Mmap|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|   Stream2Mmap|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   Stream2Mmap|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   Stream2Mmap|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   Stream2Mmap|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   Stream2Mmap|  return value|
|m_axi_mmap_AWVALID   |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWREADY   |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWADDR    |  out|   64|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWID      |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWLEN     |  out|    8|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWSIZE    |  out|    3|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWBURST   |  out|    2|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWLOCK    |  out|    2|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWCACHE   |  out|    4|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWPROT    |  out|    3|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWQOS     |  out|    4|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWREGION  |  out|    4|       m_axi|          mmap|       pointer|
|m_axi_mmap_AWUSER    |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_WVALID    |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_WREADY    |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_WDATA     |  out|   32|       m_axi|          mmap|       pointer|
|m_axi_mmap_WSTRB     |  out|    4|       m_axi|          mmap|       pointer|
|m_axi_mmap_WLAST     |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_WID       |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_WUSER     |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARVALID   |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARREADY   |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARADDR    |  out|   64|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARID      |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARLEN     |  out|    8|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARSIZE    |  out|    3|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARBURST   |  out|    2|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARLOCK    |  out|    2|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARCACHE   |  out|    4|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARPROT    |  out|    3|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARQOS     |  out|    4|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARREGION  |  out|    4|       m_axi|          mmap|       pointer|
|m_axi_mmap_ARUSER    |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_RVALID    |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_RREADY    |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_RDATA     |   in|   32|       m_axi|          mmap|       pointer|
|m_axi_mmap_RLAST     |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_RID       |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_RUSER     |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_RRESP     |   in|    2|       m_axi|          mmap|       pointer|
|m_axi_mmap_BVALID    |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_BREADY    |  out|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_BRESP     |   in|    2|       m_axi|          mmap|       pointer|
|m_axi_mmap_BID       |   in|    1|       m_axi|          mmap|       pointer|
|m_axi_mmap_BUSER     |   in|    1|       m_axi|          mmap|       pointer|
|stream_s_dout        |   in|   65|     ap_fifo|      stream_s|       pointer|
|stream_s_empty_n     |   in|    1|     ap_fifo|      stream_s|       pointer|
|stream_s_read        |  out|    1|     ap_fifo|      stream_s|       pointer|
|stream_peek_dout     |   in|   65|     ap_fifo|   stream_peek|       pointer|
|stream_peek_empty_n  |   in|    1|     ap_fifo|   stream_peek|       pointer|
|stream_peek_read     |  out|    1|     ap_fifo|   stream_peek|       pointer|
|mmap_offset          |   in|   64|     ap_none|   mmap_offset|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

