// Seed: 2941081988
module module_0 (
    input supply0 id_0
    , id_24,
    output logic id_1,
    output wand id_2,
    input wire id_3,
    input wire id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri id_11,
    input tri0 id_12,
    input wor id_13,
    output supply0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input uwire id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri id_20,
    output tri0 id_21,
    output supply1 id_22
);
  always @(posedge -1) id_1 = ~id_12 ==? id_19;
  always @(*) $clog2(96);
  ;
  wire id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output wand id_2,
    output tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output uwire id_8,
    output wire id_9,
    input tri id_10
    , id_18,
    input tri0 id_11
    , id_19,
    input supply0 id_12,
    input tri id_13,
    input tri1 id_14,
    output uwire id_15,
    input wire id_16
);
  logic id_20;
  ;
  localparam id_21 = 1;
  always @(posedge id_16) id_0 <= -1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_2,
      id_5,
      id_11,
      id_3,
      id_4,
      id_15,
      id_14,
      id_16,
      id_12,
      id_15,
      id_13,
      id_13,
      id_3,
      id_7,
      id_11,
      id_7,
      id_1,
      id_1,
      id_11,
      id_3,
      id_15
  );
endmodule
