`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: Bimalka Piyaruwan
// 
// Create Date: 07/06/2022 07:49:17 PM
// Design Name: 
// Module Name: Ram_tb
// Project Name: DownSampleMe
// Target Devices: 
// Tool Versions: 
// Description: Test bench for Ram.v
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Ram_tb(); // no sensitivity list for test benches

// signal declaration

endmodule
