$date
	Sat May 17 09:08:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fir_filter $end
$var wire 32 ! y_out [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 16 $ x_in [15:0] $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 16 ' x_in [15:0] $end
$var integer 32 ( i [31:0] $end
$var reg 32 ) y_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b100 (
b0 '
1&
0%
b0 $
1#
0"
b0 !
$end
#5000
b100 (
1"
1%
#10000
0"
0%
#15000
b100 (
1"
1%
#20000
0"
0%
b1 $
b1 '
0#
0&
#25000
b100 (
1"
1%
#30000
0"
0%
b10 $
b10 '
#35000
b0 )
b0 !
b100 (
1"
1%
#40000
0"
0%
b11 $
b11 '
#45000
b0 )
b0 !
b100 (
1"
1%
#50000
0"
0%
b100 $
b100 '
#55000
b0 )
b0 !
b100 (
1"
1%
#60000
0"
0%
b101 $
b101 '
#65000
b100 )
b100 !
b100 (
1"
1%
#70000
0"
0%
b110 $
b110 '
#75000
b1100 )
b1100 !
b100 (
1"
1%
#80000
0"
0%
b111 $
b111 '
#85000
b11000 )
b11000 !
b100 (
1"
1%
#90000
0"
0%
b1000 $
b1000 '
#95000
b101000 )
b101000 !
b100 (
1"
1%
#100000
0"
0%
b0 $
b0 '
#105000
b111100 )
b111100 !
b100 (
1"
1%
#110000
0"
0%
#115000
b1010100 )
b1010100 !
b100 (
1"
1%
#120000
0"
0%
#125000
b1110000 )
b1110000 !
b100 (
1"
1%
#130000
0"
0%
#135000
b10010000 )
b10010000 !
b100 (
1"
1%
#140000
0"
0%
#145000
b10010000 )
b10010000 !
b100 (
1"
1%
#150000
0"
0%
#155000
b10010000 )
b10010000 !
b100 (
1"
1%
#160000
0"
0%
#165000
b10010000 )
b10010000 !
b100 (
1"
1%
#170000
0"
0%
#175000
b10010000 )
b10010000 !
b100 (
1"
1%
#180000
0"
0%
#185000
b10010000 )
b10010000 !
b100 (
1"
1%
#190000
0"
0%
#195000
b10010000 )
b10010000 !
b100 (
1"
1%
#200000
0"
0%
