{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614964006476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614964006478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 14:06:45 2021 " "Processing started: Fri Mar 05 14:06:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614964006478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614964006478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registrador_LatchD -c Registrador_LatchD " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registrador_LatchD -c Registrador_LatchD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614964006479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614964007887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_latchd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_latchd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador_LatchD-behav " "Found design unit 1: Registrador_LatchD-behav" {  } { { "Registrador_LatchD.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/Registrador_LatchD.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614964010954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador_LatchD " "Found entity 1: Registrador_LatchD" {  } { { "Registrador_LatchD.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/Registrador_LatchD.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614964010954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614964010954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Registrador_LatchD " "Elaborating entity \"Registrador_LatchD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614964011162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "latchd.vhd 2 1 " "Using design file latchd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchD-behav " "Found design unit 1: LatchD-behav" {  } { { "latchd.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/latchd.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614964011274 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "latchd.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/latchd.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614964011274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614964011274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchD LatchD:u1 " "Elaborating entity \"LatchD\" for hierarchy \"LatchD:u1\"" {  } { { "Registrador_LatchD.vhd" "u1" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/Registrador_LatchD.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614964011284 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q latchd.vhd(8) " "VHDL Process Statement warning at latchd.vhd(8): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "latchd.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/latchd.vhd" 8 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614964011289 "|Registrador_LatchD|LatchD:u1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qbarra latchd.vhd(8) " "VHDL Process Statement warning at latchd.vhd(8): inferring latch(es) for signal or variable \"Qbarra\", which holds its previous value in one or more paths through the process" {  } { { "latchd.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/latchd.vhd" 8 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614964011291 "|Registrador_LatchD|LatchD:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qbarra latchd.vhd(8) " "Inferred latch for \"Qbarra\" at latchd.vhd(8)" {  } { { "latchd.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/latchd.vhd" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614964011292 "|Registrador_LatchD|LatchD:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latchd.vhd(8) " "Inferred latch for \"Q\" at latchd.vhd(8)" {  } { { "latchd.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/lab-4/q3/latchd.vhd" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614964011292 "|Registrador_LatchD|LatchD:u1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614964014917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614964014917 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614964015246 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614964015246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614964015246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614964015246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614964015448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 14:06:55 2021 " "Processing ended: Fri Mar 05 14:06:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614964015448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614964015448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614964015448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614964015448 ""}
