# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 3.2e-05 512 1.1 190 735232 31.0731 16.6727 116.711 523.775 688.427 688.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 3.2e-05 512 1.1 190 737280 31.0173 16.7291 133.004 524.36 705.308 705.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 3.2e-05 512 1.1 190 734720 31.0842 16.7035 137.738 523.686 709.404 709.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 3.2e-05 512 1.1 190 734208 31.054 16.6778 128.803 523.778 700.509 700.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 3.2e-05 512 1.1 190 736000 31.083 16.7322 130.022 524.279 702.307 702.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 3.2e-05 512 1.1 190 731136 30.9463 16.6687 133.437 521.657 702.901 703.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 3.2e-05 512 1.1 190 733440 31.1439 16.7027 134.571 522.991 705.6 705.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 3.2e-05 512 1.1 190 733184 30.8705 16.6489 130.057 522.495 700.268 700.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 3.2e-05 512 1.1 190 731136 31.2151 16.6775 130.47 523.547 702.1 702.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 3.2e-05 512 1.1 190 736000 31.054 16.7213 141.702 524.211 713.884 714.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 3.2e-05 512 1.1 190 729088 31.1073 16.6482 164.678 522.163 734.786 734.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 3.2e-05 512 1.1 195 736256 31.1875 16.6755 185.281 523.758 757.1 757.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 3.2e-05 512 1.1 195 737280 31.1591 16.7143 191.905 523.728 763.703 763.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 3.2e-05 512 1.1 195 735744 31.2216 16.696 183.458 523.389 754.958 755.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 3.2e-05 512 1.1 195 734720 31.0543 16.7075 120.124 523.325 691.402 691.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 3.2e-05 512 1.1 195 735232 31.0183 16.6735 122.288 523.656 693.821 693.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 3.2e-05 512 1.1 195 737280 30.9524 16.7264 138.749 524.36 710.978 711.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 3.2e-05 512 1.1 195 737280 30.8944 16.6956 135.203 523.679 706.669 706.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 3.2e-05 512 1.1 195 734208 31.015 16.6789 144.997 523.909 716.795 716.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 3.2e-05 512 1.1 195 736000 31.0714 16.7301 144.114 524.133 716.248 716.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 3.2e-05 512 1.1 195 731136 30.9588 16.6687 143.97 522.201 713.989 714.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 3.2e-05 512 1.1 195 733440 31.0923 16.7094 141.418 523.357 712.773 712.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 3.2e-05 512 1.1 195 733184 30.8549 16.6523 135.314 522.562 705.575 705.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 3.2e-05 512 1.1 195 731136 31.2172 16.6625 159.125 523.365 730.565 730.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 3.2e-05 512 1.1 195 736000 31.0328 16.7186 161.477 524.321 733.745 733.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 3.2e-05 512 1.1 195 729088 31.09 16.6587 144.363 522.233 714.536 714.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 3.2e-05 512 1.1 200 735232 31.1688 16.6808 185.956 523.4 757.402 757.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 3.2e-05 512 1.1 200 736000 31.2846 16.7202 195.777 523.653 767.63 767.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 3.2e-05 512 1.1 200 734208 31.4185 16.6953 175.618 523.394 747.326 747.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 3.2e-05 512 1.1 200 734720 31.0301 16.707 118.884 522.817 689.631 689.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 3.2e-05 512 1.1 200 735232 31.0185 16.6751 119.207 523.404 690.498 690.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 3.2e-05 512 1.1 200 734976 31.0928 16.724 147.054 523.925 718.981 719.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 3.2e-05 512 1.1 200 732672 30.9804 16.6821 102.636 522.862 673.349 673.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 3.2e-05 512 1.1 200 734720 31.041 16.6962 140.617 523.829 712.379 712.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 3.2e-05 512 1.1 200 732160 30.8961 16.6502 99.0677 522.481 669.287 669.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 3.2e-05 512 1.1 200 734208 30.9979 16.6748 131.903 523.923 703.689 703.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 3.2e-05 512 1.1 200 731136 31.2228 16.6727 94.7009 523.975 666.764 666.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 3.2e-05 512 1.1 200 736000 31.0468 16.7261 138.332 524.262 710.558 710.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 3.2e-05 512 1.1 200 736000 31.0335 16.7257 98.285 524.232 670.468 670.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 3.2e-05 512 1.1 200 731136 30.9506 16.6666 176.132 522.214 746.151 746.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 3.2e-05 512 1.1 200 723968 31.0067 16.6175 114.758 519.763 682.339 682.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 3.2e-05 512 1.1 200 733440 31.1132 16.7104 169.772 522.923 740.708 740.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 3.2e-05 512 1.1 200 729600 30.845 16.9642 114.396 520.325 682.718 682.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 3.2e-05 512 1.1 200 733184 30.8566 16.6498 164.496 522.56 734.762 734.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 3.2e-05 512 1.1 200 729088 31.0713 16.6577 110.275 522.585 680.782 680.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 3.2e-05 512 1.1 200 731136 31.2298 16.6687 142.26 523.866 714.22 714.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 3.2e-05 512 1.1 200 724992 30.9684 16.6172 100.009 519.924 667.702 667.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 3.2e-05 512 1.1 200 736000 31.0421 16.7237 150.188 524.208 722.355 722.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 3.2e-05 512 1.1 200 729600 31.3363 16.7096 106.201 529.098 683.542 683.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 3.2e-05 512 1.1 192 733184 31.3357 16.6732 178.351 523.813 750.366 750.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 3.2e-05 512 1.1 192 733440 31.506 16.7158 175.683 524.228 748.331 748.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 3.2e-05 512 1.1 192 732672 31.3561 16.6994 178.271 523.778 750.295 750.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 3.2e-05 512 1.1 192 731136 31.4575 16.6707 157.374 523.87 729.565 729.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 3.2e-05 512 1.1 192 731136 31.2103 16.7137 135.897 523.316 707.331 707.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 3.2e-05 512 1.1 192 727552 31.2393 16.6646 182.746 521.581 752.424 752.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 3.2e-05 512 1.1 192 733184 31.0825 16.6705 131.383 523.775 703.104 703.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 3.2e-05 512 1.1 192 729088 31.0894 16.6542 87.7532 522.058 657.749 657.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 3.2e-05 512 1.1 192 732672 31.244 16.7187 143.349 523.918 715.418 715.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 3.2e-05 512 1.1 192 728064 31.2485 16.683 100.251 522.503 670.875 671.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 3.2e-05 512 1.1 192 732160 31.192 16.6919 135.381 523.749 707.203 707.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 3.2e-05 512 1.1 192 727040 31.1862 16.6504 97.2172 522.582 667.829 667.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 3.2e-05 512 1.1 192 731136 31.194 16.6769 175.004 523.914 746.982 747.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 3.2e-05 512 1.1 192 731136 31.2056 16.6769 113.605 523.416 685.096 685.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 3.2e-05 512 1.1 192 732800 31.229 16.7801 172.956 524.212 745.373 745.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 3.2e-05 512 1.1 192 729600 31.389 17.9417 116.543 523.842 689.899 690.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 3.2e-05 512 1.1 192 727552 31.1533 16.6721 167.608 522.156 737.783 737.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 3.2e-05 512 1.1 192 723968 31.0005 16.6216 110.873 519.827 678.516 678.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 3.2e-05 512 1.1 192 729600 31.2971 16.7137 164.084 523.357 735.639 735.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 3.2e-05 512 1.1 192 721920 31.2605 16.6437 105.616 520.343 674.056 674.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 3.2e-05 512 1.1 192 729088 31.0704 16.6463 157.139 521.944 726.993 727.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 3.2e-05 512 1.1 192 729088 31.0728 16.6461 105.649 522.153 675.715 675.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 3.2e-05 512 1.1 200 735232 31.1609 16.6769 194.531 523.456 766.02 766.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 3.2e-05 512 1.1 200 734720 31.4771 16.7189 170.68 523.723 742.794 742.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 3.2e-05 512 1.1 200 734720 31.4049 16.6955 154.726 524.14 727.165 727.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 3.2e-05 512 1.1 200 734208 31.3574 16.6941 180.017 523.392 751.649 751.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 3.2e-05 512 1.1 200 734208 31.3168 16.6761 160.594 523.911 732.689 732.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 3.2e-05 512 1.1 200 732928 31.087 16.7076 128.375 523.311 699.671 699.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 3.2e-05 512 1.1 200 731136 31.0489 16.6686 179.21 521.72 748.833 748.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 3.2e-05 512 1.1 200 735232 30.9434 16.6732 133.321 523.779 704.905 705.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 3.2e-05 512 1.1 200 733184 30.84 16.6522 89.0712 522.569 659.33 659.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 3.2e-05 512 1.1 200 734976 31.0791 16.7178 140.682 524.358 713.029 713.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 3.2e-05 512 1.1 200 732672 30.9967 16.6769 101.296 522.426 671.584 671.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 3.2e-05 512 1.1 200 734720 31.0437 16.697 136.335 524.252 708.518 708.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 3.2e-05 512 1.1 200 732160 30.9012 16.6469 96.3545 522.099 666.189 666.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 3.2e-05 512 1.1 200 734208 30.9948 16.6776 168.255 523.44 739.562 739.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 3.2e-05 512 1.1 200 731136 31.1959 16.6729 112.044 523.5 683.604 683.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 3.2e-05 512 1.1 200 732800 31.2339 16.7302 167.565 524.271 739.995 740.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 3.2e-05 512 1.1 200 729600 31.3846 16.7163 112.25 524.268 684.803 684.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 3.2e-05 512 1.1 200 731136 30.9466 16.6609 161.406 521.785 730.992 731.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 3.2e-05 512 1.1 200 723968 31.0188 16.6102 105.941 519.821 673.582 673.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 3.2e-05 512 1.1 200 733440 31.1084 16.7055 158.111 522.924 729.047 729.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 3.2e-05 512 1.1 200 729600 30.8562 16.6481 104.463 520.337 672.5 672.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 3.2e-05 512 1.1 200 733184 30.8404 16.646 151.215 522.028 720.928 721.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 3.2e-05 512 1.1 200 729088 31.108 16.6569 105.59 522.231 675.79 675.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 3.2e-05 512 1.1 192 732160 31.487 16.6784 168.827 523.261 740.444 740.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 3.2e-05 512 1.1 192 731136 31.6317 16.6676 151.092 523.774 723.364 723.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 3.2e-05 512 1.1 192 732160 31.6001 16.7153 170.736 523.829 743.077 743.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 3.2e-05 512 1.1 192 732160 31.5267 16.7014 151.15 523.942 723.515 723.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 3.2e-05 512 1.1 192 731136 31.2368 16.6948 124.281 523.887 696.286 696.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 3.2e-05 512 1.1 192 731136 31.3714 16.6751 162.15 523.979 734.365 734.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 3.2e-05 512 1.1 192 731136 31.2126 16.7014 121.748 523.315 693.168 693.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 3.2e-05 512 1.1 192 727552 31.1422 16.672 78.8217 521.717 648.545 648.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 3.2e-05 512 1.1 192 731136 31.4141 16.7054 150.613 523.031 721.958 722.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 3.2e-05 512 1.1 192 731136 31.2135 16.6769 123.196 523.78 695.059 695.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 3.2e-05 512 1.1 192 729088 31.0907 16.6477 84.1558 522.124 654.218 654.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 3.2e-05 512 1.1 192 731136 31.5698 16.6769 143.228 523.917 715.579 715.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 3.2e-05 512 1.1 192 732672 31.2627 16.7252 175.648 524.279 748.106 748.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 3.2e-05 512 1.1 192 728064 31.2469 16.6802 112.812 522.428 683.354 683.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 3.2e-05 512 1.1 192 725760 30.9948 16.6463 92.7146 519.878 660.43 660.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 3.2e-05 512 1.1 192 732160 31.1858 16.698 165.229 524.146 737.449 737.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 3.2e-05 512 1.1 192 727040 31.1618 16.6535 110.337 522.663 681.006 681.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 3.2e-05 512 1.1 192 721920 31.2833 16.653 92.103 520.508 660.736 660.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 3.2e-05 512 1.1 192 731136 31.1744 16.6769 157.01 523.656 728.814 728.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 3.2e-05 512 1.1 192 731136 31.2105 16.6775 102.298 523.877 674.254 674.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 3.2e-05 512 1.1 192 718848 31.3149 16.6129 87.4418 520.012 655.577 655.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 3.2e-05 512 1.1 192 732800 31.2311 16.7242 154.757 524.206 727.107 727.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 3.2e-05 512 1.1 192 729600 31.3709 16.7158 107.287 524.19 679.752 679.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 3.2e-05 512 1.1 192 729600 31.1143 16.7049 89.3842 521.767 659.165 659.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 3.2e-05 512 1.1 192 727552 31.1547 16.6625 148.22 522.206 718.434 718.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 3.2e-05 512 1.1 192 723968 31.0043 16.6113 102.887 519.816 670.507 670.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 3.2e-05 512 1.1 192 720384 31.2762 16.6317 85.1548 519.844 653.097 653.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 3.2e-05 512 1.1 192 729600 31.2874 16.7084 144.776 523.311 716.272 716.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 3.2e-05 512 1.1 192 721920 31.2821 16.6526 103.708 520.426 672.252 672.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 3.2e-05 512 1.1 192 714240 31.5769 17.0677 85.3586 518.428 652.625 652.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 3.2e-05 512 1.1 192 729088 31.0812 16.649 146.879 522.449 717.255 717.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 3.2e-05 512 1.1 192 729088 31.0718 16.6564 100.355 522.603 670.876 671.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 3.2e-05 512 1.1 192 724992 30.9656 16.6154 89.1582 519.491 656.425 656.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 3.2e-05 512 1.1 200 732160 31.4492 16.681 175.198 523.441 746.961 747.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 3.2e-05 512 1.1 200 731136 31.5758 16.6764 157.683 523.483 729.613 729.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 3.2e-05 512 1.1 200 732160 31.454 16.7178 192.925 524.169 765.455 765.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 3.2e-05 512 1.1 200 732160 31.4163 16.7056 171.3 524.196 743.804 743.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 3.2e-05 512 1.1 200 729600 31.4966 16.7098 168.799 523.398 740.59 740.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 3.2e-05 512 1.1 200 731136 31.2732 16.7035 121.351 523.831 693.348 693.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 3.2e-05 512 1.1 200 731136 31.5136 16.7017 153.068 523.806 725.281 725.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 3.2e-05 512 1.1 200 728064 31.5514 16.6811 148.34 522.889 719.66 719.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 3.2e-05 512 1.1 200 731136 31.1934 16.7138 173.116 523.326 744.536 744.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 3.2e-05 512 1.1 200 727552 31.1373 16.667 110.823 521.715 680.536 680.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 3.2e-05 512 1.1 200 731136 31.2272 16.696 218.899 522.875 789.889 790.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 3.2e-05 512 1.1 200 731136 31.2148 16.6732 162.053 523.323 733.46 733.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 3.2e-05 512 1.1 200 729088 31.0926 16.6502 104.93 522.041 674.903 675.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 3.2e-05 512 1.1 200 731136 31.213 16.6769 85.3281 523.878 657.288 657.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 3.2e-05 512 1.1 200 732672 31.245 16.7208 167.87 524.411 740.448 740.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 3.2e-05 512 1.1 200 728064 31.2352 16.6729 108.869 522.42 679.387 679.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 3.2e-05 512 1.1 200 725760 31.0146 16.6539 95.2442 519.705 662.81 662.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 3.2e-05 512 1.1 200 718848 31.3468 16.6072 84.364 519.478 651.981 652.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 3.2e-05 512 1.1 200 732160 31.1989 16.6912 157.112 524.186 729.381 729.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 3.2e-05 512 1.1 200 727040 31.1817 16.6482 106.666 522.527 677.21 677.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 3.2e-05 512 1.1 200 721920 31.2889 16.6449 88.8767 521.201 658.199 658.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 3.2e-05 512 1.1 200 727040 31.2449 16.6482 86.0019 522.585 656.674 656.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 3.2e-05 512 1.1 200 731136 31.2188 16.6735 147.343 523.417 718.847 719.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 3.2e-05 512 1.1 200 731136 31.2012 16.6752 104.719 523.565 676.352 676.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 3.2e-05 512 1.1 200 718848 31.3189 16.6195 86.0101 519.506 653.643 653.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 3.2e-05 512 1.1 200 724992 30.9585 16.62 81.3553 519.937 649.061 649.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 3.2e-05 512 1.1 200 732800 31.2255 16.7281 153.847 524.207 726.199 726.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 3.2e-05 512 1.1 200 729600 31.366 16.7215 104.62 523.915 676.811 676.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 3.2e-05 512 1.1 200 729600 31.1419 16.7004 90.2308 521.751 660.022 660.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 3.2e-05 512 1.1 200 729600 31.34 16.7022 83.6232 524.468 656.334 656.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 3.2e-05 512 1.1 192 730112 31.4613 16.6728 181.701 523.877 753.908 754.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 3.2e-05 512 1.1 192 729088 31.5448 16.6728 162.444 523.476 734.327 734.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 3.2e-05 512 1.1 192 728064 31.5958 16.6729 155.622 523.43 727.513 727.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 3.2e-05 512 1.1 192 730880 31.5889 16.7178 175.641 523.851 747.999 748.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 3.2e-05 512 1.1 192 729600 31.6655 16.6996 153.74 524.185 726.487 726.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 3.2e-05 512 1.1 192 729600 31.6017 16.7099 147.575 522.828 718.908 719.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 3.2e-05 512 1.1 192 729600 31.3022 16.7035 169.405 523.908 741.517 741.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 3.2e-05 512 1.1 192 728064 31.3857 16.6712 203.397 523.416 775.057 775.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 3.2e-05 512 1.1 192 728064 31.286 16.6809 203.334 522.423 773.914 774.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 3.2e-05 512 1.1 192 724992 31.6589 16.6897 185.873 523.975 758.405 758.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 3.2e-05 512 1.1 192 729344 31.3109 16.6988 158.294 522.75 729.241 729.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 3.2e-05 512 1.1 192 727552 31.1708 16.6664 103.454 522.207 673.688 673.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 3.2e-05 512 1.1 192 725760 31.4789 16.7093 84.585 523.033 655.997 656.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 3.2e-05 512 1.1 192 723968 31.0806 16.6138 173.558 519.259 740.708 740.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 3.2e-05 512 1.1 192 729088 31.3105 16.6766 156.562 523.77 728.518 728.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 3.2e-05 512 1.1 192 724992 31.306 16.6535 100.337 522.069 670.558 670.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 3.2e-05 512 1.1 192 724992 31.5873 16.6783 84.4361 523.994 656.889 657.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 3.2e-05 512 1.1 192 720896 31.5873 16.6523 74.0716 522.236 644.74 644.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 3.2e-05 512 1.1 192 730368 31.3553 17.1686 151.307 524.369 724.392 724.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 3.2e-05 512 1.1 192 728064 31.2262 16.6851 105.574 522.436 676.113 676.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 3.2e-05 512 1.1 192 718848 31.431 16.6461 88.5039 519.389 656.167 656.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 3.2e-05 512 1.1 192 718848 31.316 16.6195 87.799 519.434 655.357 655.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 3.2e-05 512 1.1 192 729600 31.3056 16.6999 149.587 523.76 721.548 721.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 3.2e-05 512 1.1 192 727040 31.1896 16.6543 106.669 522.101 676.807 676.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 3.2e-05 512 1.1 192 721920 31.2681 16.6495 88.3169 520.918 657.345 657.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 3.2e-05 512 1.1 192 727040 31.2166 16.6501 83.4582 522.57 654.088 654.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 3.2e-05 512 1.1 200 734208 31.2424 16.6766 187.063 523.452 758.626 758.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 3.2e-05 512 1.1 200 733184 31.3278 16.6747 168.635 523.889 740.72 740.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 3.2e-05 512 1.1 200 734208 31.2317 16.6828 163.054 523.868 735.04 735.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 3.2e-05 512 1.1 200 734720 31.409 16.714 171.2 524.163 743.674 743.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 3.2e-05 512 1.1 200 734720 31.4129 16.7058 152.613 523.765 724.693 724.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 3.2e-05 512 1.1 200 733440 31.4806 16.711 146.417 522.842 717.645 717.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 3.2e-05 512 1.1 200 732160 31.2916 16.6558 144.387 522.536 715.063 715.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 3.2e-05 512 1.1 200 734208 31.0738 16.6971 160.265 523.344 731.573 731.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 3.2e-05 512 1.1 200 734208 31.0287 16.6737 197.682 523.6 769.179 769.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 3.2e-05 512 1.1 200 732672 31.0345 16.6914 199.332 522.419 769.674 769.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 3.2e-05 512 1.1 200 731136 31.2687 16.6793 183.08 523.941 755.162 755.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 3.2e-05 512 1.1 200 732928 31.0959 16.7076 147.932 523.086 719.017 719.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 3.2e-05 512 1.1 200 731136 30.9405 16.6707 98.0831 522.205 668.091 668.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 3.2e-05 512 1.1 200 731136 31.1796 16.7076 79.608 523.449 651.138 651.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 3.2e-05 512 1.1 200 723968 31.1489 16.6197 170.186 519.772 737.919 738.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 3.2e-05 512 1.1 200 733184 31.0777 16.679 149.619 523.84 721.411 721.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 3.2e-05 512 1.1 200 729088 31.0965 16.6595 96.3585 522.067 666.371 666.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 3.2e-05 512 1.1 200 731136 31.2078 16.6769 82.4014 523.883 654.363 654.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 3.2e-05 512 1.1 200 729088 31.0787 16.6533 72.6874 522.232 642.84 642.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 3.2e-05 512 1.1 200 734976 31.1009 16.7191 152.264 524.364 724.627 724.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 3.2e-05 512 1.1 200 732672 30.9952 16.6811 107.957 522.509 678.334 678.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 3.2e-05 512 1.1 200 725760 31.0075 16.645 88.6241 519.861 656.327 656.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 3.2e-05 512 1.1 200 728064 30.8133 16.6172 84.5398 519.87 652.034 652.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 3.2e-05 512 1.1 200 725760 30.8725 16.6564 77.4805 518.007 643.209 643.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 3.2e-05 512 1.1 200 734720 31.0646 16.7061 146.893 524.25 719.12 719.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 3.2e-05 512 1.1 200 732160 30.9067 16.6485 101.82 522.167 671.729 671.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 3.2e-05 512 1.1 200 729600 30.8572 16.642 85.8816 520.866 654.44 654.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 3.2e-05 512 1.1 200 727040 31.2227 16.6535 79.3124 522.574 649.954 650.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 3.2e-05 512 1.1 200 729600 31.3251 16.7014 76.2328 524.487 648.941 649.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 3.2e-05 512 1.1 240 727040 31.6521 16.6769 195.497 523.769 767.784 767.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 3.2e-05 512 1.1 240 727040 31.7307 16.6722 180.552 523.478 752.629 752.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 3.2e-05 512 1.1 240 724992 31.8658 16.6711 173.562 523.41 745.707 745.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 3.2e-05 512 1.1 240 724992 31.6903 16.6512 170.944 522.502 741.984 742.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 3.2e-05 512 1.1 240 727040 31.5488 16.7207 272.1 523.794 844.363 844.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 3.2e-05 512 1.1 240 727040 31.4978 16.7055 241.476 523.621 813.5 813.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 3.2e-05 512 1.1 240 725760 31.5675 16.7074 229.734 522.996 801.198 801.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 3.2e-05 512 1.1 240 721920 31.5231 16.6456 214.344 522.103 784.808 784.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 3.2e-05 512 1.1 240 726528 31.4916 16.6964 164.534 523.825 736.74 736.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 3.2e-05 512 1.1 240 724992 31.6416 16.6759 209.391 523.864 781.764 781.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 3.2e-05 512 1.1 240 723456 31.5706 16.6789 206.631 522.86 777.937 778.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 3.2e-05 512 1.1 240 724992 31.676 16.6785 195.369 523.921 767.843 767.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 3.2e-05 512 1.1 240 721920 31.3413 16.6502 198.572 520.922 767.679 767.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 3.2e-05 512 1.1 240 725760 31.4879 16.7012 162.251 522.872 733.51 733.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 3.2e-05 512 1.1 240 723968 31.3404 16.67 104.12 521.683 674.007 674.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 3.2e-05 512 1.1 240 725760 31.4712 16.7061 88.5971 523.272 660.238 660.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 3.2e-05 512 1.1 240 716800 31.6963 16.6134 181.979 519.389 749.867 750.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 3.2e-05 512 1.1 240 725760 31.609 16.7017 185.279 523.467 757.25 757.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 3.2e-05 512 1.1 240 727040 31.418 16.6731 154.297 523.472 726.052 726.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 3.2e-05 512 1.1 240 724992 31.3318 16.6523 105.255 522.571 675.999 676.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 3.2e-05 512 1.1 240 724992 31.5999 16.6769 87.8191 523.481 659.77 659.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 3.2e-05 512 1.1 240 720896 31.5773 16.6523 80.502 522.646 651.572 651.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 3.2e-05 512 1.1 240 716800 31.8123 18.3471 73.5742 522.705 646.629 646.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 3.2e-05 512 1.1 192 723968 31.992 16.6664 166.142 523.816 738.813 738.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 3.2e-05 512 1.1 192 722944 32.1043 16.6748 150.326 523.378 722.683 722.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 3.2e-05 512 1.1 192 721920 32.0875 16.6789 142.019 523.5 714.483 714.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 3.2e-05 512 1.1 192 720896 31.9729 16.6487 138.367 522.071 709.255 709.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 3.2e-05 512 1.1 192 724480 31.7514 16.7258 227.018 524.165 799.857 800.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 3.2e-05 512 1.1 192 724480 31.7213 16.7055 195.797 524.191 768.611 768.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 3.2e-05 512 1.1 192 721920 31.7779 16.7088 185.34 522.988 757.008 757.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 3.2e-05 512 1.1 192 721920 31.5662 16.654 171.034 522.159 741.605 741.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 3.2e-05 512 1.1 192 723200 31.8064 16.7114 188.045 523.699 760.45 760.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 3.2e-05 512 1.1 192 723456 31.6741 16.6984 144.583 523.584 716.728 716.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 3.2e-05 512 1.1 192 721920 31.7227 16.675 96.3624 523.924 668.876 669.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 3.2e-05 512 1.1 192 718848 31.8796 16.6854 166.735 522.947 738.439 738.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 3.2e-05 512 1.1 192 718848 32.0833 16.6702 156.12 523.48 728.552 728.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 3.2e-05 512 1.1 192 714240 31.876 16.6499 157.556 520.505 737.781 737.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 3.2e-05 512 1.1 192 723968 31.627 16.7058 140.776 523.366 712.674 712.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 3.2e-05 512 1.1 192 720384 31.5884 16.6644 90.4681 521.712 660.628 660.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 3.2e-05 512 1.1 192 720384 31.8087 16.7013 76.653 523.338 648.693 648.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 3.2e-05 512 1.1 192 716800 31.4739 16.613 67.395 519.889 635.565 635.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 3.2e-05 512 1.1 192 716800 32.2085 16.7089 148.214 523.03 720.364 720.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 3.2e-05 512 1.1 192 722944 31.6784 16.671 140.286 523.776 712.603 712.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 3.2e-05 512 1.1 192 720896 31.5866 16.6578 93.6019 522.57 664.61 664.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 3.2e-05 512 1.1 192 718848 31.9096 16.673 77.698 523.98 650.449 650.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 3.2e-05 512 1.1 192 720896 31.6013 16.6502 71.1794 522.157 641.78 641.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 3.2e-05 512 1.1 192 716800 31.8382 16.6519 65.7571 522.668 637.105 637.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 3.2e-05 512 1.1 192 712704 32.0367 16.6134 138.228 519.922 706.99 707.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1890 3.2e-05 512 1.1 256 709120 32.751 16.6969 231.959 523.699 805.305 805.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 3.2e-05 512 1.1 256 708608 32.6459 16.6747 212.616 523.807 785.939 786.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 3.2e-05 512 1.1 256 708608 32.714 16.6728 190.917 523.894 764.392 764.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 3.2e-05 512 1.1 256 706560 32.8231 16.6762 189.175 523.913 762.788 762.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 3.2e-05 512 1.1 256 704512 32.7437 16.6482 184.011 522.068 755.665 755.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 3.2e-05 512 1.1 256 706560 32.6009 16.6498 181.816 522.091 753.35 753.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 3.2e-05 512 1.1 256 706560 32.8529 16.6727 179.701 523.509 752.931 753.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 3.2e-05 512 1.1 256 702464 32.5011 16.6134 177.188 519.827 746.328 746.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 3.2e-05 512 1.1 256 704512 32.7353 16.6601 177.071 522.534 749.193 749.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 3.2e-05 512 1.1 240 716800 31.7814 16.6095 189.837 519.382 757.804 757.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 3.2e-05 512 1.1 192 716800 31.8925 16.6172 160.446 519.813 728.962 729.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 3.2e-05 512 1.1 200 725760 31.8621 16.6978 161.546 523.466 733.772 733.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 3.2e-05 512 1.1 192 725760 31.7933 16.7035 170.789 523.466 742.945 743.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1890 3.2e-05 512 1.1 192 729088 31.5165 16.6534 166.787 522.442 737.589 737.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 3.2e-05 512 1.1 192 706560 31.6636 17.6884 217.127 515.508 782.185 782.336
