<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMCR_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMCR_EL0, Performance Monitors Control Register</h1><p>The PMCR_EL0 characteristics are:</p><h2>Purpose</h2>
          <p>Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>OSLK</th><th>EPMAD</th><th>SLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>Error</td><td>Error</td><td>RO</td><td>RW</td></tr></table><h2>Configuration</h2><p>External register PMCR_EL0 bits [6:0]
        
                are architecturally mapped to
              AArch32 System register <a href="AArch32-pmcr.html">PMCR[6:0]
        </a>.
          </p><p>External register PMCR_EL0 bits [6:0]
        
                are architecturally mapped to
              AArch64 System register <a href="AArch64-pmcr_el0.html">PMCR_EL0[6:0]
        </a>.
          </p><p>PMCR_EL0 is in the Core power domain.
      Some or all RW fields of this register have defined reset values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.</p>
          <p>This register is only partially mapped to the internal <a href="AArch32-pmcr.html">PMCR</a> System register. An external agent must use other means to discover the information held in <a href="AArch32-pmcr.html">PMCR</a>[31:11], such as accessing <a href="ext-pmcfgr.html">PMCFGR</a> and the ID registers.</p>
        <h2>Attributes</h2>
          <p>PMCR_EL0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMCR_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#LC">LC</a></td><td class="lr" colspan="1"><a href="#DP">DP</a></td><td class="lr" colspan="1"><a href="#X">X</a></td><td class="lr" colspan="1"><a href="#D">D</a></td><td class="lr" colspan="1"><a href="#C">C</a></td><td class="lr" colspan="1"><a href="#P">P</a></td><td class="lr" colspan="1"><a href="#E">E</a></td></tr></tbody></table><h4 id="0">
                Bits [31:11]
              </h4>
              <p>RAZ/WI. Hardware must implement this field as RAZ/WI. Software must not rely on the register reading as zero, and must use a read-modify-write sequence to write to the register.</p>
            <h4 id="0">
                Bits [10:7]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="LC">LC, bit [6]
              </h4>
              <p>Long cycle counter enable. Determines which <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a> bit generates an overflow recorded by <a href="AArch32-pmovsr.html">PMOVSR</a>[31].</p>
            <table class="valuetable"><tr><th>LC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Cycle counter overflow on increment that changes <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a>[31] from 1 to 0.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Cycle counter overflow on increment that changes <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a>[63] from 1 to 0.</p>
                </td></tr></table>
              <p>ARM deprecates use of PMCR_EL0.LC = 0.</p>
            
              <p>In an AArch64-only implementation, this field is <span class="arm-defined-word">RES1</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="DP">DP, bit [5]
              </h4>
              <p>Disable cycle counter when event counting is prohibited. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>DP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a>, if enabled, counts when event counting is prohibited.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a> does not count when event counting is prohibited.</p>
                </td></tr></table>
              <p>Counting events is never prohibited in Non-secure state. However, there are some restrictions on counting events in Secure state. For more information about the interaction between the Performance Monitors and EL3, see <span class="xref">'Interaction with EL3' in the ARMv8 ARM, section D5.5.1</span>.</p>
            
              <p>If EL3 is not implemented, this field is <span class="arm-defined-word">RES0</span>, otherwise it is an RW field.</p>
            
                  <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field it resets to:</p>
                  <ul>
                    <li>
                      A value that is architecturally <span class="arm-defined-word">UNKNOWN</span> if the reset is into an Exception level that is using AArch64.
                    </li>
                    <li>
                      0 if the reset is into an Exception level that is using AArch32.
                    </li>
                  </ul>
                <h4 id="X">X, bit [4]
              </h4>
              <p>Enable export of events in an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> event stream. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>X</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Do not export events.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Export events where not prohibited.</p>
                </td></tr></table>
              <p>This field enables the exporting of events over an event bus to another device, for example to an <span class="arm-defined-word">OPTIONAL</span> trace macrocell. If the implementation does not include such an event bus then this field is RAZ/WI, otherwise it is an RW field.</p>
            
              <p>In an implementation that includes an event bus, no events are exported when counting is prohibited.</p>
            
              <p>This field does not affect the generation of Performance Monitors overflow interrupt requests or signaling to a cross-trigger interface (CTI) that can be implemented as signals exported from the PE.</p>
            
                  <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field it resets to:</p>
                  <ul>
                    <li>
                      A value that is architecturally <span class="arm-defined-word">UNKNOWN</span> if the reset is into an Exception level that is using AArch64.
                    </li>
                    <li>
                      0 if the reset is into an Exception level that is using AArch32.
                    </li>
                  </ul>
                <h4 id="D">D, bit [3]
              </h4>
              <p>Clock divider. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>D</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When enabled, <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a> counts every clock cycle.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When enabled, <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a> counts once every 64 clock cycles.</p>
                </td></tr></table>
              <p>In an AArch64-only implementation this field is <span class="arm-defined-word">RES0</span>, otherwise it is an RW field. If PMCR_EL0.LC == 1, this bit is ignored and the cycle counter counts every clock cycle.</p>
            
              <p>ARM deprecates use of PMCR_EL0.D = 1.</p>
            
                  <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field it resets to:</p>
                  <ul>
                    <li>
                      A value that is architecturally <span class="arm-defined-word">UNKNOWN</span> if the reset is into an Exception level that is using AArch64.
                    </li>
                    <li>
                      0 if the reset is into an Exception level that is using AArch32.
                    </li>
                  </ul>
                <h4 id="C">C, bit [2]
              </h4>
              <p>Cycle counter reset. This bit is WO. The effects of writing to this bit are:</p>
            <table class="valuetable"><tr><th>C</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No action.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Reset <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a> to zero.</p>
                </td></tr></table>
              <p>This bit is always RAZ.</p>
            
              <p>Resetting <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a> does not clear the <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a> overflow bit to 0.</p>
            <h4 id="P">P, bit [1]
              </h4>
              <p>Event counter reset. This bit is WO. The effects of writing to this bit are:</p>
            <table class="valuetable"><tr><th>P</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No action.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Reset all event counters, not including <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a>, to zero.</p>
                </td></tr></table>
              <p>This bit is always RAZ.</p>
            
              <p>Resetting the event counters does not clear any overflow bits to 0.</p>
            <h4 id="E">E, bit [0]
              </h4>
              <p>Enable. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>All counters, including <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a>, are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>All counters are enabled by <a href="ext-pmcntenset_el0.html">PMCNTENSET_EL0</a>.</p>
                </td></tr></table>
              <p>This bit is RW.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the PMCR_EL0</h2><p>PMCR_EL0 can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>PMU</td><td>
          <span class="hexnumber">0xE04</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
