<stg><name>dut_bnn_xcel</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="4" to="5">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="7">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="7" to="8">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="8" to="9">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="9" to="10">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="10" to="11">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="11" to="12">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="12" to="13">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="13" to="14">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="14" to="15">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="15" to="16">
<condition id="77">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="15" to="48">
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="16" to="17">
<condition id="79">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="16" to="29">
<condition id="78">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="17" to="18">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="18" to="19">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="19" to="20">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="20" to="21">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="21" to="22">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="22" to="23">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="23" to="24">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="24" to="25">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="25" to="26">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="26" to="27">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="27" to="28">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="28" to="16">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="29" to="30">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="30" to="31">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="31" to="32">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="32" to="33">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="33" to="34">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="34" to="35">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="35" to="36">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="36" to="37">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="37" to="38">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="38" to="39">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="39" to="40">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="40" to="41">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="41" to="42">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="42" to="43">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="43" to="44">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="44" to="45">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="45" to="46">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="46" to="47">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="47" to="15">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="48" to="49">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="49" to="50">
<condition id="118">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="50" to="49">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="64">
<![CDATA[
:0  %mem_conv1 = alloca [5184 x i1], align 16

]]></node>
<StgValue><ssdm name="mem_conv1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="64">
<![CDATA[
:1  %mem_conv2 = alloca [5184 x i1], align 16

]]></node>
<StgValue><ssdm name="mem_conv2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:2  call fastcc void @dut_pad([5184 x i1]* %input_r, [5184 x i1]* %mem_conv1, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:2  call fastcc void @dut_pad([5184 x i1]* %input_r, [5184 x i1]* %mem_conv1, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="7" op_5_bw="7" op_6_bw="6" op_7_bw="1">
<![CDATA[
:3  call fastcc void @dut_conv([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, [5184 x i8]* @threshold1_V, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="7" op_5_bw="7" op_6_bw="6" op_7_bw="1">
<![CDATA[
:3  call fastcc void @dut_conv([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, [5184 x i8]* @threshold1_V, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:4  call fastcc void @dut_max_pool([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:4  call fastcc void @dut_max_pool([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:5  call fastcc void @dut_pad([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:5  call fastcc void @dut_pad([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="61" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="7" op_5_bw="7" op_6_bw="6" op_7_bw="1">
<![CDATA[
:6  call fastcc void @dut_conv([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1, [5184 x i8]* @threshold2_V, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="7" op_5_bw="7" op_6_bw="6" op_7_bw="1">
<![CDATA[
:6  call fastcc void @dut_conv([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1, [5184 x i8]* @threshold2_V, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:7  call fastcc void @dut_max_pool([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="64" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:7  call fastcc void @dut_max_pool([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="65" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call fastcc void @dut_reshape([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="66" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call fastcc void @dut_reshape([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %n_i = phi i9 [ 0, %0 ], [ %n, %3 ]

]]></node>
<StgValue><ssdm name="n_i"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="17" op_0_bw="9">
<![CDATA[
:1  %n_i_cast6 = zext i9 %n_i to i17

]]></node>
<StgValue><ssdm name="n_i_cast6"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %exitcond3 = icmp eq i9 %n_i, -256

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %n = add i9 %n_i, 1

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %dense.1.exit, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
dense.1.exit:0  call fastcc void @dut_dense([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="75" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %one_out_i = phi float [ %one_out_3, %2 ], [ 0.000000e+00, %1 ]

]]></node>
<StgValue><ssdm name="one_out_i"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i:1  %m_i = phi i10 [ %m, %2 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="m_i"/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="78" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:3  %exitcond2 = icmp eq i10 %m_i, -512

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="79" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:4  %m = add i10 %m_i, 1

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond2, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="9" op_0_bw="10">
<![CDATA[
:0  %tmp_32 = trunc i10 %m_i to i9

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:1  %tmp_17_i = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_32, i8 0)

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %w_index = add i17 %n_i_cast6, %tmp_17_i

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="10">
<![CDATA[
:3  %tmp_18_i = zext i10 %m_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %mem_conv1_addr_1 = getelementptr [5184 x i1]* %mem_conv1, i64 0, i64 %tmp_18_i

]]></node>
<StgValue><ssdm name="mem_conv1_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="13">
<![CDATA[
:5  %mem_conv1_load_1 = load i1* %mem_conv1_addr_1, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_load_1"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="17">
<![CDATA[
:6  %tmp_19_i = zext i17 %w_index to i64

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %tmp_19_i

]]></node>
<StgValue><ssdm name="w_fc1_addr"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="17">
<![CDATA[
:8  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23_i = fmul float %one_out_i, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="13">
<![CDATA[
:5  %mem_conv1_load_1 = load i1* %mem_conv1_addr_1, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_load_1"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="17">
<![CDATA[
:8  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp1 = xor i1 %w_fc1_load, true

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_20_i = xor i1 %mem_conv1_load_1, %tmp1

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="1">
<![CDATA[
:11  %tmp_21_i = zext i1 %tmp_20_i to i32

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="97" st_id="19" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="98" st_id="20" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="99" st_id="21" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="100" st_id="22" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="101" st_id="23" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="102" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="103" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="104" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="105" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="106" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>

<operation id="107" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="108" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23_i = fmul float %one_out_i, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="109" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23_i = fmul float %one_out_i, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="110" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23_i = fmul float %one_out_i, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="111" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="112" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="113" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="114" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="115" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="116" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %one_out = fmul float %tmp_24_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="117" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %one_out = fmul float %tmp_24_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="118" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %one_out = fmul float %tmp_24_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>

<operation id="119" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_25_i = zext i9 %n_i to i64

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="120" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %b_fc1_addr = getelementptr [256 x float]* @b_fc1, i64 0, i64 %tmp_25_i

]]></node>
<StgValue><ssdm name="b_fc1_addr"/></StgValue>
</operation>

<operation id="121" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="8">
<![CDATA[
:5  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="122" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %one_out = fmul float %tmp_24_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>

<operation id="123" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="8">
<![CDATA[
:5  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="124" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="125" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="126" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="127" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="128" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="129" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
:7  %biased_to_int = bitcast float %biased to i32

]]></node>
<StgValue><ssdm name="biased_to_int"/></StgValue>
</operation>

<operation id="130" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="131" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="23" op_0_bw="32">
<![CDATA[
:9  %tmp_31 = trunc i32 %biased_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="132" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %notlhs = icmp ne i8 %tmp_12, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="133" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11  %notrhs = icmp eq i23 %tmp_31, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="134" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_14 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="135" st_id="46" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_15 = fcmp ogt float %biased, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="136" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_16 = and i1 %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="137" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %mem_conv2_addr = getelementptr [5184 x i1]* %mem_conv2, i64 0, i64 %tmp_25_i

]]></node>
<StgValue><ssdm name="mem_conv2_addr"/></StgValue>
</operation>

<operation id="138" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:16  store i1 %tmp_16, i1* %mem_conv2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="140" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
dense.1.exit:0  call fastcc void @dut_dense([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
dense.1.exit:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="142" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %agg_result_V = phi i32 [ 0, %dense.1.exit ], [ %val_assign_agg_result_V, %._crit_edge ]

]]></node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="143" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %max_id_V = phi i4 [ 1, %dense.1.exit ], [ %i, %._crit_edge ]

]]></node>
<StgValue><ssdm name="max_id_V"/></StgValue>
</operation>

<operation id="144" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="4">
<![CDATA[
:2  %max_id_V_cast2 = zext i4 %max_id_V to i32

]]></node>
<StgValue><ssdm name="max_id_V_cast2"/></StgValue>
</operation>

<operation id="145" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond = icmp eq i4 %max_id_V, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="146" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="147" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %5, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:0  %tmp = zext i4 %max_id_V to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="149" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1  %mem_conv1_addr = getelementptr inbounds [5184 x i1]* %mem_conv1, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="mem_conv1_addr"/></StgValue>
</operation>

<operation id="150" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="13">
<![CDATA[
._crit_edge:2  %mem_conv1_load = load i1* %mem_conv1_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_load"/></StgValue>
</operation>

<operation id="151" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:4  %i = add i4 %max_id_V, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="152" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %agg_result_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="153" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="13">
<![CDATA[
._crit_edge:2  %mem_conv1_load = load i1* %mem_conv1_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_load"/></StgValue>
</operation>

<operation id="154" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:3  %val_assign_agg_result_V = select i1 %mem_conv1_load, i32 %max_id_V_cast2, i32 %agg_result_V

]]></node>
<StgValue><ssdm name="val_assign_agg_result_V"/></StgValue>
</operation>

<operation id="155" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:5  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="212" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="w_conv1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="threshold1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="threshold2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="217" name="w_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="218" name="b_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="219" name="w_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="220" name="b_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="222" from="stg_221" to="mem_conv1" fromId="221" toId="51">
</dataflow>
<dataflow id="223" from="stg_221" to="mem_conv2" fromId="221" toId="52">
</dataflow>
<dataflow id="225" from="dut_pad" to="stg_53" fromId="224" toId="53">
</dataflow>
<dataflow id="226" from="input_r" to="stg_53" fromId="212" toId="53">
</dataflow>
<dataflow id="227" from="mem_conv1" to="stg_53" fromId="51" toId="53">
</dataflow>
<dataflow id="229" from="stg_228" to="stg_53" fromId="228" toId="53">
</dataflow>
<dataflow id="231" from="stg_230" to="stg_53" fromId="230" toId="53">
</dataflow>
<dataflow id="232" from="dut_pad" to="stg_54" fromId="224" toId="54">
</dataflow>
<dataflow id="233" from="input_r" to="stg_54" fromId="212" toId="54">
</dataflow>
<dataflow id="234" from="mem_conv1" to="stg_54" fromId="51" toId="54">
</dataflow>
<dataflow id="235" from="stg_228" to="stg_54" fromId="228" toId="54">
</dataflow>
<dataflow id="236" from="stg_230" to="stg_54" fromId="230" toId="54">
</dataflow>
<dataflow id="238" from="dut_conv" to="stg_55" fromId="237" toId="55">
</dataflow>
<dataflow id="239" from="mem_conv1" to="stg_55" fromId="51" toId="55">
</dataflow>
<dataflow id="240" from="mem_conv2" to="stg_55" fromId="52" toId="55">
</dataflow>
<dataflow id="241" from="threshold1_V" to="stg_55" fromId="215" toId="55">
</dataflow>
<dataflow id="242" from="stg_228" to="stg_55" fromId="228" toId="55">
</dataflow>
<dataflow id="244" from="stg_243" to="stg_55" fromId="243" toId="55">
</dataflow>
<dataflow id="246" from="stg_245" to="stg_55" fromId="245" toId="55">
</dataflow>
<dataflow id="248" from="stg_247" to="stg_55" fromId="247" toId="55">
</dataflow>
<dataflow id="249" from="w_conv1" to="stg_55" fromId="213" toId="55">
</dataflow>
<dataflow id="250" from="w_conv2" to="stg_55" fromId="214" toId="55">
</dataflow>
<dataflow id="251" from="dut_conv" to="stg_56" fromId="237" toId="56">
</dataflow>
<dataflow id="252" from="mem_conv1" to="stg_56" fromId="51" toId="56">
</dataflow>
<dataflow id="253" from="mem_conv2" to="stg_56" fromId="52" toId="56">
</dataflow>
<dataflow id="254" from="threshold1_V" to="stg_56" fromId="215" toId="56">
</dataflow>
<dataflow id="255" from="stg_228" to="stg_56" fromId="228" toId="56">
</dataflow>
<dataflow id="256" from="stg_243" to="stg_56" fromId="243" toId="56">
</dataflow>
<dataflow id="257" from="stg_245" to="stg_56" fromId="245" toId="56">
</dataflow>
<dataflow id="258" from="stg_247" to="stg_56" fromId="247" toId="56">
</dataflow>
<dataflow id="259" from="w_conv1" to="stg_56" fromId="213" toId="56">
</dataflow>
<dataflow id="260" from="w_conv2" to="stg_56" fromId="214" toId="56">
</dataflow>
<dataflow id="262" from="dut_max_pool" to="stg_57" fromId="261" toId="57">
</dataflow>
<dataflow id="263" from="mem_conv2" to="stg_57" fromId="52" toId="57">
</dataflow>
<dataflow id="264" from="mem_conv1" to="stg_57" fromId="51" toId="57">
</dataflow>
<dataflow id="265" from="stg_243" to="stg_57" fromId="243" toId="57">
</dataflow>
<dataflow id="266" from="stg_230" to="stg_57" fromId="230" toId="57">
</dataflow>
<dataflow id="267" from="dut_max_pool" to="stg_58" fromId="261" toId="58">
</dataflow>
<dataflow id="268" from="mem_conv2" to="stg_58" fromId="52" toId="58">
</dataflow>
<dataflow id="269" from="mem_conv1" to="stg_58" fromId="51" toId="58">
</dataflow>
<dataflow id="270" from="stg_243" to="stg_58" fromId="243" toId="58">
</dataflow>
<dataflow id="271" from="stg_230" to="stg_58" fromId="230" toId="58">
</dataflow>
<dataflow id="272" from="dut_pad" to="stg_59" fromId="224" toId="59">
</dataflow>
<dataflow id="273" from="mem_conv1" to="stg_59" fromId="51" toId="59">
</dataflow>
<dataflow id="274" from="mem_conv2" to="stg_59" fromId="52" toId="59">
</dataflow>
<dataflow id="275" from="stg_243" to="stg_59" fromId="243" toId="59">
</dataflow>
<dataflow id="277" from="stg_276" to="stg_59" fromId="276" toId="59">
</dataflow>
<dataflow id="278" from="dut_pad" to="stg_60" fromId="224" toId="60">
</dataflow>
<dataflow id="279" from="mem_conv1" to="stg_60" fromId="51" toId="60">
</dataflow>
<dataflow id="280" from="mem_conv2" to="stg_60" fromId="52" toId="60">
</dataflow>
<dataflow id="281" from="stg_243" to="stg_60" fromId="243" toId="60">
</dataflow>
<dataflow id="282" from="stg_276" to="stg_60" fromId="276" toId="60">
</dataflow>
<dataflow id="283" from="dut_conv" to="stg_61" fromId="237" toId="61">
</dataflow>
<dataflow id="284" from="mem_conv2" to="stg_61" fromId="52" toId="61">
</dataflow>
<dataflow id="285" from="mem_conv1" to="stg_61" fromId="51" toId="61">
</dataflow>
<dataflow id="286" from="threshold2_V" to="stg_61" fromId="216" toId="61">
</dataflow>
<dataflow id="287" from="stg_243" to="stg_61" fromId="243" toId="61">
</dataflow>
<dataflow id="289" from="stg_288" to="stg_61" fromId="288" toId="61">
</dataflow>
<dataflow id="291" from="stg_290" to="stg_61" fromId="290" toId="61">
</dataflow>
<dataflow id="293" from="stg_292" to="stg_61" fromId="292" toId="61">
</dataflow>
<dataflow id="294" from="w_conv1" to="stg_61" fromId="213" toId="61">
</dataflow>
<dataflow id="295" from="w_conv2" to="stg_61" fromId="214" toId="61">
</dataflow>
<dataflow id="296" from="dut_conv" to="stg_62" fromId="237" toId="62">
</dataflow>
<dataflow id="297" from="mem_conv2" to="stg_62" fromId="52" toId="62">
</dataflow>
<dataflow id="298" from="mem_conv1" to="stg_62" fromId="51" toId="62">
</dataflow>
<dataflow id="299" from="threshold2_V" to="stg_62" fromId="216" toId="62">
</dataflow>
<dataflow id="300" from="stg_243" to="stg_62" fromId="243" toId="62">
</dataflow>
<dataflow id="301" from="stg_288" to="stg_62" fromId="288" toId="62">
</dataflow>
<dataflow id="302" from="stg_290" to="stg_62" fromId="290" toId="62">
</dataflow>
<dataflow id="303" from="stg_292" to="stg_62" fromId="292" toId="62">
</dataflow>
<dataflow id="304" from="w_conv1" to="stg_62" fromId="213" toId="62">
</dataflow>
<dataflow id="305" from="w_conv2" to="stg_62" fromId="214" toId="62">
</dataflow>
<dataflow id="306" from="dut_max_pool" to="stg_63" fromId="261" toId="63">
</dataflow>
<dataflow id="307" from="mem_conv1" to="stg_63" fromId="51" toId="63">
</dataflow>
<dataflow id="308" from="mem_conv2" to="stg_63" fromId="52" toId="63">
</dataflow>
<dataflow id="309" from="stg_288" to="stg_63" fromId="288" toId="63">
</dataflow>
<dataflow id="310" from="stg_276" to="stg_63" fromId="276" toId="63">
</dataflow>
<dataflow id="311" from="dut_max_pool" to="stg_64" fromId="261" toId="64">
</dataflow>
<dataflow id="312" from="mem_conv1" to="stg_64" fromId="51" toId="64">
</dataflow>
<dataflow id="313" from="mem_conv2" to="stg_64" fromId="52" toId="64">
</dataflow>
<dataflow id="314" from="stg_288" to="stg_64" fromId="288" toId="64">
</dataflow>
<dataflow id="315" from="stg_276" to="stg_64" fromId="276" toId="64">
</dataflow>
<dataflow id="317" from="dut_reshape" to="stg_65" fromId="316" toId="65">
</dataflow>
<dataflow id="318" from="mem_conv2" to="stg_65" fromId="52" toId="65">
</dataflow>
<dataflow id="319" from="mem_conv1" to="stg_65" fromId="51" toId="65">
</dataflow>
<dataflow id="320" from="dut_reshape" to="stg_66" fromId="316" toId="66">
</dataflow>
<dataflow id="321" from="mem_conv2" to="stg_66" fromId="52" toId="66">
</dataflow>
<dataflow id="322" from="mem_conv1" to="stg_66" fromId="51" toId="66">
</dataflow>
<dataflow id="324" from="stg_323" to="n_i" fromId="323" toId="68">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="325" from="stg_67" to="n_i" fromId="67" toId="68">
</dataflow>
<dataflow id="326" from="n" to="n_i" fromId="72" toId="68">
<BackEdge/>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="327" from="stg_139" to="n_i" fromId="139" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="328" from="n_i" to="n_i_cast6" fromId="68" toId="69">
</dataflow>
<dataflow id="330" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="329" toId="70">
</dataflow>
<dataflow id="332" from="stg_331" to="empty" fromId="331" toId="70">
</dataflow>
<dataflow id="333" from="stg_331" to="empty" fromId="331" toId="70">
</dataflow>
<dataflow id="334" from="stg_331" to="empty" fromId="331" toId="70">
</dataflow>
<dataflow id="335" from="n_i" to="exitcond3" fromId="68" toId="71">
</dataflow>
<dataflow id="337" from="stg_336" to="exitcond3" fromId="336" toId="71">
</dataflow>
<dataflow id="338" from="n_i" to="n" fromId="68" toId="72">
</dataflow>
<dataflow id="340" from="stg_339" to="n" fromId="339" toId="72">
</dataflow>
<dataflow id="341" from="exitcond3" to="stg_73" fromId="71" toId="73">
</dataflow>
<dataflow id="343" from="dut_dense" to="stg_74" fromId="342" toId="74">
</dataflow>
<dataflow id="344" from="mem_conv2" to="stg_74" fromId="52" toId="74">
</dataflow>
<dataflow id="345" from="mem_conv1" to="stg_74" fromId="51" toId="74">
</dataflow>
<dataflow id="346" from="w_fc2" to="stg_74" fromId="219" toId="74">
</dataflow>
<dataflow id="347" from="b_fc2" to="stg_74" fromId="220" toId="74">
</dataflow>
<dataflow id="348" from="one_out_3" to="one_out_i" fromId="106" toId="75">
<BackEdge/>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="349" from="stg_107" to="one_out_i" fromId="107" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="351" from="stg_350" to="one_out_i" fromId="350" toId="75">
<condition id="175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="352" from="stg_73" to="one_out_i" fromId="73" toId="75">
</dataflow>
<dataflow id="353" from="m" to="m_i" fromId="79" toId="76">
<BackEdge/>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="354" from="stg_107" to="m_i" fromId="107" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="356" from="stg_355" to="m_i" fromId="355" toId="76">
<condition id="177">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="357" from="stg_73" to="m_i" fromId="73" toId="76">
</dataflow>
<dataflow id="358" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="329" toId="77">
</dataflow>
<dataflow id="360" from="stg_359" to="empty_33" fromId="359" toId="77">
</dataflow>
<dataflow id="361" from="stg_359" to="empty_33" fromId="359" toId="77">
</dataflow>
<dataflow id="362" from="stg_359" to="empty_33" fromId="359" toId="77">
</dataflow>
<dataflow id="363" from="m_i" to="exitcond2" fromId="76" toId="78">
</dataflow>
<dataflow id="365" from="stg_364" to="exitcond2" fromId="364" toId="78">
</dataflow>
<dataflow id="366" from="m_i" to="m" fromId="76" toId="79">
</dataflow>
<dataflow id="368" from="stg_367" to="m" fromId="367" toId="79">
</dataflow>
<dataflow id="369" from="exitcond2" to="stg_80" fromId="78" toId="80">
</dataflow>
<dataflow id="370" from="m_i" to="tmp_32" fromId="76" toId="81">
</dataflow>
<dataflow id="372" from="_ssdm_op_BitConcatenate.i17.i9.i8" to="tmp_17_i" fromId="371" toId="82">
</dataflow>
<dataflow id="373" from="tmp_32" to="tmp_17_i" fromId="81" toId="82">
</dataflow>
<dataflow id="375" from="stg_374" to="tmp_17_i" fromId="374" toId="82">
</dataflow>
<dataflow id="376" from="n_i_cast6" to="w_index" fromId="69" toId="83">
</dataflow>
<dataflow id="377" from="tmp_17_i" to="w_index" fromId="82" toId="83">
</dataflow>
<dataflow id="378" from="m_i" to="tmp_18_i" fromId="76" toId="84">
</dataflow>
<dataflow id="379" from="mem_conv1" to="mem_conv1_addr_1" fromId="51" toId="85">
</dataflow>
<dataflow id="381" from="stg_380" to="mem_conv1_addr_1" fromId="380" toId="85">
</dataflow>
<dataflow id="382" from="tmp_18_i" to="mem_conv1_addr_1" fromId="84" toId="85">
</dataflow>
<dataflow id="383" from="mem_conv1_addr_1" to="mem_conv1_load_1" fromId="85" toId="86">
</dataflow>
<dataflow id="384" from="w_index" to="tmp_19_i" fromId="83" toId="87">
</dataflow>
<dataflow id="385" from="w_fc1" to="w_fc1_addr" fromId="217" toId="88">
</dataflow>
<dataflow id="386" from="stg_380" to="w_fc1_addr" fromId="380" toId="88">
</dataflow>
<dataflow id="387" from="tmp_19_i" to="w_fc1_addr" fromId="87" toId="88">
</dataflow>
<dataflow id="388" from="w_fc1_addr" to="w_fc1_load" fromId="88" toId="89">
</dataflow>
<dataflow id="389" from="one_out_i" to="tmp_23_i" fromId="75" toId="90">
</dataflow>
<dataflow id="391" from="stg_390" to="tmp_23_i" fromId="390" toId="90">
</dataflow>
<dataflow id="392" from="mem_conv1_addr_1" to="mem_conv1_load_1" fromId="85" toId="91">
</dataflow>
<dataflow id="393" from="w_fc1_addr" to="w_fc1_load" fromId="88" toId="92">
</dataflow>
<dataflow id="394" from="w_fc1_load" to="tmp1" fromId="92" toId="93">
</dataflow>
<dataflow id="395" from="stg_292" to="tmp1" fromId="292" toId="93">
</dataflow>
<dataflow id="396" from="mem_conv1_load_1" to="tmp_20_i" fromId="91" toId="94">
</dataflow>
<dataflow id="397" from="tmp1" to="tmp_20_i" fromId="93" toId="94">
</dataflow>
<dataflow id="398" from="tmp_20_i" to="tmp_21_i" fromId="94" toId="95">
</dataflow>
<dataflow id="399" from="tmp_21_i" to="tmp_22_i" fromId="95" toId="96">
</dataflow>
<dataflow id="400" from="tmp_21_i" to="tmp_22_i" fromId="95" toId="97">
</dataflow>
<dataflow id="401" from="tmp_21_i" to="tmp_22_i" fromId="95" toId="98">
</dataflow>
<dataflow id="402" from="tmp_21_i" to="tmp_22_i" fromId="95" toId="99">
</dataflow>
<dataflow id="403" from="tmp_21_i" to="tmp_22_i" fromId="95" toId="100">
</dataflow>
<dataflow id="404" from="tmp_21_i" to="tmp_22_i" fromId="95" toId="101">
</dataflow>
<dataflow id="405" from="one_out_i" to="one_out_3" fromId="75" toId="102">
</dataflow>
<dataflow id="406" from="tmp_22_i" to="one_out_3" fromId="101" toId="102">
</dataflow>
<dataflow id="407" from="one_out_i" to="one_out_3" fromId="75" toId="103">
</dataflow>
<dataflow id="408" from="tmp_22_i" to="one_out_3" fromId="101" toId="103">
</dataflow>
<dataflow id="409" from="one_out_i" to="one_out_3" fromId="75" toId="104">
</dataflow>
<dataflow id="410" from="tmp_22_i" to="one_out_3" fromId="101" toId="104">
</dataflow>
<dataflow id="411" from="one_out_i" to="one_out_3" fromId="75" toId="105">
</dataflow>
<dataflow id="412" from="tmp_22_i" to="one_out_3" fromId="101" toId="105">
</dataflow>
<dataflow id="413" from="one_out_i" to="one_out_3" fromId="75" toId="106">
</dataflow>
<dataflow id="414" from="tmp_22_i" to="one_out_3" fromId="101" toId="106">
</dataflow>
<dataflow id="415" from="one_out_i" to="tmp_23_i" fromId="75" toId="108">
</dataflow>
<dataflow id="416" from="stg_390" to="tmp_23_i" fromId="390" toId="108">
</dataflow>
<dataflow id="417" from="one_out_i" to="tmp_23_i" fromId="75" toId="109">
</dataflow>
<dataflow id="418" from="stg_390" to="tmp_23_i" fromId="390" toId="109">
</dataflow>
<dataflow id="419" from="one_out_i" to="tmp_23_i" fromId="75" toId="110">
</dataflow>
<dataflow id="420" from="stg_390" to="tmp_23_i" fromId="390" toId="110">
</dataflow>
<dataflow id="421" from="tmp_23_i" to="tmp_24_i" fromId="110" toId="111">
</dataflow>
<dataflow id="423" from="stg_422" to="tmp_24_i" fromId="422" toId="111">
</dataflow>
<dataflow id="424" from="tmp_23_i" to="tmp_24_i" fromId="110" toId="112">
</dataflow>
<dataflow id="425" from="stg_422" to="tmp_24_i" fromId="422" toId="112">
</dataflow>
<dataflow id="426" from="tmp_23_i" to="tmp_24_i" fromId="110" toId="113">
</dataflow>
<dataflow id="427" from="stg_422" to="tmp_24_i" fromId="422" toId="113">
</dataflow>
<dataflow id="428" from="tmp_23_i" to="tmp_24_i" fromId="110" toId="114">
</dataflow>
<dataflow id="429" from="stg_422" to="tmp_24_i" fromId="422" toId="114">
</dataflow>
<dataflow id="430" from="tmp_23_i" to="tmp_24_i" fromId="110" toId="115">
</dataflow>
<dataflow id="431" from="stg_422" to="tmp_24_i" fromId="422" toId="115">
</dataflow>
<dataflow id="432" from="tmp_24_i" to="one_out" fromId="115" toId="116">
</dataflow>
<dataflow id="434" from="stg_433" to="one_out" fromId="433" toId="116">
</dataflow>
<dataflow id="435" from="tmp_24_i" to="one_out" fromId="115" toId="117">
</dataflow>
<dataflow id="436" from="stg_433" to="one_out" fromId="433" toId="117">
</dataflow>
<dataflow id="437" from="tmp_24_i" to="one_out" fromId="115" toId="118">
</dataflow>
<dataflow id="438" from="stg_433" to="one_out" fromId="433" toId="118">
</dataflow>
<dataflow id="439" from="n_i" to="tmp_25_i" fromId="68" toId="119">
</dataflow>
<dataflow id="440" from="b_fc1" to="b_fc1_addr" fromId="218" toId="120">
</dataflow>
<dataflow id="441" from="stg_380" to="b_fc1_addr" fromId="380" toId="120">
</dataflow>
<dataflow id="442" from="tmp_25_i" to="b_fc1_addr" fromId="119" toId="120">
</dataflow>
<dataflow id="443" from="b_fc1_addr" to="b_fc1_load" fromId="120" toId="121">
</dataflow>
<dataflow id="444" from="tmp_24_i" to="one_out" fromId="115" toId="122">
</dataflow>
<dataflow id="445" from="stg_433" to="one_out" fromId="433" toId="122">
</dataflow>
<dataflow id="446" from="b_fc1_addr" to="b_fc1_load" fromId="120" toId="123">
</dataflow>
<dataflow id="447" from="one_out" to="biased" fromId="122" toId="124">
</dataflow>
<dataflow id="448" from="b_fc1_load" to="biased" fromId="123" toId="124">
</dataflow>
<dataflow id="449" from="one_out" to="biased" fromId="122" toId="125">
</dataflow>
<dataflow id="450" from="b_fc1_load" to="biased" fromId="123" toId="125">
</dataflow>
<dataflow id="451" from="one_out" to="biased" fromId="122" toId="126">
</dataflow>
<dataflow id="452" from="b_fc1_load" to="biased" fromId="123" toId="126">
</dataflow>
<dataflow id="453" from="one_out" to="biased" fromId="122" toId="127">
</dataflow>
<dataflow id="454" from="b_fc1_load" to="biased" fromId="123" toId="127">
</dataflow>
<dataflow id="455" from="one_out" to="biased" fromId="122" toId="128">
</dataflow>
<dataflow id="456" from="b_fc1_load" to="biased" fromId="123" toId="128">
</dataflow>
<dataflow id="457" from="biased" to="biased_to_int" fromId="128" toId="129">
</dataflow>
<dataflow id="459" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_12" fromId="458" toId="130">
</dataflow>
<dataflow id="460" from="biased_to_int" to="tmp_12" fromId="129" toId="130">
</dataflow>
<dataflow id="462" from="stg_461" to="tmp_12" fromId="461" toId="130">
</dataflow>
<dataflow id="464" from="stg_463" to="tmp_12" fromId="463" toId="130">
</dataflow>
<dataflow id="465" from="biased_to_int" to="tmp_31" fromId="129" toId="131">
</dataflow>
<dataflow id="466" from="tmp_12" to="notlhs" fromId="130" toId="132">
</dataflow>
<dataflow id="468" from="stg_467" to="notlhs" fromId="467" toId="132">
</dataflow>
<dataflow id="469" from="tmp_31" to="notrhs" fromId="131" toId="133">
</dataflow>
<dataflow id="471" from="stg_470" to="notrhs" fromId="470" toId="133">
</dataflow>
<dataflow id="472" from="notrhs" to="tmp_14" fromId="133" toId="134">
</dataflow>
<dataflow id="473" from="notlhs" to="tmp_14" fromId="132" toId="134">
</dataflow>
<dataflow id="474" from="biased" to="tmp_15" fromId="128" toId="135">
</dataflow>
<dataflow id="475" from="stg_350" to="tmp_15" fromId="350" toId="135">
</dataflow>
<dataflow id="476" from="tmp_14" to="tmp_16" fromId="134" toId="136">
</dataflow>
<dataflow id="477" from="tmp_15" to="tmp_16" fromId="135" toId="136">
</dataflow>
<dataflow id="478" from="mem_conv2" to="mem_conv2_addr" fromId="52" toId="137">
</dataflow>
<dataflow id="479" from="stg_380" to="mem_conv2_addr" fromId="380" toId="137">
</dataflow>
<dataflow id="480" from="tmp_25_i" to="mem_conv2_addr" fromId="119" toId="137">
</dataflow>
<dataflow id="481" from="tmp_16" to="stg_138" fromId="136" toId="138">
</dataflow>
<dataflow id="482" from="mem_conv2_addr" to="stg_138" fromId="137" toId="138">
</dataflow>
<dataflow id="483" from="dut_dense" to="stg_140" fromId="342" toId="140">
</dataflow>
<dataflow id="484" from="mem_conv2" to="stg_140" fromId="52" toId="140">
</dataflow>
<dataflow id="485" from="mem_conv1" to="stg_140" fromId="51" toId="140">
</dataflow>
<dataflow id="486" from="w_fc2" to="stg_140" fromId="219" toId="140">
</dataflow>
<dataflow id="487" from="b_fc2" to="stg_140" fromId="220" toId="140">
</dataflow>
<dataflow id="489" from="stg_488" to="agg_result_V" fromId="488" toId="142">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="490" from="stg_141" to="agg_result_V" fromId="141" toId="142">
</dataflow>
<dataflow id="491" from="val_assign_agg_result_V" to="agg_result_V" fromId="154" toId="142">
<BackEdge/>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="492" from="stg_155" to="agg_result_V" fromId="155" toId="142">
<BackEdge/>
</dataflow>
<dataflow id="494" from="stg_493" to="max_id_V" fromId="493" toId="143">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="495" from="stg_141" to="max_id_V" fromId="141" toId="143">
</dataflow>
<dataflow id="496" from="i" to="max_id_V" fromId="151" toId="143">
<BackEdge/>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="497" from="stg_155" to="max_id_V" fromId="155" toId="143">
<BackEdge/>
</dataflow>
<dataflow id="498" from="max_id_V" to="max_id_V_cast2" fromId="143" toId="144">
</dataflow>
<dataflow id="499" from="max_id_V" to="exitcond" fromId="143" toId="145">
</dataflow>
<dataflow id="501" from="stg_500" to="exitcond" fromId="500" toId="145">
</dataflow>
<dataflow id="502" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="329" toId="146">
</dataflow>
<dataflow id="504" from="stg_503" to="empty_34" fromId="503" toId="146">
</dataflow>
<dataflow id="505" from="stg_503" to="empty_34" fromId="503" toId="146">
</dataflow>
<dataflow id="506" from="stg_503" to="empty_34" fromId="503" toId="146">
</dataflow>
<dataflow id="507" from="exitcond" to="stg_147" fromId="145" toId="147">
</dataflow>
<dataflow id="508" from="max_id_V" to="tmp" fromId="143" toId="148">
</dataflow>
<dataflow id="509" from="mem_conv1" to="mem_conv1_addr" fromId="51" toId="149">
</dataflow>
<dataflow id="510" from="stg_380" to="mem_conv1_addr" fromId="380" toId="149">
</dataflow>
<dataflow id="511" from="tmp" to="mem_conv1_addr" fromId="148" toId="149">
</dataflow>
<dataflow id="512" from="mem_conv1_addr" to="mem_conv1_load" fromId="149" toId="150">
</dataflow>
<dataflow id="513" from="max_id_V" to="i" fromId="143" toId="151">
</dataflow>
<dataflow id="514" from="stg_493" to="i" fromId="493" toId="151">
</dataflow>
<dataflow id="515" from="agg_result_V" to="stg_152" fromId="142" toId="152">
</dataflow>
<dataflow id="516" from="mem_conv1_addr" to="mem_conv1_load" fromId="149" toId="153">
</dataflow>
<dataflow id="517" from="mem_conv1_load" to="val_assign_agg_result_V" fromId="153" toId="154">
</dataflow>
<dataflow id="518" from="max_id_V_cast2" to="val_assign_agg_result_V" fromId="144" toId="154">
</dataflow>
<dataflow id="519" from="agg_result_V" to="val_assign_agg_result_V" fromId="142" toId="154">
</dataflow>
<dataflow id="520" from="exitcond3" to="stg_15" fromId="71" toId="15">
</dataflow>
<dataflow id="521" from="exitcond2" to="stg_16" fromId="78" toId="16">
</dataflow>
<dataflow id="522" from="exitcond" to="stg_49" fromId="145" toId="49">
</dataflow>
</dataflows>


</stg>
