Reading /opt/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 

# 10.1b

# source model/rom.do 
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MicroROM
# -- Compiling architecture SYN of microrom
# vsim -quiet work.MicroROM 
0
