module add(rs,rt,rd);
input [31:0] rs,rt;
output [31:0] rd;
initial begin
rd = rs+rt;
end
endmodule