timestamp 1587630068
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use asc_hysteresis_buffer$9 asc_hysteresis_buffer$9_2 -1 0 962213 0 -1 511997
use asc_hysteresis_buffer$9 asc_hysteresis_buffer$9_1 -1 0 962213 0 1 503397
use SRegister_10$2 SRegister_10$2_4 -1 0 946673 0 -1 522723
use SCHMITT$4 SCHMITT$4_0 -1 0 956535 0 1 513072
use qw_NOLclk$2 qw_NOLclk$2_0 -1 0 964644 0 1 513249
use asc_hysteresis_buffer$9 asc_hysteresis_buffer$9_0 -1 0 962213 0 1 513151
use SRegister_10$2 SRegister_10$2_1 1 0 882681 0 -1 535619
use SRegister_10$2 SRegister_10$2_3 -1 0 946673 0 -1 548547
use SRegister_10$2 SRegister_10$2_0 1 0 882681 0 -1 561443
use SRegister_10$2 SRegister_10$2_2 -1 0 946673 0 -1 574356
port "CLKd" 5 962015 514176 962015 514176 m1
port "DATAd" 4 962015 510956 962015 510956 m1
port "ENd" 3 962016 504398 962016 504398 m1
port "out[1]" 6 945001 517980 945001 517980 m4
port "out[2]" 7 945001 518769 945001 518769 m4
port "out[3]" 8 945001 519600 945001 519600 m4
port "out[4]" 9 945001 520348 945001 520348 m4
port "out[5]" 10 945001 521151 945001 521151 m4
port "out[6]" 11 945001 522010 945001 522010 m4
port "out[7]" 12 945001 522813 945001 522813 m4
port "out[8]" 13 945001 523644 945001 523644 m4
port "out[9]" 14 945001 524405 945001 524405 m4
port "out[10]" 15 945001 525194 945001 525194 m4
port "out[20]" 16 945080 538090 945080 538090 m4
port "out[19]" 17 945080 537301 945080 537301 m4
port "out[18]" 18 945080 536540 945080 536540 m4
port "out[17]" 19 945080 535709 945080 535709 m4
port "out[16]" 20 945080 534906 945080 534906 m4
port "out[15]" 21 945080 534047 945080 534047 m4
port "out[14]" 22 945080 533244 945080 533244 m4
port "out[13]" 23 945080 532496 945080 532496 m4
port "out[12]" 24 945080 531665 945080 531665 m4
port "out[11]" 25 945080 530876 945080 530876 m4
port "out[21]" 26 945001 543804 945001 543804 m4
port "out[22]" 27 945001 544593 945001 544593 m4
port "out[23]" 28 945001 545424 945001 545424 m4
port "out[24]" 29 945001 546172 945001 546172 m4
port "out[25]" 30 945001 546975 945001 546975 m4
port "out[26]" 31 945001 547834 945001 547834 m4
port "out[27]" 32 945001 548637 945001 548637 m4
port "out[28]" 33 945001 549468 945001 549468 m4
port "out[29]" 34 945001 550229 945001 550229 m4
port "out[30]" 35 945001 551018 945001 551018 m4
port "out[40]" 36 945080 563914 945080 563914 m4
port "out[39]" 37 945080 563125 945080 563125 m4
port "out[38]" 38 945080 562364 945080 562364 m4
port "out[37]" 39 945080 561533 945080 561533 m4
port "out[36]" 40 945080 560730 945080 560730 m4
port "out[35]" 41 945080 559871 945080 559871 m4
port "out[34]" 42 945080 559068 945080 559068 m4
port "out[33]" 43 945080 558320 945080 558320 m4
port "out[32]" 44 945080 557489 945080 557489 m4
port "out[31]" 45 945080 556700 945080 556700 m4
port "VSSd" 2 953481 502790 953481 502790 m1
port "out[41]" 46 945001 569613 945001 569613 m4
port "out[42]" 47 945001 570402 945001 570402 m4
port "out[43]" 48 945001 571233 945001 571233 m4
port "out[44]" 49 945001 571981 945001 571981 m4
port "out[45]" 50 945001 572784 945001 572784 m4
port "out[46]" 51 945001 573643 945001 573643 m4
port "out[47]" 52 945001 574446 945001 574446 m4
port "out[48]" 53 945001 575277 945001 575277 m4
port "out[49]" 54 945001 576038 945001 576038 m4
port "out[50]" 55 945001 576827 945001 576827 m4
port "VDDd" 1 953481 507571 953481 507571 m1
node "CLKd" 0 0 962015 514176 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DATAd" 0 0 962015 510956 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ENd" 0 0 962016 504398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m5_923782_514271#" 1 965.062 923782 514271 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_913926_514271#" 1 965.062 913926 514271 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_904070_514271#" 1 965.062 904070 514271 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_923782_514831#" 1 580.253 923782 514831 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_913926_514831#" 1 580.253 913926 514831 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_904070_514831#" 1 580.253 904070 514831 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_929752_527167#" 1 978.964 929752 527167 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_919896_527167#" 1 965.062 919896 527167 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_910040_527167#" 1 965.062 910040 527167 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_900184_527167#" 1 965.062 900184 527167 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_929752_527727#" 1 635.858 929752 527727 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_919896_527727#" 1 580.253 919896 527727 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_910040_527727#" 1 580.253 910040 527727 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_900184_527727#" 1 580.253 900184 527727 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_933638_540095#" 1 993.128 933638 540095 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2193600 11768
node "m5_923782_540095#" 1 965.062 923782 540095 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_913926_540095#" 1 965.062 913926 540095 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_904070_540095#" 1 965.062 904070 540095 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_933638_540655#" 1 651.411 933638 540655 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2193600 11768
node "m5_923782_540655#" 1 580.253 923782 540655 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_913926_540655#" 1 580.253 913926 540655 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_904070_540655#" 1 580.253 904070 540655 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_929752_552991#" 1 979.238 929752 552991 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_919896_552991#" 1 965.062 919896 552991 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_910040_552991#" 1 965.062 910040 552991 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_900184_552991#" 1 965.062 900184 552991 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_929752_553552#" 1 635.186 929752 553552 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2149812 11574
node "m5_919896_553551#" 1 580.253 919896 553551 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_910040_553551#" 1 583.329 910040 553551 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_900184_553551#" 1 580.253 900184 553551 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_933638_565904#" 1 993.128 933638 565904 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2193600 11768
node "m5_923782_565904#" 1 965.062 923782 565904 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_913926_565904#" 1 965.062 913926 565904 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_904070_565904#" 1 965.062 904070 565904 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_933638_566464#" 1 653.748 933638 566464 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2193600 11768
node "m5_923782_566464#" 1 583.329 923782 566464 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_913926_566464#" 1 580.253 913926 566464 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m5_904070_566464#" 1 580.253 904070 566464 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576
node "m4_928710_514271#" 1 947.799 928710 514271 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_918854_514271#" 1 947.799 918854 514271 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_908998_514271#" 1 947.799 908998 514271 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_899142_514271#" 1 947.799 899142 514271 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_928710_514831#" 1 1200.74 928710 514831 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_918854_514831#" 1 1200.74 918854 514831 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_908998_514831#" 1 1203.47 908998 514831 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_899142_514831#" 1 1200.74 899142 514831 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_924824_527167#" 1 947.799 924824 527167 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_914968_527167#" 1 947.799 914968 527167 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_905112_527167#" 1 947.799 905112 527167 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_895256_527167#" 1 947.799 895256 527167 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_924824_527727#" 1 1200.74 924824 527727 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_914968_527727#" 1 1200.74 914968 527727 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_905112_527727#" 1 1200.74 905112 527727 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_895256_527727#" 1 1200.74 895256 527727 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_928710_540095#" 1 947.799 928710 540095 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_918854_540095#" 1 947.799 918854 540095 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_908998_540095#" 1 947.799 908998 540095 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_899142_540095#" 1 947.799 899142 540095 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_928710_540655#" 1 1200.74 928710 540655 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_918854_540655#" 1 1200.74 918854 540655 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_908998_540655#" 1 1200.74 908998 540655 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_899142_540655#" 1 1200.74 899142 540655 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_924824_552991#" 1 947.799 924824 552991 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_914968_552991#" 1 947.799 914968 552991 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_905112_552991#" 1 947.799 905112 552991 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_895256_552991#" 1 947.799 895256 552991 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_924824_553551#" 1 1203.47 924824 553551 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_914968_553551#" 1 1200.74 914968 553551 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_905112_553551#" 1 1203.47 905112 553551 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_895256_553551#" 1 1200.74 895256 553551 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_928710_565904#" 1 947.799 928710 565904 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_918854_565904#" 1 947.799 918854 565904 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_908998_565904#" 1 947.799 908998 565904 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_899142_565904#" 1 947.799 899142 565904 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_928710_566464#" 1 1203.47 928710 566464 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_918854_566464#" 1 1200.74 918854 566464 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_908998_566464#" 1 1203.47 908998 566464 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m4_899142_566464#" 1 1200.74 899142 566464 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2155200 11576 0 0
node "m3_889447_515399#" 3 4340.37 889447 515399 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6296693 28106 0 0 0 0
node "m3_938858_540997#" 3 4173.1 938858 540997 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5405298 27716 0 0 0 0
node "m3_889447_541223#" 3 4340.37 889447 541223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6296693 28106 0 0 0 0
node "m3_938869_566848#" 3 4158.96 938869 566848 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5375257 27664 0 0 0 0
node "m3_883604_514271#" 26 30637.9 883604 514271 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21632400 108962 800000 8000 32097200 164486
node "m3_882794_514271#" 26 18146.6 882794 514271 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21632400 108962 800000 8000 32097200 164486
node "m1_957072_503439#" 65 92885.8 957072 503439 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1750765 8164 160000 1600 26808400 136442 7733200 44266 114245200 575226
node "m1_957072_508360#" 8 12613.1 957072 508360 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1313395 7990 160000 1600 5641319 25962 7262000 37110 0 0
node "m1_950816_513481#" 5 4557.69 950816 513481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88000 1240 88000 1240 788000 5540 3605200 19626 3674000 19170
node "m1_957123_513983#" 4 2761.14 957123 513983 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 409210 7990 985172 4326 0 0 0 0 0 0
node "m1_953587_514296#" 1 1472.69 953587 514296 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 729539 4760 0 0 0 0 0 0 0 0
node "m1_950816_515042#" 4 4764.18 950816 515042 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88000 1240 88000 1240 248000 2840 3083600 16218 4344000 22520
node "m1_953319_515303#" 1 994.679 953319 515303 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48400 880 436262 4288 0 0 0 0 0 0
node "out[1]" 15 14607.8 945001 517980 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "out[2]" 15 9279.86 945001 518769 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[3]" 15 9627.84 945001 519600 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[4]" 15 10017.4 945001 520348 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[5]" 15 10451.5 945001 521151 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[6]" 15 10869.7 945001 522010 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[7]" 16 11203.2 945001 522813 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[8]" 16 11536.6 945001 523644 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[9]" 16 11955.4 945001 524405 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[10]" 16 17941.4 945001 525194 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "out[20]" 16 18041.1 945080 538090 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "out[19]" 16 11964.4 945080 537301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[18]" 16 11545.5 945080 536540 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[17]" 16 11212.2 945080 535709 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[16]" 15 10878.7 945080 534906 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[15]" 15 10460.5 945080 534047 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[14]" 15 10026.4 945080 533244 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[13]" 15 9636.73 945080 532496 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[12]" 15 9288.78 945080 531665 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[11]" 15 14697.7 945080 530876 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "out[21]" 15 14686.5 945001 543804 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "out[22]" 15 9279.86 945001 544593 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[23]" 15 9627.84 945001 545424 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[24]" 15 10017.4 945001 546172 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[25]" 15 10451.5 945001 546975 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[26]" 15 10869.7 945001 547834 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[27]" 16 11203.2 945001 548637 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[28]" 16 11536.6 945001 549468 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[29]" 16 11955.4 945001 550229 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[30]" 16 17941.4 945001 551018 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "out[40]" 16 18041.1 945080 563914 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "out[39]" 16 11964.4 945080 563125 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[38]" 16 11545.5 945080 562364 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[37]" 16 11212.2 945080 561533 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[36]" 15 10878.7 945080 560730 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[35]" 15 10460.5 945080 559871 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[34]" 15 10026.4 945080 559068 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[33]" 15 9636.73 945080 558320 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[32]" 15 9288.78 945080 557489 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[31]" 15 14696.7 945080 556700 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "VSSd" 175 217629 953481 502790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73935677 643846 56505300 350764 0 0 0 0 0 0
node "out[41]" 15 15044.4 945001 569613 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "out[42]" 15 9560.85 945001 570402 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[43]" 15 9907.92 945001 571233 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[44]" 15 10298.2 945001 571981 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[45]" 15 10734.4 945001 572784 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[46]" 15 11154 945001 573643 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[47]" 16 11485.9 945001 574446 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[48]" 16 11817.8 945001 575277 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[49]" 16 12238.2 945001 576038 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[50]" 16 19494.8 945001 576827 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "VDDd" 158 427918 953481 507571 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 240365329 1171318 49047200 256420 0 0 0 0 0 0
node "w_957308_507562#" 18222 3985.2 957308 507562 nw 1328400 10380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m4_908998_514271#" "VDDd" 655.123
cap "out[3]" "m3_882794_514271#" 1.52926
cap "m4_905112_527727#" "m4_905112_527167#" 1489.17
cap "out[43]" "out[41]" 549.186
cap "out[5]" "out[10]" 516.831
cap "m5_904070_540095#" "VDDd" 330.609
cap "out[14]" "out[15]" 9524.86
cap "VDDd" "m3_889447_541223#" 574.357
cap "m4_918854_565904#" "m5_913926_565904#" 338.724
cap "out[45]" "out[46]" 9324.18
cap "out[23]" "out[22]" 9611.71
cap "m5_910040_527727#" "m1_957072_503439#" 568.81
cap "out[1]" "out[3]" 549.186
cap "out[13]" "out[14]" 9611.34
cap "VDDd" "out[31]" 2269.08
cap "out[4]" "out[10]" 515.93
cap "out[8]" "m3_883604_514271#" 26.5098
cap "m3_938858_540997#" "out[16]" 529.275
cap "out[7]" "out[6]" 9341.23
cap "m5_900184_552991#" "VSSd" 8.07709
cap "m5_913926_540655#" "m1_957072_503439#" 568.81
cap "VSSd" "out[47]" 475.002
cap "m5_913926_514831#" "m4_908998_514831#" 338.724
cap "VDDd" "m5_923782_565904#" 330.609
cap "out[34]" "m5_910040_552991#" 5.52519
cap "out[8]" "VSSd" 900.802
cap "m5_923782_514271#" "VSSd" 8.07709
cap "m4_924824_553551#" "VSSd" 170.427
cap "m1_957072_503439#" "out[44]" 263.468
cap "VDDd" "m5_929752_552991#" 389.012
cap "m4_918854_514831#" "VSSd" 179.96
cap "m5_913926_540655#" "m4_918854_540655#" 338.724
cap "m4_928710_514831#" "out[1]" 37.3624
cap "m5_933638_540095#" "m3_938858_540997#" 52.2018
cap "m5_933638_540655#" "m5_933638_540095#" 3936.83
cap "VDDd" "m5_910040_527727#" 39.7503
cap "m5_913926_566464#" "m5_913926_565904#" 3867.91
cap "out[28]" "m3_882794_514271#" 42.2367
cap "out[4]" "out[5]" 9524.86
cap "out[4]" "m5_913926_514271#" 5.52519
cap "out[9]" "m3_882794_514271#" 43.316
cap "out[40]" "out[35]" 520.138
cap "out[22]" "out[30]" 516.037
cap "m5_913926_540655#" "VDDd" 39.7503
cap "m4_905112_552991#" "VSSd" 11.643
cap "out[28]" "out[25]" 528.93
cap "m4_895256_527167#" "VDDd" 655.123
cap "out[48]" "m3_883604_514271#" 5.52519
cap "m4_899142_540095#" "out[27]" 4.28168
cap "m5_919896_553551#" "out[36]" 40.7075
cap "out[9]" "out[1]" 547.447
cap "out[20]" "m3_882794_514271#" 1.52926
cap "out[43]" "m5_923782_566464#" 11.8716
cap "VDDd" "out[44]" 417.877
cap "out[33]" "m5_900184_553551#" 11.8716
cap "out[32]" "m3_883604_514271#" 20.9846
cap "out[48]" "VSSd" 475.002
cap "VDDd" "m4_928710_540095#" 655.123
cap "out[21]" "out[28]" 547.447
cap "out[7]" "m3_889447_515399#" 591.622
cap "VSSd" "out[32]" 900.575
cap "m5_910040_527167#" "VDDd" 330.609
cap "m3_938858_540997#" "out[11]" 546.321
cap "m5_923782_566464#" "m4_918854_566464#" 338.724
cap "out[40]" "m3_938869_566848#" 1621.78
cap "out[24]" "out[27]" 528.028
cap "m5_919896_552991#" "m5_919896_553551#" 3867.91
cap "out[37]" "m5_919896_553551#" 11.8716
cap "out[40]" "out[36]" 520.716
cap "VSSd" "out[41]" 478.716
cap "m5_900184_553551#" "m4_895256_553551#" 338.724
cap "out[22]" "m3_889447_541223#" 589.945
cap "m4_908998_565904#" "VSSd" 11.643
cap "out[38]" "out[35]" 528.93
cap "out[7]" "out[2]" 528.135
cap "out[39]" "m3_883604_514271#" 20.9846
cap "out[50]" "out[45]" 528.93
cap "m1_957072_503439#" "out[47]" 263.468
cap "m3_882794_514271#" "m3_883604_514271#" 67296
cap "out[17]" "out[19]" 531.352
cap "out[39]" "VSSd" 902.146
cap "out[8]" "m1_957072_503439#" 263.468
cap "out[15]" "out[16]" 9324.18
cap "VSSd" "m3_882794_514271#" 2107.19
cap "out[25]" "m3_883604_514271#" 20.9846
cap "out[1]" "m3_883604_514271#" 20.9846
cap "m4_924824_553551#" "m1_957072_503439#" 81.342
cap "m4_918854_514831#" "m1_957072_503439#" 81.342
cap "out[40]" "out[37]" 520.811
cap "out[34]" "m3_883604_514271#" 20.9846
cap "out[13]" "out[16]" 527.756
cap "out[1]" "VSSd" 960.465
cap "m4_928710_565904#" "VSSd" 11.643
cap "VSSd" "out[25]" 902.256
cap "out[21]" "m3_883604_514271#" 20.9846
cap "out[12]" "m3_882794_514271#" 1.52926
cap "m5_933638_566464#" "out[41]" 11.8716
cap "out[34]" "VSSd" 899.198
cap "VDDd" "m5_900184_552991#" 330.609
cap "out[38]" "m3_938869_566848#" 527.982
cap "VDDd" "out[47]" 417.877
cap "out[38]" "out[36]" 531.184
cap "out[21]" "VSSd" 960.995
cap "m4_908998_540095#" "VSSd" 12.8011
cap "out[8]" "VDDd" 841.284
cap "m4_908998_566464#" "out[46]" 12.3405
cap "VDDd" "m5_923782_514271#" 330.609
cap "out[43]" "out[42]" 9611.71
cap "m4_924824_553551#" "VDDd" 120.817
cap "m4_918854_514831#" "VDDd" 119.511
cap "out[48]" "m1_957072_503439#" 263.468
cap "m5_904070_566464#" "out[47]" 11.8716
cap "m5_923782_540095#" "m4_928710_540095#" 338.724
cap "out[23]" "out[27]" 527.756
cap "m5_923782_566464#" "VSSd" 112.08
cap "m5_904070_540655#" "m4_908998_540655#" 338.724
cap "out[32]" "m1_957072_503439#" 263.468
cap "out[35]" "out[31]" 547.447
cap "out[38]" "out[37]" 9595.72
cap "out[23]" "m4_918854_540095#" 4.28168
cap "VDDd" "m4_905112_552991#" 655.123
cap "m5_904070_514271#" "VSSd" 8.07709
cap "m1_957072_503439#" "out[41]" 1170.97
cap "m4_905112_527727#" "VSSd" 179.96
cap "out[10]" "out[6]" 517.41
cap "out[11]" "out[15]" 547.447
cap "out[49]" "out[44]" 528.028
cap "m5_913926_514831#" "m4_918854_514831#" 338.724
cap "out[48]" "VDDd" 417.877
cap "out[20]" "out[19]" 9381.53
cap "out[39]" "m1_957072_503439#" 253.282
cap "out[13]" "out[11]" 549.186
cap "m4_918854_514271#" "out[3]" 4.28168
cap "VSSd" "m5_929752_553552#" 123.336
cap "m1_957072_503439#" "m3_882794_514271#" 18195.9
cap "m4_924824_552991#" "m5_929752_552991#" 338.724
cap "VDDd" "out[32]" 841.057
cap "out[31]" "m3_938869_566848#" 546.321
cap "out[27]" "out[30]" 517.496
cap "out[31]" "out[36]" 547.447
cap "m4_914968_553551#" "m5_919896_553551#" 338.724
cap "VSSd" "m1_957072_508360#" 719.714
cap "m1_957072_503439#" "out[25]" 263.468
cap "out[1]" "m1_957072_503439#" 1286.15
cap "m5_919896_527167#" "m5_919896_527727#" 3867.91
cap "VDDd" "out[41]" 1839.6
cap "m4_908998_565904#" "VDDd" 655.123
cap "out[5]" "out[6]" 9324.18
cap "out[34]" "m1_957072_503439#" 263.468
cap "m4_928710_514271#" "m5_923782_514271#" 338.724
cap "out[21]" "m1_957072_503439#" 1170.97
cap "out[29]" "out[26]" 529.508
cap "out[39]" "VDDd" 842.633
cap "out[19]" "m3_883604_514271#" 20.9846
cap "m5_910040_527167#" "m4_914968_527167#" 338.724
cap "out[18]" "m3_882794_514271#" 1.52926
cap "VDDd" "m3_882794_514271#" 1109.6
cap "m4_899142_566464#" "out[47]" 37.3624
cap "out[4]" "out[6]" 529.681
cap "out[17]" "m5_919896_527727#" 11.8716
cap "m5_913926_566464#" "out[45]" 11.8716
cap "out[37]" "out[31]" 547.447
cap "m5_904070_540655#" "m5_904070_540095#" 3867.91
cap "VSSd" "out[19]" 902.146
cap "out[42]" "VSSd" 473.85
cap "m4_928710_565904#" "VDDd" 655.123
cap "VDDd" "out[25]" 842.738
cap "VDDd" "out[1]" 2341.61
cap "m5_923782_566464#" "m1_957072_503439#" 568.81
cap "m3_889447_515399#" "out[10]" 1914.95
cap "out[27]" "m3_889447_541223#" 591.622
cap "out[34]" "VDDd" 840.832
cap "out[49]" "out[47]" 531.352
cap "out[21]" "VDDd" 2262.65
cap "m5_919896_527167#" "m4_924824_527167#" 338.724
cap "out[12]" "out[19]" 528.135
cap "VDDd" "m4_908998_540095#" 655.123
cap "m4_905112_527727#" "m1_957072_503439#" 81.342
cap "out[10]" "out[2]" 516.037
cap "m1_950816_515042#" "VSSd" 941.618
cap "m5_910040_527727#" "out[15]" 11.8716
cap "m5_913926_565904#" "out[44]" 5.52519
cap "out[8]" "out[7]" 9595.72
cap "m5_904070_514831#" "VSSd" 119.534
cap "out[17]" "m4_924824_527167#" 4.28168
cap "out[14]" "out[16]" 529.681
cap "m3_889447_515399#" "out[5]" 590.895
cap "m5_929752_553552#" "m1_957072_503439#" 568.81
cap "m5_923782_566464#" "VDDd" 40.4581
cap "out[48]" "m4_899142_566464#" 12.3405
cap "w_957308_507562#" "VDDd" 96.9445
cap "m1_957072_508360#" "m1_957072_503439#" 1524.49
cap "m5_904070_514271#" "VDDd" 330.609
cap "m3_889447_515399#" "out[4]" 589.817
cap "m4_905112_552991#" "m4_905112_553551#" 1489.17
cap "m4_905112_527727#" "VDDd" 119.511
cap "m4_914968_552991#" "m5_910040_552991#" 338.724
cap "VSSd" "m5_900184_553551#" 119.534
cap "out[5]" "out[2]" 528.135
cap "out[46]" "out[44]" 529.681
cap "m4_908998_566464#" "out[45]" 37.3624
cap "out[34]" "m5_910040_553551#" 40.7075
cap "out[48]" "out[49]" 9473.82
cap "out[28]" "out[26]" 531.184
cap "m4_918854_514271#" "VSSd" 12.8011
cap "out[4]" "out[2]" 529.909
cap "out[8]" "m4_899142_514831#" 12.3405
cap "m4_924824_552991#" "m4_924824_553551#" 1489.17
cap "VDDd" "m5_929752_553552#" 43.7227
cap "m4_928710_514271#" "out[1]" 4.28168
cap "out[5]" "m4_908998_514831#" 37.3624
cap "out[5]" "m4_908998_514271#" 4.28168
cap "m4_908998_514271#" "m5_913926_514271#" 338.724
cap "m1_957072_503439#" "out[19]" 253.282
cap "out[22]" "m3_882794_514271#" 1.52926
cap "m4_899142_566464#" "m3_882794_514271#" 338.724
cap "VDDd" "m1_957072_508360#" 868.504
cap "out[42]" "m1_957072_503439#" 263.468
cap "m5_913926_540095#" "VSSd" 8.07709
cap "out[33]" "m3_883604_514271#" 20.9846
cap "out[49]" "out[41]" 547.447
cap "m5_900184_527167#" "m4_895256_527167#" 338.724
cap "out[22]" "out[25]" 528.135
cap "out[33]" "VSSd" 899.782
cap "m4_899142_540655#" "m3_882794_514271#" 338.724
cap "VSSd" "m5_933638_565904#" 9.10219
cap "out[49]" "m3_882794_514271#" 41.7867
cap "out[21]" "out[22]" 9510.05
cap "out[35]" "out[32]" 528.135
cap "out[29]" "out[28]" 9473.82
cap "out[14]" "out[11]" 547.447
cap "m1_950816_515042#" "m1_957072_503439#" 221.783
cap "VDDd" "out[19]" 842.633
cap "out[18]" "out[19]" 9473.82
cap "m5_904070_514831#" "m1_957072_503439#" 568.81
cap "out[7]" "m3_882794_514271#" 1.53308
cap "out[42]" "VDDd" 417.877
cap "VSSd" "m4_895256_553551#" 179.96
cap "out[26]" "m3_883604_514271#" 20.9846
cap "m5_919896_527727#" "VSSd" 119.534
cap "m4_924824_553551#" "out[37]" 37.3624
cap "out[34]" "m4_905112_553551#" 12.3405
cap "m4_895256_552991#" "out[31]" 4.28168
cap "out[7]" "out[1]" 547.447
cap "out[46]" "out[47]" 9341.23
cap "m4_908998_566464#" "m5_913926_566464#" 338.724
cap "VSSd" "out[26]" 903.485
cap "m5_923782_540655#" "VSSd" 119.534
cap "out[39]" "out[35]" 528.93
cap "out[35]" "m3_882794_514271#" 1.52926
cap "m5_900184_553551#" "m1_957072_503439#" 568.81
cap "out[23]" "out[24]" 9611.34
cap "m5_933638_566464#" "m5_933638_565904#" 3936.83
cap "m4_905112_527167#" "VSSd" 12.8011
cap "m3_938869_566848#" "out[32]" 527.871
cap "out[17]" "out[20]" 520.811
cap "out[9]" "out[3]" 527.756
cap "m1_950816_515042#" "VDDd" 754.774
cap "out[32]" "out[36]" 528.135
cap "m5_933638_540655#" "out[21]" 11.8716
cap "m5_904070_514831#" "VDDd" 39.7503
cap "VSSd" "m4_895256_527727#" 179.96
cap "out[43]" "m4_918854_566464#" 37.3624
cap "out[50]" "out[44]" 528.028
cap "m4_899142_514831#" "m3_882794_514271#" 338.724
cap "out[34]" "out[35]" 9524.86
cap "out[29]" "m3_883604_514271#" 26.5098
cap "m4_914968_552991#" "VSSd" 12.8011
cap "m5_919896_527167#" "VSSd" 8.07709
cap "VSSd" "m4_924824_527167#" 12.8011
cap "out[39]" "m3_938869_566848#" 528.637
cap "out[12]" "m4_895256_527727#" 12.3405
cap "VDDd" "m5_900184_553551#" 39.7503
cap "out[29]" "VSSd" 902.146
cap "out[37]" "out[32]" 528.135
cap "out[39]" "out[36]" 529.508
cap "m4_914968_527727#" "m5_919896_527727#" 338.724
cap "m4_908998_565904#" "m5_913926_565904#" 338.724
cap "out[36]" "m3_882794_514271#" 1.52926
cap "out[33]" "m1_957072_503439#" 263.468
cap "out[17]" "m3_883604_514271#" 21.037
cap "out[48]" "out[46]" 531.184
cap "out[24]" "out[30]" 515.93
cap "m4_918854_514271#" "VDDd" 655.123
cap "out[17]" "VSSd" 902.438
cap "out[34]" "m3_938869_566848#" 527.762
cap "out[3]" "m3_883604_514271#" 20.9846
cap "out[14]" "m5_910040_527727#" 40.7075
cap "out[34]" "out[36]" 529.681
cap "out[8]" "out[10]" 517.804
cap "VDDd" "m1_953587_514296#" 0.22168
cap "m5_904070_540095#" "m4_899142_540095#" 338.724
cap "m5_913926_540095#" "VDDd" 330.609
cap "m5_923782_514831#" "out[2]" 40.7075
cap "m4_895256_553551#" "m1_957072_503439#" 81.342
cap "VSSd" "m5_904070_565904#" 8.07709
cap "out[39]" "out[37]" 531.352
cap "VSSd" "out[3]" 899.782
cap "out[46]" "out[41]" 547.447
cap "m5_919896_527727#" "m1_957072_503439#" 568.81
cap "out[37]" "m3_882794_514271#" 1.53308
cap "m4_918854_565904#" "m5_923782_565904#" 338.724
cap "out[17]" "out[12]" 528.135
cap "out[33]" "VDDd" 840.264
cap "m1_950816_515042#" "m4_928710_514271#" 338.724
cap "m5_910040_552991#" "VSSd" 7.07448
cap "m1_957072_503439#" "out[26]" 263.468
cap "out[15]" "m3_882794_514271#" 1.52926
cap "m4_928710_566464#" "out[41]" 37.3624
cap "out[11]" "out[16]" 547.447
cap "m5_923782_540655#" "m1_957072_503439#" 568.81
cap "m3_889447_515399#" "out[6]" 591.586
cap "VDDd" "m5_933638_565904#" 386.7
cap "out[45]" "out[44]" 9524.86
cap "out[50]" "out[47]" 529.624
cap "out[34]" "out[37]" 528.028
cap "out[43]" "VSSd" 473.85
cap "out[13]" "m3_882794_514271#" 1.52926
cap "out[24]" "m3_889447_541223#" 589.817
cap "out[40]" "out[38]" 521.11
cap "out[8]" "out[5]" 528.93
cap "out[27]" "m3_882794_514271#" 1.53308
cap "m4_928710_514831#" "VSSd" 179.96
cap "m5_923782_540655#" "m4_918854_540655#" 338.724
cap "out[42]" "out[49]" 528.135
cap "m5_929752_527727#" "out[19]" 11.8716
cap "m4_895256_527727#" "m1_957072_503439#" 81.342
cap "VDDd" "m4_895256_553551#" 119.511
cap "out[6]" "out[2]" 528.135
cap "VDDd" "m5_919896_527727#" 39.7503
cap "m5_910040_527167#" "out[14]" 5.52519
cap "out[28]" "m3_883604_514271#" 26.5098
cap "out[27]" "out[25]" 530.521
cap "m3_938858_540997#" "out[19]" 528.637
cap "out[8]" "out[4]" 528.028
cap "m4_918854_566464#" "VSSd" 179.96
cap "VDDd" "out[26]" 843.967
cap "out[9]" "m3_883604_514271#" 26.5098
cap "m4_928710_565904#" "m4_928710_566464#" 1489.17
cap "m5_900184_552991#" "m4_895256_552991#" 338.724
cap "m5_923782_540655#" "VDDd" 39.7503
cap "out[4]" "m4_918854_514831#" 12.3405
cap "m4_928710_540655#" "m4_928710_540095#" 1489.17
cap "out[23]" "out[30]" 515.658
cap "m4_908998_514831#" "out[6]" 12.3405
cap "out[29]" "m1_957072_503439#" 263.468
cap "VSSd" "out[28]" 900.802
cap "out[21]" "out[27]" 547.447
cap "m4_905112_527167#" "VDDd" 655.123
cap "out[9]" "VSSd" 902.146
cap "out[20]" "m3_883604_514271#" 20.9846
cap "VDDd" "m4_895256_527727#" 119.511
cap "out[17]" "m1_957072_503439#" 263.468
cap "VSSd" "out[20]" 977.234
cap "out[48]" "out[50]" 529.902
cap "m4_905112_527727#" "m5_900184_527727#" 338.724
cap "m5_904070_514831#" "out[7]" 11.8716
cap "m4_914968_552991#" "VDDd" 655.123
cap "m5_913926_540655#" "out[24]" 40.7075
cap "m5_904070_514271#" "m4_899142_514271#" 338.724
cap "out[10]" "m3_882794_514271#" 36.7701
cap "VDDd" "m4_924824_527167#" 655.123
cap "m5_919896_527167#" "VDDd" 330.609
cap "m5_923782_566464#" "m4_928710_566464#" 338.724
cap "out[3]" "m1_957072_503439#" 263.468
cap "m5_913926_566464#" "out[44]" 40.7075
cap "out[45]" "out[47]" 530.521
cap "VDDd" "out[29]" 842.633
cap "m4_899142_565904#" "out[47]" 4.28168
cap "m5_900184_553551#" "m4_905112_553551#" 338.724
cap "out[13]" "m4_905112_527727#" 37.3624
cap "out[12]" "out[20]" 519.343
cap "out[1]" "out[10]" 534.878
cap "m1_957123_513983#" "m1_953587_514296#" 1.58304
cap "out[50]" "out[41]" 547.447
cap "out[40]" "out[31]" 538.385
cap "out[23]" "m3_889447_541223#" 589.492
cap "m3_889447_515399#" "out[2]" 589.945
cap "out[17]" "VDDd" 842.914
cap "out[17]" "out[18]" 9595.72
cap "out[43]" "m1_957072_503439#" 263.468
cap "VSSd" "m3_883604_514271#" 692.647
cap "m4_928710_514831#" "m1_957072_503439#" 81.342
cap "out[5]" "m3_882794_514271#" 1.52926
cap "out[50]" "m3_882794_514271#" 41.7867
cap "m5_904070_514831#" "m4_899142_514831#" 338.724
cap "VDDd" "m5_904070_565904#" 330.609
cap "VDDd" "out[3]" 840.264
cap "out[5]" "out[1]" 547.447
cap "out[12]" "m3_883604_514271#" 20.9846
cap "out[4]" "m3_882794_514271#" 1.52926
cap "m4_918854_566464#" "m1_957072_503439#" 81.342
cap "out[33]" "m4_905112_553551#" 37.3624
cap "VDDd" "m5_910040_552991#" 330.609
cap "m5_923782_540655#" "m5_923782_540095#" 3867.91
cap "out[28]" "m1_957072_503439#" 263.468
cap "out[12]" "VSSd" 900.575
cap "out[48]" "out[45]" 528.93
cap "m5_904070_566464#" "m5_904070_565904#" 3867.91
cap "m3_889447_541223#" "out[30]" 1914.95
cap "out[22]" "out[26]" 528.135
cap "out[15]" "out[19]" 528.93
cap "out[9]" "m1_957072_503439#" 263.468
cap "out[38]" "out[31]" 547.447
cap "out[4]" "out[1]" 547.447
cap "out[43]" "VDDd" 417.877
cap "m5_923782_540655#" "out[22]" 40.7075
cap "m4_928710_514831#" "VDDd" 119.511
cap "out[42]" "out[46]" 528.135
cap "out[13]" "out[19]" 527.756
cap "m5_933638_540095#" "m4_928710_540095#" 338.724
cap "m4_908998_514271#" "m4_908998_514831#" 1489.17
cap "m5_933638_566464#" "VSSd" 135.176
cap "out[33]" "out[35]" 529.507
cap "m5_913926_540655#" "m4_908998_540655#" 338.724
cap "out[45]" "out[41]" 547.447
cap "m5_929752_552991#" "out[38]" 5.52519
cap "m4_918854_566464#" "VDDd" 119.511
cap "out[42]" "m4_928710_566464#" 12.3405
cap "m4_908998_565904#" "out[45]" 4.28168
cap "VDDd" "out[28]" 841.284
cap "m4_914968_527727#" "VSSd" 179.96
cap "out[9]" "VDDd" 842.633
cap "m5_923782_514831#" "m5_923782_514271#" 3867.91
cap "out[29]" "out[22]" 528.135
cap "m5_923782_514831#" "m4_918854_514831#" 338.724
cap "out[14]" "m3_882794_514271#" 1.52926
cap "m5_910040_552991#" "m5_910040_553551#" 3867.91
cap "VDDd" "out[20]" 1043.3
cap "out[18]" "out[20]" 521.11
cap "m4_895256_527167#" "out[11]" 4.28168
cap "m1_957072_503439#" "m3_883604_514271#" 1942.37
cap "out[33]" "m3_938869_566848#" 527.484
cap "out[33]" "out[36]" 527.756
cap "m4_924824_553551#" "m5_919896_553551#" 338.724
cap "VSSd" "m1_957072_503439#" 6788.08
cap "m3_938869_566848#" "m5_933638_565904#" 51.6114
cap "out[8]" "out[6]" 531.184
cap "m4_928710_514831#" "m4_928710_514271#" 1489.17
cap "m4_918854_540655#" "VSSd" 179.96
cap "out[12]" "m1_957072_503439#" 263.468
cap "m5_919896_527167#" "m4_914968_527167#" 338.724
cap "VDDd" "m3_883604_514271#" 4282.84
cap "out[18]" "m3_883604_514271#" 20.9846
cap "m4_914968_552991#" "out[35]" 4.28168
cap "out[33]" "out[37]" 527.756
cap "m4_928710_540655#" "out[21]" 37.3624
cap "VDDd" "VSSd" 34153
cap "out[18]" "VSSd" 900.802
cap "out[17]" "m3_938858_540997#" 529.364
cap "m5_933638_566464#" "m1_957072_503439#" 573.878
cap "out[50]" "out[42]" 528.135
cap "m4_905112_527727#" "out[14]" 12.3405
cap "out[7]" "out[3]" 527.756
cap "m5_929752_527167#" "m4_924824_527167#" 338.724
cap "m5_913926_540095#" "m4_918854_540095#" 338.724
cap "out[24]" "m3_882794_514271#" 1.52926
cap "out[12]" "out[18]" 528.135
cap "out[12]" "VDDd" 841.057
cap "m4_914968_527727#" "m1_957072_503439#" 81.342
cap "m5_904070_566464#" "VSSd" 119.534
cap "out[43]" "out[49]" 527.756
cap "out[22]" "out[28]" 528.135
cap "out[24]" "out[25]" 9524.86
cap "m5_913926_514831#" "VSSd" 119.534
cap "out[8]" "m3_889447_515399#" 590.075
cap "m5_933638_566464#" "VDDd" 45.0303
cap "m4_924824_553551#" "out[38]" 12.3405
cap "out[24]" "out[21]" 547.447
cap "out[40]" "out[32]" 519.343
cap "out[28]" "m4_899142_540655#" 12.3405
cap "m5_904070_540655#" "out[26]" 40.7075
cap "out[16]" "m3_882794_514271#" 1.52926
cap "m4_914968_527727#" "VDDd" 119.511
cap "out[27]" "out[26]" 9341.23
cap "m5_900184_527727#" "m4_895256_527727#" 338.724
cap "out[8]" "out[2]" 528.135
cap "VSSd" "m5_910040_553551#" 112.08
cap "out[6]" "m3_882794_514271#" 1.52926
cap "m4_914968_552991#" "m5_919896_552991#" 338.724
cap "m5_923782_514271#" "out[2]" 5.52519
cap "out[13]" "m4_905112_527167#" 4.28168
cap "m4_918854_540655#" "m1_957072_503439#" 81.342
cap "m4_908998_565904#" "m4_908998_566464#" 1489.17
cap "out[9]" "out[7]" 531.352
cap "m5_910040_527167#" "m5_910040_527727#" 3867.91
cap "out[1]" "out[6]" 547.447
cap "out[39]" "out[40]" 9381.53
cap "out[14]" "out[19]" 528.028
cap "m4_928710_514271#" "VSSd" 12.8011
cap "out[42]" "out[45]" 528.135
cap "out[40]" "m3_882794_514271#" 1.52926
cap "m4_918854_514271#" "m5_913926_514271#" 338.724
cap "out[22]" "m3_883604_514271#" 20.9846
cap "VDDd" "m1_957072_503439#" 15313.9
cap "out[18]" "m1_957072_503439#" 263.468
cap "m5_923782_540095#" "VSSd" 8.07709
cap "out[23]" "m3_882794_514271#" 1.52926
cap "m3_938858_540997#" "out[20]" 1621.78
cap "out[38]" "out[32]" 528.135
cap "m5_900184_527167#" "m4_905112_527167#" 338.724
cap "m4_899142_566464#" "VSSd" 179.96
cap "out[22]" "VSSd" 900.575
cap "out[34]" "out[40]" 519.236
cap "out[29]" "out[27]" 531.352
cap "out[17]" "out[15]" 530.521
cap "m1_957123_513983#" "VSSd" 49.6301
cap "out[23]" "out[25]" 529.507
cap "out[1]" "m1_950816_513481#" 11.8716
cap "m4_918854_540655#" "VDDd" 119.511
cap "m5_904070_566464#" "m1_957072_503439#" 568.81
cap "out[49]" "m3_883604_514271#" 5.52519
cap "out[13]" "out[17]" 527.756
cap "VSSd" "m4_899142_540655#" 179.96
cap "out[23]" "out[21]" 549.186
cap "out[25]" "m4_908998_540655#" 37.3624
cap "out[49]" "VSSd" 474.996
cap "VDDd" "out[18]" 841.284
cap "out[46]" "m5_904070_565904#" 5.52519
cap "out[39]" "out[38]" 9473.82
cap "m5_913926_514831#" "m1_957072_503439#" 568.81
cap "out[7]" "m3_883604_514271#" 21.037
cap "out[38]" "m3_882794_514271#" 1.52926
cap "VSSd" "m4_905112_553551#" 170.427
cap "m5_904070_514271#" "out[6]" 5.52519
cap "m3_889447_515399#" "m3_882794_514271#" 318.41
cap "m5_929752_527727#" "VSSd" 123.431
cap "m4_924824_553551#" "m5_929752_552991#" 0.217025
cap "out[11]" "m3_882794_514271#" 13.4009
cap "m4_908998_540095#" "m4_908998_540655#" 1489.17
cap "out[7]" "VSSd" 902.438
cap "out[30]" "m3_882794_514271#" 36.7701
cap "m3_938858_540997#" "VSSd" 274.327
cap "m3_889447_515399#" "out[1]" 611.507
cap "m5_933638_540655#" "VSSd" 134.897
cap "m5_904070_566464#" "VDDd" 39.7503
cap "out[35]" "m3_883604_514271#" 20.9846
cap "out[34]" "out[38]" 528.028
cap "m5_910040_553551#" "m1_957072_503439#" 568.81
cap "out[43]" "out[46]" 527.756
cap "m3_882794_514271#" "out[2]" 1.52926
cap "m4_914968_527167#" "VSSd" 12.8011
cap "out[25]" "out[30]" 516.831
cap "out[47]" "out[44]" 528.028
cap "VSSd" "out[35]" 901.105
cap "m5_913926_514831#" "VDDd" 39.7503
cap "m3_938858_540997#" "out[12]" 527.871
cap "m4_895256_552991#" "m4_895256_553551#" 1489.17
cap "out[1]" "out[2]" 9510.05
cap "out[31]" "out[32]" 9510.05
cap "out[21]" "out[30]" 534.878
cap "m4_924824_552991#" "VSSd" 11.643
cap "m5_929752_527167#" "VSSd" 8.80543
cap "VSSd" "m4_899142_514831#" 179.96
cap "m4_914968_552991#" "m4_914968_553551#" 1489.17
cap "VDDd" "m5_910040_553551#" 40.4581
cap "m3_889447_541223#" "m3_882794_514271#" 318.41
cap "out[22]" "m1_957072_503439#" 263.468
cap "m4_899142_566464#" "m1_957072_503439#" 81.342
cap "m4_924824_527727#" "m5_919896_527727#" 338.724
cap "out[27]" "out[28]" 9595.72
cap "out[3]" "out[10]" 515.658
cap "out[36]" "m3_883604_514271#" 20.9846
cap "out[16]" "out[19]" 529.508
cap "out[15]" "out[20]" 520.138
cap "m1_950816_513481#" "m1_957072_508360#" 224.653
cap "out[39]" "out[31]" 547.447
cap "VSSd" "m3_938869_566848#" 271.114
cap "out[31]" "m3_882794_514271#" 13.4009
cap "m4_928710_514271#" "VDDd" 655.123
cap "m3_889447_541223#" "out[25]" 590.895
cap "VSSd" "out[36]" 903.485
cap "out[13]" "out[20]" 518.964
cap "m1_957072_503439#" "m4_899142_540655#" 81.342
cap "m4_914968_527727#" "m4_914968_527167#" 1489.17
cap "out[48]" "out[44]" 528.028
cap "out[21]" "m3_889447_541223#" 611.507
cap "out[49]" "m1_957072_503439#" 263.468
cap "m5_904070_540095#" "m4_908998_540095#" 338.724
cap "m5_923782_540095#" "VDDd" 330.609
cap "m4_905112_553551#" "m1_957072_503439#" 81.342
cap "VSSd" "m5_913926_565904#" 8.07709
cap "out[38]" "m5_929752_553552#" 40.6861
cap "m5_929752_527727#" "m1_957072_503439#" 568.81
cap "m4_928710_565904#" "m5_923782_565904#" 338.724
cap "out[34]" "out[31]" 547.447
cap "out[37]" "m3_883604_514271#" 21.037
cap "VDDd" "out[22]" 841.057
cap "m4_899142_566464#" "VDDd" 119.511
cap "out[5]" "out[3]" 529.507
cap "out[7]" "m1_957072_503439#" 263.468
cap "m5_919896_552991#" "VSSd" 8.07709
cap "VDDd" "m1_957123_513983#" 58.9181
cap "m3_938858_540997#" "m1_957072_503439#" 4.41582
cap "out[37]" "VSSd" 902.438
cap "out[15]" "m3_883604_514271#" 20.9846
cap "m5_933638_540655#" "m1_957072_503439#" 573.878
cap "out[44]" "out[41]" 547.447
cap "m5_904070_514831#" "out[6]" 40.7075
cap "m5_904070_514271#" "m4_908998_514271#" 338.724
cap "m4_899142_514271#" "m3_883604_514271#" 338.724
cap "m4_924824_527727#" "m4_924824_527167#" 1489.17
cap "m5_900184_527727#" "VSSd" 119.534
cap "m5_933638_566464#" "m3_938869_566848#" 70.0762
cap "out[4]" "out[3]" 9611.34
cap "VDDd" "m4_899142_540655#" 119.511
cap "out[15]" "VSSd" 902.256
cap "m5_913926_540095#" "out[24]" 5.52519
cap "out[13]" "m3_883604_514271#" 20.9846
cap "out[35]" "m1_957072_503439#" 263.468
cap "out[27]" "m3_883604_514271#" 21.037
cap "out[9]" "out[10]" 9378.22
cap "m4_899142_566464#" "m5_904070_566464#" 338.724
cap "m5_923782_540655#" "m4_928710_540655#" 338.724
cap "VDDd" "out[49]" 417.877
cap "m4_899142_514271#" "VSSd" 12.8011
cap "out[50]" "out[43]" 527.756
cap "VSSd" "out[46]" 473.85
cap "m5_904070_540655#" "VSSd" 119.534
cap "VDDd" "m4_905112_553551#" 120.817
cap "m5_913926_540655#" "out[25]" 11.8716
cap "out[13]" "VSSd" 899.782
cap "VDDd" "m5_929752_527727#" 43.8428
cap "m5_929752_527727#" "out[18]" 40.7075
cap "m5_923782_566464#" "m5_923782_565904#" 3867.91
cap "out[12]" "m5_900184_527727#" 40.7075
cap "out[27]" "VSSd" 902.438
cap "m1_950816_515042#" "m1_950816_513481#" 7489.03
cap "out[7]" "VDDd" 842.914
cap "out[17]" "m4_924824_527727#" 37.3624
cap "m4_928710_566464#" "VSSd" 170.427
cap "out[12]" "out[15]" 528.135
cap "m3_938858_540997#" "VDDd" 525.059
cap "m3_938858_540997#" "out[18]" 527.982
cap "m5_900184_552991#" "m4_905112_552991#" 338.724
cap "out[11]" "out[19]" 547.447
cap "m1_957072_503439#" "m4_899142_514831#" 81.342
cap "m5_933638_540655#" "VDDd" 44.8022
cap "VSSd" "m4_918854_540095#" 12.8011
cap "out[13]" "out[12]" 9611.71
cap "m4_914968_527167#" "VDDd" 655.123
cap "out[17]" "out[14]" 528.028
cap "VDDd" "out[35]" 842.738
cap "out[9]" "out[5]" 528.93
cap "out[48]" "out[47]" 9595.72
cap "m5_900184_527167#" "VSSd" 8.07709
cap "out[21]" "m4_928710_540095#" 4.28168
cap "m3_938869_566848#" "m1_957072_503439#" 4.19094
cap "m1_957072_503439#" "out[36]" 263.468
cap "m5_900184_552991#" "out[32]" 5.52519
cap "out[24]" "out[26]" 529.681
cap "m4_905112_527727#" "m5_910040_527727#" 338.724
cap "m4_899142_565904#" "m5_904070_565904#" 338.724
cap "m4_924824_552991#" "VDDd" 655.123
cap "out[9]" "out[4]" 528.028
cap "m4_914968_527727#" "out[15]" 37.3624
cap "out[10]" "m3_883604_514271#" 26.5098
cap "m5_929752_527167#" "VDDd" 389.012
cap "VDDd" "m4_899142_514831#" 119.511
cap "m5_929752_527167#" "out[18]" 5.52519
cap "m5_933638_566464#" "m4_928710_566464#" 338.724
cap "out[47]" "out[41]" 547.447
cap "m5_900184_527167#" "out[12]" 5.52519
cap "m5_929752_552991#" "m5_929752_553552#" 3843.89
cap "m5_910040_553551#" "m4_905112_553551#" 338.724
cap "m5_923782_540095#" "out[22]" 5.52519
cap "VSSd" "out[10]" 977.234
cap "out[33]" "out[40]" 518.964
cap "out[43]" "out[45]" 529.507
cap "out[37]" "m1_957072_503439#" 263.468
cap "VDDd" "m3_938869_566848#" 522.59
cap "VDDd" "out[36]" 843.967
cap "m5_919896_527727#" "out[16]" 40.7075
cap "m5_900184_527727#" "m1_957072_503439#" 568.81
cap "out[15]" "m1_957072_503439#" 263.468
cap "out[8]" "m3_882794_514271#" 42.2367
cap "out[50]" "m3_883604_514271#" 5.52519
cap "out[24]" "out[29]" 528.028
cap "out[5]" "m3_883604_514271#" 20.9846
cap "m5_904070_540655#" "m1_957072_503439#" 568.81
cap "out[46]" "m1_957072_503439#" 263.468
cap "m5_904070_514831#" "m4_908998_514831#" 338.724
cap "VDDd" "m5_913926_565904#" 330.609
cap "out[35]" "m5_910040_553551#" 11.8716
cap "out[13]" "m1_957072_503439#" 263.468
cap "out[42]" "m5_923782_565904#" 5.52519
cap "out[27]" "m1_957072_503439#" 263.468
cap "out[50]" "VSSd" 495.874
cap "out[5]" "VSSd" 902.256
cap "out[8]" "out[1]" 547.447
cap "m5_913926_514271#" "VSSd" 8.07709
cap "m1_953319_515303#" "m1_953587_514296#" 49.4839
cap "out[43]" "m4_918854_565904#" 4.28168
cap "out[4]" "m3_883604_514271#" 20.9846
cap "m4_928710_566464#" "m1_957072_503439#" 81.342
cap "m4_914968_553551#" "VSSd" 179.96
cap "VDDd" "out[37]" 842.914
cap "VDDd" "m5_919896_552991#" 330.609
cap "VDDd" "m5_900184_527727#" 39.7503
cap "out[48]" "out[41]" 547.447
cap "out[4]" "VSSd" 900.35
cap "out[33]" "out[38]" 527.756
cap "m4_895256_552991#" "m3_883604_514271#" 338.724
cap "VDDd" "out[15]" 842.738
cap "out[15]" "out[18]" 528.93
cap "out[23]" "out[26]" 527.756
cap "out[14]" "out[20]" 519.236
cap "m5_923782_540655#" "out[23]" 11.8716
cap "m4_899142_514271#" "VDDd" 655.123
cap "m5_919896_527167#" "out[16]" 5.52519
cap "m4_918854_565904#" "m4_918854_566464#" 1489.17
cap "VDDd" "out[46]" 417.877
cap "m5_904070_540655#" "VDDd" 39.7503
cap "m4_918854_540655#" "m4_918854_540095#" 1489.17
cap "m5_923782_514831#" "out[3]" 11.8716
cap "m4_895256_552991#" "VSSd" 12.8011
cap "out[13]" "VDDd" 840.264
cap "out[13]" "out[18]" 527.756
cap "VDDd" "out[27]" 842.914
cap "out[48]" "m3_882794_514271#" 40.7075
cap "out[26]" "m4_908998_540655#" 12.3405
cap "m4_928710_566464#" "VDDd" 120.817
cap "out[39]" "out[32]" 528.135
cap "out[42]" "out[44]" 529.909
cap "out[32]" "m3_882794_514271#" 1.52926
cap "VDDd" "m4_918854_540095#" 655.123
cap "out[17]" "out[16]" 9341.23
cap "m5_904070_566464#" "out[46]" 40.7075
cap "m4_924824_527727#" "VSSd" 179.96
cap "out[10]" "m1_957072_503439#" 236.668
cap "m5_923782_514831#" "m4_928710_514831#" 338.724
cap "m5_900184_527167#" "VDDd" 330.609
cap "m5_933638_540655#" "m3_938858_540997#" 78.417
cap "out[14]" "m3_883604_514271#" 20.9846
cap "m4_899142_565904#" "m3_883604_514271#" 338.724
cap "out[23]" "out[29]" 527.756
cap "m5_913926_566464#" "m4_918854_566464#" 338.724
cap "out[34]" "out[32]" 529.909
cap "out[26]" "out[30]" 517.41
cap "out[3]" "out[6]" 527.756
cap "out[45]" "VSSd" 475.002
cap "out[14]" "VSSd" 900.35
cap "m4_928710_565904#" "out[41]" 4.28168
cap "m4_899142_565904#" "VSSd" 12.8011
cap "out[39]" "m3_882794_514271#" 1.52926
cap "out[24]" "out[28]" 528.028
cap "m4_924824_553551#" "m5_929752_553552#" 338.181
cap "out[11]" "m4_895256_527727#" 37.3624
cap "m5_929752_527167#" "m5_929752_527727#" 3867.91
cap "out[33]" "out[31]" 549.186
cap "out[50]" "m1_957072_503439#" 263.468
cap "VDDd" "out[10]" 1049.88
cap "out[5]" "m1_957072_503439#" 263.468
cap "out[1]" "m3_882794_514271#" 1.52926
cap "out[25]" "m3_882794_514271#" 1.52926
cap "out[7]" "m4_899142_514831#" 37.3624
cap "out[14]" "out[12]" 529.909
cap "m4_914968_553551#" "m1_957072_503439#" 81.342
cap "out[34]" "out[39]" 528.028
cap "out[34]" "m3_882794_514271#" 1.52926
cap "m4_928710_540655#" "VSSd" 179.96
cap "m4_918854_565904#" "VSSd" 12.8011
cap "out[4]" "m1_957072_503439#" 263.468
cap "out[21]" "m3_882794_514271#" 1.52926
cap "m4_899142_540095#" "m3_883604_514271#" 338.724
cap "out[29]" "out[30]" 9378.22
cap "out[31]" "m4_895256_553551#" 37.3624
cap "m5_904070_540095#" "out[26]" 5.52519
cap "out[42]" "out[47]" 528.135
cap "m3_889447_541223#" "out[26]" 591.586
cap "m5_913926_540655#" "m5_913926_540095#" 3867.91
cap "m4_899142_540095#" "VSSd" 12.8011
cap "out[21]" "out[25]" 547.447
cap "m4_908998_540095#" "out[25]" 4.28168
cap "out[17]" "out[11]" 547.447
cap "out[50]" "VDDd" 445.672
cap "out[5]" "VDDd" 842.738
cap "VDDd" "m5_913926_514271#" 330.609
cap "out[9]" "out[6]" 529.508
cap "m4_928710_514831#" "m1_950816_513481#" 338.724
cap "m4_914968_553551#" "VDDd" 119.511
cap "out[35]" "m3_938869_566848#" 528.684
cap "out[27]" "out[22]" 528.135
cap "m3_889447_515399#" "out[3]" 589.492
cap "m5_923782_540095#" "m4_918854_540095#" 338.724
cap "out[35]" "out[36]" 9324.18
cap "out[24]" "m3_883604_514271#" 20.9846
cap "out[16]" "out[20]" 520.716
cap "m4_924824_527727#" "m1_957072_503439#" 81.342
cap "out[4]" "VDDd" 840.832
cap "m5_913926_566464#" "VSSd" 119.534
cap "m5_904070_540655#" "m4_899142_540655#" 338.724
cap "out[24]" "VSSd" 900.35
cap "out[49]" "out[46]" 529.508
cap "out[23]" "out[28]" 527.756
cap "out[27]" "m4_899142_540655#" 37.3624
cap "VDDd" "m4_895256_552991#" 655.123
cap "m5_923782_514831#" "VSSd" 119.534
cap "out[3]" "out[2]" 9611.71
cap "out[45]" "m1_957072_503439#" 263.468
cap "out[29]" "m3_889447_541223#" 590.84
cap "m3_938858_540997#" "out[15]" 528.684
cap "m5_913926_514831#" "out[5]" 11.8716
cap "out[14]" "m1_957072_503439#" 263.468
cap "out[7]" "m4_899142_514271#" 4.28168
cap "m5_913926_514831#" "m5_913926_514271#" 3867.91
cap "out[39]" "m5_929752_553552#" 11.8716
cap "out[37]" "out[35]" 530.521
cap "m4_914968_527167#" "out[15]" 4.28168
cap "out[48]" "out[42]" 528.135
cap "out[13]" "m3_938858_540997#" 527.484
cap "m5_900184_552991#" "m5_900184_553551#" 3867.91
cap "m3_938869_566848#" "out[36]" 529.275
cap "m4_924824_527727#" "out[18]" 12.3405
cap "m5_913926_514831#" "out[4]" 40.7075
cap "m4_924824_527727#" "VDDd" 119.511
cap "out[16]" "m3_883604_514271#" 20.9846
cap "VSSd" "m5_919896_553551#" 119.534
cap "m4_924824_552991#" "m5_919896_552991#" 338.724
cap "m4_924824_552991#" "out[37]" 4.28168
cap "out[6]" "m3_883604_514271#" 20.9846
cap "m4_928710_514831#" "out[2]" 12.3405
cap "VSSd" "out[16]" 903.485
cap "m4_928710_540655#" "m1_957072_503439#" 81.342
cap "m4_914968_553551#" "m5_910040_553551#" 338.724
cap "VSSd" "out[6]" 902.334
cap "out[45]" "VDDd" 417.877
cap "out[42]" "out[41]" 9510.05
cap "out[9]" "m3_889447_515399#" 590.84
cap "m4_899142_565904#" "VDDd" 655.123
cap "out[14]" "VDDd" 840.832
cap "out[40]" "m3_883604_514271#" 20.9846
cap "out[14]" "out[18]" 528.028
cap "m4_895256_527167#" "m4_895256_527727#" 1489.17
cap "out[28]" "out[30]" 517.804
cap "m4_918854_514271#" "m5_923782_514271#" 338.724
cap "m4_899142_514271#" "m4_899142_514831#" 1489.17
cap "out[37]" "m3_938869_566848#" 529.364
cap "m4_918854_514831#" "m4_918854_514271#" 1489.17
cap "out[40]" "VSSd" 977.234
cap "m5_933638_540095#" "VSSd" 9.10219
cap "m5_919896_552991#" "out[36]" 5.52519
cap "out[37]" "out[36]" 9341.23
cap "out[12]" "out[16]" 528.135
cap "out[23]" "m3_883604_514271#" 20.9846
cap "out[19]" "m3_882794_514271#" 1.52926
cap "m5_910040_527167#" "m4_905112_527167#" 338.724
cap "out[11]" "out[20]" 538.385
cap "out[9]" "out[2]" 528.135
cap "m4_908998_566464#" "VSSd" 170.427
cap "out[23]" "VSSd" 899.782
cap "m4_928710_540655#" "VDDd" 119.511
cap "m1_950816_513481#" "VSSd" 909.31
cap "out[7]" "out[10]" 517.496
cap "m4_918854_565904#" "VDDd" 655.123
cap "m5_913926_566464#" "m1_957072_503439#" 568.81
cap "out[24]" "m1_957072_503439#" 263.468
cap "VSSd" "m4_908998_540655#" 179.96
cap "m5_900184_553551#" "out[32]" 40.7075
cap "m5_923782_514831#" "m1_957072_503439#" 568.81
cap "VDDd" "m4_899142_540095#" 655.123
cap "out[38]" "m3_883604_514271#" 20.9846
cap "m4_914968_527727#" "out[16]" 12.3405
cap "out[28]" "m3_889447_541223#" 590.075
cap "m3_889447_515399#" "m3_883604_514271#" 268.816
cap "out[50]" "out[49]" 9390.32
cap "out[11]" "m3_883604_514271#" 20.9846
cap "out[24]" "m4_918854_540655#" 12.3405
cap "out[38]" "VSSd" 899.65
cap "out[33]" "m4_905112_552991#" 4.28168
cap "out[30]" "m3_883604_514271#" 26.5098
cap "m3_889447_515399#" "VSSd" 292.275
cap "out[7]" "out[5]" 530.521
cap "out[11]" "VSSd" 960.995
cap "m5_913926_566464#" "VDDd" 39.7503
cap "m5_919896_553551#" "m1_957072_503439#" 568.81
cap "out[42]" "m5_923782_566464#" 40.7075
cap "out[13]" "m5_900184_527727#" 11.8716
cap "VSSd" "out[30]" 977.234
cap "m3_883604_514271#" "out[2]" 20.9846
cap "out[24]" "VDDd" 840.832
cap "out[13]" "out[15]" 529.507
cap "out[16]" "m1_957072_503439#" 263.468
cap "out[7]" "out[4]" 528.028
cap "m5_923782_514831#" "VDDd" 39.7503
cap "m1_957072_503439#" "out[6]" 263.468
cap "VSSd" "out[2]" 900.575
cap "out[33]" "out[32]" 9611.71
cap "out[12]" "out[11]" 9510.05
cap "out[43]" "out[44]" 9611.34
cap "m5_904070_540655#" "out[27]" 11.8716
cap "m4_914968_553551#" "out[35]" 37.3624
cap "m4_899142_565904#" "m4_899142_566464#" 1489.17
cap "VSSd" "m4_908998_514831#" 170.427
cap "m5_900184_527167#" "m5_900184_527727#" 3867.91
cap "m4_908998_514271#" "VSSd" 11.643
cap "VDDd" "m5_919896_553551#" 39.7503
cap "m3_889447_541223#" "m3_883604_514271#" 268.816
cap "m4_918854_566464#" "out[44]" 12.3405
cap "m4_908998_566464#" "m1_957072_503439#" 81.342
cap "m4_924824_527727#" "m5_929752_527727#" 338.724
cap "out[32]" "m4_895256_553551#" 12.3405
cap "out[23]" "m1_957072_503439#" 263.468
cap "VDDd" "out[16]" 843.967
cap "out[33]" "out[39]" 527.756
cap "out[18]" "out[16]" 531.184
cap "m1_950816_513481#" "m1_957072_503439#" 1259.69
cap "m5_904070_514831#" "m5_904070_514271#" 3867.91
cap "out[33]" "m3_882794_514271#" 1.52926
cap "VSSd" "m3_889447_541223#" 292.275
cap "m5_904070_540095#" "VSSd" 8.07709
cap "VDDd" "out[6]" 843.967
cap "out[31]" "m3_883604_514271#" 20.9846
cap "out[45]" "out[49]" 528.93
cap "m4_928710_540655#" "out[22]" 12.3405
cap "m1_957072_503439#" "m4_908998_540655#" 81.342
cap "out[23]" "m4_918854_540655#" 37.3624
cap "VSSd" "out[31]" 959.404
cap "m4_914968_553551#" "out[36]" 12.3405
cap "VDDd" "out[40]" 1043.3
cap "m5_913926_540095#" "m4_908998_540095#" 338.724
cap "m5_933638_540095#" "VDDd" 386.7
cap "VSSd" "m5_923782_565904#" 7.07448
cap "out[33]" "out[34]" 9611.34
cap "m4_928710_565904#" "m5_933638_565904#" 338.724
cap "m3_938858_540997#" "out[14]" 527.762
cap "out[8]" "out[3]" 527.756
cap "m4_895256_553551#" "m3_882794_514271#" 338.724
cap "m4_908998_566464#" "VDDd" 120.817
cap "m1_950816_515042#" "m1_957072_508360#" 249.546
cap "out[38]" "m1_957072_503439#" 263.468
cap "out[23]" "VDDd" 840.264
cap "VDDd" "m1_950816_513481#" 366.823
cap "m4_918854_514831#" "out[3]" 37.3624
cap "m3_889447_515399#" "m1_957072_503439#" 295.627
cap "m5_929752_552991#" "VSSd" 8.80543
cap "out[11]" "m1_957072_503439#" 1127.81
cap "out[26]" "m3_882794_514271#" 1.52926
cap "m1_957072_503439#" "out[30]" 236.668
cap "m5_910040_527727#" "VSSd" 119.534
cap "out[43]" "out[47]" 527.756
cap "m4_899142_540095#" "m4_899142_540655#" 1489.17
cap "VDDd" "m4_908998_540655#" 119.511
cap "m4_895256_527167#" "m3_883604_514271#" 338.724
cap "m4_908998_566464#" "m5_904070_566464#" 338.724
cap "m5_933638_540655#" "m4_928710_540655#" 338.724
cap "m5_913926_540655#" "VSSd" 119.534
cap "m1_957072_503439#" "out[2]" 263.468
cap "out[25]" "out[26]" 9324.18
cap "out[24]" "out[22]" 529.909
cap "out[50]" "out[46]" 529.508
cap "m4_895256_527167#" "VSSd" 12.8011
cap "m4_895256_527727#" "m3_882794_514271#" 338.724
cap "VDDd" "m1_953319_515303#" 19.6503
cap "VDDd" "out[38]" 841.284
cap "out[21]" "out[26]" 547.447
cap "m5_910040_552991#" "m4_905112_552991#" 338.724
cap "VSSd" "out[44]" 475.002
cap "m3_889447_515399#" "VDDd" 574.357
cap "m1_957072_503439#" "m4_908998_514831#" 81.342
cap "out[11]" "VDDd" 2264.56
cap "out[11]" "out[18]" 547.447
cap "VSSd" "m4_928710_540095#" 12.8011
cap "VDDd" "out[30]" 1049.88
cap "out[29]" "m3_882794_514271#" 43.316
cap "out[8]" "out[9]" 9473.82
cap "m5_910040_527167#" "VSSd" 8.07709
cap "VDDd" "out[2]" 841.057
cap "m3_889447_541223#" "m1_957072_503439#" 295.627
cap "out[29]" "out[25]" 528.93
cap "out[48]" "out[43]" 527.756
cap "m4_914968_527727#" "m5_910040_527727#" 338.724
cap "m4_908998_565904#" "m5_904070_565904#" 338.724
cap "out[17]" "m3_882794_514271#" 1.53308
cap "out[31]" "m1_957072_503439#" 1127.81
cap "VDDd" "m4_908998_514831#" 120.817
cap "out[21]" "out[29]" 547.447
cap "asc_hysteresis_buffer$9_1/vss" "asc_hysteresis_buffer$9_1/vdd" -0.29135
cap "asc_hysteresis_buffer$9_1/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_1/vss" 0.0132337
cap "asc_hysteresis_buffer$9_1/vss" "asc_hysteresis_buffer$9_1/out" -15.1191
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_1/vss" 15.8101
cap "asc_hysteresis_buffer$9_1/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_1/vss" 4.61857
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_1/vss" 2.75547
cap "asc_hysteresis_buffer$9_1/pfet$439_0/a_138_0#" "asc_hysteresis_buffer$9_1/vss" 0.661687
cap "asc_hysteresis_buffer$9_1/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_1/vss" 4.20777
cap "asc_hysteresis_buffer$9_1/pfet$439_0/a_138_0#" "asc_hysteresis_buffer$9_1/vss" 1.98506
cap "asc_hysteresis_buffer$9_1/nfet$462_0/a_38_n60#" "asc_hysteresis_buffer$9_1/vss" 0.661687
cap "asc_hysteresis_buffer$9_1/vss" "asc_hysteresis_buffer$9_1/nfet$464_0/a_242_n60#" 7.43074
cap "ENd" "asc_hysteresis_buffer$9_1/vss" 0.180794
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_1/vdd" 37.2923
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1362_0#" 20.0152
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_546_0#" 4.67023
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_954_0#" 8.59586
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_138_0#" 2.86275
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_1/nfet$464_0/a_1466_n60#" 69.0242
cap "asc_hysteresis_buffer$9_1/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_1/out" 0.508805
cap "asc_hysteresis_buffer$9_1/vss" "asc_hysteresis_buffer$9_1/nfet$464_0/a_1466_n60#" 0.790996
cap "asc_hysteresis_buffer$9_1/out" "asc_hysteresis_buffer$9_2/vdd" 65.7921
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/vdd" 0.0539975
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.00630554
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" "asc_hysteresis_buffer$9_2/vdd" 8.84169
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/out" -7.10543e-15
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.00994444
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" "asc_hysteresis_buffer$9_2/out" 2.26073
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_242_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_650_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_650_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$438_0/a_650_n136#" 2.93038
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_650_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1262_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 27.3128
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1262_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1262_n136#" 0.497222
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1262_n136#" "asc_hysteresis_buffer$9_2/vdd" 2.93038
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$438_0/a_242_n136#" 2.93038
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_854_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_854_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$438_0/a_446_n136#" 2.93038
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1058_n136#" 2.93038
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1058_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 24.1717
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.487278
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_446_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_446_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_446_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1058_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1058_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$438_0/a_854_n136#" 2.93038
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_854_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 0.308971
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/vdd" 2.64588
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 5.93021
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" "asc_hysteresis_buffer$9_2/vdd" 7.3251
cap "asc_hysteresis_buffer$9_2/pfet$435_0/a_650_n136#" "asc_hysteresis_buffer$9_1/pfet$435_0/a_650_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$438_0/a_38_n136#" 2.69987
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 4.36656
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_38_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_650_n136#" 0.315277
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$435_0/a_650_n136#" 2.69987
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_38_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/pfet$435_0/a_750_0#" "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" 5.53153
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_242_n136#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_242_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$435_0/a_242_n136#" 2.92943
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_446_n136#" 0.315277
cap "asc_hysteresis_buffer$9_1/pfet$436_0/a_38_n136#" "asc_hysteresis_buffer$9_2/pfet$436_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$435_0/a_38_n136#" 2.69987
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_446_n136#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_446_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" 13.8105
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_38_n136#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_750_0#" 11.4614
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_38_n136#" 0.315277
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$436_0/a_38_n136#" 2.69987
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_1/pfet$435_0/a_446_n136#" 2.92943
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.00994444
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.0539975
cap "VSSd" "asc_hysteresis_buffer$9_2/out" -2.22045e-16
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/out" 0.00630554
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/out" 67.6213
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" "asc_hysteresis_buffer$9_2/out" 2.26073
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1058_n136#" "asc_hysteresis_buffer$9_2/out" 0.315277
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/out" 27.3128
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_650_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_446_n136#" 0.315277
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1262_n136#" 0.497222
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_854_n136#" "asc_hysteresis_buffer$9_2/out" 0.315277
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1058_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 20.2282
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1466_n136#" 0.308971
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_446_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" 24.1717
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_650_n136#" "asc_hysteresis_buffer$9_2/out" 0.315277
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_854_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1262_n136#" 0.315277
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_242_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1466_n136#" 0.487278
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 2.69987
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_1/pfet$438_0/a_38_n136#" 0.315277
cap "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" "asc_hysteresis_buffer$9_1/pfet$435_0/a_650_n136#" 0.497222
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/out" 5.93021
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_1/pfet$438_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 5.53153
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 10.025
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_1/pfet$435_0/a_650_n136#" 0.315277
cap "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" "asc_hysteresis_buffer$9_2/out" 4.36656
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/pfet$436_0/a_38_n136#" 2.69987
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 13.8105
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_446_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$9_2/vdd" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 8.55873
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_242_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_446_n136#" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 0.497222
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_38_n136#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$9_1/pfet$436_0/a_38_n136#" "asc_hysteresis_buffer$9_2/pfet$436_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_242_n136#" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 0.497222
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" "asc_hysteresis_buffer$9_1/pfet$435_0/a_750_0#" 11.4614
cap "asc_hysteresis_buffer$9_1/pfet$435_0/a_38_n136#" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 0.497222
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_2/vss" -5.68434e-14
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/out" 65.138
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_2/vdd" 58.7651
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1362_0#" "asc_hysteresis_buffer$9_2/out" 36.144
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/out" 0.282155
cap "qw_NOLclk$2_0/m1_12351_431#" "qw_NOLclk$2_0/VDDd" 9.68015
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/m1_12351_431#" 15.7343
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_2/vdd" -0.29135
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.0111426
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 0.00830189
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.014999
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_2/out" 1.59702
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1566_0#" 2.49532
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 3.88623
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_650_n60#" "asc_hysteresis_buffer$9_2/out" 0.415095
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/out" 0.226649
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1262_n60#" "asc_hysteresis_buffer$9_2/out" 0.415095
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_854_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_0/nfet$464_0/a_242_n60#" 0.415095
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_0/nfet$464_0/a_446_n60#" 0.557129
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_2/out" 0.406793
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1058_n60#" "asc_hysteresis_buffer$9_2/out" 0.415095
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_2/out" 24.6643
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_650_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1566_0#" "asc_hysteresis_buffer$9_2/out" 26.0587
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1262_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_0/nfet$464_0/a_242_n60#" 0.557129
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_854_n60#" "asc_hysteresis_buffer$9_2/out" 0.415095
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.545986
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1058_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 6.67058
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_0/nfet$464_0/a_446_n60#" 0.415095
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_2/vss" 6.0512
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_38_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" "asc_hysteresis_buffer$9_2/vss" 0.749951
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_750_0#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 5.65709
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_650_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.415095
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1566_0#" "asc_hysteresis_buffer$9_2/out" 4.66791
cap "asc_hysteresis_buffer$9_2/out" "asc_hysteresis_buffer$9_2/vss" 3.25439
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_38_n60#" "asc_hysteresis_buffer$9_2/out" 0.415095
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_650_n60#" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 0.557129
cap "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" "asc_hysteresis_buffer$9_2/vss" 2.73071
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_38_n60#" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 0.557129
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_446_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 0.415095
cap "asc_hysteresis_buffer$9_2/pfet$436_0/a_38_n136#" "asc_hysteresis_buffer$9_2/vss" 0.749951
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_446_n60#" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 0.557129
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_242_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 0.415095
cap "asc_hysteresis_buffer$9_0/nfet$462_0/a_38_n60#" "asc_hysteresis_buffer$9_2/pfet$436_0/a_38_n136#" 0.557129
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_242_n60#" "asc_hysteresis_buffer$9_2/pfet$439_0/a_138_0#" 0.557129
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_750_0#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 12.4051
cap "asc_hysteresis_buffer$9_0/nfet$461_0/a_38_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 0.415095
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 10.6597
cap "DATAd" "asc_hysteresis_buffer$9_2/vss" 0.305911
cap "qw_NOLclk$2_0/nfet$469_2/a_838_0#" "qw_NOLclk$2_0/VDDd" 14.5258
cap "m1_950816_513481#" "qw_NOLclk$2_0/VDDd" 39.3978
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/VDDd" -2.13079
cap "m1_950816_513481#" "qw_NOLclk$2_0/pfet$443_0/a_838_0#" 94.1348
cap "qw_NOLclk$2_0/pfet$443_0/a_838_0#" "qw_NOLclk$2_0/VDDd" 8.06004
cap "qw_NOLclk$2_0/nfet$469_2/a_838_0#" "qw_NOLclk$2_0/VDDd" 10.027
cap "m1_950816_513481#" "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" 72.0345
cap "m1_950816_513481#" "qw_NOLclk$2_0/VDDd" 80.2733
cap "qw_NOLclk$2_0/nfet$469_2/a_838_0#" "m1_950816_513481#" 264.55
cap "m1_950816_513481#" "qw_NOLclk$2_0/pfet$443_0/a_838_0#" 39.4836
cap "qw_NOLclk$2_0/PHI_1" "qw_NOLclk$2_0/VDDd" 139.082
cap "qw_NOLclk$2_0/PHI_1" "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" 33.0337
cap "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 80.029
cap "qw_NOLclk$2_0/nfet$469_2/a_838_0#" "qw_NOLclk$2_0/PHI_1" 22.429
cap "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" "qw_NOLclk$2_0/VDDd" 1.13687e-13
cap "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" "qw_NOLclk$2_0/PHI_1" 0.016557
cap "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 140.132
cap "qw_NOLclk$2_0/PHI_1" "qw_NOLclk$2_0/pfet$444_0/a_38_n136#" 27.0858
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/PHI_1" 161.06
cap "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" "qw_NOLclk$2_0/pfet$444_0/a_38_n136#" -1.59086
cap "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" "qw_NOLclk$2_0/VDDd" -10.8891
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/pfet$444_0/a_38_n136#" -1.40096
cap "qw_NOLclk$2_0/pfet$445_1/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 24.3167
cap "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 2.43207
cap "qw_NOLclk$2_0/pfet$442_0/a_438_0#" "qw_NOLclk$2_0/pfet$445_1/a_38_n136#" -1.31722
cap "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" "SCHMITT$4_0/VSS" 1.28951
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/pfet$445_1/a_38_n136#" -1.04143
cap "qw_NOLclk$2_0/pfet$445_1/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 5.91039
cap "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" "SCHMITT$4_0/OUT" 0.026214
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/VDDd" 3.34434
cap "qw_NOLclk$2_0/pfet$444_1/a_38_n136#" "SCHMITT$4_0/VSS" 16.7574
cap "qw_NOLclk$2_0/VDDd" "SCHMITT$4_0/VSS" 35.8859
cap "qw_NOLclk$2_0/pfet$444_1/a_38_n136#" "SCHMITT$4_0/VDD" 0.25759
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" 0.794591
cap "SCHMITT$4_0/OUT" "SCHMITT$4_0/VSS" 20.7828
cap "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" "SCHMITT$4_0/VSS" 1.3365
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/pfet$444_1/a_38_n136#" 5.30909
cap "asc_hysteresis_buffer$9_2/vss" "SCHMITT$4_0/OUT" 64.9616
cap "qw_NOLclk$2_0/VDDd" "SCHMITT$4_0/OUT" 0.159187
cap "SCHMITT$4_0/nfet$467_0/a_n84_0#" "SCHMITT$4_0/IN" 0.0809345
cap "SCHMITT$4_0/nfet$467_0/a_n84_0#" "asc_hysteresis_buffer$9_2/vss" 44.4603
cap "asc_hysteresis_buffer$9_2/vss" "SCHMITT$4_0/IN" 6.33733
cap "asc_hysteresis_buffer$9_2/vss" "SCHMITT$4_0/VDD" 1.45903
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_2/vss" 0.371933
cap "asc_hysteresis_buffer$9_0/vdd" "SCHMITT$4_0/IN" -2.77556e-17
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 0.0111426
cap "asc_hysteresis_buffer$9_2/vss" "SCHMITT$4_0/IN" 25.5917
cap "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" "SCHMITT$4_0/IN" 0.00830189
cap "SCHMITT$4_0/nfet$467_0/a_n84_0#" "SCHMITT$4_0/IN" 0.240366
cap "SCHMITT$4_0/VDD" "asc_hysteresis_buffer$9_2/vss" 0.595959
cap "asc_hysteresis_buffer$9_2/out" "SCHMITT$4_0/IN" 2.49532
cap "asc_hysteresis_buffer$9_0/vdd" "asc_hysteresis_buffer$9_2/vss" -0.29135
cap "asc_hysteresis_buffer$9_2/vss" "SCHMITT$4_0/IN" 24.6643
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 2.89736
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_2/out" 26.0587
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 6.67058
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 3.88876
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_0/pfet$439_0/a_138_0#" 0.749951
cap "asc_hysteresis_buffer$9_0/out" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 0.415095
cap "asc_hysteresis_buffer$9_2/pfet$435_0/a_650_n136#" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 0.415095
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_1466_n136#" 6.21422
cap "asc_hysteresis_buffer$9_0/pfet$439_0/a_138_0#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_650_n136#" 0.557129
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_0/out" 3.25439
cap "asc_hysteresis_buffer$9_0/out" "asc_hysteresis_buffer$9_2/out" 4.66791
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 5.26021
cap "asc_hysteresis_buffer$9_2/pfet$436_0/a_38_n136#" "asc_hysteresis_buffer$9_0/nfet$462_0/a_38_n60#" 0.557129
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_242_n60#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_650_n136#" 1.24528
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_242_n60#" "asc_hysteresis_buffer$9_2/vss" 10.6597
cap "asc_hysteresis_buffer$9_0/pfet$439_0/a_138_0#" "asc_hysteresis_buffer$9_2/pfet$435_0/a_650_n136#" 1.67139
cap "asc_hysteresis_buffer$9_0/pfet$439_0/a_138_0#" "asc_hysteresis_buffer$9_2/vss" 2.73071
cap "asc_hysteresis_buffer$9_0/nfet$462_0/a_38_n60#" "asc_hysteresis_buffer$9_2/vss" 0.749951
cap "asc_hysteresis_buffer$9_0/nfet$464_0/a_242_n60#" "asc_hysteresis_buffer$9_2/pfet$438_0/a_242_n136#" 12.4051
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_0/in" 0.305911
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.33849
cap "m3_882794_514271#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 16.1596
cap "m3_883604_514271#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.2323
cap "m3_883604_514271#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.17458
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0276531
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0937199
cap "m3_883604_514271#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 5.45791
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 8.32339
cap "m3_882794_514271#" "SRegister_10$2_4/default10" 0.201366
cap "m3_882794_514271#" "SRegister_10$2_4/q" 47.8093
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.126714
cap "m3_882794_514271#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 16.7054
cap "m3_883604_514271#" "SRegister_10$2_4/q" 6.68263
cap "m3_882794_514271#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 14.3418
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -15.0804
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "m3_883604_514271#" 31.2053
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "m3_883604_514271#" 6.49974
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "m3_883604_514271#" 16.8136
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/default10" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_652#" "m3_882794_514271#" 0.507149
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "m3_882794_514271#" 6.66388
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.0256
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.0323715
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 12.4428
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_652#" "m3_883604_514271#" 0.712176
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.5902
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "m3_883604_514271#" 2.21602
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "m3_882794_514271#" 24.0411
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m3_882794_514271#" 7.77529
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 8.30662
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "m3_882794_514271#" 53.3744
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1224_652#" "m3_882794_514271#" 1.72843
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_5/en" 1.14318
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.100659
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "m3_882794_514271#" 77.4193
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "m3_882794_514271#" 14.9852
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m3_883604_514271#" 2.49648
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "m3_883604_514271#" 3.95212
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "m3_882794_514271#" 48.426
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "m3_883604_514271#" 53.2128
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1224_652#" "m3_883604_514271#" 1.15729
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" -28.6238
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.656064
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 2.06278
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.57472
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.21355
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" 2.36171
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.171921
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.77882
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 0.862005
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 1.32367
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 46.6749
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 28.8908
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 49.2469
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.542324
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0112653
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.20397
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/default10" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 6.46643
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 22.4677
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 57.4369
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 22.5074
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 2.14233
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 15.8651
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default9" 0.852127
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/out[9]" 7.8208
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 12.8604
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.35336
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/q" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[9]" 0.340249
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" 0.463214
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.3967
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.28229
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -241.17
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/default9" 1.91461
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_4/q" 2.02731
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 23.3646
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.02358
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -0.27187
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -0.622128
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 0.492741
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 1.61284
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -14.9399
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 57.4853
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 1.75949
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 12.0908
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.899355
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -57.8294
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -4.45327
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 1.86739
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_4/q" 2.76556
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.94659
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.19912
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -0.385571
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -8.21677
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -26.1953
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/q" 7.51855
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 4.73182
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0702103
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.04906
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/q" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -1005.02
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -1.37379
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -7.61979
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 5.61695
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.66454e-15
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/phi2" -0.123042
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 7.90105
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.85117
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -0.782919
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.66337
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 12.0566
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 2.98885
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -4.17664
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/phi2" -25.1612
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 33.8668
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.05093
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 8.2148
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default9" 0.106391
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.068001
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 4.92634
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -8.88178e-16
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 38.3758
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -60.4387
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -32.28
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -1.82149
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 12.3444
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/phi2" -1005.02
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.4376
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 38.1922
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0233023
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -6.77222
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 54.1596
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -0.0497896
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -8.84518
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.753958
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" -28.6238
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 9.95006
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -13.0259
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -1.95422
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -3.76776
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[8]" 0.340249
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -23.6356
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -0.928887
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/q" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0112653
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 2.67503
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -4.07549
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -970.1
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_3/q" 1.01552
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -2.40052
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -12.736
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -0.385571
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -0.24448
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 11.1479
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 16.0512
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/phi2" 28.8659
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.852127
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 2.32237
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/phi2" 1.91461
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 4.30105
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0626422
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0250191
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 8.15287
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.84396
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -60.6473
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 4.44089e-16
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -861.051
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_3/q" 3.05374
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 3.78582
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -5.5581
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -2.14515
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -11.0256
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 9.10862
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 46.4558
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -2.9962
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 1.23135
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 0.993744
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -34.1367
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 0.324139
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -0.179875
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/q" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 8.58994
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 7.07145
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0702103
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -1.08715
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.28156
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -32.938
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.49235
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -4.63152
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 17.7067
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 64.8768
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -4.5536
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 106.898
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 6.67789
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 18.5436
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -2.90689
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.333884
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" -28.6238
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -0.933752
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.71626
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 6.9734
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.0506585
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.16232
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/q" -7.0367
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" -1.96139
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -1.85832
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -3.83589
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/default8" -32.6591
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_4/phi2" 19.2102
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -0.460888
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 9.97751
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_4/phi2" 9.47832
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 18.6198
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 8.30662
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default8" 0.107839
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_4/phi2" -386.94
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.130643
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -4.41537
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -307.267
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 16.2506
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -6.36237
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 4.1021
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 16.3402
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -2.1865
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -8.93564
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 10.0558
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -3.86679
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -1.10784
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 0.52497
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -0.25194
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.171921
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.0376979
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -14.3278
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.43139
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0112653
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/phi2" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 0.117543
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 114.61
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.133774
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -33.554
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[7]" 0.340249
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 11.2486
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -24.7985
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.96955
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -0.460888
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/en" -19.6028
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 1.91461
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 21.1904
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -5.46204
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/q" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.141591
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/out[7]" 1.25324
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.852127
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 10.8694
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 13.2384
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/phi2" -586.483
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.67802
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.05995
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 1.39389
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.3967
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -7.87431
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" -0.782919
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/en" -58.1004
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.60931
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -4.45327
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 2.76556
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/default7" -2.66454e-15
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/phi2" -2.88601
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -7.61979
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/phi2" -1041.23
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 17.4547
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -2.22045e-16
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.0702103
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 5.91144
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" -0.313276
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.3783
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.536412
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.700856
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 12.0514
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/default7" -29.8588
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/out[7]" -3.00654
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 8.86305
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 4.5571
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -2.94844
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 37.464
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -32.28
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 52.9063
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -0.0497896
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -13.0259
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 36.2147
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.88372
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" -28.6238
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -8.56147
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -4.17664
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 31.9075
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 10.7517
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 1.78169
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -6.7681
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.753958
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 3.00265
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.20121
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 13.9865
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/phi2" -1005.02
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -60.4387
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/phi2" -25.1612
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 5.41053
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0324117
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" -0.0722945
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_1/q" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -2.5804
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/default7" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 8.15287
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -4.07549
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 5.14081
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 14.4092
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -23.9097
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 28.8659
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.247393
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -0.24448
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -13.257
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 2.0988
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -970.268
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default7" 0.788758
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -0.928887
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/q" 1.01552
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.0982315
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -2.78329
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/default7" 1.91461
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 3.08036
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[6]" 0.283998
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 9.61359
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 2.59161
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0250191
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -0.385571
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.182244
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.0112653
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/default7" 4.44089e-16
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -60.6473
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -3.85199
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 6.3451
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" -0.162579
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/q" 45.8975
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 7.94872
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -31.8897
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.84276
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.23135
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/en" -36.3794
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_2/phi2" 3.05374
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/q" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 7.64769
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0633695
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 8.46163
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/phi2" -884.353
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/default6" 0.725525
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/default6" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.0670199
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/out[6]" -2.14515
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 5.32017
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.993744
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 4.13436
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/default6" 5.49803
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_2/phi2" -8.34774
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0562509
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -5.44684
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.47832
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 102.004
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -386.94
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.66468
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -5.71867
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" -30.8166
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -7.0367
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -3.83589
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -0.0506585
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.524344
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.1737
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" -0.933752
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.29062
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.85832
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 6.07596
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -4.5536
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/default6" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/default6" -1.96139
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.30662
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/default6" 16.329
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" -0.460888
cap "SRegister_10$2_4/Register_unitcell$3_1/VSSd" "SRegister_10$2_4/default6" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.00319036
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 18.6198
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default6" 18.5436
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/default6" 0.783534
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -0.445143
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" -0.0172957
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 10.5279
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 54.9562
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 7.8378
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -12.9652
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 119.503
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -299.368
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 16.3402
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -4.18584
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 6.29725
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -0.25194
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -1.03662
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 3.9018
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" -33.554
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -8.40914
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -2.4287
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 17.991
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 0.229615
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 1.43139
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -4.02022
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.0112653
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -7.47858
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -0.0712183
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 1.91461
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -24.6611
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0644902
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.371121
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -0.460888
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 11.7335
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.852127
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 21.308
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -5.94401
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.86792
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/phi2" -544.261
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.5686
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 5.43654
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 1.39389
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 14.7959
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 11.7735
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/en" -18.6483
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/out[5]" 1.25324
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.911
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" -0.782919
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -7.53186
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.40817
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_9/q" 2.76556
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/en" -58.1747
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.10588
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/default5" -30.1511
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 4.80514
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -7.28734
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/q" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 8.86305
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/phi2" -1056.71
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.0702103
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/default5" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.700856
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -4.45327
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 12.0514
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.91508
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/out[5]" -3.00654
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/q" 16.4182
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 15.6285
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 33.7896
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.45271
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_1/phi2" -25.1612
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/default5" -32.28
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -4.17664
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 34.0536
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.0497896
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.753958
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 29.9482
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.332452
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.2038
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" -0.385571
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/q" -13.0259
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.45849
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" -6.38453
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -60.4387
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/phi2" -1005.02
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 10.1745
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.84003
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -8.56147
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -3.48485
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 6.51683
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" -28.6238
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 51.876
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0250191
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.06506
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/default5" 1.91461
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" -28.4152
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.207168
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -13.7781
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_8/q" 1.01552
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/q" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 3.44153
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 10.0196
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 7.2969
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/default5" 8.88178e-16
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/phi2" -970.658
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" -0.24448
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" -3.8356
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/default5" -24.1837
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.130643
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -0.385571
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.0112653
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/en" -60.6473
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -2.92286
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 12.7672
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/q" 5.98057
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.92059
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.702204
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 8.15287
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -3.18024
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -4.07549
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.824642
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.607479
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" -0.928887
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 28.8659
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/Register_unitcell$3_9/phi2" 3.05374
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 1.47387
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -5.14305
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 7.68143
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/q" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/phi2" -5.66987
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.149923
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.67725
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.42784
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.993744
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[4]" 0.133081
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" -0.0657236
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 7.63686
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 6.92638
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/en" -38.6222
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 5.77638
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 45.3392
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -31.3104
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_9/phi2" -907.656
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 1.23135
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/out[4]" -2.14515
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.0609582
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 7.29333
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -2.42248
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 97.1105
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -0.748937
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -386.94
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.5436
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" -28.6238
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.85373
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 8.88178e-16
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 8.86014
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -5.71867
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -1.85832
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -0.933752
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -3.84796
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -7.0367
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 2.99015
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.36672
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -4.53895
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -0.460888
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -33.239
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00925205
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.45892
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.30662
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/phi2" -1.96139
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_9/phi2" 4.19359
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -0.114152
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 18.6198
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/phi2" 9.47832
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -0.0506585
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 19.05
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.11022e-16
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.332427
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 42.5619
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -9.29852
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -4.17366
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -2.67091
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 16.3402
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -0.593486
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.01465
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/phi2" 0.421531
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.70878
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" -0.25194
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -4.0628
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -11.6026
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.57793
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/phi2" 1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/phi2" 1.43139
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -288.994
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -7.47283
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 124.397
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -33.7439
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0112653
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/phi2" 18.9158
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 5.15587
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[3]" 0.340249
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/q" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -6.04814
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 21.308
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -0.460888
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/phi2" 12.5977
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -17.6938
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.5686
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -4.0857
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -24.0124
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 16.3535
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -0.494162
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/q" 1.39389
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_8/phi2" 1.91461
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/out[3]" 1.25324
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -502.039
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.852127
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 11.7735
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -0.514355
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0702103
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 15.3817
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -6.16078
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/q" 2.76556
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 2.1545
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -1072.19
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/q" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 16.9146
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 1.27307
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/phi2" -1.32575
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -30.9547
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 8.86305
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 3.64031
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -58.2491
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/out[3]" -3.00654
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/default3" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -7.1894
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 0.700856
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" -0.782919
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 12.0514
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -4.45327
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.96832
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.45747
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 17.2705
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -1.45901
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/default3" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -0.385571
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" -28.6238
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/default3" -32.28
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -4.17664
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 7.68166
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -3.48485
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 31.8925
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 50.8457
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -8.56147
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.753958
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" -6.1929
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -60.4387
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 8.30662
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 32.6381
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default3" 0.107839
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 1.20608
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_8/phi2" 27.9889
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 0.786229
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -13.0259
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/phi2" -1005.02
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" -25.1612
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" -0.0497896
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[2]" 0.130337
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -24.4577
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -3.92414
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 1.97918
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -4.07549
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -0.928887
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -971.048
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/q" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/q" 1.01552
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0250191
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -3.26531
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 11.171
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -0.24448
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -0.385571
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" -28.4152
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.615651
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 11.1252
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 3.58707
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -14.2991
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/phi2" 1.91461
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/phi2" 28.8659
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 6.63548
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.130643
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/phi2" 1.0308
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 8.15287
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/en" -60.6473
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 6.82032
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 8.88178e-16
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 5.07549
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.0112653
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -3.57719
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/q" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -40.8649
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.23135
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.236476
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -30.8815
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -4.88507
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/q" 3.05374
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 7.7673
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 3.99814
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.03559
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0609582
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 7.4184
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.993744
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 2.15556
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 8.29828
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.76718
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -930.959
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.14678
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[2]" 0.209912
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 44.7809
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.99201
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/out[2]" -2.14515
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -7.0367
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default2" 0.107839
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 18.6198
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -1.85832
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -1.00692
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 33.4921
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -5.71867
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -0.179875
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" -28.6238
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 11.7884
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 2.13479
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" -1.96139
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.0506585
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 92.2168
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 18.5436
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -4.33619
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00925205
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -4.37033
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.77255
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -0.933752
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/default2" -32.5987
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.98507
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -386.94
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/phi2" 9.47832
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 7.55504
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 1.26388
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -2.18027
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" -0.460888
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.14051
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 19.4871
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/default2" 1.11022e-16
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 8.30662
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.91311
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 3.52046
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.43139
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.718
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 18.4809
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -3.93976
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -4.32709
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/en" -10.2401
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 16.0675
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.759349
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.183273
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -34.3843
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -281.946
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -0.15035
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.28156
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -7.0367
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" -0.169272
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 129.291
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.00535103
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -10.6755
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.85861
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.613448
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.617203
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.272754
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -6.08546
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[1]" 0.340249
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/Register_unitcell$3_0/phi1" -459.817
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" -0.957491
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.77556e-17
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/en" 0.0644902
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.735561
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -4.8033
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 11.7735
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" -0.460888
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.401322
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/phi2" 1.91461
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/Register_unitcell$3_6/q" 1.39389
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/out[1]" 1.25324
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 4.87519
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.4619
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.852127
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/en" -16.7393
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 21.308
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.5686
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" -0.0826679
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/phi1" -23.5817
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/q" 17.911
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/en" 0.0059143
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/phi1" -6.84694
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_0/phi2" 2.76556
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/en" 0.0702103
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 1.72338
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.356736
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 14.3452
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.31306
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/default1" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_0/phi1" -5.60407
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/phi2" -0.545617
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/phi2" -1087.66
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 3.46618
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0589094
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 17.4009
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" -4.45327
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/out[1]" -3.00654
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" -0.782919
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.700856
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/en" -58.3234
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 12.0514
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 8.93535
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.11932
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.28156
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/default1" -31.5403
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -3.48485
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_6/en" 0.00558089
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 31.4159
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/VDDd" 18.1868
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -8.56147
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/VSSd" -1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0308942
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/VDDd" -28.6238
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_0/phi2" 26.0296
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_6/en" 0.753958
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.88859
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/VDDd" 29.7315
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" -0.385571
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/VDDd" -25.1612
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/q" -13.0259
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/VSSd" -31.966
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.96832
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -4.17664
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0722945
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/VDDd" 8.30662
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" -0.0497896
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -2.01572
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/VDDd" 0.0102214
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/VSSd" 0.107839
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 7.85579
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 49.8154
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/phi2" -1005.02
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/en" -60.4387
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/VDDd" -6.02855
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.27134
cap "SRegister_10$2_4/d" "SRegister_10$2_4/phi1" 7.69684
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0644902
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -4.07549
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" -0.24448
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/VSSd" -24.8727
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/phi2" -971.439
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.89331
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/phi1" -7.85757
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/phi1" -0.928887
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 12.3933
cap "SRegister_10$2_4/d" "SRegister_10$2_4/phi2" 1.01552
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/d" 0.735561
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -14.8202
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/phi2" 1.91461
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.529098
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 5.97405
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/VSSd" -28.4152
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/phi2" 28.8659
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 9.50817
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/phi2" 1.0308
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 4.34241
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/phi1" -0.385571
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0112653
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/en" -60.6473
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -3.60777
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 8.15287
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 8.88178e-16
cap "SRegister_10$2_4/d" "SRegister_10$2_4/VDDd" 19.4403
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 5.05127
cap "SRegister_10$2_4/phi2" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0344325
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.32303
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/phi2" -792.87
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/en" -43.3006
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 5.16045
cap "SRegister_10$2_4/en" "SRegister_10$2_4/phi2" 0.0916843
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_4/d" 0.225969
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/VSSd" -3.27834
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 9.73643
cap "SRegister_10$2_4/d" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 4.66948
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/VDDd" 8.62377
cap "SRegister_10$2_4/phi2" "SRegister_10$2_4/VDDd" 38.4291
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.200664
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/d" 28.393
cap "SRegister_10$2_4/d" "SRegister_10$2_4/phi2" 17.2678
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/VSSd" -20.9518
cap "SRegister_10$2_4/d" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.558998
cap "SRegister_10$2_4/d" "SRegister_10$2_4/VSSd" 1.86806
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/en" -7.10543e-15
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/VDDd" -8.88178e-16
cap "qw_NOLclk$2_0/pfet$443_0/a_838_0#" "qw_NOLclk$2_0/VDDd" -21.7665
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/pfet$443_0/a_838_0#" 396.048
cap "qw_NOLclk$2_0/pfet$443_0/a_838_0#" "m1_950816_515042#" 132.129
cap "qw_NOLclk$2_0/pfet$443_0/a_838_0#" "m1_950816_513481#" 131.732
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/VDDd" 267.692
cap "m1_950816_515042#" "qw_NOLclk$2_0/VDDd" 22.8403
cap "m1_950816_513481#" "qw_NOLclk$2_0/VDDd" 20.7925
cap "qw_NOLclk$2_0/pfet$443_2/a_838_0#" "qw_NOLclk$2_0/VDDd" -3.68355
cap "qw_NOLclk$2_0/VSSd" "m1_950816_515042#" -18.8256
cap "qw_NOLclk$2_0/VSSd" "m1_950816_513481#" -11.1309
cap "m1_950816_515042#" "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" 11.6826
cap "m1_950816_513481#" "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" 48.3407
cap "qw_NOLclk$2_0/pfet$443_0/a_838_0#" "qw_NOLclk$2_0/VSSd" 41.738
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/pfet$443_2/a_838_0#" 327.919
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" 32.8542
cap "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" "m1_950816_515042#" 25.3767
cap "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" "m1_950816_513481#" 1.54075
cap "qw_NOLclk$2_0/VSSd" "m1_950816_515042#" 15.8466
cap "qw_NOLclk$2_0/VSSd" "m1_950816_513481#" 10.6267
cap "qw_NOLclk$2_0/pfet$443_0/a_838_0#" "qw_NOLclk$2_0/pfet$443_2/a_838_0#" -5.50593
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/VDDd" 17.9358
cap "qw_NOLclk$2_0/pfet$443_0/a_838_0#" "m1_950816_515042#" 5.29705
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" 32.9241
cap "qw_NOLclk$2_0/pfet$443_0/a_838_0#" "m1_950816_513481#" 22.307
cap "m1_950816_515042#" "qw_NOLclk$2_0/pfet$443_2/a_838_0#" 142.748
cap "qw_NOLclk$2_0/pfet$443_2/a_838_0#" "m1_950816_513481#" 117.937
cap "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 18.455
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/PHI_2" 113.723
cap "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" "qw_NOLclk$2_0/PHI_2" 25.4632
cap "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" "qw_NOLclk$2_0/PHI_2" 10.0583
cap "qw_NOLclk$2_0/PHI_1" "qw_NOLclk$2_0/VSSd" 67.6977
cap "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" "qw_NOLclk$2_0/PHI_1" 1.54655
cap "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" "qw_NOLclk$2_0/PHI_1" 0.00579956
cap "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" "qw_NOLclk$2_0/PHI_2" 12.6292
cap "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" "qw_NOLclk$2_0/PHI_2" 2.4894
cap "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 58.2021
cap "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" "qw_NOLclk$2_0/PHI_2" 0.8342
cap "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" "qw_NOLclk$2_0/VSSd" -7.76492
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" 1.47352
cap "qw_NOLclk$2_0/PHI_1" "qw_NOLclk$2_0/pfet$443_0/a_38_n136#" 1.34285
cap "qw_NOLclk$2_0/PHI_1" "qw_NOLclk$2_0/VSSd" 38.3347
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" -0.104932
cap "qw_NOLclk$2_0/pfet$444_0/a_38_n136#" "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" -0.648132
cap "qw_NOLclk$2_0/pfet$443_1/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 35.0996
cap "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" "qw_NOLclk$2_0/PHI_2" 64.7789
cap "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" "qw_NOLclk$2_0/PHI_2" 1.79247
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/PHI_1" 3.94099
cap "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" "qw_NOLclk$2_0/PHI_1" 0.0776693
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" 9.32699
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/nfet$471_2/a_138_0#" 0.757455
cap "qw_NOLclk$2_0/pfet$444_0/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 13.6847
cap "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" -0.309429
cap "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" "qw_NOLclk$2_0/PHI_2" 0.16247
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/VSSd" 143.51
cap "qw_NOLclk$2_0/pfet$445_1/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 3.41524
cap "SCHMITT$4_0/VSS" "qw_NOLclk$2_0/pfet$444_0/a_38_n136#" 0.169618
cap "qw_NOLclk$2_0/pfet$445_1/a_38_n136#" "qw_NOLclk$2_0/pfet$442_0/a_438_0#" -0.267781
cap "SCHMITT$4_0/VSS" "qw_NOLclk$2_0/nfet$471_2/a_138_0#" -5.68434e-14
cap "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" -2.84217e-14
cap "qw_NOLclk$2_0/pfet$445_1/a_38_n136#" "qw_NOLclk$2_0/PHI_1" 0.977154
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/nfet$471_2/a_138_0#" 1.2155
cap "SCHMITT$4_0/VSS" "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" 42.5874
cap "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" "SCHMITT$4_0/OUT" 3.1406
cap "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" "SCHMITT$4_0/VDD" 1.28667
cap "SCHMITT$4_0/VSS" "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" 4.34834
cap "SCHMITT$4_0/VSS" "SCHMITT$4_0/OUT" 0.0327559
cap "SCHMITT$4_0/VSS" "qw_NOLclk$2_0/nfet$471_0/a_138_0#" 0.41773
cap "SCHMITT$4_0/VSS" "SCHMITT$4_0/VDD" -0.0652372
cap "SCHMITT$4_0/VDD" "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" 0.21778
cap "SCHMITT$4_0/VSS" "SCHMITT$4_0/IN" -0.637241
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/nfet$471_2/a_138_0#" 1.40024
cap "SCHMITT$4_0/OUT" "SCHMITT$4_0/pfet$441_0/a_n92_0#" 0.492018
cap "qw_NOLclk$2_0/VDDd" "SCHMITT$4_0/VSS" 1.50577
cap "SCHMITT$4_0/OUT" "SCHMITT$4_0/VSS" 106.525
cap "SCHMITT$4_0/OUT" "SCHMITT$4_0/IN" 0.197884
cap "SCHMITT$4_0/VSS" "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" 4.63778
cap "SCHMITT$4_0/VSS" "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" 29.1897
cap "SCHMITT$4_0/VSS" "SCHMITT$4_0/VDD" 67.941
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/nfet$471_1/a_242_n60#" 0.513085
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" 8.97334
cap "SCHMITT$4_0/OUT" "SCHMITT$4_0/VDD" 52.4651
cap "SCHMITT$4_0/VDD" "asc_hysteresis_buffer$9_2/vss" 0.699626
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 0.0493621
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/OUT" 15.0423
cap "SCHMITT$4_0/pfet$441_0/a_n92_0#" "asc_hysteresis_buffer$9_2/vss" 2.85708
cap "SCHMITT$4_0/pfet$441_0/a_n92_0#" "SCHMITT$4_0/OUT" 0.757893
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/pfet$444_1/a_38_n136#" 0.00154475
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_0/pfet$438_0/a_1362_0#" 0.0037554
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/IN" 4.99385
cap "SCHMITT$4_0/IN" "SCHMITT$4_0/pfet$441_0/a_n92_0#" 0.109494
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_0/vdd" 0.428564
cap "SCHMITT$4_0/OUT" "asc_hysteresis_buffer$9_2/vss" 1.77063
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/pfet$441_0/a_n92_0#" 17.7557
cap "SCHMITT$4_0/pfet$441_0/a_n92_0#" "asc_hysteresis_buffer$9_0/vdd" 0.545306
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_2/vss" 10.3192
cap "SCHMITT$4_0/IN" "SCHMITT$4_0/OUT" -0.041297
cap "asc_hysteresis_buffer$9_2/vss" "SCHMITT$4_0/IN" 150.492
cap "SCHMITT$4_0/VDD" "asc_hysteresis_buffer$9_0/vdd" 1.67212
cap "asc_hysteresis_buffer$9_0/pfet$438_0/a_546_0#" "SCHMITT$4_0/IN" 0.342266
cap "asc_hysteresis_buffer$9_0/pfet$438_0/a_954_0#" "SCHMITT$4_0/IN" 0.728357
cap "SCHMITT$4_0/VDD" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 0.784628
cap "asc_hysteresis_buffer$9_2/vss" "SCHMITT$4_0/VDD" 0.115583
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/IN" 234.512
cap "asc_hysteresis_buffer$9_0/pfet$438_0/a_138_0#" "SCHMITT$4_0/IN" 0.192073
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_0/vdd" 45.9705
cap "asc_hysteresis_buffer$9_0/pfet$438_0/a_1362_0#" "SCHMITT$4_0/IN" 2.27696
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 0.180234
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 100.204
cap "SCHMITT$4_0/IN" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 3.50003
cap "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_0/nfet$464_0/a_1466_n60#" 0.790996
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" 1.26753
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.65475
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.3642
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "m1_957072_503439#" -3.55271e-15
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.138544
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" 0.4948
cap "m3_882794_514271#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" 7.10543e-15
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" 2.69513
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[10]" 23.8117
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.46881
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "m3_882794_514271#" 2.42388
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.61507
cap "m3_883604_514271#" "SRegister_10$2_4/q" 4.73231
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.533136
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/q" 36.7668
cap "m3_882794_514271#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.80874
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 86.4801
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/q" 25.7129
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.161601
cap "SRegister_10$2_4/default10" "m3_882794_514271#" 3.36932
cap "m1_957072_503439#" "SRegister_10$2_4/out[10]" 3.60752
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 21.7914
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.23287
cap "m3_883604_514271#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.154212
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.026224
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "m1_957072_503439#" 9.52968
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/q" 1.02001
cap "m1_957072_503439#" "SRegister_10$2_4/q" 11.3525
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.52352
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 37.3552
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -3.30503
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[10]" 13.3956
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -1.49645
cap "m3_882794_514271#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 5.87691
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/q" 41.5605
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.58652
cap "SRegister_10$2_4/default10" "m3_883604_514271#" -0.678423
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/out[10]" -0.87949
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0462162
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 13.8908
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.825188
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/default10" -32.749
cap "m3_882794_514271#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.12402
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -1.96682
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "m1_957072_503439#" 12.0105
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/q" -39.2616
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "m3_882794_514271#" 1.63819
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.13214
cap "m3_882794_514271#" "SRegister_10$2_4/q" 49.5116
cap "SRegister_10$2_4/default10" "m1_957072_503439#" 1.46059
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.111344
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0600734
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/q" 0.134853
cap "m3_883604_514271#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.580234
cap "m3_882794_514271#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.15352
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/default10" 2.0335
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.2789
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.295167
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "m3_882794_514271#" 3.47228
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "m3_883604_514271#" 0.125254
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/q" -0.473479
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "m3_882794_514271#" 9.57598
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.406279
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default10" 3.61992
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/en" 1.62368
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "m3_882794_514271#" 1.08037
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "m3_882794_514271#" 5.46852
cap "SRegister_10$2_4/q" "SRegister_10$2_4/default10" 53.0318
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/default10" 43.0511
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 16.0186
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.364248
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_5/en" 64.0535
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.197115
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.884038
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default10" 7.66152
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "m3_882794_514271#" 27.8433
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.18182
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m3_882794_514271#" 1.62583
cap "SRegister_10$2_4/q" "m3_882794_514271#" 38.8104
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "m3_883604_514271#" 0.320727
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "m3_882794_514271#" 4.08318
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/default10" 1.03607
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.175014
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/en" 2.33719
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "m3_882794_514271#" 3.52822
cap "SRegister_10$2_4/default10" "m3_882794_514271#" -1.1551
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default10" -2.84217e-14
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.640804
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/q" 13.2042
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "m3_883604_514271#" 0.269436
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 9.60133
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" -1.3985
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/en" 20.2367
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "m3_882794_514271#" 0.0579871
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_5/en" 11.9633
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" -22.9605
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" -2.42048
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/default10" 6.33155
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default10" 64.7563
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_5/en" 2.46244
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "m3_882794_514271#" 0.825202
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "m3_883604_514271#" 0.0119721
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "m3_882794_514271#" 4.21646
cap "SRegister_10$2_4/q" "m3_883604_514271#" 6.96708
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0666211
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "m3_883604_514271#" 0.0222804
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.605144
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "m3_882794_514271#" 14.3181
cap "SRegister_10$2_4/default10" "m3_883604_514271#" -2.48586
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "m3_883604_514271#" 0.0154363
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "m3_882794_514271#" 13.9694
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 0.825977
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/default10" -0.513688
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/default10" 0.236003
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.235363
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/en" 1.80065
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "m3_882794_514271#" 0.405363
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default10" 0.38556
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 69.2113
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/en" 41.833
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/default10" 6.94165
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 6.79132
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 11.0807
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/default10" -0.294212
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 14.246
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/default10" 3.49159
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/out[9]" 9.16847
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "out[1]" 11.112
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 10.8924
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[9]" 4.73494
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/default10" 7.85742
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.95499
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.0951464
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.153127
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.0320208
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.206138
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_5/en" -0.709966
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.941508
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 65.9899
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default10" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 14.1756
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.478135
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 2.3237
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/default10" 0.619071
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_5/en" 6.64439
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[9]" 4.14221
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 4.44507
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 6.05379
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 48.4798
cap "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.222913
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.756432
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.69319
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/en" -0.427719
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" -63.0832
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.200166
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/default10" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.283296
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.479108
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.56892
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default10" 0.619643
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.358747
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[9]" 6.90612
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.979053
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 21.7732
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.22816
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" "SRegister_10$2_4/Register_unitcell$3_5/en" -0.718903
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 27.3978
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/en" 10.8505
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/en" -0.325945
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/phi2" -2.21671
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.01064
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_5/VDDd" 1.95569
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/out[9]" -3.3597
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.79434
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 1.65191
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.5158
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[9]" 49.4612
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/en" -4.01083
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 0.405363
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/en" 3.68428
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 7.94815
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_4/Register_unitcell$3_5/en" -0.181919
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default9" 2.53652
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0670558
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 97.8367
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/out[9]" 0.413719
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.311259
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/en" -16.2199
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[9]" 6.71546
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/en" -3.12987
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_5/en" -2.14158
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_5/en" 2.52713
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 3.94575
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 17.3049
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 79.3538
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/default9" 2.57465
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.362889
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.6076
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/q" 40.4824
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[9]" 5.4719
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_4/out[9]" 0.858313
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_5/en" 32.5925
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -5.60373
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/out[9]" 2.57531
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/en" 2.43731
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[9]" 8.9005
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/default9" -2.21671
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/out[9]" 25.2679
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_4/q" 75.995
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 1.34535
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.287965
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -33.5316
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.4701
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/q" 6.56358
cap "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_5/en" -0.505446
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 15.0712
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.22273
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_5/en" -2.48546
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.825202
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.397353
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_5/en" 25.8956
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[9]" -0.540132
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.764294
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.6479
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/out[9]" 0.0203671
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 10.764
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.18309
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[9]" 16.2359
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.37126
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 12.3171
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/default9" 9.68119
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_5/en" -22.851
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.389834
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.137561
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.55271e-15
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[9]" -2.55323
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/en" 1.76201
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.162993
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.57062
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_5/en" 3.93729
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/out[9]" -23.1311
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/default9" 3.40037
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 15.3775
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.290857
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_5/en" 6.71758
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/out[9]" 1.74466
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.08053
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0170378
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.52568
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_5/phi2" -2.21671
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 77.4824
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_5/en" 1.06823
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205506
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_5/en" -57.9265
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 0.405363
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 0.987578
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[9]" 16.2667
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 7.84206
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.38336
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 9.57749
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -48.7056
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/en" 8.20887
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_4/out[9]" -0.403495
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 4.43457
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/out[9]" 1.1486
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.39421
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.32755
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[9]" 37.0155
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.869447
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.738766
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/en" 3.20103
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.860053
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.5877
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.027952
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 1.06921
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 1.97691
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.462718
cap "out[1]" "SRegister_10$2_4/default9" 0.00201585
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "out[1]" 1.22287
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/default9" -0.827827
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_4/en" -1.13489
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/default9" 6.12002
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 5.20343
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_4/en" -0.832942
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.154863
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/default9" 0.27956
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 0.0978022
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default9" 3.58243
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_4/en" -5.87472
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" -40.0964
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 9.16171
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 0.0579871
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/en" 15.3763
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default9" 68.296
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 22.3889
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 0.197115
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_4/en" -0.835882
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 3.94438
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/default9" 43.2319
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/default9" 5.40865
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/en" 4.92223
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_5/phi1" -54.0331
cap "out[8]" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 0.134403
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 0.3532
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default9" 0.386212
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.186473
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default9" 8.40392
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_4/en" 4.44747
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 9.91556
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 1.06862
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/default9" 1.03661
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 0.144962
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 0.901652
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.088566
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 47.386
cap "SRegister_10$2_4/Register_unitcell$3_5/phi1" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 6.63343
cap "SRegister_10$2_4/Register_unitcell$3_5/phi2" "SRegister_10$2_4/default9" -2.73926
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_5/phi2" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_4/q" "SRegister_10$2_4/default9" 55.9357
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/phi1" 14.7041
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -3.16947
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/en" -1.13959
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" 0.0964078
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/default9" -29.5301
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/out[8]" 1.25634
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 1.83054
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/VDDd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.549502
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/out[8]" 19.7053
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -50.6818
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.150472
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[8]" 19.2134
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_3/q" -1.20288
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/en" 30.8363
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 0.405363
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_4/en" -2.5574
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.26884
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -5.33091
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 3.94575
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 7.48629
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_3/q" 42.3245
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/out[8]" 17.4011
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/en" 13.5734
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 10.9791
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 4.95499
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_3/q" 17.1941
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[8]" 104.743
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -19.0604
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.324245
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0779513
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_4/Register_unitcell$3_4/en" -0.595913
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.27896
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/en" -1.1545
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 37.5145
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_4/en" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 2.82008
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.112174
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 0.283296
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[8]" 10.2068
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 4.44507
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 39.4121
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/q" 1.29882
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[8]" 0.974495
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default9" 0.317066
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/out[8]" -2.59099
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.4811
cap "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/en" -2.2578
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/out[8]" 41.8295
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.42899
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/default9" -2.21671
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/en" -12.5958
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 0.979053
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_4/en" -1.88162
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 3.38146
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.36331
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 7.88308
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/en" 6.43789
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 9.81227
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/phi2" 0.383271
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.15689
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_4/en" -2.344
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[8]" 25.1364
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/en" -1.8643
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 11.6574
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/default8" -0.0662268
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/en" -11.3358
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[8]" -2.55323
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.460455
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.72235
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -7.10543e-15
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_4/en" 0.533563
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/default8" -16.9499
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 0.65878
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_4/phi2" 0.00383609
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.63813
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/default8" 27.4955
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/default8" 2.01109
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/out[8]" 2.23602
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[8]" 25.8743
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.80084e-17
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.307564
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/default8" 32.9693
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/out[8]" 35.4152
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_4/en" -13.3154
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/en" 0.999674
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_4/phi2" -2.82718
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 3.45311
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/phi2" -0.768708
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.60446
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.403495
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 192.59
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 0.013246
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.413719
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_4/en" -35.5186
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_4/en" -1.36883
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -3.00644
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_4/en" 4.78618
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/Register_unitcell$3_4/en" 8.37718
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default8" 0.0224759
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.431147
cap "SRegister_10$2_4/Register_unitcell$3_3/q" "SRegister_10$2_4/Register_unitcell$3_4/phi2" 2.83693
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[8]" 52.4856
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.227686
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/out[8]" 0.0203671
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_4/en" 0.860053
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default8" 2.21946
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.87565
cap "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[8]" 5.74096
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -50.0147
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 29.5664
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/en" 6.68733
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.141456
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 9.56277
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 6.49363
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/q" 1.92777
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/out[8]" -0.832883
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" -2.42048
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/default8" -29.4653
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.49551
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 1.02303
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/default8" 7.00172
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -3.81338
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.50277
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.10648
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 5.12438
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default8" 3.61992
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.149608
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0637689
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_3/en" 2.55619
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/q" 36.767
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 4.19762
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/out[8]" 0.921553
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 4.83624
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.07044
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_3/q" -0.473479
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.20421
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 18.384
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/default8" 43.0511
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.93139
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 29.6387
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.963222
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 4.7567
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.615115
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.175014
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.974332
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.15643
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default8" -2.84217e-14
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/default8" -3.63062
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_3/en" 25.362
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_4/phi1" -2.80136
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.9696
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 8.86565
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/q" 55.922
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.5542
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" -1.3985
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default8" 7.66152
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.15685
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 80.3783
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_4/Register_unitcell$3_4/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.88978
cap "SRegister_10$2_4/Register_unitcell$3_4/phi2" "SRegister_10$2_4/Register_unitcell$3_3/q" 3.29538
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" -24.8753
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_4/phi1" 2.94564
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/default8" 0.236003
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.235363
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -2.77556e-16
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0915186
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.0320208
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 8.30491
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.941508
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 31.7237
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default8" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[7]" 4.14221
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 1.96927
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default8" 1.77636e-15
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.206138
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.315633
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.0906352
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/en" 16.2242
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.49159
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 6.42995
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_3/en" -3.3947
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/default8" 0.619071
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 88.5591
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 0.493072
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.19597
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.124248
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[7]" 6.90612
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.0309512
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default8" 0.619643
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.222913
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 6.1403
cap "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.95859
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.36331
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 0.817627
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 1.21377
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_3/en" -0.316745
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" -63.0832
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 0.134403
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 14.4567
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/en" -2.87828
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.35279
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_3/VDDd" 1.29356
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.872
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/default8" 7.46495
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "out[1]" 9.57228
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/default8" -23.005
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/out[7]" 9.16847
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 41.0058
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.07644
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/default8" -3.02528
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.16325
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_3/en" 1.89221
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 4.86871
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/en" -0.486874
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 25.2679
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.81458
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_3/en" 2.1924
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 5.74556
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/en" -10.5515
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.79983
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 28.582
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[7]" 9.6076
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.427084
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 25.1052
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_2/q" 74.1067
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_3/en" -2.82442
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 15.0712
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.413719
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 38.1434
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_3/en" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/q" 205.05
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.187798
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[7]" 5.4719
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/q" 2.81532
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/phi2" -2.16864
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.973387
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[7]" 15.4701
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_2/q" 39.1432
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "out[1]" 5.22398
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.683304
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/en" 8.81133
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 0.116049
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -32.4191
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -3.02528
cap "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 0.50277
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 14.0827
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[7]" 8.9005
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/q" 6.81213
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -3.48326
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[7]" 97.8367
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.53652
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/out[7]" -3.97847
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/en" 32.5925
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 5.35145
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.51689
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.71758
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.0289
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.3553
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.54103
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/default7" -2.29237
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_3/en" 4.35897
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/out[7]" 0.0203671
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/default7" 11.0202
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[7]" 16.2359
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/out[7]" 1.06823
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.825202
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.987578
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 12.1901
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.895922
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.15578
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/default7" -23.1315
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 12.3171
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_3/en" -57.9265
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.52568
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.22694
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.3775
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.451
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_3/phi2" 9.46265
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/default7" 7.75233
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default7" 0.0224759
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -49.8051
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.860053
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.329357
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 16.2667
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.85886
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.403495
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.690073
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/out[7]" 3.63298
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_3/en" -2.48546
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.738766
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 25.8956
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.38336
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.3985
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_3/phi1" 101.945
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/default7" 0.855347
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/default7" -22.2371
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.97281
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/out[7]" 1.65212
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[7]" 37.0155
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.248002
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 11.002
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.2688
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.276778
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.162993
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 3.36737
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.13489
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_2/q" 0.114844
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.06862
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.95224
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/default7" -0.832883
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 0.0990184
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/en" -54.0331
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 46.2641
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/default7" -29.576
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 0.0978022
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.44839
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default7" 3.61992
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 0.144962
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/default7" 5.24919
cap "out[6]" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 0.134403
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 5.20343
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.8162
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.9694
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 0.197115
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 6.96495
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 0.333261
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default7" 0.38556
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 6.18461
cap "SRegister_10$2_4/Register_unitcell$3_3/phi2" "SRegister_10$2_4/default7" -2.74917
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0579871
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" -40.1414
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0964078
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/default7" 1.03607
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.14637
cap "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.2262
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/q" 22.0152
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/en" 1.11345
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0760055
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.13959
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.935403
cap "SRegister_10$2_4/Register_unitcell$3_2/q" "SRegister_10$2_4/default7" 55.922
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -0.746544
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.94438
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.901652
cap "SRegister_10$2_4/Register_unitcell$3_3/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.06921
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default7" -2.17604e-14
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/default7" 0.236003
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.41055
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 0.405363
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 17.4011
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.36331
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 3.51678
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/phi2" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.287965
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/default7" 15.365
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/default7" 6.96326
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/out[6]" 41.8295
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_2/phi2" 0.479108
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -20.4471
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 40.9829
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.96399
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[6]" 10.2068
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 10.9791
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0478908
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 3.4811
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" -2.25502
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_2/en" -2.27443
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0779513
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 0.16575
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/default7" -13.392
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.213329
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.26884
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 34.4498
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/default7" 3.49159
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.97096
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.29882
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 3.2689
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 4.44507
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[6]" 19.2134
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/phi2" -2.14258
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default7" -7.10543e-15
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -1.32469
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_2/en" -1.01676
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.283296
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/en" -50.6818
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 1.2611
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.941508
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 32.2861
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default7" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/out[6]" 1.58039
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/en" -2.5574
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.67495
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/default7" -2.21671
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 0.979053
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.820152
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/default7" 16.7347
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "out[1]" 13.6828
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/phi2" 0.220183
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[6]" 104.743
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 1.53931
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.114634
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/default7" 2.57465
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.82099
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/VDDd" 0.078514
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.95499
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.595913
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/default7" 28.582
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default7" 2.13163e-14
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/out[6]" -4.40821
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/en" -0.970092
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/out[6]" 35.1148
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.999674
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.56006
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 10.1035
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 34.9353
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -13.6607
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_2/en" -10.4901
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 0.460455
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 52.4856
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/en" -2.27588
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -2.79484
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 193.468
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 1.31332
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/default6" -48.628
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default6" 3.05993
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default6" 0.343401
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/q" 42.6249
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/default6" 6.02992
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 6.99797
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/q" 2.56831
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.777355
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/out[6]" -1.21712
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/default6" 11.2877
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/default6" 29.1582
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/out[6]" 0.0203671
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.9005
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 0.389691
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/default6" 0.111344
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_2/en" 4.31036
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.413719
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.01109
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_2/en" -0.154564
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.45675
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 0.227686
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/en" -1.26238
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_2/en" -12.4659
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 25.8743
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 1.08776
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/en" 5.54362
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 1.80084e-17
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_2/en" -2.04872
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_2/en" -37.7236
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/default6" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_2/phi1" 3.45311
cap "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.994918
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 27.6512
cap "SRegister_10$2_4/Register_unitcell$3_1/q" "SRegister_10$2_4/Register_unitcell$3_2/en" 8.19105
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" -0.657204
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.209574
cap "SRegister_10$2_4/Register_unitcell$3_1/VSSd" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -22.6583
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.9817
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.63492
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 5.43242
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.0414565
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.0826974
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/q" 4.90471
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/q" 3.564
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 75.3193
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/default6" 0.0859757
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.235363
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.71176
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -2.77556e-16
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.040954
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/default6" 31.6782
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.503617
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -7.35659
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.85303
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.7476
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.32971
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0637689
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/out[6]" 0.921553
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/q" 38.1727
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 1.02303
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_1/VSSd" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.84217e-14
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.05529
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.94564
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 4.8682
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.762831
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.2633
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.49551
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.371751
cap "SRegister_10$2_4/Register_unitcell$3_1/VSSd" "SRegister_10$2_4/default6" -62.8313
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.663774
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.40722
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" -3.02528
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.672286
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.80136
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 32.1476
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.26326e-14
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.987578
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 10.588
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 25.8826
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.50277
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.175014
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 4.7567
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.88978
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.20421
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 13.4665
cap "SRegister_10$2_4/Register_unitcell$3_2/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 10.4479
cap "SRegister_10$2_4/Register_unitcell$3_2/phi2" "SRegister_10$2_4/default6" 0.0528355
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.74521
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 0.0386831
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default6" 0.206138
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_1/en" 2.03998
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 6.42995
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.59347
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/out[5]" 9.16847
cap "SRegister_10$2_4/Register_unitcell$3_1/VSSd" "SRegister_10$2_4/default6" -63.0832
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/en" 14.4493
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.22546
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 1.08454
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default6" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_1/en" -3.3947
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.315633
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/default6" 0.222913
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 93.6181
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 1.13574
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.66838
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" 0.619071
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/phi2" -0.273908
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/en" 8.03258
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" 7.46495
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[5]" 4.14221
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.45381
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.82951
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 12.191
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/default6" 0.624363
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.85394
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" -23.005
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default6" 0.197645
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" -3.02528
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.36331
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/default6" 0.134403
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.21466
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" -5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/default6" 9.38838
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 38.3654
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/default6" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.50785
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/default6" 29.4236
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/VSSd" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/default6" 0.156162
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 195.02
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 12.236
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_1/en" -3.51603
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/out[5]" 32.5925
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/out[5]" 25.2679
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/en" 6.76368
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_1/en" -2.79983
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[5]" 15.4701
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 7.13439
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.458036
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/out[5]" 2.57531
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 0.0780278
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 14.9003
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/en" 11.3594
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[5]" 15.0712
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[5]" 28.8685
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -32.2217
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_1/phi2" -3.02528
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/en" 2.39365
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/phi2" -2.16864
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/en" -6.57165
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.52364
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[5]" 8.9005
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.287965
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 37.3141
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/out[5]" 72.2184
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/out[5]" -3.97847
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 21.9087
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[5]" 104.743
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 5.74556
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 0.50277
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.1505
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.413719
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.498586
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[5]" 5.4719
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/en" -3.80001
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.90359
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.191801
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.61056
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[5]" 9.6076
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 0.168885
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[5]" 6.71546
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 12.1901
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 9.0339
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.118073
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.51689
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.15578
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/default5" -23.1315
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.8171
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.03085
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/default5" -2.32471
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.825202
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/out[5]" 1.65212
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/default5" 2.01109
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[5]" 37.0155
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.895922
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/default5" 12.8493
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.52568
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 24.8411
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.38336
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.48546
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.403495
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 109.876
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 14.9208
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.89093
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/default5" 10.5314
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default5" 0.0224759
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[5]" 16.2359
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/out[5]" 1.06823
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.48573
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/out[5]" 0.0203671
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.695288
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_4/Register_unitcell$3_1/phi2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.154028
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.4701
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.71758
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 20.2769
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/en" 4.78065
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.46664
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/default5" 0.125204
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/default5" -21.6863
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.860053
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.248002
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.51169
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.07367
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[5]" 16.2667
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.958437
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 5.35145
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_1/en" -57.9265
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/out[5]" 5.52131
cap "SRegister_10$2_4/Register_unitcell$3_1/phi1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 11.8087
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -50.0024
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.43789
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.0754535
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 16.6052
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.468687
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 1.27478
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_9/en" -1.13489
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.315019
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 23.2462
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.0964078
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/default5" -29.6104
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.87651
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.7364
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 5.20343
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.197115
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 13.9694
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 1.06862
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68675
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" -40.1414
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 5.52897
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "out[4]" 0.134403
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.216658
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.05447
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/default5" 1.03607
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/en" -0.684098
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 43.1367
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 0.543596
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default5" 3.5083e-14
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 4.63482
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default5" 0.38556
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.45674
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_1/phi1" -54.0331
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.138922
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 0.50844
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/default5" 43.0511
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 1.05474
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 5.85333
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_1/phi2" -2.74917
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.18307
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/en" 6.68733
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 0.0579871
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/default5" 0.236003
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.0978022
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/default5" 55.922
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/default5" -0.832883
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 3.94438
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default5" 8.28116
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_1/phi2" 0.00896462
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 4.05744
cap "SRegister_10$2_4/Register_unitcell$3_9/q" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/en" 1.00402
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_1/phi1" 0.405363
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0291412
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.13053
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_9/en" 4.44839
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default5" 3.61992
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" 0.0194878
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/out[4]" 1.28838
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_9/en" -2.5574
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -3.4855
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/VDDd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.820152
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/out[4]" 13.7641
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/en" -0.478821
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 6.40985
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/out[4]" 27.9051
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[4]" 19.2134
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 31.385
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 4.95499
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0839913
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.287965
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/default5" 13.5359
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/en" 33.7359
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 4.44507
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.26884
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 12.0914
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default5" -1.42109e-14
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/en" -0.970092
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/out[4]" 17.4011
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 3.73434
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[4]" 104.743
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -21.8339
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.283296
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.979053
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 41.8503
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/out[4]" -1.69417
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.29882
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_4/Register_unitcell$3_9/en" -0.595913
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.82099
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 1.53931
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/default5" -2.21671
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default5" -7.10543e-15
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.164494
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/en" -2.0334
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/en" -1.79624
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/en" 13.7922
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.16575
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[4]" 10.2068
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 5.23373
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.49159
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.405363
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/out[4]" 0.238883
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.4811
cap "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/en" -2.24214
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/out[4]" 41.8295
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 10.9936
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 2.57144
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -50.6818
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.114634
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/default5" 2.57465
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/en" -14.0853
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/Register_unitcell$3_9/en" -0.830633
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.36331
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.63275
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.88289
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_9/en" -11.6003
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.343401
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.42109e-14
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 5.32016
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.31425
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.227686
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.9005
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[4]" -2.55323
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/q" 10.918
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 1.80084e-17
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[4]" 29.1309
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 3.45311
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/en" -9.69497
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.37917
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0689293
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.05674
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -47.2412
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 10.1035
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.460455
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 25.8743
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[4]" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_8/q" 2.29969
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 194.346
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_9/en" -1.15593
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/out[4]" -1.66553
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.390615
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/q" 49.8346
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.83015
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.04872
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.371773
cap "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 2.03309
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -39.9286
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.18748
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.53652
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.48722
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/q" 8.00493
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/default4" -2.76249
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/out[4]" 0.999674
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 28.1775
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 52.4856
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.33643
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.157535
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/q" 36.6275
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/out[4]" -11.0087
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.413719
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.49975
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.50277
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -3.12397
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/q" -0.473479
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.42048
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -29.4433
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 15.3775
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 4.7567
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.35615
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.20421
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.921553
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -2.77556e-16
cap "SRegister_10$2_4/Register_unitcell$3_8/q" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 39.5784
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.987578
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.175014
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 3.50843
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 10.588
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.10324
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default4" 2.84217e-14
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 25.8956
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 28.8659
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.43266
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 3.30202
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.84217e-14
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 70.2603
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.94564
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.45391
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/default4" 1.03607
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7788
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.36975
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0114981
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_9/phi1" -2.80136
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/default4" -3.63062
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/default4" 0.236003
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.235363
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.273613
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 1.16283
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0424147
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.545803
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.88743
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/q" 55.922
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 1.02303
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_8/q" 3.83262
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.3985
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 7.66152
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 4.40596
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 7.00172
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.14562
cap "SRegister_10$2_4/Register_unitcell$3_9/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 12.9586
cap "SRegister_10$2_4/Register_unitcell$3_9/phi2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.49551
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/default4" -0.832883
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" -24.8753
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.602567
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default4" 3.61992
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 6.47387
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 0.0637689
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_9/phi1" 7.94677
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 6.68733
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/q" 2.6671
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 13.5285
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 6.42995
cap "out[3]" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.134403
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.65253
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0197616
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.0681427
cap "out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.14221
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/en" 6.49288
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 0.650232
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default4" 0.619643
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.239837
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.49159
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 35.1071
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_8/en" 2.34515
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.6877
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/default4" -3.02528
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.85244
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.315633
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.0956226
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.83587
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default4" -5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.98397
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/default4" -23.005
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/phi2" -0.590044
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/default4" 7.67347
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.71166
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/phi2" 1.45629
cap "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.22836
cap "out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 98.6771
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" -63.0832
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.197115
cap "out[3]" "SRegister_10$2_4/default4" 0.619071
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/en" 12.6744
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.206138
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 27.8806
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default4" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.941508
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.15737
cap "out[3]" "SRegister_10$2_4/Register_unitcell$3_8/en" 9.16847
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 10.5954
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 10.9627
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -3.3947
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.30858
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_8/VDDd" 0.222913
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 8.3627
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.9005
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.287965
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 15.0712
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 0.50277
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 104.743
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.675559
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 16.2751
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 28.8685
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/phi2" -2.16864
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.593714
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 5.74556
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.3
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_8/en" -4.11981
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/out[3]" -3.97847
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_8/en" -3.80001
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.6076
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/out[3]" 70.33
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_8/en" -1.20779
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 184.991
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0547301
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.029
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/en" 13.0929
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_8/en" -2.79983
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -33.6085
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -3.02528
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.4701
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.458036
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/en" 32.5925
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/en" 8.30338
cap "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_8/phi1" 0.563534
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/en" -2.59177
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 25.2679
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_8/en" 1.97197
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 18.4799
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.413719
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.1393
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 14.9003
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 35.485
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.207568
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[3]" 5.4719
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.860053
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default3" 0.0224759
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/q" 117.807
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.0754535
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.27643
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.74561
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_8/en" -0.599368
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0538781
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.403495
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_8/en" -2.48546
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[3]" 16.2667
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.825202
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_8/en" -21.0825
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_8/en" 21.2666
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.46664
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.38336
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/default3" 0.125204
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/out[3]" 1.65212
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_8/en" 5.20233
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_8/en" -0.548845
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 20.2769
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 5.35145
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/default3" 14.6784
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/default3" -2.35706
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[3]" 37.0155
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.10839
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.8171
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.51689
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/q" 8.60515
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 11.9114
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.03085
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_8/en" 6.71758
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/out[3]" 0.0203671
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/default3" 2.01109
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/en" 1.06823
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.895922
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_8/en" -2.52568
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.15578
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/default3" -23.1315
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 12.1901
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[3]" 16.2359
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.810082
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_8/en" -57.9265
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/en" 4.43583
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/default3" 13.6894
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/q" 7.40964
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 9.88624
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.248002
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -48.6157
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 12.5956
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/en" 6.43789
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/en" 6.68733
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.071273
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 41.1207
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/en" -54.0331
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/default3" 55.922
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0546027
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.43088
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default3" 8.28116
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/default3" -0.832883
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 5.38789
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.48408
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.619097
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_7/en" 4.44839
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.894594
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default3" 3.5083e-14
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0579871
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 16.6052
cap "SRegister_10$2_4/Register_unitcell$3_7/q" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.838356
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.177496
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 4.05744
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default3" 3.61992
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.0964078
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/default3" -29.7857
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.27899
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.315019
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.13489
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.87651
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.7364
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.54805
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/Register_unitcell$3_7/q" 0.972348
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" -40.1414
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.405363
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/default3" 0.236003
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.0978022
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/q" 24.4771
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.197115
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.62898
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 5.20343
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.175014
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 2.41585
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default3" 0.38556
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/default3" 1.03607
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.65536
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.9694
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -0.297381
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/default3" 43.0511
cap "SRegister_10$2_4/Register_unitcell$3_8/phi2" "SRegister_10$2_4/default3" -2.74917
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.78196
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/default3" 5.49245
cap "out[2]" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.134403
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.94438
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.083683
cap "SRegister_10$2_4/Register_unitcell$3_8/phi1" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.06862
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/en" 41.8295
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/en" -50.6818
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 14.1073
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.16575
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_7/en" -2.5574
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_7/en" -0.644509
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.26884
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/default3" 3.49159
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.283296
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.114634
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/default3" 2.57465
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[2]" 10.2068
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 0.405363
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.7925
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/en" 35.1857
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.206138
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 11.4292
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" -28.4152
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/out[2]" 0.157807
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 2.57144
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.95499
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 19.2134
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/VDDd" 0.665458
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.941508
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.820152
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/default3" 10.7935
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/default3" 5.84697
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/en" -0.970092
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.15164
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/en" -0.617527
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.287965
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/default3" 11.7068
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/out[2]" -2.5628
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_4/Register_unitcell$3_7/en" -0.595913
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0681427
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 4.44507
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/out[2]" 20.6954
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 28.3202
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 104.743
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 42.7178
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -23.2206
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_7/en" 2.82099
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 17.4011
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 4.19978
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/en" -2.42012
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "out[1]" 13.9017
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/en" -1.69378
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.36331
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.29882
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.4811
cap "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/en" -2.12662
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/default3" -2.21671
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default3" -7.10543e-15
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 0.979053
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/en" -14.7786
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default3" -2.84217e-14
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/out[2]" -1.24575
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 1.53931
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 10.5484
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.413719
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 25.8743
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/en" -8.91453
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/phi1" -0.532088
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.4175
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/q" 57.0443
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -45.8545
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 10.1035
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 1.80084e-17
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.887946
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 0.460455
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.999674
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0253683
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/q" 2.03107
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/default2" -8.03811
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 3.45311
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_7/en" -2.04872
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/default2" 2.53652
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 52.4856
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.71076
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_7/en" -0.971352
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/default2" -2.73015
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.157141
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 2.03309
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 195.224
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_7/en" 3.35432
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_7/en" -42.1336
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/default2" 2.01109
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_7/en" -0.73521
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 29.7538
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/Register_unitcell$3_7/en" 7.81881
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.9005
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/default2" 28.777
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.7053e-13
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.343401
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.43302
cap "SRegister_10$2_4/Register_unitcell$3_0/q" "SRegister_10$2_4/default2" 38.4566
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.72401
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_7/en" -10.7318
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_7/en" 2.1936
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 0.227686
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/out[2]" -2.11395
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_7/en" -1.49109
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default2" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0681427
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/default2" -1.42109e-14
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.8536
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.55433
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.921553
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.175014
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.80136
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.38563
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/q" 3.03677
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 14.8527
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/default2" -3.61039
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.84217e-14
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 0.0637689
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.50277
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.42048
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -29.4433
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/q" -0.473479
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7788
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.94918
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 4.7567
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.49551
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.20421
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 14.7218
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/q" 4.10124
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/default2" 1.03607
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.994369
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.987578
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/default2" -2.84217e-14
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/default2" 0.236003
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 10.588
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.237
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 25.8956
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 6.68733
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 28.5202
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.43266
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.19497
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.150537
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.00196
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 7.00172
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 65.2013
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.19607
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" -24.8753
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/q" 40.9841
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/default2" -0.832883
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.235363
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/default2" 3.61992
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.16384
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.22613
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 1.92981
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.50881
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.0859757
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 3.36325
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/q" 55.922
cap "SRegister_10$2_4/Register_unitcell$3_7/phi2" "SRegister_10$2_4/default2" -3.63062
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 15.3775
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 1.02303
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_7/phi1" 0.431147
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.3985
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 7.66152
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.860053
cap "SRegister_10$2_4/Register_unitcell$3_7/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.94564
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 3.34096
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/en" -3.35666
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.14448
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/default2" -3.02528
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.45629
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 32.9767
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.212066
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default2" 0.619643
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.19704
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.164725
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -0.795656
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.0275122
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.49159
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.29956
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_0/en" 2.51858
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/default2" 8.43069
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.197115
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.81781
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 9.73437
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/default2" -23.005
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/en" 10.8995
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.10008
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.86325
cap "out[1]" "SRegister_10$2_4/default2" 0.619071
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" -63.0832
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 11.458
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 103.736
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.222913
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/en" 14.1216
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 26.4548
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default2" 0.514264
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.941508
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.9695
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.47556
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.256627
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.134403
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.445
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 6.42995
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_0/VDDd" 0.206138
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/en" -0.0380353
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.287965
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 33.656
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 1.04904
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.23492
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_0/phi2" -2.16864
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 174.961
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.26508
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.413719
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/out[1]" 68.4417
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[1]" 9.6076
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_0/phi2" 0.207568
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/en" -3.80001
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.69641
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/en" -4.98834
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 0.50277
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 9.59101
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.103567
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/en" 1.38811
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[1]" 5.4719
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 14.9003
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/out[1]" 42.4356
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 16.3392
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[1]" 15.4701
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.9183
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/out[1]" 6.71546
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/out[1]" 25.2679
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_0/en" -2.79983
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/en" 14.9358
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.26884
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.458036
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/out[1]" -3.97847
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.9952
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.852532
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 5.74556
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[1]" 15.8724
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.644047
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[1]" 8.9005
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 19.1864
cap "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/out[1]" 2.57531
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[1]" 28.8685
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[1]" 104.743
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/phi2" -3.02528
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_0/en" 1.55029
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[1]" -0.728426
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 11.3526
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.442861
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.8171
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.895922
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/out[1]" 9.29797
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_0/en" 5.62401
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.860053
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[1]" -2.55323
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[1]" 16.2667
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 12.1141
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.03085
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.71758
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/default1" 16.5075
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_4/out[1]" -0.403495
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_0/en" -2.52568
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_0/phi2" 0.0814965
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.8365
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/out[1]" 1.65212
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/en" -57.9265
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.288235
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_0/phi2" -2.3894
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.0754535
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/default1" 15.3973
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[1]" 37.0155
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 10.6822
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.43789
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[1]" 20.2769
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/en" 4.39417
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_0/en" -0.475197
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_0/phi2" 8.17639
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 125.738
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -47.229
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/out[1]" 0.0203671
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.248002
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.38336
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/en" -2.48546
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 5.35145
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[1]" 16.9342
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.825202
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.8136
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.46664
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.97953
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/out[1]" 1.06823
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_0/en" -0.315425
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.125204
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/out[1]" -23.1315
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0859757
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_0/en" -20.286
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/phi2" 0.397353
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/VDDd" 1.20802
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/VSSd" -0.832883
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 0.0314795
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 5.20343
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/en" -1.27334
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.69529
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 5.68434e-14
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 0.0579871
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 4.86576
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_6/en" 7.08199
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.61992
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.137561
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 25.7081
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/en" -54.0331
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_4/Register_unitcell$3_6/en" -1.88878
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/VSSd" -2.74917
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.48062
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0681427
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0978022
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.405363
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.197115
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 3.47228
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.7364
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_6/en" 6.68733
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.175014
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_4/Register_unitcell$3_6/en" -1.40316
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_4/VSSd" 1.03607
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/VDDd" -40.1414
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_4/Register_unitcell$3_6/en" -1.13489
cap "SRegister_10$2_4/Register_unitcell$3_6/q" "SRegister_10$2_4/VSSd" 55.922
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_6/en" 16.6052
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_4/Register_unitcell$3_6/en" -5.2902
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/VDDd" 0.00362405
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 4.05744
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/Register_unitcell$3_6/q" 1.4011
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0964078
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/en" -29.7919
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.94438
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.315019
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.06862
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_6/en" 0.785169
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0760055
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.87651
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/Register_unitcell$3_6/en" 0.100083
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 13.9694
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_4/Register_unitcell$3_6/en" -0.00253829
cap "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 39.644
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.28929
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_6/en" 4.44839
cap "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_0/phi1" 5.1312
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.236003
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/phi2" 0.479108
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/VDDd" 0.114634
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/VSSd" 2.57465
cap "SRegister_10$2_4/en" "out[1]" 14.0111
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.56359
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -1.59132
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.71496
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.875371
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/phi1" 6.35128
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_4/phi1" 0.979053
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.941508
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/phi1" 4.72191
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/phi1" 4.95499
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/phi1" 1.53931
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/VDDd" 3.55961
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/VDDd" 0.287965
cap "SRegister_10$2_4/d" "SRegister_10$2_4/VSSd" 9.69604
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_4/en" "SRegister_10$2_4/d" 0.665277
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.219289
cap "SRegister_10$2_4/en" "SRegister_10$2_4/VSSd" -15.5688
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.5574
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/phi2" 0.220183
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.206138
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_4/phi1" 0.405363
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/phi1" 43.5852
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_4/phi1" 2.57144
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/VSSd" 3.49159
cap "SRegister_10$2_4/d" "SRegister_10$2_4/VDDd" 2.24396
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.82099
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 12.0169
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/VDDd" -53.0225
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0275122
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/d" 1.77636e-15
cap "SRegister_10$2_4/en" "SRegister_10$2_4/VDDd" 37.1349
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/VSSd" 0.514264
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 15.584
cap "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_4/VSSd" -7.10543e-15
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 8.49191
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.970092
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/phi2" -2.21671
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.283296
cap "SRegister_10$2_4/en" "SRegister_10$2_4/phi2" 0.100083
cap "SRegister_10$2_4/d" "SRegister_10$2_4/phi1" 25.042
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/VDDd" 0.985902
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/phi1" 5.58283
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 4.44507
cap "SRegister_10$2_4/en" "SRegister_10$2_4/phi1" -50.6818
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/VDDd" 0.0681427
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/VSSd" 29.88
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.90708
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.53652
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/phi1" 0.294419
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/d" 9.02151
cap "SRegister_10$2_4/phi2" "SRegister_10$2_4/d" -3.79731
cap "SRegister_10$2_4/d" "SRegister_10$2_4/phi1" 46.1626
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.837671
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/en" -6.86551
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.286699
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/phi1" 0.0567019
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/d" -4.66529
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 7.21397
cap "SRegister_10$2_4/d" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 4.60544
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0567019
cap "SRegister_10$2_4/phi2" "SRegister_10$2_4/VSSd" -1.44567
cap "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.37431
cap "SRegister_10$2_4/en" "SRegister_10$2_4/phi1" -45.5783
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/phi1" 8.32139
cap "SRegister_10$2_4/en" "SRegister_10$2_4/d" 4.53202
cap "SRegister_10$2_4/d" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.600543
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/d" 35.9663
cap "SRegister_10$2_4/VDDd" "SRegister_10$2_4/en" -2.49728
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/VDDd" -17.0272
cap "SRegister_10$2_4/d" "SRegister_10$2_4/en" -3.55271e-15
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/en" 2.84217e-14
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/phi2" -4.44089e-16
cap "m1_950816_515042#" "qw_NOLclk$2_0/VDDd" -1.77636e-15
cap "qw_NOLclk$2_0/nfet$469_0/a_838_0#" "m1_950816_515042#" 225.19
cap "qw_NOLclk$2_0/VDDd" "m1_950816_515042#" 43.8617
cap "qw_NOLclk$2_0/nfet$469_0/a_838_0#" "qw_NOLclk$2_0/VDDd" -0.151047
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/VDDd" 0.183096
cap "qw_NOLclk$2_0/pfet$443_2/a_838_0#" "qw_NOLclk$2_0/VDDd" 1.93104
cap "m1_950816_515042#" "qw_NOLclk$2_0/nfet$469_0/a_838_0#" 6.66151
cap "qw_NOLclk$2_0/nfet$469_0/a_838_0#" "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" -1.68165
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/VDDd" 0.0682653
cap "m1_950816_515042#" "qw_NOLclk$2_0/pfet$443_2/a_838_0#" 227.398
cap "qw_NOLclk$2_0/nfet$469_0/a_838_0#" "qw_NOLclk$2_0/pfet$443_2/a_838_0#" -1.8046
cap "qw_NOLclk$2_0/pfet$443_2/a_838_0#" "qw_NOLclk$2_0/VSSd" 11.9557
cap "m1_950816_515042#" "qw_NOLclk$2_0/VDDd" 51.7516
cap "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" "qw_NOLclk$2_0/VDDd" 5.3487
cap "m1_950816_515042#" "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" 95.5389
cap "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" "qw_NOLclk$2_0/VDDd" 0.0201331
cap "qw_NOLclk$2_0/nfet$469_0/a_838_0#" "qw_NOLclk$2_0/PHI_2" 6.66151
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" 113.279
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" 5.36883
cap "qw_NOLclk$2_0/nfet$469_0/a_838_0#" "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" -0.00632991
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/VDDd" 76.92
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" 38.1177
cap "qw_NOLclk$2_0/nfet$469_0/a_838_0#" "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" -1.68798
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" 93.0128
cap "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" "qw_NOLclk$2_0/PHI_2" 28.2291
cap "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" -0.409528
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/nfet$471_2/a_138_0#" 0.548135
cap "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" -1.77636e-15
cap "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" "qw_NOLclk$2_0/PHI_2" 11.6729
cap "qw_NOLclk$2_0/VSSd" "qw_NOLclk$2_0/PHI_2" -11.7012
cap "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" "qw_NOLclk$2_0/VDDd" 2.35685
cap "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" "qw_NOLclk$2_0/PHI_2" 0.224775
cap "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" "qw_NOLclk$2_0/nfet$469_3/a_38_n60#" -1.52302
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/nfet$469_2/a_38_n60#" 2.97708
cap "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" "qw_NOLclk$2_0/CLK" 2.00946
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/PHI_2" 40.6008
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/OUT" 1.59005
cap "SCHMITT$4_0/VDD" "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" 15.1546
cap "qw_NOLclk$2_0/nfet$470_2/a_38_n60#" "SCHMITT$4_0/OUT" 2.20422
cap "SCHMITT$4_0/VDD" "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" 1.55353
cap "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" "SCHMITT$4_0/OUT" 1.60761
cap "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" "qw_NOLclk$2_0/PHI_2" 1.53132
cap "SCHMITT$4_0/VSS" "SCHMITT$4_0/VDD" -0.0568191
cap "SCHMITT$4_0/VSS" "SCHMITT$4_0/OUT" 3.04653
cap "SCHMITT$4_0/VDD" "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" 8.92026
cap "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" "SCHMITT$4_0/OUT" 87.1129
cap "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" "qw_NOLclk$2_0/PHI_2" 1.11022e-16
cap "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" "qw_NOLclk$2_0/pfet$442_1/a_438_0#" -0.44155
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/OUT" 129.725
cap "SCHMITT$4_0/OUT" "SCHMITT$4_0/IN" 0.782113
cap "qw_NOLclk$2_0/VDDd" "SCHMITT$4_0/OUT" 0.0167298
cap "SCHMITT$4_0/VSS" "SCHMITT$4_0/VDD" -10.4166
cap "SCHMITT$4_0/VDD" "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" 3.01509
cap "SCHMITT$4_0/VSS" "SCHMITT$4_0/OUT" 56.9314
cap "SCHMITT$4_0/pfet$441_0/a_n92_0#" "SCHMITT$4_0/OUT" 1.49248
cap "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/nfet$471_2/a_138_0#" 0.188948
cap "qw_NOLclk$2_0/nfet$471_3/a_242_n60#" "SCHMITT$4_0/OUT" 2.57072
cap "SCHMITT$4_0/IN" "SCHMITT$4_0/OUT" 0.230624
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/IN" 4.72273
cap "SCHMITT$4_0/IN" "SCHMITT$4_0/VDD" 59.9225
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -18.3988
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/q" 0.0335476
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.33246
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.25348
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.91893
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.253843
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.79315
cap "SRegister_10$2_4/out[10]" "SRegister_10$2_4/q" 0.389101
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/q" -4.06683
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[10]" -0.137107
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.857584
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.25348
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.180476
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/q" 0.163202
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.29501
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0048816
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/q" 0.120187
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.45874
cap "SRegister_10$2_4/q" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.222056
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "m1_957072_503439#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.08926
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.91778
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/q" 0.0530864
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/en" 3.55271e-15
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.5103
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.209909
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/q" 2.23476
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.25348
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.489724
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/en" 14.2343
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.280329
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "out[1]" "SRegister_10$2_4/default10" 1.18772
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 9.36708
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.73633
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.5678
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[1]" 0.993796
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[1]" 0.893282
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.22127
cap "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.668
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "out[1]" 11.3719
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.84152
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.187942
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.10789
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[9]" 0.14247
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.03055
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.07773
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.39327
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.74674
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[9]" 0.14348
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/out[9]" 0.117319
cap "SRegister_10$2_4/out[9]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[9]" 0.0711067
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "out[1]" 3.24624
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.07026
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[9]" 0.211963
cap "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[9]" 0.0664788
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[9]" 0.0566651
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.19011
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 2.90025
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.253843
cap "out[1]" "SRegister_10$2_4/out[9]" 0.983034
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/en" 14.2851
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[1]" 1.19925
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[1]" 2.96348
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[9]" -4.5426
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 7.32709
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_5/en" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[1]" 1.45874
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "SRegister_10$2_4/out[9]" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/default9" -33.0336
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.18833
cap "SRegister_10$2_4/Register_unitcell$3_5/en" "out[1]" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/en" 0.317213
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 9.21312
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.62961
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.644212
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_4/en" 0.46827
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/en" 2.03735
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0057363
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.729444
cap "out[1]" "SRegister_10$2_4/default9" 1.18666
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.31106
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/default9" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.14247
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_4/en" 0.21479
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.0664788
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.993796
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[1]" 0.771802
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.50116
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/en" 0.117319
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/en" 12.5808
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/en" 1.59753
cap "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -19.6865
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.746921
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.211963
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "out[1]" 2.32982
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.19959
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.4129
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[8]" 0.14348
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.45874
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.116601
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.34218
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_4/en" 3.55271e-15
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.94151
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[8]" 0.0711067
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.660102
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -15.3777
cap "SRegister_10$2_4/out[8]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.25595
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/out[8]" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[8]" 0.0566651
cap "out[1]" "SRegister_10$2_4/out[8]" 0.983034
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.77502
cap "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.253843
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.37925
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.24015
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.5756
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.35167
cap "SRegister_10$2_4/default8" "out[1]" 1.18772
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[1]" 1.61156
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.25348
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.5103
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.584226
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 8.83175
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "out[1]" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[8]" 0.0441572
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/en" 14.2542
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.01805
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/en" 3.16933
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[1]" 0.777538
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 6.05138
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/en" 10.0152
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.10789
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.25348
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.19959
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.993796
cap "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.668
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.21479
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[7]" 0.0566651
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[7]" 0.14247
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[7]" 0.0664788
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[7]" 1.07773
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.81789
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[7]" 0.14348
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/out[7]" 0.117319
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 1.5145
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -3.04583
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[7]" 0.0711067
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[7]" 0.211963
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "out[1]" 4.60288
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.39327
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.77502
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[1]" 1.45874
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_4/out[7]" "out[1]" 0.983034
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "out[1]" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -32.0183
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.5426
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.0481612
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 2.90025
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 14.5786
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[1]" 0.307073
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.89059
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[1]" 2.96348
cap "SRegister_10$2_4/out[7]" "SRegister_10$2_4/Register_unitcell$3_3/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.253843
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.554378
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.459162
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.20323
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.46827
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.62961
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.3634
cap "out[1]" "SRegister_10$2_4/default7" 1.18772
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/en" 1.96897
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.7293
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.451873
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.507323
cap "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -21.0732
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.117319
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[1]" 0.993796
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 6.50116
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[6]" 0.0664788
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.25348
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 2.81364
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[6]" 0.211963
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/en" 12.6491
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/en" 1.58924
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[6]" 0.14247
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/out[6]" 0.746921
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0711067
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.21479
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.45874
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_2/en" 3.55271e-15
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_2/en" -1.18318
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_2/en" 0.229435
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.25348
cap "SRegister_10$2_4/out[6]" "out[1]" 0.983034
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/default6" -4.25595
cap "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.25348
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.14348
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "out[1]" "SRegister_10$2_4/default6" 3.87869
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -13.991
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0566651
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.29306
cap "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[1]" 0.390542
cap "SRegister_10$2_4/out[6]" "SRegister_10$2_4/default6" 0.0441572
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/default6" 0.050514
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.024408
cap "SRegister_10$2_4/Register_unitcell$3_1/VSSd" "SRegister_10$2_4/default6" -34.668
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/default6" 6.16244
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/default6" 3.21375
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.61156
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default6" 0.0483364
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.041547
cap "out[1]" "SRegister_10$2_4/default6" 9.12757
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/default6" 3.14559
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.90025
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.67042
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/default6" 3.41999
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.35505
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "SRegister_10$2_4/Register_unitcell$3_1/VSSd" "SRegister_10$2_4/default6" -34.668
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.507323
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/en" 8.6586
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/default6" 3.2333
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.01805
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.19959
cap "out[1]" "SRegister_10$2_4/default6" 6.55493
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.179971
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/default6" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.705595
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/default6" 2.07162
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.21479
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.14348
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.288201
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 1.22089
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0711067
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[5]" 0.0664788
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.117319
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0735092
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.43255
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0566651
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.641258
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.14247
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.211963
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.07773
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 4.42954
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "out[1]" 5.95952
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "out[1]" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.253843
cap "SRegister_10$2_4/out[5]" "out[1]" 0.983034
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -30.6316
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/en" 14.8212
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.377961
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[1]" 1.45874
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.5426
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.96348
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[1]" 0.432089
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 2.49692
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 8.32318
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_4/out[5]" "SRegister_10$2_4/Register_unitcell$3_1/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.46827
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.5103
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "out[1]" "SRegister_10$2_4/default5" 1.18772
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.0903096
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.25969
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/default5" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.62961
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.403334
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.321998
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/en" 1.9006
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[1]" 0.777538
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/out[4]" 0.746921
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "out[1]" 3.30346
cap "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -22.4599
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.211963
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/out[4]" 0.117319
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.19959
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.58094
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "out[1]" 12.7175
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.14247
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.50116
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[4]" 0.0664788
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.993796
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.0927504
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.77502
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.157879
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[4]" 0.0566651
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.953463
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.25595
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.5269
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.25348
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -12.6043
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[4]" 0.14348
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.20687
cap "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/out[4]" 0.21479
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_9/en" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_9/en" 0.25348
cap "out[1]" "SRegister_10$2_4/out[4]" 0.983034
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[4]" 0.0711067
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.45874
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.21479
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.92012
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[1]" 1.61156
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[1]" 2.5103
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.161093
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/default4" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "out[1]" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[1]" 0.756613
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.8107
cap "SRegister_10$2_4/out[4]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0441572
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[1]" 0.27421
cap "out[1]" "SRegister_10$2_4/default4" 1.18772
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 2.90025
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.437667
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.668
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/en" 3.36378
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.01805
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.149069
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/en" 7.30196
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.21843
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.21479
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.19959
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.038022
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.117319
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.14348
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.06349
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.211963
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.22089
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0711067
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.503088
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.07773
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -5.81927
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.844727
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.215458
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[3]" 0.0664788
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.14247
cap "SRegister_10$2_4/out[3]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0566651
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_8/en" 7.31615
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -29.2449
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[1]" 2.96348
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "out[1]" 3.55271e-15
cap "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/en" 14.9478
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[1]" 1.45874
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/out[3]" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 8.29238
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.25348
cap "out[1]" "SRegister_10$2_4/out[3]" 0.983034
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[3]" -4.5426
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 1.97664
cap "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.253843
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_8/en" 0.46827
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/en" 1.83223
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.203719
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.5103
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.507323
cap "out[1]" "SRegister_10$2_4/default3" 1.18772
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.62961
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.46827
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.80067
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.923617
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[2]" 0.0664788
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[1]" 0.993796
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/out[2]" 0.14247
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.50116
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "out[1]" 12.7859
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/out[2]" 0.117319
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "out[1]" 3.79328
cap "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -23.8466
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/out[2]" 0.746921
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/out[2]" 0.211963
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/en" 1.57265
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.25595
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.77502
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_7/en" 3.55271e-15
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.14348
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.19616
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.723745
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.39258
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_7/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.25348
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0711067
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -11.2176
cap "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.207854
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.28818
cap "SRegister_10$2_4/out[2]" "out[1]" 0.983034
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.12067
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0566651
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0456264
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[1]" 0.262573
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.507323
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.5103
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.5252
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/default2" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "out[1]" "SRegister_10$2_4/default2" 1.18772
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 2.90025
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "out[1]" 3.55271e-15
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.61156
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.7405
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.48659
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.21479
cap "SRegister_10$2_4/out[2]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0441572
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[1]" 0.842807
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.253843
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[1]" 0.432089
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.40725
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.9916
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.39111
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_4/Register_unitcell$3_0/en" 0.21479
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.01805
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.8575
cap "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.668
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/en" 5.94533
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.100073
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.066195
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.419955
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.50116
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0711067
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.316255
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_4/out[1]" 0.0664788
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.3318
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.13627
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0566651
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_0/en" 8.79011
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.14348
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -7.20599
cap "SRegister_10$2_4/out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -27.8582
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/out[1]" 2.96348
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.77502
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_0/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/out[1]" 1.45874
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/out[1]" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 14.956
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_0/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/out[1]" 3.28142
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/out[1]" 1.90107
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.253843
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_4/Register_unitcell$3_0/en" 0.46827
cap "SRegister_10$2_4/VSSd" "out[1]" 1.18772
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.5103
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2532
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_6/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.507323
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[1]" 0.999184
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 7.77871
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.62961
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_4/Register_unitcell$3_6/en" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "SRegister_10$2_4/Register_unitcell$3_6/en" "out[1]" 1.76385
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/en" 0.127489
cap "SRegister_10$2_4/Register_unitcell$3_6/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.46827
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[1]" 4.2836
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[1]" 0.993796
cap "out[1]" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.52819
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/en" 0.507323
cap "SRegister_10$2_4/en" "out[1]" 12.8543
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_4/en" 0.25348
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/en" 1.64058
cap "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.21479
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$2_4/VSSd" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -25.2333
cap "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/m1_12351_2064#" 368.858
cap "qw_NOLclk$2_0/m1_12351_2064#" "m1_950816_515042#" 0.320731
cap "qw_NOLclk$2_0/VDDd" "m1_950816_515042#" -2.95623
cap "m1_950816_515042#" "qw_NOLclk$2_0/VDDd" -7.47062
cap "qw_NOLclk$2_0/m1_12351_2064#" "m1_950816_515042#" 3.59875
cap "qw_NOLclk$2_0/m1_12351_2064#" "qw_NOLclk$2_0/VDDd" 845.973
cap "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" "qw_NOLclk$2_0/PHI_2" 4.08203
cap "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" "qw_NOLclk$2_0/VDDd" 845.973
cap "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/VDDd" -7.47062
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" 845.973
cap "qw_NOLclk$2_0/VDDd" "qw_NOLclk$2_0/PHI_2" -4.9409
cap "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" "qw_NOLclk$2_0/PHI_2" 3.67881
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/OUT" -1.47719
cap "SCHMITT$4_0/VDD" "qw_NOLclk$2_0/nfet$471_2/a_242_n60#" 335.053
cap "SCHMITT$4_0/VDD" "SCHMITT$4_0/OUT" -2.69159
cap "SCHMITT$4_0/VDD" "asc_hysteresis_buffer$9_0/pfet$438_0/a_1466_n136#" 0.332663
cap "SCHMITT$4_0/VDD" "asc_hysteresis_buffer$9_0/out" 22.7865
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VDD" 1.77636e-15
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VDD" 1.77636e-15
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/phi1" -119.885
cap "SRegister_10$2_1/d" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" 0.0473195
cap "SRegister_10$2_1/d" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.62034
cap "SRegister_10$2_1/d" "SRegister_10$2_1/VDDd" 6.48864
cap "SRegister_10$2_1/d" "SRegister_10$2_1/phi1" 6.48545
cap "SRegister_10$2_1/d" "SRegister_10$2_1/phi2" 12.7161
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/phi1" 0.425463
cap "SRegister_10$2_1/d" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.481429
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/VDDd" 6.98171
cap "SRegister_10$2_1/d" "SRegister_10$2_1/VDDd" 3.98213
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.611183
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/phi2" -982.286
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/VDDd" -6.02997
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/VDDd" 0.630649
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/VSSd" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/phi2" 0.0379529
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/d" 0.179505
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/phi1" 0.0951392
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/phi2" 1.91461
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/VDDd" 18.7382
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/VDDd" -28.0296
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/VDDd" 40.6753
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/d" 0.179774
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.91106
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/VSSd" -28.4152
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 4.82883
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.294148
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/phi2" 28.8659
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/phi2" -973.943
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.28041
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/phi1" -7.97884
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.16347
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.90152
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" -28.6238
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 7.71154
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/phi2" -1005.02
cap "SRegister_10$2_1/Register_unitcell$3_6/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/phi2" -4.67049
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.308396
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.395563
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_6/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/phi1" -10.1791
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 5.28314
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0629792
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/phi1" -7.80801
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.270403
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/phi2" -1000.47
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/default1" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/phi2" -10.4839
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.733043
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 15.9464
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/phi2" -337.025
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" -16.8273
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 1.91461
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/out[1]" 0.340249
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.91106
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.751976
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.31477
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 17.3291
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -38.0807
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 10.5851
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/default2" -2.22045e-16
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" -28.6238
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0629792
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/default2" 0.16347
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 23.015
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -15.218
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 35.8056
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -386.94
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 118.156
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.88215
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -397.708
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/default2" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.47704
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.253454
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.596477
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -15.6919
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.77636e-15
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -1.614
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.687247
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -1106.82
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.047373
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 1.91461
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 17.8922
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -8.08339
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -8.03288
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.341914
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 28.8659
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -973.553
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 1.93183
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 1.39507
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 9.87263
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_8/phi2" 2.22045e-16
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.308396
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_8/phi2" 7.24245
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.395563
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0629792
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/default3" 0.16347
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -10.232
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/phi2" -1005.02
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/default3" -28.6238
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/phi2" -4.67049
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/phi2" -12.1282
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 0.515985
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.270403
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -7.88096
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/phi2" -1027.22
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -16.5171
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/phi2" 15.9464
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.751976
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -337.025
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" 1.91106
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/phi2" 1.91461
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.31477
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.91106
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -38.0807
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/default4" 2.22045e-16
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/default4" -28.6238
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 37.9667
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 8.94313
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/phi2" -386.94
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 25.0361
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -15.0713
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.710143
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 125.684
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/default4" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/phi2" -1.96139
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 9.11906
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -386.94
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -16.2995
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.596477
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.425462
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.91106
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.687247
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -1094.28
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -7.75619
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.0622
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 1.50314
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/default4" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 15.5618
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" -8.28174
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.389287
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/phi2" -973.162
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 0.411473
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 28.8659
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 2.96214
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 12.0337
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" -28.6238
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0629792
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.16347
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/phi1" -10.2442
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.32488
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.395563
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 9.20176
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.308396
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_1/phi1" -1005.02
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" -4.67049
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 1.58618
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.270403
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.82883
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/phi1" -7.84711
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" -13.7725
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_1/phi1" -1053.96
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/default6" 1.91461
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" 15.9464
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_1/phi1" -337.025
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.751976
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/default6" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.31477
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.91106
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -16.0057
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 27.0572
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -28.5466
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -38.0807
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 133.212
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.538135
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 40.1278
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.000629792
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.034723
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 8.88178e-16
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.30111
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/phi2" -386.94
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -15.0688
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -28.4924
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -1.96139
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.57419
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 10.7611
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -386.94
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.596477
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.597469
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0233023
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -16.8307
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0731164
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/default6" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/default6" 1.03288
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/default6" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 17.1532
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 12.8839
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.25464
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 0.687247
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -1070.98
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -7.55527
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/default7" 0.881728
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/default7" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/phi2" 28.8659
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -972.772
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -8.48707
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.908973
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.389287
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 11.1611
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 14.1948
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 3.99245
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_2/VDDd" -4.67049
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/phi2" -1005.02
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/VDDd" -28.6238
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.16347
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0629792
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.308396
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/VDDd" -10.344
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.395563
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_3/phi1" -1080.71
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.270403
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/phi2" -15.4168
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/phi1" -7.84237
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 1.91106
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.82883
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.77728
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/default8" 1.91461
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_3/phi1" -337.025
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/default8" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/phi1" -15.4097
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" 15.9464
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/default8" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.31477
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 0.751976
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" -28.4298
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" 3.05155
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 4.20817
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" -15.0306
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.00369723
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 5.65909
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -357.862
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.366128
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 0.596477
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 0.769476
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" 1.94024
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.153492
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -386.94
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" 12.4031
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" -1.96139
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -17.2416
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" -28.6092
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0585707
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 15.5112
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/default8" 0.562626
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -1047.68
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.687247
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" -28.4152
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -7.47811
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 10.206
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.8886
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.91106
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/phi2" 28.8659
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -8.4717
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/phi2" 1.35198
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 0.389287
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.55099
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -972.382
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.02275
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" -10.5576
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/default9" -28.6238
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_5/phi2" -1005.02
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.395563
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.91106
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.162919
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 16.3559
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0629792
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.308396
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 13.1204
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/phi2" -14.5949
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.141204
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_5/phi1" -962.67
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/phi2" 16.1036
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/default9" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/phi1" -5.63943
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 4.82883
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 0.734892
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.707091
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/default10" 0.457497
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/phi2" 1.91461
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 18.0622
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/phi2" 54.0271
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/default10" -28.4152
cap "SRegister_10$2_1/out[9]" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 4.01708
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 4.12174
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/default10" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/default10" 8.88178e-16
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 44.45
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/default10" -2.77556e-17
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/q" -0.0949676
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.16347
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0629792
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.91106
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 14.0917
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" -28.6238
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/default10" -6.88154
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/q" -0.25281
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.9596
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 15.7566
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS" "SRegister_10$2_1/phi1" 1.77636e-15
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS" 1.11022e-16
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/VSSd" 2.21386
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/en" -4.83182
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/d" 1.38231
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/phi2" 0.109814
cap "SRegister_10$2_1/d" "SRegister_10$2_1/VSSd" 0.717837
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/d" 0.985697
cap "SRegister_10$2_1/d" "SRegister_10$2_1/en" -0.235978
cap "SRegister_10$2_1/d" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.052567
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/d" 14.0441
cap "SRegister_10$2_1/d" "SRegister_10$2_1/phi2" -1.40951
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/VSSd" 3.05753
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/phi1" 0.625705
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/phi2" 0.0630524
cap "SRegister_10$2_1/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.14968
cap "SRegister_10$2_1/en" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.167808
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/d" -3.05419
cap "SRegister_10$2_1/en" "SRegister_10$2_1/d" 6.75227
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 13.6314
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/phi1" 3.42911
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -5.55112e-17
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.36616
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/d" 79.0706
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/d" -1.82502
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_1/phi1" 0.0197921
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.561727
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/VSSd" 29.88
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/VSSd" 2.93116
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.614057
cap "SRegister_10$2_1/d" "SRegister_10$2_1/VSSd" 47.7244
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" -0.934028
cap "SRegister_10$2_1/en" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 14.8885
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/d" 6.40245
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.192264
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 1.55663
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.326621
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/VSSd" 2.57465
cap "SRegister_10$2_1/d" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 10.3385
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/phi1" 1.24428
cap "SRegister_10$2_1/en" "SRegister_10$2_1/phi1" -56.8373
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/VSSd" -2.15724
cap "SRegister_10$2_1/en" "SRegister_10$2_1/VSSd" -2.62576
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/phi1" 11.0158
cap "SRegister_10$2_1/d" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.619403
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/VSSd" -27.1625
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.287965
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/VSSd" 5.56809
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/en" 0.0732778
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.191741
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/VDDd" 1.67564
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.0823
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/VSSd" -2.21671
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.45858
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/en" 0.200166
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.0308
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.57257
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.68434e-14
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/VSSd" -22.6
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/en" 2.83808
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/en" -54.9572
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.49541
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 49.3763
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/VSSd" 3.49159
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 15.4706
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/en" 3.37793
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/en" 0.0234973
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.00298
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/en" -5.92319
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/VSSd" 0.514264
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/VSSd" -1.13687e-13
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/VDDd" 10.519
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/en" 0.589732
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/en" 0.0576177
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.312379
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/en" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/en" 0.237194
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/VDDd" 2.27835
cap "SRegister_10$2_1/phi2" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.157131
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/VDDd" 0.235779
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/VDDd" -63.0832
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/phi2" 0.479108
cap "SRegister_10$2_1/VDDd" "SRegister_10$2_1/en" 0.300091
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/VDDd" 0.271653
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/VDDd" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/VDDd" 0.965488
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_6/en" 1.27708
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_1/default1" 1.03607
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/default1" -0.828718
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 8.48163
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/default1" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_6/en" 0.848153
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_1/Register_unitcell$3_0/phi2" "SRegister_10$2_1/Register_unitcell$3_6/q" 4.80049
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/default1" 6.94165
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/default1" -29.6063
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_6/en" -57.9265
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_6/en" 0.0101039
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_6/en" 0.0632522
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 13.0994
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 49.6609
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.0197921
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" -2.42048
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/default1" 43.0511
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/en" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" -0.442861
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 0.867709
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 5.08272
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/default1" -2.84217e-14
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/q" 55.922
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_6/en" 0.115484
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_0/phi2" -2.74917
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/default1" 64.7563
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 0.0358665
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 33.5259
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 0.186638
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_6/q" -0.473479
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_6/en" 14.6063
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.714408
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 9.96832
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.00819748
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 41.8136
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.0422825
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" -1.3985
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 3.58814
cap "SRegister_10$2_1/Register_unitcell$3_6/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/q" 1.53169
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/en" -2.59501
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 4.04201
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default1" 0.38556
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 0.716742
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/default1" 0.236003
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_6/en" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/default1" 3.61992
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 6.83667
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/default1" 1.41553e-15
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_6/en" 0.951799
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.572587
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 5.21192
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_6/q" 22.4418
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 6.6104
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 0.11002
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" -21.1213
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 5.40791
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.364248
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 5.35296
cap "SRegister_10$2_1/Register_unitcell$3_6/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/en" -1.15578
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_6/VDDd" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/default1" 8.28116
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 16.1798
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.951197
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/q" 9.69312
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.446597
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.873739
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/q" 27.6906
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 22.7432
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -3.11937
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 12.7177
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.5518
cap "SRegister_10$2_1/Register_unitcell$3_0/phi2" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 1.10919
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.7053e-13
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.164214
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/phi1" -46.6178
cap "SRegister_10$2_1/Register_unitcell$3_0/phi2" "SRegister_10$2_1/default1" -2.64583
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.948858
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.768577
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 1.9831
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/q" 31.0096
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.63813
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.00433026
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 21.1448
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.395165
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.107604
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/en" 0.210772
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 13.8344
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -51.5004
cap "SRegister_10$2_1/Register_unitcell$3_0/phi2" "SRegister_10$2_1/Register_unitcell$3_6/q" 7.54256
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 2.79057
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.010985
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.99927
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.026224
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 13.3609
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_0/phi1" -5.89275
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/q" 14.3665
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.65494
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 50.9116
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0600734
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.56407
cap "SRegister_10$2_1/Register_unitcell$3_0/phi2" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 2.06193
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_0/en" -4.45402
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/default1" -20.1311
cap "SRegister_10$2_1/Register_unitcell$3_6/q" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 186.737
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.93009
cap "SRegister_10$2_1/Register_unitcell$3_0/phi2" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0529727
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.06581e-14
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 15.3918
cap "SRegister_10$2_1/Register_unitcell$3_0/phi2" "SRegister_10$2_1/out[1]" -0.181412
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 0.033142
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 0.207568
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 3.4811
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.821694
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0574107
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.192264
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/default2" 1.97996
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0779513
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -2.35025
cap "SRegister_10$2_1/Register_unitcell$3_6/q" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.735561
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[1]" 101.986
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 9.5753
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 1.77113
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0947744
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.105925
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/phi2" -3.02528
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/phi1" -4.84823
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -17.5747
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default2" 0.514264
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 0.0943491
cap "SRegister_10$2_1/Register_unitcell$3_6/q" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 133.713
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.0117197
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.078514
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/default2" 22.8881
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.208266
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.679628
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/default2" 2.57465
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 7.2659
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.31884
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/out[1]" 15.5384
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_1/Register_unitcell$3_6/q" "SRegister_10$2_1/default2" 19.1539
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.293522
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 29.4879
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 4.71619
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/q" -0.288981
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" -28.4152
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 22.7573
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 23.3706
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.0188433
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default2" 28.582
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/default2" -7.10543e-15
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/phi2" -1.98723
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 9.34323
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/en" 3.98776
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.481379
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.0883303
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.287965
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[1]" 14.7507
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 2.22045e-16
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/default2" -18.74
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_1/Register_unitcell$3_6/q" "SRegister_10$2_1/Register_unitcell$3_0/phi2" 1.39389
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0626429
cap "SRegister_10$2_1/Register_unitcell$3_6/q" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.29882
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.72587
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.0636926
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0418822
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/q" 50.0491
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 11.2543
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -1.32469
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/default2" -4.71539
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 7.20465
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 12.1244
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/default2" -3.63062
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 16.4129
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.0728
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.35036
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.14637
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0183154
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.213105
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default2" 0.38556
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 7.24135
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.43558
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.577726
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 9.55232
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/q" 14.7948
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/en" 0.581131
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 336.686
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 68.2479
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.250745
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0129268
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/default2" 8.28116
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.08272
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -2.17604e-14
cap "SRegister_10$2_1/Register_unitcell$3_0/q" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" -36.3875
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.991148
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.918061
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/en" 0.0943491
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 100.903
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.19565
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/default2" -30.5005
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.82787
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.93658
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" 0.0964078
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 41.6399
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0978022
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.236003
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/q" 55.922
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/default2" -2.61649
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.174551
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.61992
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.96461
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/default2" -0.828718
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.26749
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -3.16834
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.56407
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/out[2]" 0.210772
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.85615
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.06581e-14
cap "SRegister_10$2_1/Register_unitcell$3_0/q" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 183.415
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.61894
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.41123
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 27.6016
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[2]" 14.4902
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/out[2]" -20.6669
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 65.7438
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 5.16122
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/default2" -5.77077
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0144342
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.550383
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 4.90918
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.7053e-13
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_0/q" 0.0222747
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/q" 4.60202
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.3985
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.855347
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.0418822
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[2]" 36.5606
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/out[2]" 0.867709
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 2.32759
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.478
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 13.8242
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.097169
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/q" 9.68103
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 1.3623
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.251272
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/default2" -3.02528
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 2.71407
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -0.632177
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.294242
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -2.47896
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/VDDd" -46.3065
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -3.0835
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 2.20577
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.0892793
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_0/q" 9.18605
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[2]" 16.2667
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.446597
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 22.1853
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -28.6124
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 4.86932
cap "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/q" 10.817
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0490769
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 53.7586
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -35.9177
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 9.49197
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0197921
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 26.313
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.342039
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[2]" 6.47643
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/out[2]" 22.8048
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0106074
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/q" 40.4824
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 3.25608
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 18.3594
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/en" -2.4791
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.950403
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[2]" 22.4874
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 92.952
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/q" 7.11561
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.380799
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[2]" 6.65458
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.83743
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 12.7367
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -2.47372
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_0/q" 77.7174
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -4.60786
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/out[2]" 0.858313
cap "SRegister_10$2_1/Register_unitcell$3_0/q" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 121.718
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/en" 0.127714
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/en" 9.34622
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_1/Register_unitcell$3_0/q" "SRegister_10$2_1/Register_unitcell$3_7/en" 4.80212
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.671936
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[2]" 14.351
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.84035
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0183769
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -57.9317
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.66286
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 0.00700583
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -3.3597
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.5425
cap "SRegister_10$2_1/Register_unitcell$3_0/q" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 1.01552
cap "SRegister_10$2_1/Register_unitcell$3_7/phi2" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 1.27698
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 30.7842
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 3.2583
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default3" 0.514264
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 46.6773
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 0.200166
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.0385427
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 4.24227
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 1.64346
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.17886
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/default3" 0.619071
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.13819
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[2]" 6.48231
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0937248
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0498803
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -54.9572
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 0.300091
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.73494
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default3" 2.20278
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.235779
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/default3" 3.49159
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/out[2]" 6.19217
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 10.4817
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.879506
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0943968
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.000476052
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.0729752
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/default3" -5.92319
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.0501657
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_7/phi1" 0.0388156
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/phi2" -2.21671
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/en" 3.86004
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 0.213177
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 15.8237
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.67564
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 1.0308
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_7/en" 0.0269971
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.396
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[2]" 4.53034
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.15956
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_7/phi2" 0.479108
cap "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.292497
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -22.7166
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" -63.0832
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_7/en" 0.951799
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/default3" -29.5791
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.572587
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_8/phi2" 9.96832
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/default3" 43.0511
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_7/en" 0.115484
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 8.48163
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.0422825
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 13.0994
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 0.716742
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_7/en" 1.32336
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/default3" 0.236003
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_7/q" 4.37174
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" -2.42048
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -57.9265
cap "SRegister_10$2_1/Register_unitcell$3_7/q" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 1.16202
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/default3" -2.6032
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/en" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.00819748
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/default3" -2.74917
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 5.40791
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_1/default3" 1.03607
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 33.433
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/default3" 64.7563
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 3.09068
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" -21.1213
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" -1.3985
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/default3" 6.87651
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_7/en" 0.0933678
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/default3" -0.828718
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 1.85464
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 41.8136
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/default3" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.5882
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" -1.15578
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default3" 0.38556
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_8/phi2" 0.0814965
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" -0.442861
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 7.47156
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.315019
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_7/en" 0.0397426
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_7/q" -0.473479
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 0.867709
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 5.11533
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 52.3599
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_7/en" 0.848153
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.0197921
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 0.0378293
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/default3" 3.61992
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.21192
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 9.18249
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_7/VDDd" 5.08272
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/default3" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.988244
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/default3" 8.28116
cap "SRegister_10$2_1/Register_unitcell$3_7/q" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 21.2108
cap "SRegister_10$2_1/Register_unitcell$3_7/q" "SRegister_10$2_1/default3" 55.922
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_7/q" 22.3814
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 9.74768
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_7/q" 7.97131
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.125204
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0754535
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0235096
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[3]" 36.5606
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/out[3]" -23.1299
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0144342
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/default3" -2.61349
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 15.5483
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 1.60665
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/q" 29.1805
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/out[3]" 0.210772
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 1.20777
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/q" 9.66217
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.256413
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 2.06193
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -3.0835
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.06581e-14
cap "SRegister_10$2_1/Register_unitcell$3_7/q" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 180.226
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[3]" 16.2667
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.65494
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[3]" 9.25194
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_8/en" -4.63459
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 15.6294
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -6.4285
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/q" 14.5206
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 3.00688
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[3]" -0.728426
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.873739
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.948858
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -48.8605
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.56407
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -52.8872
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.63813
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.7053e-13
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[3]" -0.395165
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.446597
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[3]" -2.5518
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 15.9965
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.93009
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[3]" 14.4902
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 1.9831
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/default4" -3.02528
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0543811
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.480229
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 15.341
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/q" 2.24995
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -17.9619
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.47643
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 1.47896
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0837894
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/en" -4.67998
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.0636926
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.278794
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/out[3]" 13.6306
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_7/q" 55.3583
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0418822
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.235779
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.23492
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_7/q" 1.39389
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/out[3]" -2.16864
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 4.69833
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.93116
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 101.986
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/en" 0.0869861
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_1/Register_unitcell$3_7/q" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 141.801
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_1/out[3]" 6.65458
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/q" -0.258031
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -5.28742
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/en" 15.5384
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.207568
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.84035
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.105925
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.521187
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 19.356
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 27.5828
cap "SRegister_10$2_1/Register_unitcell$3_8/phi2" "SRegister_10$2_1/Register_unitcell$3_8/en" 0.0943491
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.98776
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.964434
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -44.6032
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.685497
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_7/q" 20.983
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 14.351
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/out[3]" 25.8869
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 14.7507
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 23.1818
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.84217e-14
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 8.64123
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.08272
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 55.922
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.26211
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/en" 0.250745
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.621504
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 41.6399
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 321.908
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -30.692
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[13]" 4.73494
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 3.4142
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 7.12541
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0978022
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.236003
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0964078
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.689577
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/en" -2.50043
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.61992
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.292172
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 0.0943491
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.14637
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.182812
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 100.903
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -3.16834
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 6.69081
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/phi2" -3.63062
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 16.3836
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 6.09598
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/out[4]" -0.828718
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0210284
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/en" 0.213105
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/en" 14.1792
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 12.1244
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 6.0257
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 2.26749
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -36.3875
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 68.3723
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 7.20465
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 16.2005
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 0.468722
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.15445
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.496951
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.0131104
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0183154
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.35036
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.851954
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 68.5366
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -1.85832
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_8/q" 8.84543
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 0.153444
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -47.6932
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -1.3985
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/default4" 0.855347
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/q" 9.68103
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.0418822
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/out[4]" -0.792684
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.49104
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.53176
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 22.1853
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[4]" 36.5606
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00848628
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.61894
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.7053e-13
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.2189
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.42109e-14
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/default4" -6.02311
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -29.6566
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/q" 10.1152
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -3.0835
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/en" 0.0490769
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/out[4]" 0.867709
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.0892793
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.251272
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 1.44308
cap "SRegister_10$2_1/Register_unitcell$3_8/q" "SRegister_10$2_1/out[4]" 0.00556868
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[4]" 14.4902
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -1.15578
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.45994
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.120402
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 5.32337
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.06581e-14
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 27.0963
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[4]" 18.9156
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.097169
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 4.90918
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.42142
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/default4" -3.02528
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 65.7551
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/q" 4.18034
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_9/en" 0.0144342
cap "SRegister_10$2_1/Register_unitcell$3_8/q" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 175.723
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 4.86932
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/out[4]" 0.210772
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/out[4]" 0.188069
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_8/VDDd" -2.51689
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/default4" 1.41123
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.446597
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 2.32759
cap "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.294242
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.10197
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 14.7353
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/default4" -2.40879
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/q" 40.4824
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/q" 5.2238
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00147088
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 53.227
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.84035
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 17.6494
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 3.53735
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/default4" -2.50606
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.2556
cap "SRegister_10$2_1/Register_unitcell$3_8/q" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 129.91
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_8/q" 1.35614
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -56.3096
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/q" 7.81743
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.505349
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0323061
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.0197921
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 2.77556e-17
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/default4" 2.93062
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_8/q" 77.7341
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/en" 9.34622
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0118808
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[4]" 6.65458
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 1.27698
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.56119
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 13.1339
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0453329
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default4" -0.0662268
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -5.55112e-17
cap "SRegister_10$2_1/Register_unitcell$3_9/phi2" "SRegister_10$2_1/out[4]" -3.3597
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 22.4874
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -5.42811
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.45626
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 9.49197
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.82756
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[4]" 14.351
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.2502
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.452416
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.192264
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" 3.55961
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default5" 0.514264
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 0.479108
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.369966
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.53034
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -55.1405
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/default5" 3.49159
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/phi2" -2.21671
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 0.220183
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.73494
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 43.9784
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.235779
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" 0.252978
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 16.0303
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 10.1814
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default5" 28.582
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.879506
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.129122
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/default5" 0.619071
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.4518
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 46.2073
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.41406
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 0.200166
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.67564
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 4.02595
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.512018
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -1.32469
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/default5" -5.82906
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_9/phi2" 1.0308
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/en" 3.98776
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -22.2391
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.88888
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/en" 6.19217
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 30.8186
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" 1.00858
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.13687e-13
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_9/phi1" 0.0388156
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" -61.3586
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/en" -1.10867
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.00820502
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_1/phi2" 0.0814965
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" -21.1213
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" -1.3985
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/default5" 6.87651
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/out[5]" -0.828718
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.10644
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 8.32667e-17
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default5" 0.38556
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.08272
cap "SRegister_10$2_1/Register_unitcell$3_9/q" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/q" 19.9799
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.315019
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.74608
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.02679
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 9.18296
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/q" 3.94299
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 55.0588
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/q" 55.922
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_9/en" 1.35036
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.115484
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/out[5]" 0.867709
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 0.034041
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/default5" 8.28116
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/en" -57.7432
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.96832
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0197921
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.61992
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/default5" -29.3572
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.572587
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 13.0994
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 41.8136
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/q" 0.792354
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/en" -2.58998
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/default5" -2.74917
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/en" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" -2.42048
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.716742
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/default5" 43.0511
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.236003
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 16.5701
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.21192
cap "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/VDDd" 33.8071
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0858041
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.85603
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/en" -51.1033
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[5]" 16.2667
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.948858
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.4404
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.8413
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[5]" -2.5518
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/out[5]" -23.1299
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 8.78536
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.121873
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/out[5]" 1.20777
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.56407
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.7053e-13
cap "SRegister_10$2_1/Register_unitcell$3_9/q" "SRegister_10$2_1/Register_unitcell$3_1/phi2" 8.40007
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 0.00824151
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.0144342
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -3.0835
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/out[5]" 0.0203671
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.9831
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.2232
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/out[5]" 0.210772
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[5]" 9.25194
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[5]" 14.4902
cap "SRegister_10$2_1/Register_unitcell$3_9/q" "SRegister_10$2_1/default5" 27.3514
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_1/phi2" -2.58114
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.873739
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/phi2" 2.06193
cap "SRegister_10$2_1/Register_unitcell$3_9/q" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 173.715
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_1/en" 5.65494
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.63813
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0754535
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.93009
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 17.3171
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[5]" -0.728426
cap "SRegister_10$2_1/Register_unitcell$3_9/q" "SRegister_10$2_1/Register_unitcell$3_1/en" 9.24049
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[5]" -0.395165
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[5]" 36.5606
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/default5" -6.96011
cap "SRegister_10$2_1/Register_unitcell$3_9/q" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 14.2867
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.0550472
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.446597
cap "SRegister_10$2_1/Register_unitcell$3_9/q" "SRegister_10$2_1/out[5]" 20.4931
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.294242
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.06581e-14
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_1/en" -4.71138
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.125204
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -54.2739
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 15.9987
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 0.859389
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 22.427
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.284795
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 14.351
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default6" 28.582
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.480229
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 5.14644
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/out[5]" 15.5384
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 0.0418822
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 0.0636926
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0837894
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 25.6777
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_9/q" 57.2466
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/q" 0.163648
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.207568
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.47643
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.23492
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/default6" -4.54756
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/default6" 25.8869
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.93116
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0543811
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.278794
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[5]" 14.7507
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.84035
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_9/q" 22.812
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 0.105925
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_1/phi1" -5.28742
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 0.645123
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 15.1908
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/out[5]" -2.16864
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.0943491
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.235779
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0869861
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default6" 0.514264
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.6306
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 16.3033
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" 6.65458
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.964434
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_1/Register_unitcell$3_9/q" "SRegister_10$2_1/Register_unitcell$3_1/phi1" 149.89
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/Register_unitcell$3_9/q" 1.39389
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/q" 2.85354
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/phi1" -17.223
cap "SRegister_10$2_1/Register_unitcell$3_1/phi2" "SRegister_10$2_1/default6" -3.02528
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -43.2164
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[5]" 101.986
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_1/en" 3.98776
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/default6" -3.20212
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" 16.0639
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/default6" 1.43359
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_2/phi2" 5.18598
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" 0.0978022
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/default6" 0.236003
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" 1.39085
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.1973
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 100.903
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0210284
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.35036
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 42.5455
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0303561
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.213105
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.533104
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -62.2379
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 17.6062
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" 4.85017
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.848153
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/default6" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_2/phi2" 7.20465
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 12.1244
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 7.88022
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.250745
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.62722
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 7.57941
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0964078
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 20.4901
cap "out[15]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0144177
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 32.3998
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.661877
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0753262
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.0183154
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/default6" -28.2995
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.182812
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 307.192
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" 5.08272
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/default6" -2.17604e-14
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.34441
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 7.73015
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.93382
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/en" -2.48908
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.91174
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.0943491
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.589732
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.26749
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/out[6]" -0.828718
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/q" 33.2032
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -1.3985
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/default6" 7.00172
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 83.2524
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.12593
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.47056
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/default6" -6.00399
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.61894
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 0.0418822
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 0.251272
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 5.72373
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[6]" 36.5606
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 22.1853
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 2.18633
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -32.8251
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/out[6]" 0.867709
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -3.0835
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0490769
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/q" 9.26391
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.7053e-13
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.4419
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.112192
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0762079
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/default6" -3.45377
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.097169
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 0.0892793
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 1.40692
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[6]" 14.4902
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.160454
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 5.48553
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.06581e-14
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 23.3611
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[6]" 0.0404584
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.59695
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/q" 3.75866
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 66.1466
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/out[6]" 0.025438
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0144342
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 4.90918
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -1.15578
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -2.51689
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.425569
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/default6" 22.561
cap "SRegister_10$2_1/Register_unitcell$3_1/q" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.398153
cap "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.294242
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 25.7249
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 0.0114528
cap "SRegister_10$2_1/Register_unitcell$3_1/q" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 168.134
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 4.86932
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/VDDd" -21.9666
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 2.06481
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -1.85832
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/q" 8.38019
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.02976
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 15.6464
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_2/en" 0.0210284
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 0.0197921
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0536865
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.48042
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_1/q" 77.7397
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.343401
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/q" 5.64548
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/q" 40.4824
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0935111
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_1/q" 1.82139
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[6]" 9.49197
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 53.227
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.16558
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -5.25149
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -54.0669
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 3.1416
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/q" 8.66868
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 17.7913
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[6]" 6.65458
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.84035
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 1.27698
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/en" 9.53155
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/out[6]" 2.13794
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 2.77556e-17
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 4.24057
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 14.351
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_2/en" -2.59158
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 1.4542
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/out[6]" -3.3597
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0484334
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.53652
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 13.2294
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 0.262787
cap "SRegister_10$2_1/Register_unitcell$3_2/phi2" "SRegister_10$2_1/default6" -2.5384
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 16.3951
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_2/en" 0.00968156
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[6]" 22.4874
cap "SRegister_10$2_1/Register_unitcell$3_1/q" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 137.998
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -37.6333
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 22.7027
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -5.55112e-17
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 3.14318
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/out[6]" 0.619071
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -1.32469
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/default7" -5.62041
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.49159
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0396813
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/default7" -59.8571
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.67564
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.314649
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 30.4722
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[6]" 46.2073
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_2/en" 3.98776
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 0.879506
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.55961
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.299822
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.394631
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[6]" 4.53034
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/phi2" 0.146122
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_2/phi2" 0.479108
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.235779
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -55.8533
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.80963
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/out[6]" 6.19217
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/phi1" 9.76081
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.37899
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.73494
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/en" 0.185329
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.09422
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.985902
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.91076
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default7" 28.582
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_2/phi2" 1.0308
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.132223
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/phi2" -2.21671
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.621032
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 41.2794
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -21.4965
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_2/phi2" 0.220183
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_1/Register_unitcell$3_2/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 16.0323
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.0139747
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/out[7]" 0.867709
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 18.7489
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 2.62139
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.315019
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.3985
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.329825
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.87651
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/q" 55.922
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.115484
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 9.18296
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_2/en" 0.0540449
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.08272
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/default7" -2.74917
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.96832
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 4.25571
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 5.40791
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_3/phi1" -57.0304
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 16.6052
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/q" 0.422686
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.35036
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/en" -2.76523
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 1.02679
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_3/phi1" -29.0932
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 8.32667e-17
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.716742
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 57.7578
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.61992
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.21192
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0197921
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/out[7]" -0.828718
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.12912
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 33.8464
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/en" -1.04102
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 0.572587
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 13.0994
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.42048
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/VDDd" -21.1213
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.236003
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 41.8136
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_2/q" 3.51424
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.43952
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.294242
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/default7" 25.5223
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[7]" 16.2667
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.5518
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.9831
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.7053e-13
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_3/phi2" 0.0814965
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.873739
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/out[7]" -23.1299
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.0144342
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -3.0835
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.93009
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_3/phi2" 8.82882
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.56407
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_3/en" 8.81881
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/default7" -7.53395
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 14.0528
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.210772
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 7.82304
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 17.4029
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_3/phi2" 0.397353
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[7]" 9.25194
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[7]" 14.4902
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_3/en" 5.65494
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 0.0283078
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.63813
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0754535
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/phi2" 2.06193
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/out[7]" 18.6047
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/en" -53.346
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.2063
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.07595
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 16.489
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[7]" -0.395165
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[7]" 36.5606
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.446597
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 167.204
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.948858
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.06581e-14
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_3/phi2" -2.5488
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_3/en" -4.72488
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.125204
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -55.6606
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/out[7]" 1.20777
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.0943491
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 0.0636926
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.84035
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 17.2657
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 0.105925
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/phi1" -5.28742
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[7]" 6.47643
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.584541
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 101.986
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 157.978
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.964434
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 12.188
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[7]" 13.6306
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/q" 3.45713
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.235779
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/phi1" -16.6872
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/out[7]" -2.16864
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -41.8297
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_2/q" 1.39389
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/default8" -3.02528
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.0837894
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/en" 15.5384
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.250745
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 20.0556
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_1/out[7]" 6.65458
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 23.7726
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.0234973
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.585327
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 5.42276
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0378293
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.23492
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/en" -4.3588
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_1/Register_unitcell$3_3/phi2" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.207568
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 12.4032
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 0.0418822
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_2/q" 59.135
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[7]" 14.351
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.601093
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.0347543
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_3/en" 3.98776
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.93116
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_3/phi1" 27.0535
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/out[7]" 25.8869
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.0869861
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.480229
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_2/q" 24.6411
cap "out[17]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0964078
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.08272
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 10.1889
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -5.68434e-14
cap "out[17]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.34755
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 6.81906
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.77167
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/en" -2.53801
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 1.18659
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 294.131
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.35036
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -25.5996
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.942502
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0978022
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0711576
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 26.7075
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.0131104
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.213105
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.899824
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.13521
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 100.903
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 2.26749
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.63781
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 19.0119
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 4.38253
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0183154
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.250745
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 16.0991
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 10.5821
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.99234
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0681427
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -3.03725
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.05968
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.202439
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.629302
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 12.1244
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 18.7844
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.705908
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.09739
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" -62.9228
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 10.2516
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.2153
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0490769
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0404584
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_3/q" 7.38144
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/default8" -5.95818
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.64768
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 5.38744
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 0.0892793
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 66.5529
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -3.0835
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 41.5628
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 11.4238
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 6.52718
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 4.90918
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/VDDd" -21.2817
cap "SRegister_10$2_1/Register_unitcell$3_3/q" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.294242
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.47481
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 14.4902
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.06581e-14
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -5.21805e-15
cap "SRegister_10$2_1/Register_unitcell$3_3/q" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 114.526
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.097169
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.31072
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/default8" -3.61865
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 21.5702
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/out[8]" -0.828718
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.76081
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.62845e-14
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.381801
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/q" 37.0006
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 16.5574
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/q" 3.10882
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 32.8622
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0490769
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 96.3135
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.112192
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 36.5606
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.7053e-13
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.61894
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.164845
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 0.251272
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.86932
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.27679
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.48471
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 0.0418822
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/out[8]" 0.867709
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -35.5898
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/q" 8.00608
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 22.1853
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -1.85832
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.3985
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 7.00172
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0144342
cap "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.47056
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0311962
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.0647968
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 2.77556e-17
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/out[8]" 0.858313
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/out[8]" 0.0203671
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/default8" -2.77721
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/default8" 2.41521
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.84035
cap "SRegister_10$2_1/Register_unitcell$3_3/q" "SRegister_10$2_1/default8" 50.3004
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 13.4757
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/out[8]" -5.24004
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/out[8]" 9.55699
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.0101148
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0935111
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0197921
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/phi2" 1.27698
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[8]" 14.351
cap "SRegister_10$2_1/Register_unitcell$3_3/q" "SRegister_10$2_1/out[8]" 77.7397
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -5.55112e-17
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_3/q" 2.82013
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/default8" 2.53652
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.2294
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.03145
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00968156
cap "SRegister_10$2_1/Register_unitcell$3_3/q" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 9.9265
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/default8" 2.01109
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[8]" 9.49197
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/out[8]" 6.71546
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/en" -51.8241
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[8]" 22.7027
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/out[8]" 2.13794
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/q" 192.106
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/default8" 0.27892
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/q" 6.29532
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.343401
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/default8" -2.57075
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default8" -0.0662268
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.4542
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/out[8]" 2.57531
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -39.02
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/out[8]" -3.3597
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 17.5556
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[8]" 6.65458
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[8]" 53.227
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_4/en" -0.0484334
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/default8" 7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.852788
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[8]" 22.4874
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 0.965488
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/out[8]" 0.619071
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -56.3384
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_4/en" 3.98776
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 0.0869861
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 12.5979
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0832529
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 0.235779
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/default9" -21.1375
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default9" 28.582
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" -58.4704
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/default9" 2.29573
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.942643
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.37899
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[8]" 4.53034
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.589732
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.48645
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 0.879506
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 16.0323
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 1.67564
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -1.32469
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/default9" -5.43165
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 3.14646
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_4/phi2" 1.0308
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 0.621032
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.100083
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[8]" 46.2073
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 0.0501657
cap "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/default9" -2.21671
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.299822
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 30.1258
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 8.69298
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 3.55961
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default9" 0.514264
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 5.54126
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.132223
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 0.449033
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.73494
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/default9" 0.394631
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.59332
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/out[8]" 6.19217
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_4/phi1" 38.5804
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.985902
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_4/en" 16.6052
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/default9" 0.27956
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.186473
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.115484
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_4/en" 1.35036
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/default9" 64.8094
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 5.08272
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/default9" 5.68434e-14
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_4/q" -0.462718
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/default9" 8.39456
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/q" 55.9357
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.572587
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/en" -56.5453
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.100083
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.31447
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 60.4568
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/default9" -28.5607
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.96832
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/default9" -2.73926
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 8.1363
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.298831
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.088566
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 0.716742
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.951799
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" -2.42048
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/default9" 43.1173
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/q" 0.0601935
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/en" -2.87769
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 3.9142
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/default9" 3.58243
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.38674
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 41.8136
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 21.431
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.21192
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03661
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.848153
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" -1.39421
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/default9" 6.85979
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.386078
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/en" -0.942679
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 0.0197921
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" 8.48163
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/default9" -7.10543e-15
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/VDDd" -23.0669
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 13.0994
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 9.16935
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.02679
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/q" 17.518
cap "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/out[9]" -0.823688
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/q" 3.08548
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.63813
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.65494
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.294242
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 25.2354
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/phi1" -54.5166
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.65583
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -1.06581e-14
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 12.3356
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 0.049771
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/out[9]" -23.1295
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[9]" -2.5518
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[9]" 14.4902
cap "SRegister_10$2_1/Register_unitcell$3_4/q" "SRegister_10$2_1/out[9]" 16.7164
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 3.89242
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.56407
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.12499
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_5/en" 0.446597
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.13687e-13
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205506
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 10.4858
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/q" 23.6934
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 7.68645
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 0.93009
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 0.0422825
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[9]" 10.1196
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/out[9]" 0.210772
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[9]" 36.5606
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/out[9]" 8.01546
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 1.64856
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -55.1326
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_5/en" -4.79158
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -3.0835
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0170378
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0144342
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0753642
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_5/phi1" -6.09167
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/q" 13.8188
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/q" 8.39713
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.3106
cap "SRegister_10$2_1/Register_unitcell$3_4/q" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 87.759
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/default9" -2.12329
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[9]" -0.395165
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[9]" -0.728426
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/q" 9.25757
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/out[9]" 0.0203671
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[9]" 16.2667
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 1.60686
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/out[9]" 15.5384
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.250745
cap "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/out[9]" 0.459341
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.964434
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0171888
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_1/out[9]" 6.65458
cap "SRegister_10$2_1/Register_unitcell$3_4/q" "SRegister_10$2_1/default10" 26.4702
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/default10" 28.582
cap "SRegister_10$2_1/Register_unitcell$3_4/q" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 2.47823
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/q" 1.00701
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[9]" 13.6306
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_5/en" 3.98776
cap "SRegister_10$2_1/out[9]" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[9]" 6.47643
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_1/out[9]" 0.858313
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[9]" 12.4032
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.480229
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[9]" 14.351
cap "SRegister_10$2_1/Register_unitcell$3_4/q" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.06072
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/default10" 1.52579
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.23492
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/default10" -3.55976
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/phi1" 0.2124
cap "SRegister_10$2_1/out[9]" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_1/Register_unitcell$3_4/q" "SRegister_10$2_1/out[9]" 61.0233
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[9]" 101.986
cap "SRegister_10$2_1/out[9]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.84035
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.235779
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.443
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.622677
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.93116
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0869861
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0565664
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0837894
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/out[9]" 25.2679
cap "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/out[9]" 0.889107
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25598e-13
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.49159
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/default10" 0.619643
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.16573e-14
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0978022
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.06859e-15
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.32234
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.67564
cap "out[19]" "SRegister_10$2_1/default10" 0.619071
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.35745
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 0.0964078
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0702056
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/default10" 2.66454e-14
cap "out[19]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.34755
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 5.08272
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 0.213105
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default10" 0.514264
cap "out[19]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" -63.0525
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.63064e-15
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.941508
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_1/q" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0411799
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/q" 0.0913416
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -5.93969e-15
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/q" 37.9623
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 7.66152
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.71861
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/q" 98.2573
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.294242
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.306386
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[10]" 4.54994
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" -3.81967
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/default10" 63.763
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/q" 15.4648
cap "SRegister_10$2_1/q" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.442776
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/q" -0.473479
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.61894
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.236003
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/q" 13.3124
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -3.38784
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 42.9809
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.61992
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 3.364
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.43266
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.23839
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/out[10]" -0.51112
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" -19.2372
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[10]" 11.852
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_5/VDDd" 5.36798
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.329825
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.3985
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 6.12478
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/q" 27.6047
cap "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/out[10]" 0.406279
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/default10" 7.00172
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -17.4801
cap "SRegister_10$2_1/out[10]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 16.0373
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/q" -40.6465
cap "SRegister_10$2_1/out[10]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.65974
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[10]" 10.6388
cap "SRegister_10$2_1/out[10]" "SRegister_10$2_1/q" 14.6494
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0681427
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/q" 15.8248
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/q" -6.4396
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.21714
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/default10" 3.92459
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.325682
cap "SRegister_10$2_1/out[10]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.35689
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/q" 0.358174
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/out[10]" -0.38323
cap "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/q" -0.870662
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.0335
cap "SRegister_10$2_1/en" "SRegister_10$2_1/phi1" -4.92375
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/VNW" "SRegister_10$2_1/en" -0.246655
cap "SRegister_10$2_1/d" "SRegister_10$2_1/en" -0.425659
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.39327
cap "SRegister_10$2_1/en" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.521065
cap "SRegister_10$2_1/d" "SRegister_10$2_1/en" -2.34233
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/en" 0.503451
cap "SRegister_10$2_1/en" "out[11]" 3.5743
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" -1.56006
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/en" -2.46733
cap "SRegister_10$2_1/en" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -2.58932
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/en" 10.0564
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/en" -57.9601
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/en" -2.00028
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/en" -0.0550322
cap "SRegister_10$2_1/en" "out[11]" 12.0168
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/en" 42.2695
cap "SRegister_10$2_1/phi1" "SRegister_10$2_1/en" -56.1504
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/en" -2.56963
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/en" -0.516759
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/en" 8.69941
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/en" -3.25682
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/en" -0.366201
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/en" -2.82405
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/en" 1.65679
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/en" 1.36294
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/en" 1.82931
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/en" -17.0818
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.13492
cap "SRegister_10$2_1/VSSd" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.668
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/en" -3.50944
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/en" -26.6168
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_6/en" -0.771445
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_6/en" -1.64575
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_6/en" -2.29757
cap "SRegister_10$2_1/Register_unitcell$3_6/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.20336
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_6/en" -4.19766
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[1]" 0.81538
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/en" 22.6544
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_6/en" -0.938328
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_6/en" 1.5721
cap "SRegister_10$2_1/Register_unitcell$3_6/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.89483
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_6/en" -1.22909
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/out[1]" 0.393274
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 15.8064
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/out[1]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_6/en" -0.109668
cap "SRegister_10$2_1/Register_unitcell$3_6/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 22.155
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_6/en" -0.791705
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[1]" 0.895905
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.0072
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_6/en" -57.9265
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/out[1]" 0.397438
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -4.95437e-15
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00143425
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -16.8635
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/out[1]" -0.00159312
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_0/en" 5.16715
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/en" -1.09624
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/en" -10.7323
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.67209
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/en" 1.00369
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[1]" 13.0274
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_0/en" 4.19445
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_0/en" -1.6313
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 5.57242
cap "SRegister_10$2_1/Register_unitcell$3_6/q" "SRegister_10$2_1/Register_unitcell$3_0/en" -1.11652
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.61787
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[1]" -0.00832917
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_0/en" 1.03643
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_0/en" -2.42745
cap "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_0/en" -3.32461
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_1/default1" "SRegister_10$2_1/Register_unitcell$3_0/en" -9.79193
cap "SRegister_10$2_1/Register_unitcell$3_0/phi1" "SRegister_10$2_1/Register_unitcell$3_0/en" -47.9766
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.04261
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/en" -1.81902
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/out[1]" 8.8048
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/en" 31.644
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_0/en" -3.40488
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/en" -0.904041
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -18.2007
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/out[1]" 40.262
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/q" -1.11332
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_0/en" -0.299894
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 6.50116
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/en" -6.94949
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_0/en" -2.3999
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_0/en" -2.83286
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_0/en" -2.8932
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -0.358685
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.541176
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[1]" 5.07206
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[1]" 3.29671
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/phi1" 0.411282
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.57081
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/en" 1.53456
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_1/Register_unitcell$3_0/en" -0.595913
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_0/en" 3.7175
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_0/en" -0.723163
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/en" 13.6695
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_0/en" -6.60357
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_0/en" -2.80136
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/out[2]" -0.00416441
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -0.00205373
cap "out[11]" "SRegister_10$2_1/default2" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_0/en" -2.77968
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_0/en" -1.22909
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/en" 1.73755
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.07181
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_0/en" 1.11561
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.134403
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_0/en" 3.5663
cap "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_0/en" -1.15791
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/en" -26.7042
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.0072
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.797903
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -33.1574
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.73925
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3494
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -3.39199
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.15106e-15
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.53712
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -2.01411
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/out[2]" -0.715678
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/default2" -17.1503
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[2]" 1.74565
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.10353
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.03643
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/out[2]" -0.00159312
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 19.6382
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.57441
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[2]" 0.454978
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 3.17733
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 21.3788
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/q" -1.11652
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[2]" -8.0685
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[2]" 2.87996
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/en" 2.0346
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -2.77819
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.92945
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.30259
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.375111
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.29866
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[2]" 0.479914
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/default2" 0.408918
cap "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.90674
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.19019
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.343078
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/phi1" -58.2615
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/out[2]" 25.1515
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 29.7661
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/q" -1.11332
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.70133
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.27465
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_1/out[2]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.00028
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[2]" 0.968387
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_7/en" -3.2516
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_7/en" -2.56963
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.12605
cap "SRegister_10$2_1/Register_unitcell$3_7/phi1" "SRegister_10$2_1/Register_unitcell$3_7/en" -55.849
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/out[2]" 2.9763
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.668
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.57081
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_7/en" -2.82405
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/en" 46.5598
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[2]" 1.79466
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.65679
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[2]" 0.358747
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.263481
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/en" 13.5565
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_7/en" -0.694747
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_7/en" 1.53456
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_7/en" -3.22993
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_7/en" -0.223693
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/en" -17.0818
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.700407
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -1.60606
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_8/phi1" -57.9265
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[3]" 0.0980021
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/default3" -26.6168
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.598794
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.45551
cap "out[11]" "SRegister_10$2_1/default3" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.30282
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -0.423053
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 22.5805
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.8572
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.89483
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[11]" 0.397438
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.797903
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0799996
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/out[3]" -0.00416441
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.0072
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 19.7925
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/default3" -4.95437e-15
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.52157
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.45712
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[3]" 1.74565
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[3]" 5.51667
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_8/en" 6.14046
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_8/en" -3.29435
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_8/en" -10.4717
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[3]" -0.00143425
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[3]" 0.454978
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[3]" -0.00832917
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_8/en" 6.55687
cap "SRegister_10$2_1/Register_unitcell$3_7/q" "SRegister_10$2_1/Register_unitcell$3_8/en" -1.11652
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/en" -11.7645
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.77502
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/out[3]" 1.07224
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.14657
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -18.2502
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_8/en" -0.754729
cap "SRegister_10$2_1/default3" "SRegister_10$2_1/out[3]" -0.00159312
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/en" 1.03643
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 0.684609
cap "SRegister_10$2_1/Register_unitcell$3_8/phi1" "SRegister_10$2_1/Register_unitcell$3_8/en" -50.1816
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.20292
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -2.77931
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.24669
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.8932
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.306027
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[3]" 2.89927
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_1/out[3]" 2.30259
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.53456
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.38315
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.81902
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.50116
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/phi1" 0.411282
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/en" -6.26972
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[3]" 1.19019
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/out[3]" 26.3399
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/q" -1.11332
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -16.814
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/out[3]" 16.3156
cap "SRegister_10$2_1/out[3]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.92592
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[3]" 0.479914
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/en" 30.4443
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.24555
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[3]" 3.27465
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[3]" 4.67462
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/en" 13.7442
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/en" 3.26388
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_8/en" -0.620702
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/en" 14.5934
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_8/en" -6.34573
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/out[4]" -0.00416441
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -0.481011
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[11]" 0.0914108
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/en" 0.367892
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_8/en" -2.83183
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_8/en" -1.22909
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.671089
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_8/en" -2.80136
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.08856
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_8/en" 1.65679
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[11]" 0.397438
cap "out[13]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.134403
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_8/en" 3.5663
cap "out[11]" "SRegister_10$2_1/default4" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_8/en" -1.15791
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/en" -26.7042
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.0072
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/en" 1.84698
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.797903
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.5442
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[4]" -0.50626
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.73925
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.36138
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3494
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -1.92347
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.50254
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/default4" -16.9944
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/out[4]" 0.397398
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.67687
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/q" -1.11652
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.03643
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[4]" 1.74565
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 20.4529
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/out[4]" -0.00159312
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[4]" 0.454978
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 3.63096
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 21.3788
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -2.80136
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_9/en" -2.00028
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[4]" 2.87996
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[4]" 1.92945
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0345783
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/en" 0.494903
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[4]" 2.30259
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_9/en" -1.78446
cap "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.7334
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_9/en" -2.18448
cap "SRegister_10$2_1/Register_unitcell$3_8/q" "SRegister_10$2_1/Register_unitcell$3_9/en" -1.11332
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[4]" 0.479914
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[4]" 1.19019
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/en" -1.35621
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_9/en" -0.299894
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_9/en" -0.257453
cap "SRegister_10$2_1/out[4]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_9/phi1" "SRegister_10$2_1/Register_unitcell$3_9/en" -57.2849
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/out[4]" 24.0384
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[4]" 3.27465
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[4]" 22.2038
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_9/en" -2.91818
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_9/en" -0.780371
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/out[4]" 2.9763
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.50116
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_9/en" -2.56963
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[4]" 1.79466
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.65679
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -33.4546
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[4]" 0.358747
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.57081
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/en" 14.9412
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/en" 51.3151
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_9/en" -2.82405
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_9/en" -0.337877
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[4]" 0.968387
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_9/en" -2.99375
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/phi1" -55.2112
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_9/en" 1.53456
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_9/en" -3.08994
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/en" -15.0444
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/en" -26.6168
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[5]" 0.0980021
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.0072
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.641071
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.5663
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -4.95437e-15
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "SRegister_10$2_1/default5" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/en" 23.295
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -0.0159425
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.89483
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.71335
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "out[11]" 0.155001
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_9/en" -1.74805
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 0.797903
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0503309
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/out[5]" -0.00416441
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 17.989
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_9/en" -57.9265
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 12.5349
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[5]" -0.00143425
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.55368
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.74565
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.03643
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[5]" -0.00832917
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -3.15236
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/q" -1.11652
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/default5" -11.1515
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/out[5]" 1.07224
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.84391
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.48679
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.454978
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.73925
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/phi1" -52.3866
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/out[5]" -0.00159312
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -12.3116
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.36038
cap "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -19.6369
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[5]" 5.51667
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.743946
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.719695
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_1/en" -1.28059
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/q" -1.11332
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.083462
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.27133
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/out[5]" 26.3399
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[5]" 2.89927
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_1/en" -2.8932
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_1/out[5]" 2.30259
cap "SRegister_10$2_1/Register_unitcell$3_1/phi1" "SRegister_10$2_1/Register_unitcell$3_1/en" 0.411282
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/en" -5.58994
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.53456
cap "SRegister_10$2_1/out[5]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[5]" 16.3156
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[5]" 4.67462
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_1/en" -1.81902
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[5]" 1.19019
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -15.4272
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/en" 29.9104
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.55957
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.50116
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[5]" 0.479914
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/en" 13.6347
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.41495
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_1/en" -2.90842
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[5]" 3.27465
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.612733
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/en" -22.2282
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.9521
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.65679
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -0.991976
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.5663
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[15]" 0.134403
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/en" 15.4372
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -6.08788
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.95871
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.20038
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.313976
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -2.80136
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_1/en" -2.79336
cap "SRegister_10$2_1/default6" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "out[11]" 1.9564
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_1/en" -0.518241
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.01124
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.30504
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/out[6]" -0.00416441
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[6]" 1.74565
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.27587
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/default6" -21.4704
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 0.797903
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3494
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -1.99113
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[6]" 0.16894
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[6]" 0.454978
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -37.7231
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 21.3788
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 21.1289
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.93114
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.03643
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_2/en" -1.77933
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.310002
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_2/en" -1.61922
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/q" -1.11652
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.38735
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -4.95437e-15
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 3.93612
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -2.80136
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[6]" 0.479914
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/out[6]" 8.56317
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -1.89515
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[6]" 21.5286
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/q" -1.11332
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[6]" 1.19019
cap "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_2/en" -0.605975
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -3.26009
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0874364
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[6]" 3.27465
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -55.3004
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -2.93153
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_2/en" 0.351897
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.49915
cap "SRegister_10$2_1/out[6]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.127624
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[6]" 2.87996
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[6]" 1.92945
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/out[6]" -0.00159312
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.00028
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[6]" 2.30259
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/default6" -2.99418
cap "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.9963
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_1/Register_unitcell$3_2/en" -0.627209
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[6]" 1.79466
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.65679
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -2.91829
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -32.0679
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/en" 15.0323
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/default7" -13.8347
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_2/en" -0.9102
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.57081
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_2/en" -0.299894
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/phi1" -54.9907
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.73591
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[6]" 0.968387
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_2/en" -2.56963
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.595913
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.50116
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_2/en" 1.53456
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[6]" 0.358747
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/out[6]" 18.849
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_2/en" -2.82405
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 49.7224
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_2/en" -4.9712
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.1855
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 26.5344
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 11.2126
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_2/en" -57.9265
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "out[11]" "SRegister_10$2_1/default7" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -1.7632
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_2/en" -1.22909
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/en" 0.558867
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.5663
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/out[7]" -0.00416441
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.581734
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.797903
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.89483
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/default7" -26.6168
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[7]" 0.0980021
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0206622
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.0072
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/en" -54.5916
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[7]" -0.00143425
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[7]" 0.454978
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[7]" 5.51667
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_3/en" -3.13721
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.51646
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_3/en" 6.73925
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_3/en" -11.8313
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_3/en" 10.1639
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.803282
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_3/en" -0.68466
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/out[7]" 1.07224
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[7]" -0.00832917
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_2/q" -1.11652
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_3/en" 1.03643
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/en" -12.4444
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[7]" 1.74565
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/out[7]" -0.00159312
cap "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_3/en" -2.56963
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -21.0236
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 10.1663
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_3/en" -0.299894
cap "SRegister_10$2_1/out[7]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_1/out[7]" 2.30259
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.8932
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/out[7]" 26.3399
cap "SRegister_10$2_1/Register_unitcell$3_3/phi1" "SRegister_10$2_1/Register_unitcell$3_3/en" 0.411282
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -3.03071
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.52656e-16
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[7]" 1.19019
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_3/en" 1.53456
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.84378
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[7]" 0.479914
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[7]" 3.68121
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.81902
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[7]" 16.3156
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[7]" 3.27465
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/en" 13.5253
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/default8" -4.91017
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.50116
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.2434
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.31562
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[7]" 2.89927
cap "SRegister_10$2_1/Register_unitcell$3_2/q" "SRegister_10$2_1/Register_unitcell$3_3/en" -1.11332
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -14.0405
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.77788
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 29.0153
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/en" 2.06583
cap "SRegister_10$2_1/default8" "out[11]" 0.178847
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.79293
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/en" 17.337
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_3/en" -2.76171
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_3/en" 1.65679
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -33.933
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -1.16353
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_3/en" 3.5663
cap "out[17]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.993412
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -2.80136
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[17]" 0.134403
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_3/en" 2.68857
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_3/en" -1.62793
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.41578
cap "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_1/Register_unitcell$3_3/en" -5.83004
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/en" -19.2406
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.88179
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.71445e-17
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -2.80136
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.797903
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.03643
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.42109e-14
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/out[8]" -0.00416441
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.641911
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.7422
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -2.10665
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.49162
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[8]" 0.16894
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/default8" -24.458
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[8]" 1.74565
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 21.3788
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.87706
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 4.20626
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/q" -0.951191
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0874364
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 21.0948
cap "out[11]" "SRegister_10$2_1/default8" 0.218591
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.42057
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[8]" 0.454978
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3494
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/en" -4.23061
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.11655
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[8]" 1.19019
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -1.30857
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[8]" 2.87996
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/out[8]" -0.00159312
cap "SRegister_10$2_1/Register_unitcell$3_3/q" "SRegister_10$2_1/Register_unitcell$3_4/en" -1.27865
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_4/en" -2.93153
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.38302
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[8]" 3.27465
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0382684
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[8]" 0.479914
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.13311
cap "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/en" -53.0954
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[8]" 21.5286
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[8]" 1.92945
cap "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_4/en" -3.67396
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.310002
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[8]" 2.30259
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.24763
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.00028
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/out[8]" 8.56317
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/phi1" -54.9907
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_1/Register_unitcell$3_4/en" -0.595913
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.50116
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.47806
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_4/en" 1.53456
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_1/Register_unitcell$3_4/en" -2.56963
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.968387
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/en" 46.9157
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[8]" 0.358747
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_1/Register_unitcell$3_4/en" -2.82405
cap "SRegister_10$2_1/out[8]" "SRegister_10$2_1/Register_unitcell$3_4/en" 18.849
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -1.21379
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/en" 7.57081
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[8]" 1.79466
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_4/en" -2.69246
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -30.6812
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/en" -13.0988
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "out[11]" 14.8384
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_4/en" -0.299894
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/Register_unitcell$3_4/en" 1.65679
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_1/Register_unitcell$3_4/en" -0.999556
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.89274
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.114695
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/default9" -26.6401
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 14.382
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.00469132
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "out[11]" "SRegister_10$2_1/default9" 0.399454
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/en" 0.75272
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -39.9443
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/default9" 0.000134366
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.1826
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.522398
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.000133078
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 9.89021
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.22904
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_5/phi1" -57.9265
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/out[9]" -0.00413914
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -1.84547
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.66226
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/default9" 0.00935883
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.56538
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 0.135644
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/out[9]" 1.07224
cap "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_1/Register_unitcell$3_5/en" -3.2182
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_5/en" -12.511
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/Register_unitcell$3_5/en" 1.03643
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[9]" 5.61468
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -22.4104
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.619517
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/q" -1.11652
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 0.862619
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/en" 3.71408
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.53712
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[9]" 1.74565
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_1/out[9]" -0.00832917
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/phi1" -55.5489
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_5/en" 6.73925
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[11]" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[9]" -0.00143425
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_5/en" 11.9674
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.77502
cap "SRegister_10$2_1/default9" "SRegister_10$2_1/out[9]" -0.00159097
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[9]" 0.454978
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 11.4886
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_5/en" -0.299894
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[11]" 0.397438
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -12.6538
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.612859
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[9]" 1.19019
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 36.5789
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_5/en" 1.53456
cap "SRegister_10$2_1/out[9]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.698028
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.14769
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[9]" 0.479914
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[9]" 3.27465
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.50116
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/out[9]" 28.8865
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.52656e-16
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.28271
cap "SRegister_10$2_1/out[9]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 16.3156
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "out[11]" 13.4159
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_1/out[9]" 2.30259
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[9]" 2.89927
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[9]" 3.68121
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.854689
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/default10" -2.56469
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0887103
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[19]" 0.993412
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/en" 2.17525
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -34.668
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 28.594
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[19]" 0.134403
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 1.38502
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.71445e-17
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.42109e-14
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.91778
cap "SRegister_10$2_1/default10" "out[11]" 0.397438
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.0189063
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/q" 19.9594
cap "SRegister_10$2_1/q" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.06257
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[10]" -0.317068
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_1/q" 0.721741
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/out[10]" -0.00256844
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.91778
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 0.797903
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/q" 1.22221
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/q" 1.95048
cap "SRegister_10$2_1/q" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.0977
cap "SRegister_10$2_1/out[10]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.426854
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 20.5348
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -40.0072
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/q" 13.6743
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/q" 0.289875
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.525458
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_1/out[10]" 0.00730429
cap "SRegister_10$2_1/q" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 9.80514
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/out[10]" 0.0130602
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/out[10]" -0.00146013
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.79315
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_1/q" 10.5706
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[10]" 0.0353887
cap "SRegister_10$2_1/q" "SRegister_10$2_1/out[10]" 19.7559
cap "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -7.40409
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[10]" 14.4419
cap "out[11]" "SRegister_10$2_1/en" 1.77636e-15
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "out[11]" 0.706849
cap "SRegister_10$2_1/en" "out[11]" 3.14934
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 5.86355
cap "out[11]" "SRegister_10$2_1/en" 10.6739
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.847046
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/en" 1.77636e-15
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.38512
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_1/out[1]" 1.56272
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/out[1]" 8.55916
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/default1" 0.790283
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.466948
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_1/out[1]" 2.11287
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.09909
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.940098
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.95887
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_1/out[1]" 0.432089
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_0/en" 1.77636e-15
cap "SRegister_10$2_1/out[1]" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_1/out[1]" 0.274267
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_1/out[1]" 0.596358
cap "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/out[1]" 2.30109
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_1/out[1]" 1.80216
cap "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/out[1]" 12.1101
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/en" 1.71317
cap "out[11]" "SRegister_10$2_1/default2" 0.790283
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.87277
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.857642
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.503271
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[11]" 0.432089
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 2.50282
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "out[11]" 1.77636e-15
cap "SRegister_10$2_1/out[2]" "out[11]" 0.941085
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[11]" 1.0613
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[11]" 2.56604
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[11]" 1.25522
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 6.3366
cap "out[11]" "SRegister_10$2_1/out[2]" 0.041949
cap "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 1.96292
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/en" 1.7927
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[11]" 0.192823
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[11]" 0.777538
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[11]" 0.596358
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 6.17612
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[11]" 1.80216
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "out[11]" 12.0305
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[11]" 2.11287
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[11]" 2.03935
cap "SRegister_10$2_1/Register_unitcell$3_7/en" "out[11]" 1.77636e-15
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 8.40652
cap "SRegister_10$2_1/default3" "out[11]" 0.790283
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[11]" 0.148092
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 1.49164
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.12084
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[11]" 2.41795
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 1.01117
cap "SRegister_10$2_1/out[3]" "out[11]" 0.983034
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[11]" 0.432089
cap "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[11]" 1.0613
cap "SRegister_10$2_1/Register_unitcell$3_8/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 2.28088
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.59472
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/en" 12.0417
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/en" 1.78154
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[11]" 0.207438
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[11]" 0.777538
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.770698
cap "out[11]" "SRegister_10$2_1/default4" 0.790283
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.30353
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/out" 0.379389
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.92277
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.56604
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.34217
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "out[11]" 0.436062
cap "SRegister_10$2_1/Register_unitcell$3_8/out" "out[11]" 0.603645
cap "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 1.64446
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/en" 12.9119
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.48466
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 8.09118
cap "out[11]" "SRegister_10$2_1/default5" 0.790283
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 1.42057
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "SRegister_10$2_1/Register_unitcell$3_9/en" "out[11]" 0.475307
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[11]" 1.0613
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/out" 0.983034
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[11]" 2.56604
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 4.44939
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 1.08225
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.28088
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.09899
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/en" 11.9733
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 7.87787
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[11]" 0.777538
cap "SRegister_10$2_1/Register_unitcell$3_1/en" "out[11]" 1.84991
cap "SRegister_10$2_1/default6" "out[11]" 0.790283
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[11]" 0.703164
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.683755
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.32588
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/en" 1.77636e-15
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.42911
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.29792
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/en" 1.77636e-15
cap "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 1.6038
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/out" 0.983034
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.268122
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "out[11]" 12.8751
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[11]" 0.596358
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 6.54786
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "out[11]" "SRegister_10$2_1/default7" 0.790283
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.34949
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 7.61826
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[11]" 2.11287
cap "SRegister_10$2_1/Register_unitcell$3_2/en" "out[11]" 0.948109
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[11]" 2.23217
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[11]" 1.15333
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 4.92232
cap "SRegister_10$2_1/Register_unitcell$3_2/out" "out[11]" 0.983034
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[11]" 0.432089
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.56604
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "out[11]" 1.77636e-15
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[11]" 1.0613
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 2.02237
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "out[11]" 11.905
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.857642
cap "SRegister_10$2_1/Register_unitcell$3_3/en" "out[11]" 1.91828
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 8.13024
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.944515
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[11]" 2.23217
cap "SRegister_10$2_1/default8" "out[11]" 0.446625
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.596811
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[11]" "SRegister_10$2_1/default8" 0.343658
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.61543
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.51605
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 7.33202
cap "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 1.6038
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/out" 0.983034
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.950613
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/en" 1.77636e-15
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/en" 12.7254
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[11]" 0.777538
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.21614
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.27841
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 7.51564
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "out[11]" "SRegister_10$2_1/default9" 0.789219
cap "SRegister_10$2_1/Register_unitcell$3_4/en" "out[11]" 1.09781
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.56604
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.2244
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/out" 0.983034
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/en" 1.77636e-15
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.35664
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[11]" 0.596358
cap "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" 1.60903
cap "SRegister_10$2_1/Register_unitcell$3_5/en" "out[11]" 11.8366
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.770698
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.03146
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.46769
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.471236
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/en" 1.98666
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.34731
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "out[11]" "SRegister_10$2_1/default10" 0.790283
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.75381
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.64163
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "out[11]" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[11]" -3.55271e-15
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 4.82039
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.0643
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.1977
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.46953
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "m3_883604_514271#" 18.3461
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[9]" 0.340249
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 0.590902
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 18.3461
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0736083
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 5.71774
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.221864
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 12.3444
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0233023
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.106391
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 15.5698
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.416844
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.49235
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/default8" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.940992
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 33.1373
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 1.31477
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 3.19744e-14
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[7]" 0.340249
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.22045e-16
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 18.4593
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0598067
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 4.07572
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 13.9865
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.235666
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default7" 0.394127
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.363985
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 13.9278
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.283998
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 4.13436
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default6" 0.0633695
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[6]" 0.0562509
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/phi2" 2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 0.0528587
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 0.940992
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/default6" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 33.1373
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.22045e-16
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 3.81917e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 0.457497
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 1.31477
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 1.86795e-18
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 2.4337
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 18.4593
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/default5" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 0.295472
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 15.6285
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.77189
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.145889
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 12.2858
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.307574
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.207168
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.330248
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[4]" 0.133081
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 5.77638
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default4" 0.149923
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 0.0865959
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 0.940992
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/phi2" 33.1373
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/default4" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" 2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" 2.91778
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 1.57652e-14
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 1.31477
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 0.457497
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.22045e-16
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 1.86795e-18
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 18.4593
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 0.791687
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/default3" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.295472
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.13793
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 17.2705
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.77984
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.244372
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default3" 0.22102
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[2]" 0.130337
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 10.6438
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -4.26326e-14
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 7.4184
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default2" 0.236476
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.209912
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 0.172472
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.940992
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/phi2" 33.1373
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.22045e-16
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.457497
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" 2.17604e-14
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.31477
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.0622
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.91778
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/phi2" 18.4593
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 0.295472
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/VSSd" 0.107839
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/VDDd" 18.0622
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.158496
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/VSSd" 0.134467
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/VDDd" 9.00177
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/VDDd" 2.91778
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.258349
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 9.4906
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/VSSd" 0.32303
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[10]" 1.03852
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_3/out[10]" 0.111755
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[10]" 0.437355
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" 7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/out[10]" 0.277088
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/out[10]" -0.638568
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0937199
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.52352
cap "SRegister_10$2_3/q" "m1_957072_503439#" 3.87431
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.418072
cap "SRegister_10$2_3/q" "SRegister_10$2_3/out[10]" 2.49982
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0582765
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.3137
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.162506
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 22.0365
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "m1_957072_503439#" 0.146292
cap "SRegister_10$2_3/q" "SRegister_10$2_3/default10" -39.7964
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 5.45791
cap "m3_883604_514271#" "SRegister_10$2_3/default10" -0.678423
cap "m3_882794_514271#" "SRegister_10$2_3/default10" 3.57069
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.026224
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/default10" 2.0335
cap "SRegister_10$2_3/q" "m3_882794_514271#" 97.3209
cap "m3_883604_514271#" "SRegister_10$2_3/q" 11.4149
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.61434
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/q" 3.47763
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/default10" -47.8294
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "m3_882794_514271#" 2.42388
cap "m1_957072_503439#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.00253121
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "m1_957072_503439#" 2.68574
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[10]" 1.94279
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default10" -0.06726
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0472005
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.83557
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0320185
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.2323
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.3436
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m3_882794_514271#" 17.1506
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.17458
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.24731
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/q" 28.1578
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.59116
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "m3_882794_514271#" 7.12402
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.580234
cap "m1_957072_503439#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.206206
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0134611
cap "m1_957072_503439#" "SRegister_10$2_3/default10" -2.30897
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.2372
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.48546
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 9.40112
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.108834
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.9694
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/en" 21.2824
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 0.406279
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 8.48163
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.825202
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 16.8255
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 12.6399
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default10" 0.290348
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 31.2053
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -58.7131
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 67.6925
cap "m3_883604_514271#" "SRegister_10$2_3/default10" -2.48586
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -0.725101
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_652#" "m3_883604_514271#" 0.712176
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 2.11158
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/default10" -2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 6.79132
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default10" 4.10385
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.49648
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.7322
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.187837
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.29455
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.0227809
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.364248
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/default10" 0.927645
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0579871
cap "SRegister_10$2_3/q" "SRegister_10$2_3/default10" 55.0615
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/default10" 0.319424
cap "SRegister_10$2_3/q" "m3_882794_514271#" 38.8104
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1224_652#" 1.72843
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 34.8666
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.120256
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 27.5134
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 0.761262
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.405363
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 0.046114
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default10" 5.63407
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.4273
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 4.08318
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default10" 4.41257
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.52822
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.07922
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 12.1324
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -0.396515
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 6.8763
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/default10" -0.0898954
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 2.24088
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default10" 4.87021
cap "SRegister_10$2_3/q" "m3_883604_514271#" 6.96708
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1224_652#" 1.15729
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 76.2693
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 3.95212
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_5/en" 1.35475
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/default10" -7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 78.4997
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_5/en" 1.29789
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0222804
cap "m3_882794_514271#" "SRegister_10$2_3/default10" -1.1551
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -1.4484
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/default10" -3.30663
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0154363
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_652#" "m3_882794_514271#" 0.507149
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default10" 65.2532
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/en" 7.06141
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 0.979053
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 1.32367
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.5867
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.589732
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0587592
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 0.479108
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.135338
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[9]" 2.33101
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 1.69319
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.20397
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 2.06278
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 0.656064
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" 2.36171
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.283296
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 11.0807
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.163805
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 26.9128
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 7.22286
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.95499
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.350225
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/phi2" -2.21671
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.50355
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/out[9]" 0.619071
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 46.6749
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 2.14233
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 8.71942
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_5/en" 3.02933
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.80288
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 47.0493
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.0234973
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.21355
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 76.6447
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 57.4369
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 0.542324
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 4.44089e-16
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -91.4984
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 33.3998
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.267068
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 34.9446
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.77882
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/en" -5.91333
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.0545054
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 6.16787
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[9]" 1.03886
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 1.35336
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/out[9]" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[9]" 2.35837
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.029284
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 14.2058
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 0.492741
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/en" -2.67709
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -241.17
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.121698
cap "SRegister_10$2_3/Register_unitcell$3_4/q" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 91.4446
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 57.4853
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/q" 7.29914
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" 0.463214
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.186079
cap "SRegister_10$2_3/Register_unitcell$3_4/q" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 2.02731
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -0.622128
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -14.8458
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[9]" 6.71546
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[9]" 2.65735
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[9]" 0.762795
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/out[9]" 24.6482
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.93116
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -0.27187
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 3.26475
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/out[9]" 2.57531
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_4/q" 4.35032
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.28229
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 0.405363
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 2.21707
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 23.2223
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[9]" 15.3031
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[9]" 1.28037
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 19.0644
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.697366
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 27.3978
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -61.9468
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.02358
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/out[9]" -3.3597
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.33463
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 27.3104
cap "SRegister_10$2_3/Register_unitcell$3_4/q" "SRegister_10$2_3/out[9]" 75.995
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/phi2" -0.302102
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/q" 40.4824
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.18732
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.867709
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.396515
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -82.2222
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.47513
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/default9" -5.57412
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.121873
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.0422825
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.37091
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/q" 10.6406
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_4/q" 5.05382
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.879122
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.215456
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 25.7045
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0226677
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 12.3356
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -57.8294
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/phi2" -3.46945e-18
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default9" 0.822699
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/default9" -7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/default9" -2.21671
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/default9" -22.8686
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0197921
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_4/q" 12.3431
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 7.30244
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/q" 1.74466
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/q" 9.68119
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.141333
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 3.24264
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.04906
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.47667
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.60727
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 2.55807
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.98806
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -1005.02
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default9" -3.55271e-15
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -0.225193
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/default9" 2.01109
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/default9" -22.7949
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 14.7106
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.2053
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.0632522
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/q" 85.0009
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 13.459
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.93009
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.389834
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 0.417167
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.26067
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.24088
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.725101
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default9" -0.0216007
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.104391
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.61894
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.0144342
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0561886
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -18.4692
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.097169
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_4/q" -0.462718
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default9" 4.47892
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -57.0149
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/phi2" -2.65461
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -0.13879
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default9" 4.8072
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.71136
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default9" 5.63098
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/default9" -7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 9.95006
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.928125
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.85891
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.088566
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/out[9]" -0.14487
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 33.8668
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 3.12014
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.135338
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.028265
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/default9" -4.12436
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" -70.7915
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -2.17604e-14
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_5/phi2" -1.7512e-18
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.32608
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/phi2" -25.1612
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 8.568
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 5.82799
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 66.7396
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_4/en" 0.848153
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 38.5729
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.154863
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.186473
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.42945
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.290735
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.144962
cap "SRegister_10$2_3/Register_unitcell$3_4/q" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 9.363
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0183154
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0978022
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.362981
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 14.8342
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.64491
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 1.02679
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_4/en" 0.136419
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -26.7609
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.664783
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default9" 3.31244
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/phi2" -1005.02
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 85.5782
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 0.15542
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/q" 56.7258
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 55.2283
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" -3.76776
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.0501657
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[8]" 4.68938
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.65735
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/out[8]" 42.3245
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_3/q" 17.1941
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 13.3015
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_4/en" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 28.8659
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.42724
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/q" 41.8156
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.0188433
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 2.10332
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0779513
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.0197921
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 0.324245
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.100774
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 15.3031
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/out[8]" 19.5649
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 27.4641
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 1.01552
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/q" 1.29882
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[8]" 0.974495
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/Register_unitcell$3_4/en" -0.0895626
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[8]" 0.762795
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0275122
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.711696
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.84396
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/out[8]" -5.33091
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 25.053
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/phi1" -16.1493
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_4/en" 0.0234973
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.112174
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.735561
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 4.08873
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.0388156
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 2.11932
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_4/phi2" -2.59099
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/phi2" -0.302102
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -19.0604
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 3.55271e-15
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_4/en" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/out[8]" 2.57531
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/en" -4.91763
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.186079
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.175491
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/phi2" -970.1
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.419554
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_4/en" 0.124733
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 1.25634
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.078514
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/en" -57.0761
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" -56.8305
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 15.0937
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.481379
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/q" 239.046
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -78.4299
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.48102
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/default8" -2.82718
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/phi2" -861.051
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[8]" 0.121698
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.307564
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/out[8]" 35.4152
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/Register_unitcell$3_4/en" 9.4937
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.024022
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/out[8]" -0.768708
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.3137
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.22045e-16
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 0.383271
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/default8" 2.01109
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 2.04636
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.47513
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 12.5617
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/default8" -5.44254
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0561886
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[8]" 4.02691
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/en" 0.0226677
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.21946
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 16.8837
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0181202
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/default8" -17.1663
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/out[8]" 0.0908722
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/default8" -4.25178
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/en" -34.0425
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.9704
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default8" -0.0216049
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 2.87945
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/Register_unitcell$3_3/q" 5.89067
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -11.0256
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 5.74096
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 4.4446
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0409437
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 1.4542
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 16.473
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[8]" 12.5953
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/en" 1.83628
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default8" -0.0662268
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.251272
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/out[8]" 0.0203671
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_4/en" 0.121873
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default8" -3.55271e-15
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.594236
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/default8" 32.9693
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.951799
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" -60.6279
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.0862703
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/q" 1.92777
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 47.3454
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/out[8]" -0.145754
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0418822
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 11.7251
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" -0.396515
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/default8" -3.60822e-16
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.281231
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 2.2053
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/default8" -2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 19.2102
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/en" -4.03651
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.4484
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 11.1568
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.0144342
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/en" -1.85832
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/default8" 0.319424
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 23.3765
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07922
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.0632522
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 9.47832
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/out[8]" 0.867709
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 65.8401
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default8" 65.2532
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.290348
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 4.0539
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.716742
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/en" -0.725101
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/default8" -3.54929
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 2.24088
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default8" 4.87021
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 3.46945e-18
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/Register_unitcell$3_4/phi1" -386.94
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/Register_unitcell$3_3/q" 3.29538
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 5.63407
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 187.276
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_3/q" -0.473479
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.94003
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.115484
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 10.084
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 6.15643
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default8" 4.15105
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_4/phi1" -36.3582
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/q" 56.72
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 2.63648
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/q" 29.7303
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/default8" 0.927645
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.0131104
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" -35.0986
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.787691
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 8.48163
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.41257
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 9.62353
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.0892793
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/en" 13.5542
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.29074
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 3.5867
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.105925
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.44089e-16
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.07137
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default8" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default8" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default8" 0.0587592
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.3426
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.486
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.976751
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default8" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 22.7702
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/default8" -3.02528
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 31.2588
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.0636926
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.33101
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/default8" -26.0891
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.135338
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -306.774
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0210077
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.05101
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.202872
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/default8" 0.619071
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 2.13843
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/default8" -5.99502
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 0.0604616
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.117543
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 2.14684
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 1.62296
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.078514
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default8" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.43139
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" -91.4984
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 16.3412
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 203.169
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 1.94254
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.350225
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 24.5124
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.133774
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.163805
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default8" 0.514264
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 1.72492
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.965488
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -586.483
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -1.11067
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.306675
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -14.6974
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -2.86223
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.0418822
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.33463
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.28037
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 26.936
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.65735
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.54674
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 10.8694
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_2/q" 74.1067
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -4.77874
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -60.8343
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 24.0165
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.0462063
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.93116
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0627816
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 1.39389
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.762795
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.121698
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 218.288
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.25751
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 39.1432
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 15.3031
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_2/q" 3.92864
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.35837
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.761561
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 5.72575
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 27.4641
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.186079
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -2.16864
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.54769
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -2.72523
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.03886
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 24.6482
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/en" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/out[7]" -1.35442
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -1041.23
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.121873
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 21.0531
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 30.7336
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 5.1546
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[7]" -0.0561886
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/en" 2.62533
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[7]" 2.98806
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.826602
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/out[7]" 3.63298
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 12.2282
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.0160811
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.948858
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/q" 10.2859
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default7" -0.0662268
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 17.4029
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.0632522
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/out[7]" 0.0203671
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.47513
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.47667
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[7]" 0.867709
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -21.3453
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 3.24264
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.0144342
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 0.397353
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[7]" 9.26067
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -22.1065
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_3/en" -5.45783
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.396515
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.783397
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.0422825
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/default7" 2.01109
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.725101
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.097169
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 3.44543
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/q" 11.0202
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.153661
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/en" -58.1004
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -3.46945e-18
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.104391
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/out[7]" -22.8686
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -2.29237
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -83.3327
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.93009
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.0226677
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 119.399
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/en" 5.4755
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default7" -0.0216049
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 8.7703
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.61894
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -25.1612
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 0.0978022
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/default7" 0.319424
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.8509
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 83.7281
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.47133
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 31.9075
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_2/q" -0.473479
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/en" 0.144962
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.290348
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 8.98932
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default7" 4.87021
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 10.7517
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -26.9204
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -1005.02
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 6.71136
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 36.4118
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.028265
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.927645
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 65.2532
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.32445
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.00371102
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/q" 56.72
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 0.418925
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.10083
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_2/en" 1.40452
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 0.114844
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.428391
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 9.21698
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -57.0149
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -0.583492
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -2.66452
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.07922
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 6.31218
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.8162
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.2262
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 5.63407
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/q" 0.0990184
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 53.9749
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 1.02679
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/out[7]" -0.145754
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/en" -4.13163
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" -70.7817
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_3/phi2" -1.7512e-18
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_2/en" 0.0183154
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.136364
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/phi2" -2.14258
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 26.1028
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 15.3091
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.135338
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/q" 1.29882
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 13.5707
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.394631
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0478908
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/q" 35.1148
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.481379
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/default7" -56.8305
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 0.0197921
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_1/q" 1.01552
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0779513
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.132223
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/default7" -5.0344
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/default7" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 15.3031
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 0.0188433
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 0.16575
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.247393
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.27412
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/default7" -16.9464
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -3.85199
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 12.5979
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -57.0761
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 2.09456
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.139653
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -20.4471
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default7" 0.514264
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/default7" 16.5943
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/default7" -0.302102
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 1.2611
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.350225
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/phi2" 28.8659
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 13.1304
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.485604
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 3.55271e-15
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/en" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[6]" 4.68938
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_2/phi2" 0.479108
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 0.879506
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -4.40821
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_1/q" 15.365
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -970.268
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/q" 0.735561
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.762795
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.186079
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/q" 0.0965607
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.58039
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default7" 27.4641
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default7" 2.13163e-14
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 0.078514
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.182244
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/q" 39.5906
cap "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.08036
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.137008
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.65735
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 0.227111
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default6" -0.0216049
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.343401
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.942016
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/default6" -4.08204
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 11.4018
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.75544
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/default6" -1.42109e-14
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/q" 239.366
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.118683
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.121698
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0192632
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/q" 42.6249
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/phi2" -884.353
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/phi2" -1.21712
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.735502
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -77.0432
cap "SRegister_10$2_3/Register_unitcell$3_1/q" "SRegister_10$2_3/default6" 34.7984
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default6" -0.0662268
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.22045e-16
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.69159
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/q" 9.30758
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/default6" -2.79484
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 2.0099
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0561886
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.02691
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 17.6983
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -0.831831
cap "SRegister_10$2_3/Register_unitcell$3_1/q" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.6008
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/default6" 2.01109
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.4542
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0226677
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -8.34774
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default6" 2.53652
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_1/q" 5.62205
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.7173
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0484334
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/default6" -4.23845
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 6.40792
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.5953
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -36.2852
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/default6" -14.1957
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 15.4596
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.994918
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/phi2" -35.0986
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/q" 31.136
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 12.7385
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.716742
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_3/Register_unitcell$3_1/q" "SRegister_10$2_3/Register_unitcell$3_2/phi2" 3.564
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -3.60822e-16
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.396515
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.09975
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.15105
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -4.01749
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.4484
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 23.3765
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/q" 2.29743
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.87021
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/out[6]" -0.145754
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 0.317688
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.783534
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.23072
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 55.328
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.85832
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 10.5279
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 177.323
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.115484
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.47832
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.104391
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 5.63407
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 6.11692
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.725101
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.290348
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.4665
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/out[6]" 0.867709
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 10.7834
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.94003
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.00319036
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -36.2444
cap "SRegister_10$2_3/Register_unitcell$3_1/q" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.0892793
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.0241608
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_2/phi2" -3.54929
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.5083e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07922
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0144342
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/phi2" -386.94
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" -60.6279
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.927645
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 65.2532
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.551817
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.41257
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 11.1009
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/q" 56.72
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 47.7522
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.0539
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0418822
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.18835
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.12726
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_1/phi1" -298.283
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default6" 0.0587592
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default6" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.237194
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 3.5867
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default6" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0636926
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.64366
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/default6" 0.619071
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.33101
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 18.4882
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/default6" -5.99502
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" -91.4984
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.589732
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 0.965488
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/en" 4.03294
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 2.77332
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 0.0991151
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.135338
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 0.0714477
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/default6" -3.02528
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.43139
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.07914
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 0.468722
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 22.7702
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/default6" -26.0891
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 213.122
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 4.64816
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 29.6133
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 0.163805
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default6" 0.514264
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 4.44089e-16
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.350225
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.296336
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 18.1472
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/default6" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/en" 1.56752
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 1.9098
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[5]" 6.71546
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[5]" 15.3031
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 11.7335
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_9/q" 37.3141
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/out[5]" -2.72523
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.127465
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/out[5]" 72.2184
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.964434
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.00706626
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[5]" 1.03886
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 0.0418822
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/en" -3.05098
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/phi1" -6.13581
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_1/phi1" -544.261
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/out[5]" 2.57531
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[5]" 2.35837
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/q" 7.63915
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_9/q" 1.39389
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/out[5]" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[5]" 0.762795
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 25.3591
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 7.87071
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.39129
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/out[5]" 24.6482
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[5]" 3.33463
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.186079
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 12.5709
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 209.816
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -60.637
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[5]" 2.65735
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/phi2" -1.11067
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0837894
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[5]" 1.28037
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[5]" 0.121698
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/out[5]" -2.16864
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/en" -12.3249
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 27.4641
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.93116
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/Register_unitcell$3_1/en" 3.50696
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 0.00680944
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/phi1" -2.75245
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 31.7281
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[5]" 0.867709
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 3.14666
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[5]" -0.0561886
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 0.397353
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.0144342
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.396515
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 17.4029
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -83.53
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.0632522
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/q" 9.82475
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default5" 0.112332
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.47667
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.61894
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/en" -58.1747
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/out[5]" -1.35442
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 0.93009
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[5]" 2.98806
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.0226677
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.47513
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/phi2" -20.5652
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_1/phi2" -3.46945e-18
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_1/phi1" -19.6197
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/out[5]" -22.8686
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_1/en" -5.4099
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 126.294
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/out[5]" 5.52131
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/Register_unitcell$3_1/en" 5.89718
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 0.948858
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.097169
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 3.30409
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.29357
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.725101
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.22139
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/q" 12.8493
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.0754535
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 21.0531
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/phi2" -1056.71
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/out[5]" 0.0203671
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.121873
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -7.10543e-15
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_1/phi2" -2.32471
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 11.7995
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 0.0422825
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[5]" 9.26067
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 4.93828
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/en" 1.83628
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 7.29087
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_1/en" 0.0801407
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.104391
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default5" -0.0216049
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.144962
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default5" 0.290348
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0644405
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 0.00819748
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.207065
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/default5" 0.927645
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/q" 10.2203
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 10.1745
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/default5" 56.72
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default5" 65.2532
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.07094
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 8.67514
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 1.02679
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/default5" -26.6406
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default5" 4.47133
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 52.9446
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/default5" -7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.315019
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.8527
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.5083e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_9/q" 0.543596
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0959793
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 16.6052
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0197921
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.468687
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/default5" -0.145754
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 10.7364
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default5" 4.03872
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/phi2" -1005.02
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_1/phi1" -57.0149
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 7.79161
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" -0.531193
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/default5" -2.66452
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/default5" 0.319424
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.028265
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/default5" -4.16605
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 29.9482
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/phi1" 2.50745
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" -70.7817
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 34.2507
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07922
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0183154
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0978022
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.572587
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_9/q" -0.473479
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default5" 5.63407
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 76.9262
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_1/phi2" -1.7512e-18
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0132271
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" -25.1612
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default5" 4.87021
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.0194878
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.824642
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/default5" -0.302102
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/q" 0.735561
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 13.9142
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/out[4]" -1.69417
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.481379
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.0188433
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/phi2" 28.8659
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.172753
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.42109e-14
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.5541
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/default5" 13.6237
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.186079
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.29882
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.607479
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 0.0197921
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/default5" -56.8305
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default5" 0.514264
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.139653
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/default5" 2.57465
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 26.4491
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.135338
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/out[4]" 1.28838
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.350225
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/out[4]" 0.238883
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[4]" 2.65735
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 0.0388156
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.29564
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.164494
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -21.8339
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default5" 27.4641
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.287965
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.31087
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[4]" 15.3031
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[4]" 0.762795
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 37.3655
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0839913
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -57.0761
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.27412
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.078514
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/phi2" -970.658
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_8/q" 0.282684
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.132223
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_9/phi2" 1.01552
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/default5" -17.7738
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 22.111
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/default5" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/out[4]" -3.4855
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[4]" 4.68938
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/default5" 13.5359
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 0.0501657
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.470594
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/default5" -5.0479
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default5" 0.394631
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/out[4]" 27.9051
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -3.8356
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.16575
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 0.879506
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 9.86834
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.55271e-15
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/out[4]" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/default4" 2.01109
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.00801098
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 2.22045e-16
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_8/q" 49.8346
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.2311
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 10.3795
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 2.51023
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -907.656
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.371773
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 1.45903
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -38.528
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0126857
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/default4" -3.13287
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 9.66995
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.02691
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/default4" -2.76249
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0561886
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/default4" -3.89627
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 11.7806
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 17.6983
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0919104
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 1.4542
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -1.75453
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.5953
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.79403
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.132125
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_9/phi2" -1.66553
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0484334
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 239.685
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -5.66987
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/default4" 2.53652
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_9/phi2" 5.35343
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default4" -0.0662268
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/default4" -11.2251
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_8/q" 9.12145
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -75.6565
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.33643
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/default4" 36.6275
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.0918109
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 1.9137
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.121698
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.57899
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.343401
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0182933
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.115484
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 11.8058
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.06824
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.15105
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0418822
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 0.413897
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.332427
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.89614
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.23072
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -4.01451
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.4484
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/out[4]" 0.867709
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -1.85832
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 0.159461
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 10.8317
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.104391
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 5.63407
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.927645
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 4.19359
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 42.5619
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.93492
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_9/phi2" -3.54929
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -36.2486
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.725101
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.290348
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.4139
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -386.94
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.716742
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0299629
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 23.3765
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/q" 56.72
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_9/phi2" 3.83262
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 32.5417
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 2.99015
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.396515
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07922
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" -60.6279
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 65.2316
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/phi2" -35.0986
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0114981
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.0892793
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 47.916
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.00437447
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.0988
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0144342
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.87021
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 16.4175
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_9/phi2" 9.47832
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.41257
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/q" 2.6671
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/out[4]" -0.145754
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 167.371
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 1.08596
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default4" 0.0587592
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 0.468722
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 1.43139
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -3.02528
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 0.515726
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0274799
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0636926
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.01488
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 1.2969
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 1.58973
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 22.7702
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/default4" -5.99502
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.5867
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.135338
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[23]" 2.33101
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.00511162
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 27.6343
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 19.1129
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.44089e-16
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_3/default4" "out[23]" 0.619071
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.40821
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 6.39647
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 1.18153
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" -91.4984
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" 0.163805
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default4" 0.514264
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 17.5406
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.350225
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -287.538
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 223.074
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.81031
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.0567453
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -26.0705
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 1.51207
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 25.3591
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.964434
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -3.23974
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/q" 3.08528
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -2.16864
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.03886
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -502.039
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 12.5977
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.186079
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[3]" 0.762795
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/out[3]" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/out[3]" 2.57531
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.0491793
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -9.9524
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.39129
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_7/q" 35.485
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.33463
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0837894
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 13.5186
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[3]" 2.35837
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[3]" 2.65735
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/out[3]" 24.6482
cap "SRegister_10$2_3/Register_unitcell$3_7/q" "SRegister_10$2_3/out[3]" 70.33
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.0418822
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -5.53252
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.181397
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/q" 201.344
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -62.0237
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/q" 7.03556
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 27.4641
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.121698
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.93116
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -1.11067
cap "SRegister_10$2_3/Register_unitcell$3_7/q" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 1.39389
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/out[3]" -2.72523
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[3]" 1.28037
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[3]" 15.3031
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -6.64186
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 10.3491
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0510341
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/out[3]" 6.71546
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.097169
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -17.2653
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.0422825
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/en" 1.83628
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.93009
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/out[3]" 0.0203671
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.0754535
cap "SRegister_10$2_3/Register_unitcell$3_7/q" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 11.3707
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.47667
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 3.05042
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 4.72196
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -82.1433
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -3.46945e-18
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/q" 6.31885
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.61894
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/out[3]" -22.8686
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default3" -0.0662268
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -1072.19
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.29357
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[3]" 2.98806
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/q" 133.189
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.036569
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[3]" 9.26067
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_8/en" 0.0144342
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.725101
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -19.785
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 4.91674
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -58.2491
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 2.75809
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 17.4029
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/q" 10.0587
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.1572
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/q" 7.40964
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/default3" 2.01109
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.104391
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.396515
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default3" -0.0216049
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 32.7318
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.948858
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/out[3]" -1.35442
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -2.35706
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 21.0531
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/q" 14.6784
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[3]" 0.867709
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 0.397353
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.387876
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0561886
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/default3" -5.22114
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default3" 0.112332
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.47513
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0226677
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 65.2532
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" -70.7817
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.87021
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/en" -57.0149
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 10.1657
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 27.9889
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.139416
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.028265
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/en" -4.34131
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.484547
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -25.1612
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0978022
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 9.96832
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.00819748
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 32.0896
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.7364
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.03872
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.927645
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.019889
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/q" 11.4512
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_7/en" -1.7512e-18
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.0183154
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.848153
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_7/en" 16.6052
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/q" 56.72
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.144962
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.290348
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.572587
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.951799
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.083683
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.0197921
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -26.6771
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.315019
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 5.63407
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_7/q" 0.972348
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.0567987
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.02679
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.40533
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -1005.02
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/q" 0.838356
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/out[3]" -0.145754
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.10637
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_7/q" -0.473479
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 51.9143
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.47133
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 5.40791
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -0.805011
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -2.66452
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07922
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 73.7589
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[2]" 0.762795
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 0.0197921
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 2.11932
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/q" 35.1405
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -18.6107
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/q" 1.29882
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -23.2206
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.29564
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 15.3031
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0275122
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.394631
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 15.0163
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_7/phi2" 0.479108
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.15164
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 27.4641
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 0.759349
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" -3.92414
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[2]" 4.68938
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 25.2783
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.206138
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 0.481379
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 0.622596
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/out[2]" 0.157807
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 0.0388156
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.27412
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.139653
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 26.7955
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -1.24575
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 3.55271e-15
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/en" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 0.16575
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -0.302102
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/en" -5.0614
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.468807
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/phi2" 1.01552
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 2.10332
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.0234973
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.52719
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/out[2]" 20.6954
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/out[2]" 10.6531
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.217305
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 9.20691
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_0/q" 11.7068
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/phi2" 28.8659
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.0188433
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.65735
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_7/phi2" 1.0308
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.589732
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -971.048
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/en" -57.0761
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.186079
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 0.665458
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.350225
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" -56.8305
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/out[2]" -2.5628
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 0.735561
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.132223
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.135338
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.4175
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/q" 38.4566
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/out[2]" -8.25447
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -74.2697
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0706398
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -930.959
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_7/phi2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.157141
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.121698
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.25437
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 17.6983
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/en" 8.93533
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 2.22045e-16
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -2.73015
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/q" 57.0443
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/q" 12.8614
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[2]" 0.614908
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 1.8257
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.39743
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.84217e-14
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.53652
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 10.3314
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/phi2" 5.08481
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -2.11395
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -2.10448
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.55271e-15
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -2.99201
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/en" -0.0484334
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[2]" -0.0561886
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 9.49119
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.343401
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -40.7707
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0126857
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0182933
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 1.4542
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 240.005
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -2.67724
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.02691
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.5953
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 7.00917
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0854274
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 1.45903
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 7.45126
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/en" -3.70751
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 14.734
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 10.5632
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0512335
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 33.4921
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_7/phi2" 1.77255
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -386.94
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.48005
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.15105
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/q" 3.03677
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -2.84217e-14
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/out[2]" -0.145754
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.86667
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.725101
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.290348
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.432
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -36.0947
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -3.54929
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 0.251272
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 23.3765
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 18.7069
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 0.983564
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.104391
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 5.63407
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.927645
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.716742
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/out[2]" 0.867709
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.00437447
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0144342
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.26388
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 48.0073
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.04945
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/phi2" -35.0986
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.41257
cap "SRegister_10$2_3/Register_unitcell$3_7/phi2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.22613
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 157.418
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.115484
cap "SRegister_10$2_3/Register_unitcell$3_7/phi2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.47832
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.14051
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 33.9474
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -1.85832
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/phi2" 4.10124
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.396515
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0418822
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07922
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" -60.6279
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 65.2316
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.87021
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 0.501898
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.22076
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/q" 56.72
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -4.01451
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.4484
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.23072
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.0892793
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 18.6781
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 16.593
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 1.28392
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0587592
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" -91.4984
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.782555
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.0143755
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.43139
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 22.4974
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.0431
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 233.027
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.707642
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.5867
cap "SRegister_10$2_3/default2" "out[21]" 0.619071
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/en" -5.99502
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 1.45662
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.135338
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.33101
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.74551
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.99681
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0733544
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 25.94
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/en" 0.163805
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 1.5358
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.66494
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -3.02528
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -280.489
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.0427935
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -25.9536
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.350225
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.017583
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.44089e-16
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.97247
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.4619
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[1]" 1.03886
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.33463
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 14.4662
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/out[1]" 1.11103
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/phi2" -459.817
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -6.72951
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_0/phi2" 1.39389
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.43197
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.078514
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.964434
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 24.6482
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -3.4285
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 192.872
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 12.5428
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 25.3591
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.121698
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[1]" 2.65735
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0059143
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0208991
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/phi2" -2.16864
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.28037
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 0.0915491
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/phi1" -2.72523
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/phi1" -7.57989
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.186079
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/q" 68.4417
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[1]" 15.3031
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -63.4104
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -1.11067
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/q" 2.6636
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[1]" 2.35837
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0837894
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -7.24255
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.39129
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 33.656
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 27.4641
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 0.0418822
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.401322
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.93116
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.762795
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 27.0535
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 0.235329
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.272754
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/out[1]" 0.0203671
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -3.46945e-18
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0226677
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/out[1]" -1.35442
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -80.7565
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 140.084
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_0/phi1" -1087.66
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[1]" -0.0561886
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 0.948858
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 2.6193
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/out[1]" 9.29797
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.104391
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/en" 1.83628
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/q" 10.942
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0216049
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.93009
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.47513
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[1]" 2.98806
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 33.218
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.0754535
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[1]" 0.867709
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_0/en" -5.10437
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 0.0422825
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/q" 10.2926
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/phi2" -19.0049
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.387876
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 4.50565
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_0/en" 0.0144342
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.494297
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_0/en" 0.0632522
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[1]" 9.26067
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.112332
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_0/en" 0.121873
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/en" -58.3234
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_0/phi1" -16.143
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.396515
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.725101
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/out[1]" -22.8686
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_0/en" 6.74053
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.47667
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 3.75442
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 2.50508
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 17.4029
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_0/en" 0.0915881
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/q" 16.5075
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_0/phi2" -2.3894
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.29357
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 21.0494
cap "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/VDDd" 0.144962
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/VSSd" 0.927645
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.53749
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.96832
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/VSSd" 65.2532
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/VSSd" 5.63407
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 50.884
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/VSSd" 4.87021
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/VDDd" 0.137561
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_0/phi2" 1.4011
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07922
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/VDDd" 0.0138455
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_6/en" 0.0238963
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/VSSd" 56.72
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_6/en" 0.848153
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/en" -57.0149
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/VDDd" -25.1612
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/VDDd" -70.7817
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 11.3281
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/VDDd" 10.7364
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/VSSd" 4.03872
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/VSSd" 4.47133
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0623737
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00371102
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/VDDd" 8.48163
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.315019
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_0/phi2" 26.0296
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/VSSd" 3.5083e-14
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_6/en" 0.0933678
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/VDDd" 1.20802
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/VSSd" -0.145754
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/phi2" -1005.02
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/VSSd" -7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/VSSd" -26.7244
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 5.40791
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.572587
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/en" -1.7512e-18
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 71.0599
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/VDDd" 0.028265
cap "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/VSSd" -4.34757
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 12.6821
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_6/en" 16.6052
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0197921
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/VDDd" 0.222445
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/VSSd" 0.319424
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_6/en" 0.951799
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/VDDd" 29.9286
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/VDDd" -1.16279
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/VSSd" 0.290348
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 0.737559
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.02679
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/VSSd" -2.66452
cap "SRegister_10$2_3/phi2" "SRegister_10$2_3/VDDd" 28.8659
cap "SRegister_10$2_3/d" "SRegister_10$2_3/phi1" 32.137
cap "SRegister_10$2_3/phi2" "SRegister_10$2_3/d" 1.01552
cap "SRegister_10$2_3/d" "SRegister_10$2_3/VDDd" 2.97952
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.350225
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.394631
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/en" 0.237194
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/phi1" 27.1419
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/VDDd" 0.078514
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/phi1" 16.3593
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/VDDd" 3.57285
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_3/phi1" 0.0501657
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.132223
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.135338
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.27412
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.621032
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_3/d" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.42109e-14
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/VSSd" 1.46507
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/VSSd" -8.52651e-14
cap "SRegister_10$2_3/en" "SRegister_10$2_3/VSSd" -5.17192
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_3/phi1" 0.0197921
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/phi1" 0.0388156
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/VSSd" -19.2899
cap "SRegister_10$2_3/phi2" "SRegister_10$2_3/VSSd" -0.302102
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/VDDd" -81.4378
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_3/d" "SRegister_10$2_3/VSSd" 9.79765
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 8.54549
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.39129
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/phi1" 2.7435
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/phi2" 0.479108
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 27.9773
cap "SRegister_10$2_3/d" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 5.68434e-14
cap "SRegister_10$2_3/phi2" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.0308
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/VDDd" 0.16575
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/VDDd" 0.965488
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/en" -57.0761
cap "SRegister_10$2_3/en" "SRegister_10$2_3/VDDd" 0.0188433
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/VSSd" 0.514264
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/VSSd" 28.7368
cap "SRegister_10$2_3/phi2" "SRegister_10$2_3/phi1" -971.439
cap "SRegister_10$2_3/d" "SRegister_10$2_3/en" 1.77859
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/VDDd" -3.13566
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/VDDd" 0.302526
cap "SRegister_10$2_3/d" "SRegister_10$2_3/en" 5.90989
cap "SRegister_10$2_3/d" "SRegister_10$2_3/phi2" 10.6258
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.286699
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 11.0894
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/VDDd" 6.20019
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/VSSd" 2.53652
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/VSSd" -37.979
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.495083
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_3/d" 0.212806
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0932028
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 6.53477
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/VSSd" 4.095
cap "SRegister_10$2_3/phi2" "SRegister_10$2_3/VDDd" 37.1274
cap "SRegister_10$2_3/d" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 8.5601
cap "SRegister_10$2_3/d" "SRegister_10$2_3/VDDd" 12.7027
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/d" 9.25864
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/en" -43.2981
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/phi2" -792.981
cap "SRegister_10$2_3/en" "SRegister_10$2_3/VSSd" -1.68773
cap "SRegister_10$2_3/phi2" "SRegister_10$2_3/VSSd" -1.44567
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/d" 73.784
cap "SRegister_10$2_3/d" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.15047
cap "SRegister_10$2_3/d" "SRegister_10$2_3/VSSd" 40.7739
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.2174
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" 1.26753
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" 0.217712
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_3/out[10]" 2.58338
cap "m1_957072_503439#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" -3.55271e-15
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.32568
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.138544
cap "SRegister_10$2_3/default10" "m1_957072_503439#" 3.76955
cap "m3_883604_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.140751
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.559039
cap "m1_957072_503439#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 19.3591
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 13.3956
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "m1_957072_503439#" 1.84036
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.36305
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 40.0018
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m1_957072_503439#" 0.825188
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "m1_957072_503439#" 1.38932
cap "SRegister_10$2_3/q" "SRegister_10$2_3/out[10]" 34.6561
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/out[10]" -0.240922
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "m1_957072_503439#" 8.44042
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.83425
cap "SRegister_10$2_3/q" "SRegister_10$2_3/default10" 0.587851
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.06782
cap "m1_957072_503439#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 14.1417
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.3361
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 58.5027
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.18322
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0210438
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.86129
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[10]" 23.6746
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.534665
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 25.8202
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -18.3988
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -1.96682
cap "m3_882794_514271#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.562355
cap "SRegister_10$2_3/out[10]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.23287
cap "SRegister_10$2_3/q" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 36.3299
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "m1_957072_503439#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 11.8691
cap "SRegister_10$2_3/out[10]" "m1_957072_503439#" 3.60752
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0128729
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.21914
cap "SRegister_10$2_3/q" "m1_957072_503439#" 7.47818
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.729324
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0666211
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "m3_882794_514271#" 1.28143
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/q" 4.95979
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/out[10]" -0.423793
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/q" 13.2042
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25029
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.67235
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 1.50342
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default10" 2.83779
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default10" 3.24894
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/en" 20.5506
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.14761
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "m3_883604_514271#" 0.320727
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -29.1245
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.982436
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 15.9725
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/default10" 9.89166
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default10" 37.4171
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 1.9457
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.18182
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/default10" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/en" 64.2455
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_5/en" 12.2436
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.295167
cap "SRegister_10$2_3/default10" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 0.825977
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/q" -2.02972
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.605144
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default10" 0.0952116
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 84.1707
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 1.90715
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -0.046346
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 1.71347
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.564342
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default10" -0.496918
cap "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "out[21]" 0.797903
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/en" 20.744
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.979185
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.0320208
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 0.358747
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/default10" 5.61912
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "out[21]" 11.9069
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 14.4291
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.325945
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 18.9587
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.111664
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.478135
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 69.0474
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" -0.718903
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/default10" 2.02652
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/en" -0.722198
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/phi1" 3.78912
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.200166
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/out[9]" 9.16847
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.77636e-15
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.14221
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_5/en" 6.83233
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.591283
cap "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" -34.668
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 6.98506
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_5/VDDd" 0.820152
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/en" -0.482224
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default10" 0.560883
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.43058
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.153127
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.904092
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.90612
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 14.7533
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[9]" 2.40394
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/en" 0.535501
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[9]" 0.0955181
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 8.71222
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.11796
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/en" 3.68428
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_3/Register_unitcell$3_5/en" -0.181919
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[9]" 3.18001
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 49.2586
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/en" 3.50758
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[9]" 12.2066
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 12.6258
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/en" -3.97562
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.70453
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0670558
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/en" 31.5988
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_5/en" -0.505446
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[9]" 8.83547
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/en" -16.3141
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -4.44089e-16
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.03055
cap "SRegister_10$2_3/Register_unitcell$3_4/q" "SRegister_10$2_3/Register_unitcell$3_5/en" -1.82319
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 82.6761
cap "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_5/en" -3.22323
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.22273
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.626465
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/default9" 0.619635
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_3/Register_unitcell$3_5/en" 1.1139
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_5/en" -0.506312
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 0.162993
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_5/en" 1.95212
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_5/en" -2.56963
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[9]" 16.2359
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_5/en" 7.16318
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205506
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_5/en" -17.2769
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[9]" -5.95044
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.1909
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_4/q" "SRegister_10$2_3/Register_unitcell$3_5/en" -1.11652
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0386385
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.04022
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 1.38502
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_5/en" -0.771445
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 0.797903
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_5/en" 4.85509
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_5/en" -57.9265
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[9]" -2.55323
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[9]" 13.2787
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.182
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/out[9]" -0.262511
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.046346
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.046748
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.430683
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[21]" 0.298079
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/en" 1.28302
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -27.9322
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.672237
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_5/en" -1.46463
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_5/en" 26.3494
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_5/en" -2.53712
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/en" 17.4862
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[9]" 27.7549
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/out[9]" -0.403495
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.2422
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.45469
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 9.66096
cap "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_3/default9" -0.110454
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.111664
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_3/out[9]" "SRegister_10$2_3/default9" -0.682958
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default9" 37.601
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.542037
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_5/phi2" 0.100083
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_4/en" 4.91574
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.832942
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" -34.1819
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default9" 1.55633
cap "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_3/default9" -0.0846511
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -0.9043
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/default9" 0.108482
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default9" 3.925
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.729444
cap "out[28]" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.134403
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/default9" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default9" 0.0954771
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "out[21]" 1.62031
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.74003
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -7.20079
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 0.27065
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default9" 2.80758
cap "out[21]" "SRegister_10$2_3/default9" 0.399454
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/default9" -25.1523
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_4/VDDd" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default9" -1.22478
cap "SRegister_10$2_3/Register_unitcell$3_4/q" "SRegister_10$2_3/default9" -0.790054
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_5/phi1" -57.457
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[21]" 0.0993595
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_4/en" 5.23945
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_4/en" -1.21475
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[8]" 89.5823
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 0.100083
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/en" 13.9708
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_3/Register_unitcell$3_4/en" -0.595913
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/en" -54.2529
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[8]" 0.0955181
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 0.220183
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[8]" 16.768
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_4/en" 5.52232
cap "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_4/en" -2.52236
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.62312
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -19.6865
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/out[8]" 0.140414
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.549502
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[8]" 5.58395
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.91975
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/en" -2.27664
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_4/en" -0.299894
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/Register_unitcell$3_4/en" -1.11332
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/en" -7.67813
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.49375
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.11796
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/out[8]" 18.148
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.56963
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/en" 32.4338
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/out[8]" 40.8358
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[8]" -0.672237
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_4/en" -9.0636
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/out[8]" 1.21446
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/out[8]" 0.216356
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 0.0409652
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 0.196068
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -7.10543e-15
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_4/en" -1.36883
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[8]" -2.55323
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -1.68238
cap "SRegister_10$2_3/Register_unitcell$3_4/phi1" "SRegister_10$2_3/Register_unitcell$3_4/en" -35.6128
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/out[8]" -0.403495
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.13687e-13
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_3/q" -1.11652
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.017
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.2422
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/en" -12.7487
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[8]" 21.9909
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/en" 0.650164
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_4/en" -2.39566
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -15.3777
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[8]" 25.2864
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[8]" 25.0714
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.85509
cap "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.82336
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0440808
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/phi2" 0.00383609
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[8]" 39.9614
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/default8" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.141456
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.797903
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/default8" -0.687128
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_4/phi1" 1.59764
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.9214
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default8" 3.24894
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/default8" -25.1753
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 1.90715
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/default8" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default8" -0.496918
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.14187
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/en" 25.6992
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default8" -1.25029
cap "SRegister_10$2_3/out[8]" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 0.0980021
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/default8" -0.0813254
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default8" 0.0952116
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 19.8155
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 1.9457
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" -0.046346
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.54651
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default8" 2.85067
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_4/phi2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.149608
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.2008
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/en" 7.19466
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" -29.1245
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.14761
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_4/phi1" -2.80136
cap "out[21]" "SRegister_10$2_3/default8" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_3/q" "SRegister_10$2_3/default8" -0.798035
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.14618
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default8" 37.4171
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" 19.8733
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_4/phi1" -0.114353
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_3/en" 2.80967
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.18895
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -8.88178e-16
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[7]" 2.40394
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.02652
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[7]" 6.90612
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.7857
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.591283
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/en" 34.7292
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_3/en" -3.40693
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.101484
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.820152
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.32293
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/VDDd" -34.668
cap "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/out[7]" 0.134403
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 0.0915186
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_3/en" 2.107
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/en" 10.3672
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/en" -0.337753
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/en" 7.87063
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_3/en" -2.98483
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.560883
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0320208
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.273392
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[7]" 4.14221
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/en" 3.03578
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.811401
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.111664
cap "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/en" -17.01
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/en" 3.32992
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/out[7]" 9.16847
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 1.11796
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0955181
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -0.486874
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[7]" 12.2066
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/en" 9.62922
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_3/en" -0.299894
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.18001
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[7]" 12.6258
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -3.04583
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.83547
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.36666
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/en" -3.48155
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "out[21]" 5.22398
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/out[7]" 31.5988
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/out[7]" 0.619635
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/en" -15.4569
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[7]" 82.6761
cap "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/en" -2.8932
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.02889
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -7.10543e-15
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[7]" 37.9408
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.0378081
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[7]" 8.71222
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/en" 2.1924
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/en" -1.11332
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 0.116049
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default7" 0.0440808
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/en" 1.28302
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.672237
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_3/en" -1.36217
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/en" 18.0296
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 0.162993
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_3/en" 0.324939
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_3/en" -2.53712
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[7]" 5.59169
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_3/en" 7.16318
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.456245
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[7]" 13.2787
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default7" 0.0287455
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_3/Register_unitcell$3_3/en" 1.1139
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.04022
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_3/en" -2.56963
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_3/en" -16.7792
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 1.38502
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[7]" -2.55323
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_3/en" 4.85509
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.046346
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/out[7]" -0.262865
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -26.906
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[7]" 27.7549
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.2422
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/Register_unitcell$3_3/en" -1.11652
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.430683
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/phi1" 1.45469
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 0.797903
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[21]" 0.0755132
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_3/en" -0.771445
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_3/en" 26.3494
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/Register_unitcell$3_3/en" -57.9265
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/out[7]" -0.403495
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[7]" 16.2359
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.1909
cap "SRegister_10$2_3/Register_unitcell$3_2/q" "SRegister_10$2_3/default7" -0.798035
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default7" -1.25029
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -7.35677
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.321925
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "out[21]" 1.51088
cap "out[21]" "SRegister_10$2_3/default7" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default7" 37.4171
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 6.86972
cap "SRegister_10$2_3/out[7]" "SRegister_10$2_3/default7" -0.687128
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/default7" -25.1909
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.14761
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -0.814962
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default7" 3.80983
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 2.3634
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.91666
cap "SRegister_10$2_3/Register_unitcell$3_3/phi1" "SRegister_10$2_3/default7" -0.110454
cap "out[26]" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 0.134403
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_3/phi1" -57.457
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default7" -0.496918
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" -34.2368
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default7" 0.0952116
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 7.27187
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/default7" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.935403
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_3/phi2" "SRegister_10$2_3/default7" -0.0846511
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_3/phi2" 0.100083
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default7" 2.82192
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.56963
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[6]" 5.58395
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.62312
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.52232
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/out[6]" 0.140414
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.820152
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.03578
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "out[21]" 14.0803
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.350338
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/VDDd" -2.27387
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_2/en" -2.36779
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -21.0732
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/default7" -8.3576
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/phi2" 0.100083
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.111664
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0955181
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/out[6]" 18.148
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/out[6]" 40.8358
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_1/q" "SRegister_10$2_3/Register_unitcell$3_2/en" -1.11332
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.591283
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.77636e-15
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 33.8753
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -54.2529
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.00909
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.11796
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[6]" 16.768
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.02652
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.595913
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 89.5823
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_2/en" -1.03782
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[6]" 24.8829
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/out[6]" 1.21446
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.154564
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[6]" -0.672237
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_2/en" -1.26238
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.00679
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[6]" -2.55323
cap "SRegister_10$2_3/Register_unitcell$3_2/phi1" "SRegister_10$2_3/Register_unitcell$3_2/en" -37.8178
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.13687e-13
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/q" -1.11652
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0440808
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -13.991
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.54117
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_2/en" -8.38383
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[6]" 21.9909
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/out[6]" 0.216356
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_2/en" -2.32755
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[6]" 8.83547
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.2422
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.85509
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/en" -11.6733
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.00028
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[6]" 39.9614
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.14761
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25029
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.85067
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 7.19466
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.54651
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 0.797903
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0952116
cap "SRegister_10$2_3/out[6]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 18.7661
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.046346
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.58319
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.107105
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/out[6]" -0.687128
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -2.80136
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 37.4171
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.1909
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/q" -0.798035
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.62201
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" -29.1245
cap "SRegister_10$2_3/Register_unitcell$3_2/phi2" "SRegister_10$2_3/default6" -0.0813254
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_2/phi1" 1.63861
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.24894
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/out[6]" 0.0980021
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.209574
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_2/phi1" -0.114353
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.26326e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.90715
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.66356
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3494
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.496918
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -0.699759
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.30725
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.71445e-17
cap "out[21]" "SRegister_10$2_3/default6" 0.397438
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -25.1753
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.9457
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.92518
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/out[5]" 9.16847
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default6" 0.560883
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.32121
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default6" 2.02652
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 32.5936
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.111664
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/en" -0.0834574
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.282181
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -8.88178e-16
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[5]" 2.40394
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[5]" 4.14221
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 0.820152
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 0.0386831
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/default6" -4.44089e-16
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.591283
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.33347
cap "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" -34.668
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.03578
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "out[21]" 8.82746
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -3.40693
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/VDDd" 2.62454
cap "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/out[5]" 0.134403
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.342963
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/phi2" -0.340629
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/default6" -17.01
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.04355
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 1.11796
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[5]" 8.71222
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[5]" 3.18001
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/en" 12.0006
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_1/en" -0.299894
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/Register_unitcell$3_1/en" -1.11332
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 0.168885
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.43255
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.03303
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[5]" 12.2066
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[5]" 12.6258
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.1505
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[5]" 8.83547
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_3/out[5]" 0.479914
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/out[5]" 31.5988
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/en" -3.8193
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/out[5]" 0.619635
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "out[21]" 6.76368
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.42109e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[5]" 89.5823
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.115257
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/en" -12.895
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/en" -0.465048
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[5]" 0.0955181
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_1/en" 3.59715
cap "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_1/en" -2.8932
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.49733
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[5]" 28.6658
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_1/en" -1.15382
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -25.5193
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 13.2787
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 17.7342
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -2.84217e-14
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/Register_unitcell$3_1/en" -1.11652
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0440808
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 25.2046
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_1/en" -16.2764
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.04022
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_1/en" -2.53712
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.37469
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[5]" 14.8666
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/out[5]" 1.28302
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 0.797903
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 27.7549
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_1/en" -2.56963
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.154028
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0128729
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.16318
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.430683
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.046346
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/out[5]" -0.262865
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_1/en" -0.727967
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/en" 18.7121
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.35588
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.2422
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.85509
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.672237
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07877
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_1/en" -57.9265
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/out[5]" -0.403495
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.14761
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/default5" -0.110454
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -6.75769
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.00896462
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.83779
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_1/phi1" -57.457
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default5" 3.80983
cap "SRegister_10$2_3/Register_unitcell$3_1/phi2" "SRegister_10$2_3/default5" -0.0846511
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/default5" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_9/q" "SRegister_10$2_3/default5" -0.798035
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.14478
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.20139
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0291412
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -0.748538
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.45674
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 37.4171
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_9/en" 4.91666
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/default5" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_1/phi2" 0.100083
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/default5" -25.1909
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 2.98592
cap "out[21]" "SRegister_10$2_3/default5" 0.397438
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" -34.2368
cap "SRegister_10$2_3/out[5]" "SRegister_10$2_3/default5" -0.687128
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 7.19466
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.14376
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_1/phi1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0800082
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default5" -1.25029
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.496918
cap "out[24]" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 0.134403
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "out[21]" 1.40146
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/default5" 0.0952116
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/VDDd" 4.81186
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_9/en" -2.07551
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.591283
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[4]" 89.5823
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.02652
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_3/Register_unitcell$3_9/en" -0.595913
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[4]" 0.0955181
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_8/q" "SRegister_10$2_3/Register_unitcell$3_9/en" -1.11332
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[4]" 16.768
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/en" 5.52232
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_9/en" -2.56963
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -22.4599
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/out[4]" 0.140414
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.820152
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[4]" 5.58395
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.949415
cap "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/en" -2.26098
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_9/en" -0.299894
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_9/en" -1.03782
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/en" -9.03738
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.03578
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.11796
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/out[4]" 18.148
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/phi2" 0.100083
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.111664
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "out[21]" 14.1897
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/en" -54.2529
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_9/phi2" 0.220183
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/en" 35.3169
cap "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_9/en" -1.88961
cap "SRegister_10$2_3/Register_unitcell$3_9/phi1" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.62312
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/out[4]" 40.8358
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[4]" 39.9614
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.63275
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/en" -10.6484
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_3/out[4]" 0.479914
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_9/en" 4.74054
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[4]" -0.672237
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -12.6043
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_9/en" -1.15593
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[4]" 8.83547
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.13687e-13
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_8/q" -1.11652
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[4]" -2.55323
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -40.0228
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.407
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/out[4]" 1.21446
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.16482
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/out[4]" 0.216356
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[4]" 21.9909
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.00028
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.91384
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_9/en" -7.70405
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_9/en" 4.06534
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[4]" 24.8829
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.046346
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3494
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_9/phi1" 1.63861
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" 0.797903
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 37.4171
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.1909
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.54651
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/out[4]" -0.687128
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -2.84217e-14
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -25.1753
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 7.19466
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -0.114353
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.706895
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.26326e-14
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.24894
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" -29.1245
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.90715
cap "SRegister_10$2_3/Register_unitcell$3_9/phi2" "SRegister_10$2_3/default4" -0.0813254
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/out[4]" 0.0980021
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.35344
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_9/phi1" -2.80136
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.452838
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0952116
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 17.8378
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.35672
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.114548
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25029
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.9457
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.40571
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.623278
cap "out[21]" "SRegister_10$2_3/default4" 0.397438
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0773852
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.85067
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/q" -0.798035
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.4137
cap "SRegister_10$2_3/out[4]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 3.09784
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -0.35615
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0596157
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -3.40693
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.30139
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.820152
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/phi2" -0.684238
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "out[23]" 9.16847
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" -34.668
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default4" 0.560883
cap "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.505809
cap "out[23]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.14221
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.8159
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.26392
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.03578
cap "out[23]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.40394
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/en" -0.440307
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "out[21]" 7.28776
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.111664
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/default4" -17.01
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.277859
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.02652
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.591283
cap "out[23]" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" 0.134403
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/VDDd" 31.0805
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -8.88178e-16
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_8/en" 2.55994
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 1.11796
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0955181
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/q" -1.11332
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 1.84029
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 0.207568
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/out[3]" 12.2066
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/en" 13.5959
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_8/en" -0.299894
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.18001
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[3]" 12.6258
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -5.81927
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.83547
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.15176
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.20779
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -3.8193
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/out[3]" 31.5988
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/en" 8.30338
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/out[3]" 0.619635
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[3]" 89.5823
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.337822
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_8/en" 0.0547301
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.8932
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[3]" 28.6658
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/en" -0.880071
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[3]" 8.71222
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_8/en" 5.24446
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_8/en" -10.3332
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/phi1" -57.9265
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -24.1326
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.85509
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 15.409
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.967372
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0440808
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 0.797903
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.10839
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.04022
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_8/en" -0.585414
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/out[3]" -0.403495
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.53712
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 13.2787
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_8/en" -15.8614
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 21.5056
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.672237
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0128729
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.430683
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.20752
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/q" -1.11652
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[3]" 14.8666
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_8/en" -2.56963
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 27.7549
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.16318
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.2422
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.046346
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07877
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/out[3]" 1.28302
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_8/en" -0.632046
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_3/out[3]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/out[3]" -0.262865
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/en" 19.3836
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.14761
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 2.78196
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/en" 1.29203
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default3" 37.4171
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/q" -0.798035
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_7/en" 7.19466
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_7/en" -1.71216
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 0.177496
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/default3" -0.110454
cap "out[22]" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 0.134403
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default3" 3.80983
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 2.98592
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/out[3]" -0.687128
cap "SRegister_10$2_3/Register_unitcell$3_8/phi1" "SRegister_10$2_3/Register_unitcell$3_7/en" -57.457
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/default3" -0.496918
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_7/en" 4.91666
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/en" -25.1909
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_3/default3" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/default3" -1.25029
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/default3" -0.0846511
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_7/en" -1.22909
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_8/phi1" 0.487323
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/VDDd" -34.2368
cap "SRegister_10$2_3/Register_unitcell$3_8/phi2" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.100083
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_7/en" -6.49984
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default3" 2.83779
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0952116
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_7/en" 4.84377
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/en" 2.47461
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_7/en" -0.31727
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/en" -1.29731
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_8/phi2" 0.0546027
cap "out[21]" "SRegister_10$2_3/default3" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_7/en" -1.78715
cap "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/en" -2.14546
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_7/en" -1.03782
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/en" -9.71715
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_7/phi2" "SRegister_10$2_3/Register_unitcell$3_7/en" 0.100083
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/en" 14.2991
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_3/Register_unitcell$3_7/en" -1.20726
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_7/en" -0.299894
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/en" 40.8358
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.02652
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/en" -54.2529
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.11796
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.591283
cap "SRegister_10$2_3/Register_unitcell$3_7/phi2" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_3/Register_unitcell$3_0/q" "SRegister_10$2_3/Register_unitcell$3_7/en" -1.11332
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[2]" 5.58395
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[2]" 89.5823
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/en" 36.7584
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/Register_unitcell$3_7/phi1" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.62312
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_3/Register_unitcell$3_7/en" -2.50678
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/out[2]" 0.140414
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 16.768
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.820152
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_3/Register_unitcell$3_7/en" -0.595913
cap "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -23.8466
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_7/en" -2.56963
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.111664
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_3/out[2]" 0.0955181
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/out[2]" 18.148
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_7/en" 3.03578
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_7/en" 5.52232
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.38876
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/out[2]" 1.21446
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.83547
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/out[2]" 0.216356
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.73521
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -0.971352
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/en" -7.02428
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -42.2278
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.1951
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.13687e-13
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[2]" 24.8829
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_0/q" -1.11652
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 21.9909
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/en" -9.63827
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.50077
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -11.2176
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.58951
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/out[2]" -0.672237
cap "SRegister_10$2_3/out[2]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 39.9614
cap "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.00028
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.325899
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/default2" 37.4171
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 18.1909
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/q" -0.798035
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[2]" 16.2359
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -2.80136
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_7/phi1" 1.63861
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.04711
cap "SRegister_10$2_3/Register_unitcell$3_7/phi2" "SRegister_10$2_3/default2" -0.0813254
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.57367
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" -29.1245
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.26326e-14
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default2" 3.24894
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 1.90715
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 26.3494
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/out[2]" -0.687128
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_7/phi1" -0.114353
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0715388
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.59828
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -0.150537
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.46632
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.71445e-17
cap "out[21]" "SRegister_10$2_3/default2" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.14787
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/default2" -25.1753
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 1.9457
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/out[2]" 0.0980021
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 7.19466
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/default2" 2.85067
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0952116
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.54651
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.046346
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.03635
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.452838
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 0.797903
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25029
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.35344
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 16.6606
cap "SRegister_10$2_3/Register_unitcell$3_7/phi2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.18329
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 0.134403
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.820152
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.20663
cap "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_3/Register_unitcell$3_0/en" -0.797156
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" -34.668
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/default2" 0.560883
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.85225
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.03578
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/en" 14.9165
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.111664
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/default2" -17.01
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 3.7384
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.42109e-14
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.40394
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -3.36889
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.55924
cap "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.02652
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -0.889851
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.591283
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/VDDd" 29.6821
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -8.88178e-16
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_0/en" 2.73337
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/q" -1.11332
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 13.427
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.84029
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -0.0380353
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.65757
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.26508
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[1]" 28.6658
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 89.9797
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_0/en" -1.55985
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.207568
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -3.8193
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.01838
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.903195
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/en" -7.77133
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 8.71222
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/en" 15.2521
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.8932
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/out[1]" 3.18001
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0955181
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -7.20599
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.52232
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.11796
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/out[1]" 8.83547
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/out[1]" 41.4418
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.2066
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/out[1]" 0.619635
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/phi1" -57.9265
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -22.7459
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.85509
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 13.4956
cap "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.727347
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0440808
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -1.04022
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_3/Register_unitcell$3_0/en" -0.507876
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/out[1]" -0.403495
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.046346
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.53712
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 13.6761
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_0/en" -15.1816
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.358685
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 19.0526
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0128729
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -5.68434e-14
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.430683
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_3/Register_unitcell$3_0/en" -0.315425
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[1]" 15.6645
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 28.1523
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.672237
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.16318
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.2422
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_6/q" -1.11652
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.07877
cap "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/out[1]" 1.28302
cap "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_3/Register_unitcell$3_0/en" -2.56963
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_3/default1" "SRegister_10$2_3/out[1]" -0.262865
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 17.3316
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/en" 19.3502
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/VSSd" -0.0846511
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/VDDd" -34.2368
cap "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_3/VSSd" 0.0952116
cap "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.42148
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.108426
cap "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -6.242
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_6/en" 7.19466
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/en" -25.1909
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.98592
cap "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/Register_unitcell$3_0/phi1" -57.457
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.83779
cap "out[21]" "SRegister_10$2_3/VSSd" 0.397438
cap "SRegister_10$2_3/Register_unitcell$3_6/q" "SRegister_10$2_3/VSSd" -0.798035
cap "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -0.00253829
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_0/phi1" 0.727347
cap "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.98215
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_3/Register_unitcell$3_6/en" 4.91666
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/en" 0.100083
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.14761
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/en" -1.29082
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25029
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.496918
cap "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.69529
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 37.4171
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/VSSd" -0.687128
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_0/phi1" -0.110454
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_3/Register_unitcell$3_6/en" 7.29678
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/en" 1.18261
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.28929
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.80983
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.98592
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -1.68469
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.820152
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/VDDd" -25.2333
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.82151
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.81707
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$2_3/en" "SRegister_10$2_3/d" -1.11332
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.14317
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.4651
cap "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.62312
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.56963
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.03578
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.397438
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/en" -10.3969
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.111664
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 10.0093
cap "SRegister_10$2_3/phi2" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_3/VSSd" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.02652
cap "SRegister_10$2_3/en" "SRegister_10$2_3/phi1" -54.2529
cap "SRegister_10$2_3/en" "out[21]" 14.4085
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.03782
cap "SRegister_10$2_3/VDDd" "SRegister_10$2_3/en" 38.7493
cap "SRegister_10$2_3/en" "SRegister_10$2_3/phi2" 0.100083
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 8.99924
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.591283
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.00028
cap "SRegister_10$2_3/en" "SRegister_10$2_3/phi1" -45.6725
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" -1.42109e-14
cap "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.837671
cap "SRegister_10$2_3/en" "SRegister_10$2_3/VDDd" -2.49728
cap "SRegister_10$2_3/en" "SRegister_10$2_3/VSSd" -5.10339
cap "SRegister_10$2_3/en" "SRegister_10$2_3/d" -1.00719
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.857584
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 0.935021
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.29501
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.489724
cap "out[21]" "SRegister_10$2_3/default10" 0.790283
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 1.5678
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.33889
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.56918
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[21]" 2.11287
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/en" 1.77636e-15
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.84152
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[21]" 0.893282
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[21]" 0.777538
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_5/en" 10.577
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 1.74674
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "out[21]" 3.24624
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[21]" 0.432089
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.901169
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.52919
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 2.56604
cap "SRegister_10$2_3/out[9]" "out[21]" 0.983034
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_3/Register_unitcell$3_5/en" "out[21]" 1.77636e-15
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.2117
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/en" 1.63991
cap "out[21]" "SRegister_10$2_3/default9" 0.789219
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 9.21312
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0057363
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.596358
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.771802
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 2.32982
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/en" 12.1833
cap "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 1.80216
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.94151
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.98182
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_4/en" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 0.477281
cap "out[21]" "SRegister_10$2_3/out[8]" 0.983034
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 0.584226
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 8.03385
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.02554
cap "SRegister_10$2_3/default8" "out[21]" 0.790283
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[21]" 1.21412
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/en" 1.77636e-15
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/en" 9.22036
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[21]" 0.777538
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 1.80216
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 6.05138
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.01805
cap "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.596358
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.5145
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_3/en" 4.60288
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[21]" 0.23156
cap "SRegister_10$2_3/out[7]" "out[21]" 0.983034
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[21]" 1.0613
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 7.09268
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[21]" 0.432089
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 2.50282
cap "SRegister_10$2_3/Register_unitcell$3_3/en" "out[21]" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 2.56604
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/en" 1.57153
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.88131
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[21]" "SRegister_10$2_3/default7" 0.790283
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.7293
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_3/Register_unitcell$3_2/en" "out[21]" 12.2517
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "out[21]" 2.81364
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.89562
cap "SRegister_10$2_3/out[6]" "out[21]" 0.983034
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.87869
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[21]" 0.390542
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_2/en" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 0.67042
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[21]" 1.21412
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[21]" 0.041547
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 2.50282
cap "out[21]" "SRegister_10$2_3/default6" 0.790283
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 7.43392
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "out[21]" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[21]" 0.777538
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.423414
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "out[21]" 7.86373
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.01805
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 1.80216
cap "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 6.55493
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.172944
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 1.22089
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_1/en" 5.95952
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.52528
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.09948
cap "SRegister_10$2_3/out[5]" "out[21]" 0.983034
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 2.56604
cap "SRegister_10$2_3/Register_unitcell$3_1/en" "out[21]" 1.77636e-15
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.25969
cap "out[21]" "SRegister_10$2_3/default5" 0.790283
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/en" 1.50316
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 0.403334
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 1.80216
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "out[21]" 3.30346
cap "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[21]" 0.777538
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_3/Register_unitcell$3_9/en" "out[21]" 12.3201
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_9/en" 1.77636e-15
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.5269
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.80943
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[21]" "SRegister_10$2_3/out[4]" 0.983034
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.157879
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[21]" 1.21412
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "SRegister_10$2_3/default4" "out[21]" 0.790283
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.12222
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "out[21]" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 0.756613
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[21]" 0.27421
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[21]" 2.11287
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.0894537
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.21843
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "out[21]" 6.50709
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 1.80216
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.01805
cap "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.506904
cap "SRegister_10$2_3/Register_unitcell$3_8/en" "out[21]" 7.31615
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 1.22089
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[21]" 0.432089
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_8/en" 1.77636e-15
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 1.5792
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 2.56604
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[21]" 1.0613
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.49448
cap "SRegister_10$2_3/out[3]" "out[21]" 0.983034
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.80067
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.923617
cap "out[21]" "SRegister_10$2_3/default3" 0.790283
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/en" 1.43479
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 1.80216
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 3.79328
cap "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.596358
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/en" 12.3885
cap "out[21]" "SRegister_10$2_3/out[2]" 0.983034
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_7/en" 1.77636e-15
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.28818
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.72324
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.870265
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[21]" 0.432089
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "out[21]" "SRegister_10$2_3/default2" 0.790283
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "out[21]" 1.77636e-15
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.21412
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[21]" 0.191034
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[21]" 0.842807
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[21]" 2.50282
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.68868
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.01805
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.59417
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.8575
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_0/en" 5.15045
cap "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_3/out[1]" 0.596358
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/en" 8.67279
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/out[1]" 1.25407
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.207991
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_3/out[1]" 2.56604
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.02612
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_0/en" 1.77636e-15
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_3/out[1]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.50363
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.999184
cap "out[21]" "SRegister_10$2_3/default1" 0.790283
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.77871
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "out[21]" "SRegister_10$2_3/Register_unitcell$3_6/en" 1.36642
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[21]" 0.777538
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[21]" 4.2836
cap "SRegister_10$2_3/en" "out[21]" 12.4568
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[21]" 1.80216
cap "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[21]" 0.596358
cap "SRegister_10$2_3/en" "out[21]" 8.88178e-16
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VDD" "SRegister_10$2_0/phi1" 1.77636e-15
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS" 1.77636e-15
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS" 1.11022e-16
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VDD" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS" -3.55271e-15
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/d" 7.87095
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_0/d" 0.0473195
cap "SRegister_10$2_0/en" "SRegister_10$2_0/phi1" -4.83182
cap "SRegister_10$2_0/d" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.533996
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/VSSd" 2.21386
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/phi1" -119.885
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/d" 2.60604
cap "SRegister_10$2_0/d" "SRegister_10$2_0/phi1" 20.5296
cap "SRegister_10$2_0/en" "SRegister_10$2_0/d" -0.235978
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/VSSd" 0.109814
cap "SRegister_10$2_0/d" "SRegister_10$2_0/VSSd" 0.717837
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/d" 11.3066
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/phi1" 1.05117
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/VSSd" 3.05753
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/VDDd" 6.98171
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/VDDd" 0.822913
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.96431
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.656866
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/phi2" 0.0379529
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/d" 6.58222
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/phi2" -0.242631
cap "SRegister_10$2_0/d" "SRegister_10$2_0/VSSd" 47.7244
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/en" 0.167808
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.326621
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" -2.11206
cap "SRegister_10$2_0/en" "SRegister_10$2_0/VSSd" -2.4738
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 14.2426
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/VSSd" 5.56809
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/VDDd" 19.1044
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/VSSd" -55.1921
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0197921
cap "SRegister_10$2_0/d" "SRegister_10$2_0/phi2" -3.05419
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/VSSd" 2.57465
cap "SRegister_10$2_0/d" "SRegister_10$2_0/en" 6.75227
cap "SRegister_10$2_0/d" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 10.3385
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/phi2" -981.041
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/d" 79.2501
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/en" -56.8373
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.614057
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/phi2" 40.6753
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_0/d" "SRegister_10$2_0/VDDd" 2.15711
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/VSSd" 9.14474
cap "SRegister_10$2_0/d" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.619403
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/en" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.287965
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/VDDd" 4.98585
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 14.8885
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/VSSd" 3.38865
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/phi1" 0.879506
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0576177
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/phi1" 0.191741
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/phi1" 3.48616
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/phi2" 28.8659
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/phi1" 0.0388156
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/phi1" 26.7641
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/phi2" 1.0308
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.271653
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/phi1" 0.312379
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/phi1" -973.943
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/en" 0.237194
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/phi1" 12.5979
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.49541
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/VDDd" -56.8305
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.13687e-13
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.50447
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/en" 0.589732
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/phi1" 2.57257
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/phi1" -22.6
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_0/phi1" 0.0501657
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/phi1" 15.7648
cap "SRegister_10$2_0/en" "SRegister_10$2_0/phi1" -56.3248
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/phi2" -2.21671
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.28041
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/phi1" 2.54015
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/phi1" 49.3763
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/en" 0.0234973
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_6/en" 0.115484
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 2.0977
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 13.0994
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 10.4951
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_0/phi2" -1005.02
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 4.80049
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_6/en" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 12.7943
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/default1" 0.16347
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_6/q" -0.473479
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 49.6609
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 23.3468
cap "SRegister_10$2_0/Register_unitcell$3_6/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/q" 2.26173
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.0422825
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0629792
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.682476
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 4.04201
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_6/en" 0.951799
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.500267
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/default1" 0.319424
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_6/en" 0.0632522
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 18.7789
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 42.7151
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_0/phi2" -2.66452
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/q" 22.4418
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default1" 4.87021
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" -46.5414
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 5.66136
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.60623
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_6/en" 0.848153
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/en" -57.9265
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 2.24088
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 9.96832
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 7.00596
cap "SRegister_10$2_0/Register_unitcell$3_6/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/phi2" -4.67049
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 8.48163
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/default1" -7.10543e-15
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/default1" -29.559
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_6/q" 35.3678
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.0197921
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.948858
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.573823
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 15.3918
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.897257
cap "SRegister_10$2_0/Register_unitcell$3_0/phi2" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -10.4839
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default1" -0.0264907
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/phi1" -46.6178
cap "SRegister_10$2_0/Register_unitcell$3_0/phi2" "SRegister_10$2_0/Register_unitcell$3_6/q" 7.54256
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -59.8577
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/default1" 28.2605
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.010985
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.107604
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 1.9831
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/default1" -1.17619
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 14.1048
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.533451
cap "SRegister_10$2_0/Register_unitcell$3_0/phi2" "SRegister_10$2_0/Register_unitcell$3_0/phi1" -998.41
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.93009
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/q" 25.2567
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 12.4015
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/default1" -5.89275
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.39291
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.873739
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 13.3609
cap "SRegister_10$2_0/Register_unitcell$3_0/phi2" "SRegister_10$2_0/default1" -2.64583
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.951197
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 1.88333
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_6/q" 6.73817
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 1.20777
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.37181
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 186.737
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.59069
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/default2" 2.57465
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/phi2" -1.11067
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 1.77113
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0947744
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 133.713
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 24.1226
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/default2" 2.43746
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/default2" -1.29761
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default2" 8.64847
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.31884
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/phi1" -9.56143
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 1.39389
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0275122
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/default2" -2.11206
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 15.9464
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_6/q" -0.288981
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.0418822
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0626429
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 27.0535
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.201464
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/out[1]" 1.3421
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 17.8105
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/default2" 19.1539
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_0/phi2" -337.025
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_6/q" 1.29882
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0779513
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/default2" -56.8305
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 12.5691
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/phi1" -0.20747
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.105925
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 27.1705
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 22.7573
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/default2" -18.74
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.0636926
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/out[1]" 23.7345
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/phi1" -2.35025
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/q" 0.735561
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.577726
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 9.55232
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -30.5729
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 10.6829
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 336.686
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.87021
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 3.83584
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/en" -0.328086
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_0/en" 0.991148
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0629792
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 1.19492
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_7/phi2" -3.54929
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" -48.7821
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/phi2" -386.94
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 8.19565
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 123.918
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 7.24135
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_0/en" 0.848153
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.0129268
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.7547
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 14.7948
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/q" 35.3678
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/phi2" -38.0807
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 13.0065
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 125.361
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.16347
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 40.8883
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.17319
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/en" 0.0183154
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 6.93658
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_0/en" 0.174551
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 8.09598
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 13.8242
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default2" 1.89779e-15
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/default2" 6.932
cap "SRegister_10$2_0/Register_unitcell$3_7/phi2" "SRegister_10$2_0/default2" -3.02528
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_0/q" 0.0222747
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 2.24088
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 53.7586
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 183.415
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_7/en" 0.097169
cap "SRegister_10$2_0/Register_unitcell$3_7/phi2" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -397.708
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 4.01032
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.0892793
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 22.1853
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 2.20577
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 9.58201
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/default2" -28.6124
cap "SRegister_10$2_0/Register_unitcell$3_7/phi2" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" -1.614
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -0.632177
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 2.2053
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" -54.5898
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 2.32759
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.13702
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/en" 0.550383
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/q" 1.64707
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 28.1981
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 50.0519
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 6.39291
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 5.16264
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.251272
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 2.71407
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -2.47896
cap "SRegister_10$2_0/Register_unitcell$3_7/phi2" "SRegister_10$2_0/Register_unitcell$3_0/q" 9.18605
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.0418822
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 2.91069
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_7/phi2" -0.55911
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.91592
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.71024
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0106074
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.342039
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/default2" 3.25608
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.11561
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 17.8922
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0197921
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.329154
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_0/q" 48.9689
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.79233
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/q" 4.80212
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 19.2297
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/default2" 3.29493
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.65326
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -61.9698
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 1.01552
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0183769
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 2.30483
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 18.3594
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -57.9317
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/default2" -2.4738
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/default2" 2.57465
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.7341
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 121.718
cap "SRegister_10$2_0/Register_unitcell$3_0/q" "SRegister_10$2_0/default2" 40.4824
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/phi2" -1105.54
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.17035
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" -56.8305
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -56.3248
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0498803
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.50447
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.292497
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -22.7166
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.0388156
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 46.6773
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 28.8659
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 16.1656
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.15956
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.879506
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0943968
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.04925
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0937248
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/phi2" -973.553
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.17886
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.0385427
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/phi2" -2.21671
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 3.26984
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.000476052
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 29.0528
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 2.44885
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 1.0308
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.7789
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/en" 0.951799
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.87021
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.00819748
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 5.42373
cap "SRegister_10$2_0/Register_unitcell$3_8/phi1" "SRegister_10$2_0/Register_unitcell$3_8/phi2" -1005.02
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 23.201
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 2.36333
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 1.4329
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 43.7455
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" -46.5414
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_8/phi2" -2.66452
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0629792
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_7/en" 0.848153
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 9.96832
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.0197921
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 5.40791
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 21.2108
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.956312
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 9.57805
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_8/phi2" -4.67049
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/q" 35.3678
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_7/en" 0.115484
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 14.9553
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.16347
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 12.4544
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/q" -0.473479
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.0422825
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -57.9265
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 1.85464
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -29.5318
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.500267
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 13.0994
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_7/en" 0.0397426
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 4.37174
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/q" 1.89206
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_7/en" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 52.3599
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.39291
cap "SRegister_10$2_0/Register_unitcell$3_8/phi2" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -12.1282
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -59.8577
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.93009
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.776343
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_7/q" 22.3814
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 1.9831
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0235096
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 8.11554
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default3" -0.0264907
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/q" 6.70722
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 1.20777
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 10.0181
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 15.5483
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_0/Register_unitcell$3_8/phi2" "SRegister_10$2_0/Register_unitcell$3_7/q" 7.97131
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/q" 26.4314
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.873739
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/default3" -1.07532
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.772398
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 180.226
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -48.8605
cap "SRegister_10$2_0/Register_unitcell$3_8/phi2" "SRegister_10$2_0/default3" -2.61349
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 15.6294
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 2.09964
cap "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.948858
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/q" 12.5556
cap "SRegister_10$2_0/Register_unitcell$3_8/phi2" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -1025.15
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -6.4285
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.43224
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_8/en" 0.0234973
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_8/en" 0.0837894
cap "SRegister_10$2_0/Register_unitcell$3_8/phi1" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.47896
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_7/q" 2.24995
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -17.9619
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_8/phi2" -1.11067
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_8/en" -1.39848
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 23.9338
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.64847
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_7/q" 26.6098
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 141.801
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_8/en" 0.0543811
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.39129
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.38865
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -11.8188
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 1.39389
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/Register_unitcell$3_8/en" -0.258031
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 15.9464
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.0418822
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.0636926
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 27.0535
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 19.0266
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_0/Register_unitcell$3_8/phi1" "SRegister_10$2_0/Register_unitcell$3_8/phi2" -337.025
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_8/en" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_8/phi1" "SRegister_10$2_0/Register_unitcell$3_8/en" -0.247843
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_7/q" 20.983
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/default4" -58.9425
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.105925
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 25.2654
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.91592
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 19.356
cap "SRegister_10$2_0/Register_unitcell$3_8/phi1" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 16.6558
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/default4" 43.0494
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -386.94
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_8/en" 0.689577
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 8.64123
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 0.0131104
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 321.908
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/default4" 1.69646
cap "SRegister_10$2_0/Register_unitcell$3_9/phi2" "SRegister_10$2_0/Register_unitcell$3_8/VSSd" -3.02528
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.17319
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 16.2005
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/default4" 9.04093
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_8/en" 0.848153
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/default4" 4.07223
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/default4" -56.8305
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 6.69081
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 125.939
cap "SRegister_10$2_0/Register_unitcell$3_9/phi2" "SRegister_10$2_0/default4" -38.0807
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 4.794
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 3.4142
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.63824
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_8/en" -0.287712
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_8/en" 0.0183154
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default4" 6.0257
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_8/VSSd" -7.10543e-15
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_8/en" 0.182812
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 12.8345
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 132.889
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 7.12541
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.292172
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_8/VSSd" -25.701
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_9/en" 0.097169
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -386.94
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 4.17248
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 0.188069
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -3.02528
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.42142
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/q" 10.7574
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/phi1" -29.7626
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 27.6928
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_9/en" 0.0933678
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00848628
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 5.33464
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_9/en" 0.851954
cap "SRegister_10$2_0/Register_unitcell$3_8/q" "SRegister_10$2_0/Register_unitcell$3_9/en" 1.22539
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 1.2178
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 0.0892793
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -1.96139
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 49.5617
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 0.0418822
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 0.251272
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_9/en" 0.0632522
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 14.7353
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/default4" -56.0646
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.3606
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 9.738
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 4.2189
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/en" -1.85832
cap "SRegister_10$2_0/Register_unitcell$3_8/q" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 8.84543
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 2.91069
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 68.5366
cap "SRegister_10$2_0/Register_unitcell$3_8/q" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 175.723
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/q" 0.00556868
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_9/en" 0.120402
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 22.1853
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_8/q" 7.06894
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 2.32759
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00147088
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 5.37768
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 1.48458
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0453329
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0197921
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/phi1" -56.3096
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 17.6494
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_8/q" 40.4824
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -1.00293
cap "SRegister_10$2_0/Register_unitcell$3_8/q" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 1.35614
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0264907
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.01869
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/default4" -60.245
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/q" 48.9856
cap "SRegister_10$2_0/Register_unitcell$3_8/q" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 129.91
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 3.53735
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/q" 7.81743
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 0.505349
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0118808
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0323061
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 15.5618
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -1093
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.45626
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/en" -2.31254
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/q" 5.2238
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.91592
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.9375
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.5146
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.64847
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/default5" -58.5553
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.88888
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_9/en" 0.129122
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 1.0308
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 43.9784
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.369966
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.05352
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/en" -0.161256
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -973.162
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 29.0356
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 1.8997
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 28.8659
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 16.4196
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.50447
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.4518
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/en" -56.4627
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.512018
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -1.80524
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/phi1" -22.2391
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.7789
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.0197921
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.84217e-14
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.791661
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 13.0994
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 9.57853
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 24.1989
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_1/phi2" -2.21671
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 14.4137
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.32488
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/q" 3.39963
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.034041
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 2.12869
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.0858041
cap "SRegister_10$2_0/Register_unitcell$3_9/q" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 19.9799
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.00819748
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_1/phi2" -4.67049
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 55.0588
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.115484
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/default5" -56.0646
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 17.1164
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/phi2" -1005.02
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 5.40791
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 5.05448
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.994855
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -57.7886
cap "SRegister_10$2_0/Register_unitcell$3_9/q" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 3.94299
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -25.2079
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 44.7758
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.00820502
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 9.96832
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 1.20777
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 15.9987
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.39291
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 7.59324
cap "SRegister_10$2_0/Register_unitcell$3_1/phi2" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -1051.9
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_1/phi2" -13.7725
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 1.01099
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.873739
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 9.05577
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 1.9831
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/q" 24.7393
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0550472
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 2.31596
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.948858
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/q" 6.28554
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -0.974451
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.00824151
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_9/q" 20.4931
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 17.3171
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/q" 12.3217
cap "SRegister_10$2_0/Register_unitcell$3_9/q" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 173.715
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -6.96011
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 1.88042
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.93009
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/default5" -59.8577
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -51.1033
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0264907
cap "SRegister_10$2_0/Register_unitcell$3_1/phi2" "SRegister_10$2_0/Register_unitcell$3_9/q" 8.40007
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_1/phi2" -2.58114
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/phi2" -1.11067
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.38865
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0418822
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_9/q" 22.812
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0543811
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.19585
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0636926
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/out[5]" 1.91592
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 23.3603
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_0/Register_unitcell$3_9/q" "SRegister_10$2_0/out[5]" 28.4981
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0837894
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.64847
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 15.9464
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 19.0266
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.105925
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/q" 0.163648
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -17.223
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_9/q" 2.85354
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 15.1908
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_9/q" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 1.39389
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.39129
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -0.288216
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -10.8592
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 23.179
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/en" -1.49935
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -58.9425
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/phi2" -337.025
cap "SRegister_10$2_0/Register_unitcell$3_1/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 17.6181
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.859389
cap "SRegister_10$2_0/Register_unitcell$3_9/q" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 149.89
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.0131104
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 4.30862
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.000629792
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0183154
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.63185
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0753262
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.034723
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 45.2105
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -0.247339
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.17319
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 12.6625
cap "SRegister_10$2_0/Register_unitcell$3_2/phi2" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 140.416
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -28.3718
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 7.57941
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0303561
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.39891
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.533104
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 7.73015
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" -55.3817
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.995105
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -3.1208
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.73997
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -386.94
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 307.192
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.182812
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 7.88022
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0144177
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 20.2665
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 17.6062
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -38.0807
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.85017
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_0/Register_unitcell$3_2/phi2" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 5.18598
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 127.96
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.91174
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.59695
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 1.18165
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/q" 8.02894
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -32.8251
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 15.6464
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 5.72373
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/en" -1.85832
cap "SRegister_10$2_0/Register_unitcell$3_1/q" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 8.38019
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 83.2524
cap "SRegister_10$2_0/Register_unitcell$3_1/q" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 168.134
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -1.96139
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.0892793
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.112192
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.0114528
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.160454
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0731164
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 2.91069
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 49.316
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 22.1853
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 5.04475
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.097169
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -386.94
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 11.38
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 4.33463
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 23.9575
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.251272
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0762079
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.13023
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/q" 22.0333
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" -47.9902
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.951799
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 5.50665
cap "SRegister_10$2_0/Register_unitcell$3_1/q" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.80371
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_1/q" -0.398153
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0233023
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 2.06481
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -3.45377
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.0418822
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.0632522
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 3.1416
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00968156
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/q" 8.66868
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default6" -0.0264907
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -1069.7
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 16.3951
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0484334
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.91592
cap "SRegister_10$2_0/Register_unitcell$3_1/q" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 137.998
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.262787
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.99402
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 5.67409
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/default6" -2.18486
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.34816
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0536865
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.4542
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -1.50552
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/q" 5.64548
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_1/q" 48.9912
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.48042
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 17.4966
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 4.24057
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/q" 40.4824
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -59.8577
cap "SRegister_10$2_0/Register_unitcell$3_1/q" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 1.82139
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 12.8839
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.4785
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0197921
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -54.0669
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 1.6612
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.16558
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/en" -56.8566
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 1.27375
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.09422
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.83721
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/en" -0.288939
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" -58.9425
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.50447
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.132223
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.53001
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 41.2794
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 28.8659
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -21.4965
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 16.4216
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.91076
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.0396813
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.22571
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -972.772
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.6892
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.394631
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 1.0308
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -1.33498
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.64847
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 3.14318
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.0234973
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 23.5024
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 16.373
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 13.0994
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.0139747
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 9.96832
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.500267
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.87021
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -57.3947
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 5.40791
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/q" 1.15272
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/phi2" -2.66452
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 18.7489
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 19.2775
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.16347
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 45.8061
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 57.7578
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_3/phi2" -4.67049
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" -46.5414
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_0/Register_unitcell$3_3/phi2" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -1005.02
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -29.0459
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 4.5641
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.7789
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 9.57853
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.0197921
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.994855
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.00819748
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 3.51424
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 1.89404
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/q" 35.3678
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.115484
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0629792
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/phi2" -1078.64
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/q" 22.7733
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 167.204
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 1.20777
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 16.489
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0264907
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/q" 5.86386
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 17.4029
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_3/phi2" -15.4168
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.873739
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.121873
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/q" 12.0878
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -7.53395
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0632522
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.39291
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/en" -0.873584
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 8.09345
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -53.346
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 2.53228
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.948858
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -59.8577
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 7.3639
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 8.82882
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.0283078
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 1.24564
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_2/q" 18.6047
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.93009
cap "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 1.9831
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/phi2" -2.5488
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 3.38865
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.81511
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -1.60022
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/default8" -58.9425
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.188
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0837894
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_3/phi2" -1.11067
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 20.8076
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 21.4552
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/default8" 19.0266
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_2/q" 30.3865
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.584541
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -16.6872
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 24.6411
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.5804
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0418822
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 15.9464
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.0636926
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -0.332247
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/q" 0.585327
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/default8" 2.39129
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/default8" -9.98698
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 8.64847
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/default8" 3.45713
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/phi2" -337.025
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 1.39389
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.105925
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0347543
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.91592
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/default8" 2.14684
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 157.978
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_3/en" 0.848153
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.46969
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_3/en" 0.589732
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/default8" 1.38001
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_3/en" 0.202439
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 6.81906
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/default8" -56.8305
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_3/en" 0.0183154
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 1.18659
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 19.0119
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/default8" 9.29089
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 10.5821
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default8" 4.05968
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/VSSd" -25.6153
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/default8" 4.68936
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -256.958
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 2.17319
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/en" -0.203309
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 294.131
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/default8" 5.75689
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 10.2516
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_3/VSSd" -3.02528
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 12.4905
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.639193
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 4.38253
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_3/VSSd" -2.84217e-14
cap "SRegister_10$2_0/Register_unitcell$3_3/q" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 114.526
cap "SRegister_10$2_0/Register_unitcell$3_3/q" "SRegister_10$2_0/default8" 8.83044
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_3/VSSd" -30.6892
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/default8" -56.0646
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_4/en" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 6.52718
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.251272
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/phi2" -386.94
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/phi2" -1.96139
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 22.1667
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.91069
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/default8" 3.41079
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 1.21685
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 96.3135
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 5.67866
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default8" 5.38744
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/default8" 13.022
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/default8" 49.4901
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 0.0418822
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_4/en" 0.0632522
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.49679
cap "SRegister_10$2_0/Register_unitcell$3_3/q" "SRegister_10$2_0/Register_unitcell$3_4/en" 0.42769
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 16.5574
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/default8" 2.24088
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 0.0892793
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_4/en" 0.112192
cap "SRegister_10$2_0/Register_unitcell$3_3/q" "SRegister_10$2_0/Register_unitcell$3_3/VSSd" 2.84217e-14
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_4/en" 0.951799
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_4/en" 0.097169
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.47481
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/en" -1.85832
cap "SRegister_10$2_0/Register_unitcell$3_3/q" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 7.38144
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/Register_unitcell$3_4/phi2" -3.02528
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 22.1853
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/default8" 2.2053
cap "SRegister_10$2_0/out[8]" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_4/en" -2.08399
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0264907
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.4542
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0311962
cap "SRegister_10$2_0/out[8]" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 1.67265
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 10.206
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0484334
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 2.42983
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/q" 9.74442
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.98211
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 18.2428
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" 0.0197921
cap "SRegister_10$2_0/out[8]" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.91592
cap "SRegister_10$2_0/Register_unitcell$3_4/phi2" "SRegister_10$2_0/Register_unitcell$3_3/q" 2.82013
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0101148
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.99402
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 5.77042
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/default8" -59.8577
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/q" 6.0215
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.852788
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 13.4757
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00968156
cap "SRegister_10$2_0/Register_unitcell$3_3/q" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 192.106
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 1.45903
cap "SRegister_10$2_0/Register_unitcell$3_4/phi2" "SRegister_10$2_0/Register_unitcell$3_4/phi1" -1041.06
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.27892
cap "SRegister_10$2_0/out[8]" "SRegister_10$2_0/Register_unitcell$3_3/q" 48.9912
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 15.8546
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_4/phi2" -2.00812
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_3/q" 47.5513
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/phi1" -51.8241
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 6.03145
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.965488
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 2.14684
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 1.0308
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 0.25539
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 16.4216
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/default9" 2.29573
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/phi2" -966.139
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 0.0388156
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.14646
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.237194
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 0.879506
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default9" 8.64847
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.132223
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 28.8659
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 6.50447
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 3.17202
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/default9" -21.1115
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 5.54126
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0501657
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/default9" -0.389807
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0832529
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 28.3428
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/phi2" -0.864729
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" -58.9425
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 2.36009
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/default9" 0.394631
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 38.5804
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 2.62089
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0234973
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.589732
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/phi1" -57.1085
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.65939
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.48163
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.8072
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_5/phi2" -2.65461
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/phi2" -14.5949
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.115484
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 60.4568
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_5/phi2" -998.783
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0629792
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_5/phi1" -57.1428
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.088566
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 21.4386
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.462718
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 3.08548
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 46.8364
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/default9" -47.2915
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.7789
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.162919
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 9.96832
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 4.22259
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.994855
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.951799
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_5/phi1" -28.4836
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 10.9075
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 9.56491
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.186473
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/default9" 35.373
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/q" 0.788222
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.362981
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 18.3323
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 0.0197921
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.500267
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.848153
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 17.518
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 13.0994
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 3.89242
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 0.93009
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_5/phi1" -54.5166
cap "SRegister_10$2_0/Register_unitcell$3_5/phi2" "SRegister_10$2_0/Register_unitcell$3_4/q" 9.25757
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 87.759
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_5/en" 0.0632522
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_5/phi2" -2.12329
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_5/phi1" -6.06676
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_4/q" 11.8538
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -59.0918
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/out[9]" 0.0203671
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 1.64856
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 1.48029
cap "SRegister_10$2_0/Register_unitcell$3_5/phi2" "SRegister_10$2_0/Register_unitcell$3_5/phi1" -956.641
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_5/en" 0.121873
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 16.1036
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 12.3356
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 19.6287
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0264907
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 1.60686
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_4/q" 16.7164
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 2.74859
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 7.82765
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 10.4858
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/q" 5.44218
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 0.0422825
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.39291
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_5/en" -0.772716
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/q" 20.9443
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 8.01546
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0565664
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 19.0266
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 54.0271
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/out[9]" 0.889107
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_5/en" 0.0837894
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -58.9425
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 2.47823
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 1.52579
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_4/q" 4.06072
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.0171888
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.39129
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/en" -1.70108
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/Register_unitcell$3_5/en" 1.00701
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_5/en" 0.0933678
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 1.35757
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/out[9]" 1.91592
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_5/en" 0.2124
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.14684
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.38865
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.64847
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_5/en" 0.0234973
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 1.91461
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/out[9]" 32.2748
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_4/q" 26.4702
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.707091
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.63064e-15
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 49.5327
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" -56.8305
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 4.11488
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.13687e-13
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -7.10543e-15
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.32234
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 5.79738
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/q" 7.05001
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.306386
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.2053
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.16347
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0629792
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 4.87021
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 3.14945
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0913416
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.319424
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 14.7107
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" -44.6267
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/q" 22.6019
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 6.12478
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.24088
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.7566
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.21714
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.358174
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/q" -3.21773
cap "SRegister_10$2_0/q" "SRegister_10$2_0/default10" -31.9957
cap "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" "SRegister_10$2_0/default10" 3.92459
cap "SRegister_10$2_0/q" "SRegister_10$2_0/out[10]" -5.32579
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VNW" -0.870662
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 5.28528
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -13.7631
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -6.86974
cap "SRegister_10$2_0/en" "SRegister_10$2_0/d" -0.425659
cap "SRegister_10$2_0/en" "SRegister_10$2_0/VDDd" -0.246655
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/en" -4.92375
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/en" -57.9601
cap "SRegister_10$2_0/en" "SRegister_10$2_0/VSSd" 0.351485
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" -0.382029
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/en" -2.52135
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.464803
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 10.0564
cap "SRegister_10$2_0/en" "SRegister_10$2_0/VDDd" -2.58932
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/VSSd" 20.7353
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.46733
cap "SRegister_10$2_0/en" "out[31]" 3.5743
cap "SRegister_10$2_0/d" "SRegister_10$2_0/en" -2.34233
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0630524
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.14968
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 2.9499
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.77556e-17
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.82405
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/VSSd" 0.514264
cap "SRegister_10$2_0/en" "SRegister_10$2_0/VDDd" 39.3128
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/VDDd" -69.3359
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.366201
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.972428
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.03472
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/VSSd" 3.49159
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.43622
cap "SRegister_10$2_0/en" "out[31]" 12.0168
cap "SRegister_10$2_0/phi1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.31819
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 4.66739
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/VDDd" 2.98592
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.0550322
cap "SRegister_10$2_0/VSSd" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.42109e-14
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/VDDd" 2.27835
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.50944
cap "SRegister_10$2_0/phi2" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.157131
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/en" "SRegister_10$2_0/phi1" -54.7828
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.56963
cap "SRegister_10$2_0/en" "SRegister_10$2_0/VSSd" -23.005
cap "SRegister_10$2_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 7.1379
cap "SRegister_10$2_0/en" "SRegister_10$2_0/phi2" 0.200166
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.516759
cap "SRegister_10$2_0/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 8.99924
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/default1" 6.94165
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.19766
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default1" 0.38556
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 19.8528
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/default1" 1.03607
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default1" -1.25029
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" -43.2109
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.0723192
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.109668
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 14.6063
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_0/phi1" -57.9265
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.56315
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 15.8423
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/default1" 64.7563
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/out[1]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.48045
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_0/phi1" -0.0473069
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/default1" 8.28116
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" -0.442861
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_6/q" 20.5542
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/default1" -0.435445
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.364248
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.981919
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.5721
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.81538
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 6.83667
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 7.19466
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/default1" 43.0511
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 0.497294
cap "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/default1" -0.083421
cap "SRegister_10$2_0/Register_unitcell$3_6/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/q" -0.730038
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 1.76361
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/default1" -29.2118
cap "SRegister_10$2_0/Register_unitcell$3_0/phi2" "SRegister_10$2_0/default1" -0.0846511
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.0319316
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -0.938328
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 22.1651
cap "SRegister_10$2_0/Register_unitcell$3_0/phi2" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.11002
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/out[1]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_6/VDDd" 1.51928
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.575738
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_0/en" -47.9766
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_0/en" 4.19878
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/default1" -20.1327
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 0.397353
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/default1" 2.01109
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[1]" 26.4152
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.55591
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/default1" 2.74903
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/out[1]" 2.43384
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.90724
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default1" -0.0397361
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[1]" -2.55323
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.026224
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/en" -1.09624
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_0/en" 6.69137
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/phi2" -0.181412
cap "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.9214
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 25.7451
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.84316
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.965
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/out[1]" -0.439191
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/out[1]" 0.479914
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/default1" 0.0600734
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[1]" 25.7627
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.6313
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/default1" -13.0698
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/out[1]" 1.21446
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_0/en" 5.61374
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/Register_unitcell$3_0/en" 1.83843
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.403495
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/out[1]" 1.42544
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.42745
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/default1" 0.0224759
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 0.0529727
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[1]" 52.9542
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.45305
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[1]" -0.728426
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -14.0569
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.0117197
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/default2" -33.6633
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[1]" 19.8228
cap "SRegister_10$2_0/Register_unitcell$3_6/q" "SRegister_10$2_0/Register_unitcell$3_0/en" -1.11332
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_0/en" -2.8932
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 0.0943491
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.31745
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/en" 55.8004
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.7053e-13
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/q" 26.3146
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/phi2" -1.98723
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 19.9336
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_0/en" 0.629506
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_0/en" -0.299894
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 0.033142
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 10.2733
cap "SRegister_10$2_0/Register_unitcell$3_0/phi1" "SRegister_10$2_0/Register_unitcell$3_0/en" 1.34462
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_0/en" -3.40488
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default2" 0.514264
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/en" 31.7121
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/phi1" -4.84823
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/out[1]" 18.148
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/en" -10.3673
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_0/phi1" 0.0920589
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/en" -2.72306
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_0/en" 5.52232
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/default2" 22.8881
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.0574107
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_0/en" -2.3999
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/en" -2.81401
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_0/phi2" 0.207568
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.71434
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 2.22045e-16
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/default2" -7.10543e-15
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 105.283
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_0/Register_unitcell$3_0/en" -0.595913
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/out[1]" 0.821694
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_0/en" 7.87063
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.0942996
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_0/en" -6.60357
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_0/en" -1.07181
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default2" -1.25029
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/en" -29.3207
cap "SRegister_10$2_0/Register_unitcell$3_7/phi2" "SRegister_10$2_0/Register_unitcell$3_0/en" 0.0943491
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_0/en" 16.1884
cap "SRegister_10$2_0/Register_unitcell$3_7/phi2" "SRegister_10$2_0/default2" -0.0813254
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/default2" 68.2479
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_0/en" 4.91666
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 0.43558
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/default2" 1.03607
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/default2" 8.28116
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_0/en" -1.22909
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/en" 11.103
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/en" 1.73755
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" -56.2364
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 9.82787
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_0/en" 3.96825
cap "out[31]" "SRegister_10$2_0/default2" 0.397438
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/default2" -0.832883
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/default2" 41.6399
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 3.01418
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_0/en" -1.15791
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -3.16834
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_0/en" -0.00205373
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.723163
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/q" 20.5542
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/en" -1.89215
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" 0.134403
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/default2" 0.0723374
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/default2" 6.14637
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 1.20992
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default2" 0.38556
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.38502
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_7/en" -1.10353
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.2953
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/Register_unitcell$3_7/en" 1.1139
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/VDDd" -53.2894
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.225277
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[2]" 16.2667
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/q" 2.74903
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/en" 17.6241
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 0.153444
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/en" 9.51443
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "out[31]" 0.797903
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/q" 1.83843
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.77393
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.53712
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.95863
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.41123
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 0.383271
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_7/en" 7.18585
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/q" 1.23496
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_7/en" -3.39199
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[2]" 16.2359
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/out[2]" -20.6685
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_7/en" 3.22641
cap "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_7/en" -0.771445
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/en" -0.504906
cap "SRegister_10$2_0/Register_unitcell$3_7/phi1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.1509
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.855347
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.51928
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.57441
cap "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/out[2]" -7.20079
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[2]" 37.0155
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_7/en" -22.9211
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_7/en" 26.3638
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[2]" 12.3719
cap "SRegister_10$2_0/default2" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -4.26982
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default2" 16.5207
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.0516447
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/default2" 22.8048
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -6.91269
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[2]" 9.75108
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/default2" 0.40362
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_7/en" -0.299894
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/out[2]" 0.479914
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_0/q" 28.7485
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -58.2615
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/q" -1.11332
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 0.00700583
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/phi2" -3.3597
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.575292
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 52.2535
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 5.13978
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[2]" 94.8814
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.92313
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "out[31]" 2.0346
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[2]" 8.95716
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/en" 0.127714
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.34336
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/out[2]" 34.4977
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.29866
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[2]" 15.5412
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.53838
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 6.325
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/en" -23.005
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_7/en" 4.05279
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.37313
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/out[2]" 0.358747
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.223693
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 0.972428
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/en" 5.39461
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.7053e-13
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0729752
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.64346
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" -69.3359
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.73494
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/out[2]" 0.619071
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.56963
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.2516
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/phi1" -54.4814
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/phi1" 1.73135
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "out[31]" 13.5565
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 0.479108
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/en" 43.63
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.38435
cap "SRegister_10$2_0/out[2]" "SRegister_10$2_0/Register_unitcell$3_7/en" 9.16847
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[2]" 7.4507
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" -0.358685
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.49159
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.82405
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.694747
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 0.200166
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/phi2" 0.213177
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.290478
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.941508
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.598794
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 7.19466
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.315019
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" 13.8572
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/default3" 64.7563
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/default3" 20.5542
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25029
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" -43.2109
cap "SRegister_10$2_0/Register_unitcell$3_8/phi1" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0319316
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 0.0814965
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_8/phi2" -0.0846511
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/out[3]" -0.832883
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 19.7925
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" -0.730038
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" 7.47156
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/default3" -4.44089e-16
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/default3" -29.22
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.497294
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -57.9265
cap "SRegister_10$2_0/Register_unitcell$3_8/phi1" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0723192
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -0.423053
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 0.700407
cap "SRegister_10$2_0/default3" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/out[3]" 0.965711
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.45551
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.5882
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.62618
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/VDDd" 19.8187
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.51928
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/default3" 6.87651
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0799996
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.727347
cap "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "out[31]" 0.797903
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -0.0473069
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.92935
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_0/out[3]" -0.403495
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.69137
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/phi1" -50.1816
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[3]" -0.728426
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -39.6949
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_8/en" -14.031
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0754535
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.83031
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 0.397353
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 37.0155
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 0.684609
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0397361
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.125204
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.58705
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.754729
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/out[3]" -23.1315
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_8/en" -15.0589
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/q" 2.74903
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 0.90724
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 16.2667
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.14657
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.43806
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/out[3]" 14.7686
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.5713
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/out[3]" 1.28302
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/q" 1.965
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/q" 1.83843
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 0.0814965
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.45712
cap "SRegister_10$2_0/default3" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.55591
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 0.207568
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/out[3]" 5.13978
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/default4" 29.9462
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/out[3]" 0.479914
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[3]" 15.5412
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.8932
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default4" 2.24669
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/q" -1.11332
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/out[3]" 41.8783
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 2.31745
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" 19.9336
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/phi2" 0.0943491
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "out[31]" 13.7442
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.48171
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_8/en" -0.299894
cap "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/out[3]" 2.57531
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/default4" -30.8898
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_8/phi2" -2.16864
cap "SRegister_10$2_0/Register_unitcell$3_7/q" "SRegister_10$2_0/out[3]" 28.7485
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[3]" 19.4254
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/phi1" 1.34462
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" -9.55122
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default4" 8.73608
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.92592
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.306027
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[3]" 9.75108
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_8/en" 5.52232
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.53838
cap "SRegister_10$2_0/out[3]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" 25.8869
cap "SRegister_10$2_0/Register_unitcell$3_8/phi1" "SRegister_10$2_0/out[3]" -5.28742
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_0/out[3]" 8.95716
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -3.06457
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" 0.514264
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.38315
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/default4" 27.7379
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[3]" 104.885
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.45134
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -8.52651e-14
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_9/phi1" -1.89215
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.620702
cap "SRegister_10$2_0/default4" "out[33]" 0.134403
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -6.34573
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[33]" 4.73494
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.08856
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 0.0943491
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -0.481011
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.47183
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.61697
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 9.54884
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 1.30198
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/phi1" -0.235392
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 0.0942996
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "out[31]" 1.84698
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.11022e-16
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_8/en" -22.6315
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 0.468722
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 0.0528355
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.503617
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 31.5755
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.388921
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.0914108
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.836
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/en" 2.14969
cap "SRegister_10$2_0/default4" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/default4" -70.9988
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.56125
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.83796
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 3.46792
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/out[4]" -0.475652
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/default4" -67.9395
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/q" 1.83843
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 0.225277
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.50254
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 37.0155
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3509
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.01609
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/phi1" -2.80136
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.00313
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.15575
cap "SRegister_10$2_0/default4" "out[31]" 0.797903
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/out[4]" 0.361448
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/en" -23.0561
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_8/q" 2.74903
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 1.95863
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 18.9156
cap "SRegister_10$2_0/Register_unitcell$3_9/phi2" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.4964
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.67687
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.36138
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 3.99206
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/out[4]" 0.60817
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/en" 8.88025
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -5.68434e-14
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/q" 1.965
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 1.1509
cap "SRegister_10$2_0/Register_unitcell$3_9/phi2" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.18585
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -4.26326e-14
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.3319
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_9/en" -4.27439
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.95716
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[4]" 55.1564
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/out[4]" -6.91269
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_9/phi2" -3.3597
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/default4" -6.15925
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/phi1" -57.2849
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.5412
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/out[4]" 33.3847
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0397361
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0345783
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/out[4]" 5.13978
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "out[31]" 0.494903
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.53838
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.25774
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/out[4]" 2.93062
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.10222
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[4]" 12.3719
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/en" -1.88071
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/out[4]" 2.57531
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.18448
cap "SRegister_10$2_0/Register_unitcell$3_8/q" "SRegister_10$2_0/out[4]" 28.7485
cap "SRegister_10$2_0/default4" "SRegister_10$2_0/out[4]" 44.6913
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/q" -1.11332
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/out[4]" 0.479914
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "out[31]" 14.9412
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/en" -20.7122
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_9/phi1" 1.783
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_9/en" 5.52232
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 0.479108
cap "SRegister_10$2_0/out[4]" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.73494
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.00858
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/out[4]" 0.619071
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/default5" -64.6731
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.82405
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.7053e-13
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.99375
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 0.220183
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[4]" 47.1757
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 10.0608
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/phi1" -53.889
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_0/default5" -0.358685
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/phi2" 0.200166
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/out[4]" 9.16847
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/en" 48.3778
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.337877
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.780371
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 19.9336
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/out[4]" 0.358747
cap "SRegister_10$2_0/Register_unitcell$3_9/phi1" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.972428
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[4]" 6.325
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.56963
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.07085
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.71211
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -0.0159425
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 0.0814965
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -0.381665
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.9734
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -2.77556e-16
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 5.93974
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.0319316
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 7.3931
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0503309
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.92935
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/out[5]" 0.965711
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "out[31]" 0.155001
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 0.641071
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 0.0560466
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 17.989
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/en" -22.6723
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/q" -3.55271e-15
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.0723192
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.503617
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 35.5676
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.71335
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -57.8811
cap "SRegister_10$2_0/default5" "out[31]" 1.19534
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 16.5701
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/en" 1.20313
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.727347
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/default5" -69.8499
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.0962
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.83796
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/out[5]" -22.8129
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[5]" 37.0155
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -52.3866
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/q" 2.74903
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.83031
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 0.397353
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 0.743946
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_1/en" -14.8884
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_1/en" 6.69137
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/out[5]" 14.7686
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[5]" 16.2667
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.719695
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_1/en" -2.55368
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/q" 1.965
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 0.90724
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 0.397438
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_1/en" -15.464
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_1/en" 7.18585
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 5.79705
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_0/out[5]" -0.403495
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/en" 1.28302
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[5]" 16.2359
cap "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_1/en" -2.48679
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/q" 1.83843
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 0.0814965
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0397361
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/default5" -42.4683
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/en" 8.36187
cap "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.55591
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 19.4254
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default6" 0.514264
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[5]" 9.75108
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "out[31]" 13.6347
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.53838
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.1164
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 29.9462
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 1.34462
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 0.207568
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_1/en" 5.52232
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/phi1" -5.28742
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.27133
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.612733
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -3.09961
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[5]" 104.885
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default6" 19.9336
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.083462
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" 8.95716
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 5.13978
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/phi2" 0.0943491
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/phi2" -2.16864
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.8932
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/out[5]" 41.8783
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/default6" -8.63815
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.73608
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[5]" 15.5412
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/q" -1.11332
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/default6" 25.8869
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_1/phi1" 2.31745
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.83836
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_1/en" -0.299894
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_0/out[5]" "SRegister_10$2_0/Register_unitcell$3_9/q" 28.7485
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.41495
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 27.0889
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.0942996
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default6" 0.38556
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.518241
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.7053e-13
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -6.08788
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/en" -24.7172
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 0.0943491
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_1/en" 14.8541
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -0.0813254
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.306386
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/default6" 42.5455
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_1/en" 4.91666
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 0.468722
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/default6" 8.28116
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.313976
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" 2.37319
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/en" 12.857
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "out[31]" 1.9564
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -0.991976
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" -72.355
cap "SRegister_10$2_0/default6" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" 8.62722
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/en" 3.20945
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[35]" 4.73494
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/default6" 20.4901
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" 3.01418
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.34441
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.15791
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.20038
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 12.1333
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -1.89215
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "out[35]" 0.134403
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.0723374
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/en" 2.03227
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 1.30198
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.27587
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -2.80136
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3638
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[6]" 16.2359
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/q" 1.23496
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 7.00172
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.51928
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_2/en" -0.771445
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 11.4783
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.310002
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" -1.15578
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 37.0155
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 25.7249
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/out[6]" 0.025438
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.225277
cap "SRegister_10$2_0/Register_unitcell$3_2/phi2" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/default6" -27.4744
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "out[31]" 0.797903
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.2953
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_2/en" -1.77933
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/out[6]" -0.832883
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_2/en" -1.61922
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 6.81292
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" -2.51689
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.02976
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0404584
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default6" -0.943904
cap "SRegister_10$2_0/Register_unitcell$3_2/phi2" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.0437
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/q" 1.83843
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.95863
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 3.9852
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" 19.1378
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.93114
cap "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_2/en" -2.56963
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/q" 11.1699
cap "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/out[6]" 1.03665
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 22.561
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/VDDd" -40.1918
cap "SRegister_10$2_0/Register_unitcell$3_2/phi1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.1509
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[6]" 12.3719
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -1.89515
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.95716
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -6.19161
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/phi2" -3.3597
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/q" -1.11332
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 5.13978
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/default6" 2.13634
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/default6" 2.01109
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.53838
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[6]" 25.9773
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/out[6]" 0.479914
cap "SRegister_10$2_0/default6" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -9.18704
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 0.0874364
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default6" -0.0397361
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -55.3004
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 44.0161
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.56729
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_1/q" 28.7485
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[6]" 55.1564
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.605975
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.12791
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/default6" -3.4009
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -6.91269
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/out[6]" 18.0947
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_2/en" 0.372925
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[6]" 15.5412
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" 0.358747
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/default7" -61.3977
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.7053e-13
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.9102
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/en" 46.9894
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.73494
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/default7" 3.49159
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "out[31]" 15.0323
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 0.220183
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_2/en" 3.03578
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.595913
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.56963
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.358685
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" 0.985902
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.627209
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_2/en" -0.299894
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 0.146122
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 1.783
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.73591
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.82405
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default7" 19.9336
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 47.1757
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_2/phi2" 0.479108
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_2/en" 5.52232
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[6]" 6.325
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default7" 0.514264
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/phi1" -53.9873
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 10.0608
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/default7" 0.619071
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/en" 7.87063
cap "SRegister_10$2_0/out[6]" "SRegister_10$2_0/Register_unitcell$3_2/en" 25.0411
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" 2.98592
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/default7" -19.1662
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -1.32469
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_2/phi1" 0.972428
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/default7" 1.03607
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 16.6052
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/q" -0.730038
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/en" -29.382
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "out[31]" 0.558867
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" 11.2126
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.0723192
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_2/en" 4.91666
cap "SRegister_10$2_0/default7" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/default7" 8.28116
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.22909
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" -0.442861
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/default7" -0.832883
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -4.9712
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/en" 23.7302
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.12912
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.727347
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25029
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/en" 7.19466
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" -43.2109
cap "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "out[31]" 0.797903
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.0206622
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/default7" 43.0511
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" 0.497294
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 0.0814965
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.92935
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" 0.965711
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -57.5622
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.315019
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_2/en" 16.1855
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -0.0473069
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/q" 20.5542
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 0.0540449
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.0319316
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/default7" 6.87651
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/VDDd" 1.51928
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 0.581734
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/phi2" -0.0846511
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.29757
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default7" 0.38556
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0397361
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/q" 1.83843
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[7]" -2.55323
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/q" 2.74903
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0754535
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.18585
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.403495
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 16.2667
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.55591
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/phi1" -54.5916
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_3/en" -15.6826
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/out[7]" 1.28302
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/q" 1.965
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/out[7]" -23.1315
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 0.803282
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.51646
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 10.1783
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.83031
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.125204
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[7]" -0.728426
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.68466
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_3/en" -15.5816
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 0.0814965
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -45.2417
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/out[7]" 14.7686
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.69137
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 0.90724
cap "SRegister_10$2_0/default7" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 37.0155
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 7.08275
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 0.397353
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -3.13464
cap "SRegister_10$2_0/Register_unitcell$3_3/phi1" "SRegister_10$2_0/out[7]" -5.28742
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/out[7]" 0.479914
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/out[7]" 29.9462
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/out[7]" 41.8783
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 0.0943491
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 19.9336
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.02863
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "out[31]" 13.5253
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_3/en" -0.299894
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/out[7]" 5.13978
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.8932
cap "SRegister_10$2_0/Register_unitcell$3_3/phi2" "SRegister_10$2_0/out[7]" -2.16864
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_0/out[7]" 8.95716
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[7]" 16.0844
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/default8" -25.343
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/q" -1.11332
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 2.31745
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[7]" 9.75108
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -7.66875
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default8" 8.73608
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/out[7]" 2.57531
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_3/en" 5.52232
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/out[7]" 0.858313
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.2434
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[7]" 15.5412
cap "SRegister_10$2_0/out[7]" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.53838
cap "SRegister_10$2_0/Register_unitcell$3_2/q" "SRegister_10$2_0/out[7]" 28.7485
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/out[7]" 25.8869
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/phi1" 1.34462
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_3/phi2" 0.207568
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[7]" 104.885
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/default8" 26.0576
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.84378
cap "SRegister_10$2_0/default8" "out[37]" 0.134403
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.0942996
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.842
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.7053e-13
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[37]" 3.34096
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_3/en" 2.8397
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_3/en" -1.13474
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 3.69803
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.468722
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0352532
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.00660444
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 8.27247
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -1.16353
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.83796
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" -1.89215
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 1.30198
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.41578
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_3/en" -1.15791
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.0348617
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 9.54884
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/Register_unitcell$3_3/en" -22.9749
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.62793
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/default8" -69.4523
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/en" 13.8721
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "out[31]" 2.06583
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_3/en" -5.83004
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/en" 17.2181
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[37]" 4.73494
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.62532
cap "SRegister_10$2_0/default8" "out[31]" 0.178847
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.771445
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[8]" 0.0404584
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.38502
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/en" -2.91575
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/default8" 21.8932
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 1.95863
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.89214
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/phi1" -2.80136
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.1509
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/en" 3.10005
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.468363
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_4/en" -1.42057
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.00313
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/out[8]" 1.03665
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.87706
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 0.0462311
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/default8" -69.7335
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.0874364
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.641911
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/default8" -2.15575
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/q" 1.78291
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/en" 26.3509
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 12.4602
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -5.68434e-14
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_4/en" -1.88179
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[8]" 16.2359
cap "SRegister_10$2_0/default8" "out[31]" 1.01649
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[8]" 37.0155
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/Register_unitcell$3_4/en" -22.6854
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 0.153444
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/phi1" -0.270253
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/default8" 27.2951
cap "SRegister_10$2_0/Register_unitcell$3_4/phi2" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -4.26326e-14
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 0.225277
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.87342
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/q" 1.72994
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_0/Register_unitcell$3_4/en" -2.56963
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/out[8]" 5.13978
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/out[8]" 5.53838
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[8]" 12.3719
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/out[8]" 2.45497
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_4/en" -1.30857
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[8]" 15.5412
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_4/en" -7.16214
cap "SRegister_10$2_0/Register_unitcell$3_3/q" "SRegister_10$2_0/Register_unitcell$3_4/en" -1.00483
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_4/en" 1.31243
cap "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_0/Register_unitcell$3_4/en" -1.11655
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_0/out[8]" 2.57531
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/out[8]" 0.479914
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/out[8]" 44.0161
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 0.310002
cap "SRegister_10$2_0/Register_unitcell$3_3/q" "SRegister_10$2_0/out[8]" 28.7485
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/default8" -11.9605
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[8]" 25.9773
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/en" -53.0954
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_3/q" 2.74903
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.01109
cap "SRegister_10$2_0/out[8]" "SRegister_10$2_0/Register_unitcell$3_4/phi2" -3.3597
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/out[8]" 0.858313
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/out[8]" -6.89133
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[8]" 55.1564
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/out[8]" 18.1202
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -0.0397361
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_4/en" -2.03855
cap "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/q" 0.182085
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/default8" 4.20125
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[8]" 8.95716
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_4/en" -4.36717
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "out[31]" 14.8384
cap "SRegister_10$2_0/Register_unitcell$3_4/phi2" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" -0.358685
cap "SRegister_10$2_0/out[8]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 4.73494
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/out[8]" 0.358747
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[8]" 6.325
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.03578
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 44.3103
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default9" 19.9336
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_4/en" -0.299894
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -1.21379
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_4/phi1" 1.783
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.985902
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.7053e-13
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 2.98592
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.47806
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/out[8]" 0.619071
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 0.220183
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/default9" -18.1407
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -1.32469
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[8]" 47.1757
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.82405
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.56963
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_4/en" 5.52232
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/phi1" -54.2206
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" -58.6242
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.942643
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.48645
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/phi2" 0.100083
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.595913
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default9" 0.514264
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 10.0608
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/out[8]" 25.0411
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.972428
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.999556
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/q" 20.5627
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 0.727347
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 0.522398
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 9.89021
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/default9" 64.8095
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" -0.442861
cap "SRegister_10$2_0/Register_unitcell$3_5/phi2" "SRegister_10$2_0/default9" -0.0846511
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/default9" 8.40392
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_4/en" -1.22909
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_4/en" 16.6052
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/q" -0.728028
cap "SRegister_10$2_0/Register_unitcell$3_5/phi2" "SRegister_10$2_0/Register_unitcell$3_4/en" 0.100083
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/en" -29.5177
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_4/en" 4.91574
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.22683
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 8.1363
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/default9" -1.22478
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/default9" -0.0473069
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_0/Register_unitcell$3_4/en" -1.92935
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 0.0319316
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/default9" 43.2319
cap "out[31]" "SRegister_10$2_0/default9" 0.399454
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" -44.3435
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 0.497294
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_0/Register_unitcell$3_4/en" -5.22904
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/default9" -0.083421
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/en" -57.329
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.386212
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/en" 7.19157
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/en" 0.75272
cap "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/en" 10.3944
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.31447
cap "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_0/Register_unitcell$3_4/en" -2.29757
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 0.0814965
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 0.66226
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/phi1" 0.0723192
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/default9" 6.86448
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_4/VDDd" 1.52357
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_0/default9" 1.03661
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/out[9]" -0.827827
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/default9" -5.55112e-17
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/en" 14.382
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/q" 1.83843
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/default9" 0.12499
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.7343
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.495882
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.13687e-13
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/default9" 2.74903
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[9]" 37.0155
cap "SRegister_10$2_0/default9" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -46.8663
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.69137
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 0.0814965
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_5/phi1" -55.5489
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/default9" 0.0170378
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.40509
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.403495
cap "SRegister_10$2_0/Register_unitcell$3_4/q" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.965
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0753642
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[9]" 16.2667
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.56963
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.18585
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205506
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 0.397353
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 0.862619
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/out[9]" 1.28302
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.83031
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.619517
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/default9" 2.01109
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.55591
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.00626672
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/default9" -23.1311
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/default9" -16.5299
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.135644
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/out[9]" -2.55323
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.53712
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.358685
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[9]" 16.2359
cap "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.90724
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 11.9818
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/out[9]" -0.728426
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/default9" -0.0397361
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.84316
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/en" 0.612859
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_0/out[9]" 0.479914
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 19.9336
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/out[9]" 29.9462
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/Register_unitcell$3_5/en" 5.52232
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" 8.95716
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 16.0844
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/Register_unitcell$3_5/en" 0.854689
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_5/en" 1.28271
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 5.13978
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_5/en" -0.299894
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/en" -4.42337
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.73608
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/en" 13.4159
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.5412
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 104.885
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.53838
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -22.5695
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_4/q" 28.7485
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/en" 36.6659
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/phi2" 0.459341
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_0/out[9]" 0.858313
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.39844
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.75108
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/out[9]" 25.2679
cap "SRegister_10$2_0/out[9]" "SRegister_10$2_0/Register_unitcell$3_5/en" 44.4249
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/default10" 2.84217e-14
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.49159
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0887103
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/default10" 0.514264
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" 28.8071
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.7053e-13
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" -69.3053
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.35745
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 0.397438
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0702056
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.941508
cap "out[39]" "SRegister_10$2_0/default10" 0.619071
cap "out[39]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/default10" 0.619643
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" 2.98592
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55351e-15
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[39]" 3.34096
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "out[31]" 2.17525
cap "out[39]" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" 0.134403
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" 3.01418
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" -2.51689
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/out[10]" -0.513688
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/default10" 42.9809
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 7.00172
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[10]" 4.23287
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/q" 15.6503
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/q" 2.39326
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -2.77556e-16
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" -43.2416
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/out[10]" 0.406279
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/VDDd" 1.51928
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 41.279
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -2.24407
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 63.763
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.083421
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.7151
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 24.5625
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/q" 26.1268
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_0/out[10]" 12.2789
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.43266
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.68434e-14
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.22221
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_0/default10" "out[31]" 0.397438
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 102.32
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/default10" 7.66152
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -3.38784
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.28576
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/q" 0.762921
cap "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "out[31]" 0.797903
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.25029
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 3.34509
cap "SRegister_10$2_0/out[10]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.69513
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.0335
cap "SRegister_10$2_0/q" "SRegister_10$2_0/default10" -8.65081
cap "SRegister_10$2_0/out[10]" "SRegister_10$2_0/q" 39.7311
cap "SRegister_10$2_0/out[10]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 16.0504
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.86129
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 9.98247
cap "SRegister_10$2_0/out[10]" "SRegister_10$2_0/default10" -0.38469
cap "SRegister_10$2_0/default10" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -18.0026
cap "SRegister_10$2_0/out[10]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 25.0807
cap "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 29.6131
cap "SRegister_10$2_0/out[10]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.3642
cap "SRegister_10$2_0/en" "out[31]" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "out[31]" 0.706849
cap "SRegister_10$2_0/en" "out[31]" 3.14934
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.847046
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.86355
cap "out[31]" "SRegister_10$2_0/en" 10.6739
cap "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/out[1]" 1.77636e-15
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/default1" 0.790283
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.466948
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_0/out[1]" 1.56272
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_0/out[1]" 1.38512
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.55916
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_0/out[1]" 2.11287
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.940098
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_0/out[1]" 2.09909
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.95887
cap "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/out[1]" 1.77636e-15
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_0/out[1]" 0.274267
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/out[1]" 2.30109
cap "SRegister_10$2_0/out[1]" "SRegister_10$2_0/Register_unitcell$3_0/en" 12.1101
cap "SRegister_10$2_0/default2" "out[31]" 0.790283
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.857642
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 0.503271
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 8.87277
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 2.23217
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/en" 1.71317
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.25522
cap "SRegister_10$2_0/Register_unitcell$3_7/en" "out[31]" 1.77636e-15
cap "SRegister_10$2_0/out[2]" "out[31]" 0.941085
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 6.3366
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.56604
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/en" 1.7927
cap "out[31]" "SRegister_10$2_0/out[2]" 0.041949
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.96292
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.192823
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 6.17612
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/en" 12.0305
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[31]" 0.777538
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.148092
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/en" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 2.11287
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.49164
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 8.40652
cap "out[31]" "SRegister_10$2_0/default3" 0.790283
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.03935
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.01117
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.41795
cap "SRegister_10$2_0/out[3]" "out[31]" 0.983034
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/en" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 4.12084
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/en" 12.0417
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 1.59472
cap "out[31]" "SRegister_10$2_0/default4" 2.28088
cap "SRegister_10$2_0/Register_unitcell$3_8/en" "out[31]" 1.78154
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.207438
cap "SRegister_10$2_0/default4" "out[31]" 8.80183
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.615442
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 2.23217
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 2.56604
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.34217
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "out[31]" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[31]" 0.432089
cap "SRegister_10$2_0/out[4]" "out[31]" 0.379389
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 1.0613
cap "SRegister_10$2_0/default4" "out[31]" 6.92277
cap "out[31]" "SRegister_10$2_0/out[4]" 0.603645
cap "out[31]" "SRegister_10$2_0/default4" 1.64446
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "out[31]" 0.436062
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.596358
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 1.80216
cap "out[31]" "SRegister_10$2_0/default5" 6.48466
cap "SRegister_10$2_0/Register_unitcell$3_9/en" "out[31]" 12.9119
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.42057
cap "SRegister_10$2_0/default5" "out[31]" 8.58948
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_9/en" 0.475307
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 2.23217
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 1.95761
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/en" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.08225
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 1.0613
cap "SRegister_10$2_0/default5" "out[31]" 4.44939
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[31]" 0.432089
cap "SRegister_10$2_0/out[5]" "out[31]" 0.983034
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 2.56604
cap "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 2.28088
cap "SRegister_10$2_0/Register_unitcell$3_1/en" "out[31]" 11.9733
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 1.09899
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.596358
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 0.683755
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 0.777538
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.87787
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/en" 1.84991
cap "SRegister_10$2_0/default6" "out[31]" 0.790283
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 2.23217
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.703164
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.29792
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 7.32588
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_2/en" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 1.42911
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.6038
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.268122
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_2/en" 1.77636e-15
cap "SRegister_10$2_0/out[6]" "out[31]" 0.983034
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[31]" 0.777538
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 1.80216
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 6.54786
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.596358
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "out[31]" 12.8751
cap "SRegister_10$2_0/default7" "out[31]" 0.790283
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 2.11287
cap "SRegister_10$2_0/Register_unitcell$3_2/en" "out[31]" 0.948109
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 7.61826
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[31]" 2.23217
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.34949
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[31]" 0.432089
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 1.0613
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "out[31]" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 4.92232
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 2.56604
cap "SRegister_10$2_0/out[7]" "out[31]" 0.983034
cap "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.15333
cap "SRegister_10$2_0/default8" "out[31]" 2.02237
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[31]" 0.596358
cap "SRegister_10$2_0/Register_unitcell$3_3/en" "out[31]" 11.905
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.857642
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 0.777538
cap "out[31]" "SRegister_10$2_0/default8" 8.55615
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_3/en" 1.91828
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.944515
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.585943
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[31]" 1.0613
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "out[31]" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[31]" 0.432089
cap "SRegister_10$2_0/default8" "out[31]" 7.40441
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 2.50282
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 1.37167
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 1.61543
cap "SRegister_10$2_0/default8" "out[31]" 1.6038
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "out[31]" 1.77636e-15
cap "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[31]" 0.950613
cap "SRegister_10$2_0/out[8]" "out[31]" 0.983034
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 1.80216
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/en" 12.7254
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.21614
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[31]" 0.777538
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 1.27841
cap "out[31]" "SRegister_10$2_0/default9" 0.789219
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 7.51564
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[31]" 2.11287
cap "SRegister_10$2_0/Register_unitcell$3_4/en" "out[31]" 1.09781
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_0/out[9]" "out[31]" 0.983034
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.56604
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "out[31]" 1.77636e-15
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.35664
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.2244
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[31]" 0.770698
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.60903
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_0/Register_unitcell$3_5/en" "out[31]" 11.8366
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.46769
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/en" 1.98666
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.03146
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.471236
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[31]" 2.50282
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.34731
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" 6.75381
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.64163
cap "SRegister_10$2_0/default10" "out[31]" 0.790283
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[31]" 0.432089
cap "out[31]" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[31]" -3.55271e-15
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "m3_882794_514271#" 3.55271e-15
cap "SRegister_10$2_2/out[10]" "m3_882794_514271#" -1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.32339
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.97515
cap "m3_883604_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.2323
cap "m3_882794_514271#" "SRegister_10$2_2/out[10]" 2.68697
cap "SRegister_10$2_2/q" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.99316
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "m1_957072_503439#" 0.130901
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m3_883604_514271#" 2.17458
cap "SRegister_10$2_2/q" "m1_957072_503439#" 0.794042
cap "m3_882794_514271#" "SRegister_10$2_2/default10" 10.0719
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0937199
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "m3_882794_514271#" 22.0365
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.46492
cap "SRegister_10$2_2/q" "m3_882794_514271#" 101.259
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.38336
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.7848
cap "m3_883604_514271#" "SRegister_10$2_2/default10" 0.0418947
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "m3_883604_514271#" 5.45791
cap "SRegister_10$2_2/q" "SRegister_10$2_2/default10" 1.42109e-14
cap "SRegister_10$2_2/q" "m3_883604_514271#" 11.925
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -15.0804
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m3_882794_514271#" 17.1506
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 12.4995
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default10" 0.545969
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "m3_882794_514271#" 3.98512
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "m3_883604_514271#" 31.2053
cap "SRegister_10$2_2/q" "m3_882794_514271#" 21.6855
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "m3_882794_514271#" 76.2693
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "m3_883604_514271#" 3.95212
cap "m3_883604_514271#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 53.2128
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m3_882794_514271#" 9.40112
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 12.1324
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.30383
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0323715
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_652#" "m3_883604_514271#" 0.712176
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 8.42661
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "m3_882794_514271#" 3.4783
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 2.0256
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default10" 0.107839
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1224_652#" "m3_882794_514271#" 1.72843
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "m3_882794_514271#" 0.825202
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "m3_883604_514271#" 16.8255
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "m3_883604_514271#" 2.49648
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "m3_882794_514271#" 19.2017
cap "m3_882794_514271#" "SRegister_10$2_2/default10" 10.137
cap "m3_883604_514271#" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.48546
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0579871
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.100659
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 13.9694
cap "SRegister_10$2_2/q" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.473479
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/default10" -1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 18.6469
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" -28.6238
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1224_652#" "m3_883604_514271#" 1.15729
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "m3_882794_514271#" 0.405363
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "m3_882794_514271#" 78.4997
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "m3_882794_514271#" 27.5134
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "m3_883604_514271#" 6.625
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 67.6925
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.14318
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.29455
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_652#" "m3_882794_514271#" 0.507149
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/default10" 16.9355
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" 2.36171
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.542324
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 1.20397
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 26.2136
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 2.14233
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.759349
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 1.69319
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" 1.32367
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 26.9128
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 46.6749
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 34.9446
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 7.22286
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 0.283296
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.06278
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 0.979053
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 9.84905
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 6.8347
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 57.4369
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 0.656064
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 2.80288
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 33.3998
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0112653
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.171921
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 4.95499
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 1.77882
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.21355
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 76.6447
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 2.02358
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/default9" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 0.463214
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[9]" 0.340249
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" -0.622128
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.9113
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.899355
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 3.26475
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/phi2" -241.17
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 1.35336
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.959598
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 2.02731
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 1.91461
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" -0.27187
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/out[9]" 7.8208
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 0.405363
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 23.8132
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/out[9]" 0.927847
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/en" -14.9399
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" 0.492741
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default9" 0.852127
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 4.34954
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.330171
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 57.4853
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 1.28229
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 27.3104
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 91.4446
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/default9" 24.3523
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.4534
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.879122
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 61.8109
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 13.459
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 25.7045
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 3.13968
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 12.3356
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.56275
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.215456
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.19912
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/default9" -13.8442
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/out[9]" -0.225193
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.0422825
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/en" -57.8294
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 0.344847
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.63168
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 4.26567
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 14.7106
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.04906
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.123042
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0197921
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.93009
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.0702103
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/phi2" -1005.02
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 7.30244
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 4.46367
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 5.54459
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/default9" -16.3736
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_5/phi1" -57.1428
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/default9" -8.88178e-16
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 38.4325
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 3.12014
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 33.8668
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.95006
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.30683
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.068001
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0233023
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.106391
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.93323
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" -28.6238
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_5/phi2" -1005.02
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" -0.13879
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.462718
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 0.00819748
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 3.4376
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 8.65961
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.088566
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 5.82799
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 12.4011
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 0.15542
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" -25.1612
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 0.994855
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.186473
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 55.2283
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.543466
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 85.5782
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.753958
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.709427
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0250191
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.0501657
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 16.0512
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 4.50557
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 7.41813
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/phi2" 1.91461
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_3/q" 0.927847
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/phi1" -6.90037
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_3/q" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.0197921
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 15.0937
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.419554
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 28.8659
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/en" -57.1085
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/q" 0.224037
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" -3.76776
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/phi2" -970.1
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/en" 0.330171
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 0.735561
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/phi2" 1.01552
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.852127
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/en" 0.0112653
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 41.8156
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.76913
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 12.5979
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0626422
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 2.84396
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 13.3015
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 1.4542
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.251272
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/default8" 2.90547
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.403099
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.18661
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 16.8837
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 12.5617
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -11.0256
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.04636
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/default8" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 4.4446
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 2.22045e-16
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.54905
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 16.473
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/en" 0.0702103
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.72856
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.363694
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 229.808
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/en" -34.1367
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 1.45903
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/en" 0.56275
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_4/phi1" -861.051
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_3/q" 4.12545
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.0892793
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_4/phi2" 19.2102
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 12.0978
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 11.7251
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.0906256
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" -28.6238
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 1.71475
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default8" 0.545969
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.0418822
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_4/phi1" -17.2284
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 23.3765
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.19644
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.19081
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 8.42661
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.924882
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 4.0539
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default8" 0.107839
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 47.3454
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 187.276
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/en" -1.85832
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 9.62353
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/phi2" -1.96139
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_3/q" -0.473479
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 9.97751
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_4/phi2" 9.47832
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.71626
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/q" 12.4855
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/phi2" -386.94
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 65.8401
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 2.50759
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 18.6003
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.281231
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.0636926
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/phi2" 16.3073
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/en" 1.13464
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/phi2" -306.774
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.0376979
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.117543
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.133774
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.18403
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.72492
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 24.5124
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.130643
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.42109e-14
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 22.7702
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.0112653
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" -28.4152
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -11.0946
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.976751
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 13.11
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.105925
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 203.169
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.3426
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.171921
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_3/phi2" 1.43139
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 6.07137
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 1.94254
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/en" -14.7916
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 25.3313
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.96955
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -586.483
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0462063
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 26.936
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.959598
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/q" 0.927847
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 0.852127
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 6.54674
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.330171
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 11.274
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.63824
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 1.91461
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 218.288
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_2/q" 1.39389
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.4534
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.0418822
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -5.07315
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.0644902
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 1.25324
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 10.8694
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 30.7336
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.0949018
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.93009
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.948858
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/phi2" -1041.23
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -2.22045e-16
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 17.4029
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.0160811
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/default7" -13.282
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.24736
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/phi2" -2.88601
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" 0.0422825
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 96.5389
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 3.50523
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/q" 0.56275
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 21.0531
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0702103
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.13968
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -1.35442
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 4.5571
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -58.1004
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 8.7703
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/phi2" 4.26567
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 6.31218
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 53.9749
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/default7" -16.371
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 83.7281
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 36.2714
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" -28.6238
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.0239321
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 9.00371
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/q" -0.473479
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 31.9075
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.994855
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" -0.583492
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 10.7517
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/q" 8.65961
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.8509
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.753958
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_3/phi2" -1005.02
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.924882
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 3.20121
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.405366
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.00371102
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/en" -57.1428
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" -25.1612
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.94703
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/default7" -1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 14.0432
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0324117
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default7" 0.545969
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 14.4092
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/default7" -7.61183
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.224037
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 13.1304
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 28.8659
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 7.76451
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 13.5707
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/en" 0.330171
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.12213
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_2/en" 0.0112653
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default7" 0.788758
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/default7" 1.91461
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.485604
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.0197921
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -57.1085
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/out[6]" 0.927847
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 39.5906
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 3.08036
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0250191
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 12.5979
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 15.3091
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/phi2" 1.01552
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 0.735561
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.0501657
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/phi2" 0.247393
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[6]" 0.283998
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 3.63811
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -970.268
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 0.182244
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/default7" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" -3.85199
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/en" 0.0982315
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 3.4765
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 5.49803
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -36.3794
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_2/phi2" -8.34774
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_1/q" 0.56275
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 231.534
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 1.45903
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/default6" -28.4152
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 6.46102
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/q" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0633695
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 11.4018
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/out[6]" 0.363694
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.5664
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 17.7512
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 1.4542
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 2.0099
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/en" 0.0670199
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 2.22045e-16
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 4.19106
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.227111
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 15.4596
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 6.40792
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -884.353
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[6]" 0.0562509
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/q" 4.12545
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.0241608
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.524344
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00319036
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 2.91069
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.924882
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 12.0419
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 10.5279
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 55.328
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default6" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 12.7385
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.47832
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -14.2822
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 177.323
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 1.09405
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 12.4855
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 1.85604
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.317688
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 23.3765
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/default6" -1.96139
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.0892793
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 48.2425
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/default6" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -1.85832
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 4.0539
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -386.94
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 10.7834
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.0418822
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default6" 18.6003
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.0131104
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/default6" 6.07596
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/default6" 0.783534
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default6" 8.42661
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/default6" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 22.7702
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/phi2" -298.283
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/default6" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0112653
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/en" 1.07919
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_1/phi2" 0.229615
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 0.0991151
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0636926
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 1.9098
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 213.122
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/phi2" 18.0477
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 12.9131
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.43139
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.34618
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 18.4882
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.12726
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.07914
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_1/phi1" -11.0946
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.64366
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.6253
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_1/phi2" 11.7335
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_1/phi2" 1.39389
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 0.00680944
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.127465
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 26.6739
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/phi2" -544.261
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/out[5]" 0.927847
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 0.0418822
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 8.54665
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/out[5]" 1.25324
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 3.33456
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 27.0535
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 12.5709
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.959598
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 0.852127
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[5]" 0.340249
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_1/phi2" 1.91461
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -6.43023
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_1/en" 0.330171
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 209.816
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/en" -12.4191
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 0.948858
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 17.4029
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.03104
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_9/q" 0.56275
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 104.665
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_1/en" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_1/phi2" 4.26567
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/default5" -10.5281
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 0.0422825
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 3.30409
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 3.0437
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/out[5]" -1.35442
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_1/phi1" -58.1747
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/phi2" -1056.71
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.91508
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 7.29087
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/default5" 2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 31.7281
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.93009
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -2.10588
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0702103
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 21.0531
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/phi2" -1005.02
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.753958
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_1/phi1" -0.531193
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 52.9446
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.500267
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" -28.6238
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.924882
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 76.9262
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/q" 8.65961
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.545969
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 7.79161
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 15.6852
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_1/phi2" -25.1612
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.50745
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 29.9482
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_1/phi1" 0.994855
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 34.1103
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 10.1745
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.57848
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_9/q" -0.473479
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_1/phi1" -57.1428
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 2.84003
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0197921
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_1/phi1" -16.371
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0959793
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.14817
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/en" -57.1085
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/out[4]" 0.927847
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/phi2" 1.01552
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0250191
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 37.3655
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 12.7672
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/phi2" -970.658
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 12.5979
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[4]" 0.207168
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/default5" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 2.10332
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/phi2" 1.91461
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 3.60437
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 3.44153
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/default5" -8.32329
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.607479
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.1109
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 0.0501657
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/en" 0.130643
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.224037
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.735561
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default5" 0.702204
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 28.8659
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 9.86834
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.5541
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 1.33844
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_9/phi2" 0.824642
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/en" 0.330171
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 13.9142
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" -3.8356
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 22.111
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_9/en" 0.0112653
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 0.0197921
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_9/phi1" -907.656
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 10.3795
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.39387
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 9.66995
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/default4" 4.14695
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.83308
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 2.22045e-16
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/en" -38.6222
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -5.66987
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/q" 4.12545
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/default4" -1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 233.259
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 11.7806
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.49961
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 1.45903
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[4]" 0.133081
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/en" 0.56275
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/en" 0.0609582
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.4542
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.9137
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.42784
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.0918109
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/out[4]" 0.363694
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 17.7849
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default4" 0.149923
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 4.19359
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" -1.96139
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.06428
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/default4" -17.1188
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 11.8058
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default4" 0.545969
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/q" 12.4855
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/q" -0.473479
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.991655
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 167.371
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.0131104
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" -28.6238
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 42.5619
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 47.916
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 8.42661
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 16.4175
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default4" 0.107839
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 0.0892793
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.85832
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 2.99015
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.924882
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.91069
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 11.7727
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.332427
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 1.85373
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.413897
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 18.6003
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 0.0418822
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_9/phi1" -386.94
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.00925205
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.47832
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.70964
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 23.3765
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.159461
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0636926
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.0112653
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.00511162
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/phi2" 1.43139
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.39647
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.58973
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 18.9725
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.421531
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 22.7702
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.18153
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/phi2" -287.538
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.50834
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" 0.0567453
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 12.6071
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.759349
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/default4" -11.076
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.130643
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 223.074
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 17.5406
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 1.2969
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/en" 1.02374
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 1.91461
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 0.0491793
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 4.14004
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/out[3]" 1.25324
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/q" 1.39389
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.959598
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.330171
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 5.91257
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 0.852127
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 12.5977
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 0.0418822
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/q" 201.344
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/en" -10.0466
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/phi2" -502.039
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -6.93627
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.6253
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 26.6739
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.181397
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_7/q" 0.927847
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 13.5186
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 0.0422825
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -7.86734
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 3.05042
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.56275
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 21.0531
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/default3" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.81472
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.93009
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_8/phi1" -1.35442
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/default3" 32.7318
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_8/phi1" -1072.19
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 4.91674
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/q" 112.79
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default3" 1.27307
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.65513
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/default3" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/en" -58.2491
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/default3" -1.32575
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 0.948858
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 17.4029
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default3" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/default3" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/en" 0.0702103
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/q" 4.26567
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 51.9143
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default3" 17.3272
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/phi2" -1005.02
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/VSSd" -13.3649
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 73.7589
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.753958
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.924882
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.791661
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/default3" 1.20608
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_7/VSSd" -1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_8/phi2" 27.9889
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/default3" -0.168953
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_7/VSSd" -5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/phi2" 9.96832
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.40184
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.484547
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.994855
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.40533
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/default3" 31.9492
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 0.0197921
cap "SRegister_10$2_2/Register_unitcell$3_7/VSSd" "SRegister_10$2_2/default3" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/default3" -25.1612
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default3" 8.42661
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 10.1657
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 0.00819748
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/en" -57.1428
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/q" 8.65961
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -971.048
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.130337
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.130643
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_0/q" 1.01552
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" 0.759349
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.615651
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.0197921
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 9.20691
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/phi2" 1.91461
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_7/phi2" 1.0308
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_7/en" -57.1085
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/default3" 0.622596
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 1.55476
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 15.0163
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" 11.1252
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.330171
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/default3" 0.224037
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.0112653
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" 28.8659
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.0388156
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.45728
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.879506
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 35.1405
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 12.5979
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" 2.10332
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_0/q" 0.927847
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" 5.07549
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default3" 0.0250191
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -9.03474
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 25.2783
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/q" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.0501657
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" -3.92414
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 3.51849
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" 0.735561
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 7.45126
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 234.985
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.925566
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 4.83177
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default2" 7.4751
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/out[2]" 0.363694
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_7/en" -40.8649
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 2.22045e-16
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.56275
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 9.49119
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 1.45903
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/default2" 6.71475
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -930.959
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/default2" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_0/q" 4.12545
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/default2" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.0609582
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 17.8708
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 10.3314
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/default2" 4.14678
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.8257
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 1.4542
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 0.236476
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/default2" -2.99201
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[2]" 0.209912
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.37042
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default2" 18.6003
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 14.734
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/default2" 2.13479
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/default2" 48.4976
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 33.4921
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.14051
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/default2" -1.96139
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_7/phi2" 1.77255
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.889265
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 157.418
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.924882
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 12.4855
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_7/phi2" 9.47832
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default2" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.91069
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 11.5042
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/default2" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 18.7069
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.00925205
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.85832
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.0892793
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -386.94
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.0131104
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.78268
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.501898
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 23.3765
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/default2" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/default2" 1.26388
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.0418822
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" -14.4034
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.251272
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default2" 8.42661
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.28392
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 12.4855
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/default2" 1.718
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/default2" 18.5377
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.0143755
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default2" 0.759349
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/default2" 0.782555
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/en" 0.00535103
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.613448
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 6.66494
cap "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/default2" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/default2" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 0.968293
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 1.43139
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 22.4974
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -280.489
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 233.027
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0733544
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0427935
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" 1.5358
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" 3.55271e-15
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.67049
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" -10.9591
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 16.593
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 0.0418822
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -7.02393
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.959598
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 13.4619
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 4.94576
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 27.0535
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/en" 0.0644902
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 1.25324
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_6/q" 2.30576
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.401322
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 1.91461
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_6/q" 0.927847
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 192.872
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_0/phi1" -459.817
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.77556e-17
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0682572
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/q" 1.39389
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.272754
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.6253
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/en" -7.67408
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 0.0915491
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/en" 0.330171
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 14.4662
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.852127
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 0.0208991
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.340249
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 26.6739
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/en" 0.0059143
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.235329
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 4.76107
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 120.916
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/default1" -6.87389
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/phi2" 4.26567
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 0.0422825
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 2.6193
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 3.59841
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_0/en" 0.0702103
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.11932
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/phi2" -1087.66
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.74063
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 3.75442
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 2.40212
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/en" 0.0193059
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 21.0494
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.356736
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 33.218
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/en" 0.56275
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/phi2" -0.545617
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/default1" 2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 0.948858
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/out[1]" -1.35442
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/en" 0.0589094
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 17.4029
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.10332
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 0.93009
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/en" -58.3234
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.28156
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 0.00819748
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_6/en" 0.753958
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.19081
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_0/phi1" -1.16279
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 11.3281
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 9.96832
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" 0.0197921
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.500267
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/VDDd" -28.6238
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 18.2435
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0102214
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/en" -57.1428
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_0/phi2" 26.0296
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_6/en" 0.00558089
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.40791
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/phi2" -1005.02
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 71.0599
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.0239321
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.994855
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 50.884
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.545969
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_6/q" -0.473479
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -1.77636e-15
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_0/phi1" -16.4494
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 7.83297
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0623737
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 8.42661
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_0/phi2" -25.1612
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/q" 8.65961
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.737559
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.107839
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.0906256
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 29.7882
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_6/en" 0.924882
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.00371102
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/d" -2.84217e-14
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 12.5979
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.10332
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 16.3593
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 3.43262
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.759349
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/VSSd" -28.4152
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 7.10543e-15
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/phi2" 28.8659
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/d" 1.04246
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/phi1" 1.77108
cap "SRegister_10$2_2/phi2" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 1.0308
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/phi1" 0.879506
cap "SRegister_10$2_2/en" "SRegister_10$2_2/d" 0.533138
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 2.11932
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/phi2" 1.91461
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/d" 2.30135
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0112653
cap "SRegister_10$2_2/d" "SRegister_10$2_2/phi2" 1.01552
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 8.54549
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1264_107#" "SRegister_10$2_2/phi1" 0.0501657
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 6.27134
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/phi1" -3.13566
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 27.9773
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/phi1" 8.80367
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/en" -57.1085
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.130643
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 9.50817
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.0388156
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/VSSd" -9.87252
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0644902
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.0682572
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/phi2" -971.439
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/d" 32.7453
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.529098
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_107#" "SRegister_10$2_2/phi1" 0.0197921
cap "SRegister_10$2_2/d" "SRegister_10$2_2/phi2" 11.0796
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.32303
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/phi1" 11.3478
cap "SRegister_10$2_2/phi2" "SRegister_10$2_2/VDDd" 37.1274
cap "SRegister_10$2_2/en" "SRegister_10$2_2/phi1" -43.3923
cap "SRegister_10$2_2/d" "SRegister_10$2_2/VDDd" 13.3348
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/phi1" 6.80701
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/phi1" 6.53477
cap "SRegister_10$2_2/d" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 7.91987
cap "SRegister_10$2_2/d" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" 0.212806
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/VDDd" 9.79313
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.200664
cap "SRegister_10$2_2/d" "SRegister_10$2_2/VSSd" 11.798
cap "SRegister_10$2_2/phi2" "SRegister_10$2_2/phi1" -792.981
cap "SRegister_10$2_2/d" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.05511
cap "SRegister_10$2_2/d" "SRegister_10$2_2/phi1" 68.382
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/VDDd" -20.9518
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/VDDd" 6.18649
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A1" "SRegister_10$2_2/out[10]" 8.51377
cap "m1_957072_503439#" "SRegister_10$2_2/out[10]" -0.0513153
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[10]" 8.87123
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "m1_957072_503439#" -3.55271e-15
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/out[10]" 2.05496
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/out[10]" 0.998497
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[10]" 14.6104
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/out[10]" 7.48639
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/out[10]" 0.447696
cap "m3_883604_514271#" "SRegister_10$2_2/q" 4.68152
cap "m1_957072_503439#" "SRegister_10$2_2/default10" 2.50048
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "m1_957072_503439#" 20.4502
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[10]" 16.2616
cap "m1_957072_503439#" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.825188
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -51.1478
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/default10" 0.0224759
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.86129
cap "SRegister_10$2_2/q" "SRegister_10$2_2/out[10]" 5.263
cap "m3_883604_514271#" "SRegister_10$2_2/default10" -0.720318
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "m3_882794_514271#" 1.14888
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 2.52352
cap "m1_957072_503439#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.0816
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 0.559039
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "m1_957072_503439#" 22.3201
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[10]" 13.3956
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/out[10]" -0.87949
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.55591
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/default10" 0.0600734
cap "m1_957072_503439#" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 1.48309
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "m3_883604_514271#" 0.580234
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "m3_882794_514271#" 0.688604
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/q" 35.3698
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.111344
cap "m1_957072_503439#" "SRegister_10$2_2/out[10]" 13.9907
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "m1_957072_503439#" 14.8955
cap "m3_882794_514271#" "SRegister_10$2_2/q" 11.507
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[10]" 23.6746
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[10]" 37.2219
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.026224
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 2.27672
cap "m1_957072_503439#" "SRegister_10$2_2/q" 16.8617
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/default10" 2.0335
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "m3_883604_514271#" 0.154212
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/q" 4.91926
cap "m1_957072_503439#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.84036
cap "m3_882794_514271#" "SRegister_10$2_2/default10" -3.5859
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 12.2436
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.825977
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 6.79132
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default10" 3.07395
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.140414
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" -59.2138
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 41.833
cap "SRegister_10$2_2/q" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 1.5581
cap "SRegister_10$2_2/out[10]" "SRegister_10$2_2/default10" -0.513688
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/default10" 43.0511
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 16.0186
cap "m3_882794_514271#" "SRegister_10$2_2/default10" -11.2921
cap "m3_883604_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0154363
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/default10" 1.03607
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/en" 1.62368
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.884038
cap "SRegister_10$2_2/q" "m3_882794_514271#" 17.1248
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/default10" 6.38883
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_5/en" 1.18182
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.28143
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/q" 13.2042
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 64.2683
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.0550244
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default10" -2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.0859757
cap "SRegister_10$2_2/out[10]" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.406279
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 1.51928
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/default10" 7.66152
cap "m3_883604_514271#" "SRegister_10$2_2/default10" -2.48586
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" -0.442861
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/en" 1.03336
cap "SRegister_10$2_2/q" "m3_883604_514271#" 6.96708
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/default10" 0.38556
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 88.5257
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0980641
cap "m3_883604_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.320727
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1264_107#" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.605144
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.640804
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 20.744
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.0666211
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/default10" 64.7563
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.364248
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default10" 0.236003
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.178661
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.497294
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.67235
cap "out[41]" "SRegister_10$2_2/default10" 0.397438
cap "SRegister_10$2_2/q" "SRegister_10$2_2/default10" 55.922
cap "m3_882794_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0499168
cap "m3_883604_514271#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0222804
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/default10" 6.94165
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_872_107#" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.295167
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/en" 1.80065
cap "SRegister_10$2_2/Register_unitcell$3_5/VDDd" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.3237
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/out[9]" 0.619071
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 22.2662
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/en" 0.478135
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 14.7533
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.206138
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/en" -0.427719
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 14.4291
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "out[41]" 11.9069
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[9]" 4.14221
cap "SRegister_10$2_2/Register_unitcell$3_5/VDDd" "SRegister_10$2_2/Register_unitcell$3_5/en" 69.2112
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_2/Register_unitcell$3_5/VDDd" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.222913
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[9]" 6.90612
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_2/Register_unitcell$3_5/VDDd" "SRegister_10$2_2/out[9]" 0.358747
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" -97.7512
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -0.709966
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 1.23167
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/en" -0.325945
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_5/en" 6.83233
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 0.200166
cap "SRegister_10$2_2/Register_unitcell$3_5/VDDd" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/VDDd" 0.0951464
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1224_652#" -0.718903
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 21.988
cap "SRegister_10$2_2/Register_unitcell$3_5/VDDd" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 7.06357
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.619643
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/phi2" -2.21671
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 4.01583
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/out[9]" 4.73494
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.49159
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_5/en" 1.56892
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/phi1" -8.21611
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default10" -5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 1.01064
cap "SRegister_10$2_2/Register_unitcell$3_5/VDDd" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.153127
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/out[9]" 9.16847
cap "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/en" -0.294212
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0320208
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.50758
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[9]" 50.5477
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/default9" -5.2879
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/out[9]" 32.7098
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/out[9]" 2.57531
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/default9" 38.1766
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_5/en" -3.12987
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.287965
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/out[9]" -3.3597
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[9]" 15.5412
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/default9" 28.5158
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/phi1" -16.2199
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/out[9]" -5.60373
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[9]" 15.2831
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "out[41]" 3.68428
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_872_652#" "SRegister_10$2_2/Register_unitcell$3_5/en" -0.181919
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_5/en" 2.19696
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/out[9]" 75.0672
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.33955
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default9" 2.53652
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[9]" 8.95716
cap "SRegister_10$2_2/out[9]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -0.505446
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[9]" 97.9792
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.70453
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.22273
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/out[9]" 5.53838
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/out[9]" 25.2679
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -35.5621
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/default9" -2.14158
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[9]" 6.71546
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/default9" 2.57465
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.306187
cap "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_5/en" -4.01083
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_5/phi1" 2.44479
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_5/phi2" 0.0670558
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[9]" 9.75108
cap "SRegister_10$2_2/out[9]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/default9" -2.21671
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.298079
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0859757
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3638
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 17.4862
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.794122
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/q" 8.07738
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.55766
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -81.7392
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.869447
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/out[9]" 0.0203671
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[9]" 37.0155
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/out[9]" -0.403495
cap "SRegister_10$2_2/Register_unitcell$3_4/q" "SRegister_10$2_2/out[9]" 1.74466
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.506312
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.52568
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.442861
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.137561
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.95212
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.162993
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_5/phi1" -57.9265
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0723192
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/default9" -22.851
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.18585
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[9]" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.10087
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.389834
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/q" 6.89998
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[9]" 16.2359
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[9]" -5.08927
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/default9" -8.95069
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.738766
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.48546
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 8.46235
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/default9" -2.21671
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.2953
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205506
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/q" 3.37454
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/out[9]" 1.28302
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[9]" -2.55323
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.90724
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/q" 23.1901
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0170378
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/out[9]" -23.1311
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/q" 9.68119
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[9]" 16.2667
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.37126
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_5/phi2" -2.73926
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/en" -57.329
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.154863
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0411003
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 0.729444
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/en" -1.13959
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_4/en" 5.23945
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" -76.3496
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.01418
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/en" -29.2767
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 9.91556
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[41]" 0.0993595
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_4/en" 4.91574
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_4/en" 15.3763
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.27956
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03661
cap "SRegister_10$2_2/default9" "out[41]" 0.399454
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.144962
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/en" -0.835882
cap "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_2/Register_unitcell$3_4/en" 0.100083
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.386212
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/default9" 6.12002
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/en" 9.80592
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.247002
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.03896
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/en" -0.832942
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/en" 1.62031
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/q" 0.703395
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/out[9]" -0.827827
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_5/phi1" -10.4978
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "out[48]" 0.134403
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/q" 55.9357
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0319316
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.66134e-15
cap "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.31432
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/default9" 43.2319
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -3.16947
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.261163
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.40392
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_4/en" -6.58414
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 68.296
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.140414
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_4/en" -1.13489
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.658108
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_3/q" 41.3966
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/en" -1.53305
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 19.4254
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" 1.25634
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/en" -2.2578
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/phi2" -2.59099
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0779513
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_4/en" 0.100083
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.112174
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/en" -2.5574
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.150472
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/default9" 2.57465
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/default9" 19.7053
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.324245
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/en" -12.5958
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/phi1" -9.24896
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 104.885
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.52232
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.974495
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/en" -1.88162
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 18.148
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/en" -1.1545
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.287965
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/default9" 14.8884
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/en" 32.4338
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.307736
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/VDDd" -28.4152
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/phi2" -2.21671
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.549502
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/en" 13.9708
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 19.258
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.07479
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/en" 41.9468
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_4/en" -2.42899
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_4/en" -0.595913
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 10.2733
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 2.49375
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default9" 0.317066
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -38.7469
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/phi1" -5.33091
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_4/phi1" -54.2206
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 5.03966
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/out[8]" -0.272822
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_3/q" 1.76521
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/out[8]" -0.403495
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.196068
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/q" 10.2298
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[8]" 5.74096
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 52.5567
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_4/en" -1.36883
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/default8" -2.82718
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -65.3924
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.1509
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/en" 1.21446
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -7.10543e-15
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_4/en" -35.5186
cap "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_4/en" -1.8643
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.69137
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/out[8]" 0.479914
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/out[8]" 0.0203671
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/out[8]" -0.768708
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[8]" 25.3193
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 25.1931
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.307736
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.232102
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/q" 32.9693
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.250862
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.55591
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/Register_unitcell$3_4/en" 1.1139
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_4/en" -2.344
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/en" -12.7487
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.650164
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[8]" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/out[8]" 35.4152
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/out[8]" -16.9499
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/Register_unitcell$3_3/q" 9.23742
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/default8" -8.34801
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.00383609
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 26.0178
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -1.66426
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.21946
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/en" 7.81443
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_4/en" -13.3154
cap "out[41]" "SRegister_10$2_2/default8" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" -0.442861
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_3/en" -2.20421
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default8" 3.07395
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_3/en" 7.19466
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.141456
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 1.92777
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 1.51928
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/default8" 7.66152
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/default8" -0.832883
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 1.72653
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_3/en" -1.07044
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.10648
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_4/phi2" 0.149608
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/default8" 64.7563
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/default8" -29.2118
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" -61.1285
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_3/en" -3.89448
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.0550244
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_3/en" -1.15685
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_3/en" 2.80967
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default8" -2.17604e-14
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.0859757
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 17.2449
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.497294
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.225277
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.959177
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/en" 13.5542
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/Register_unitcell$3_4/phi2" 3.29538
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 1.18895
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/default8" 0.38556
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/default8" 7.00172
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 19.0904
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 6.15643
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -2.77556e-16
cap "SRegister_10$2_2/Register_unitcell$3_4/phi1" "SRegister_10$2_2/default8" -19.2442
cap "SRegister_10$2_2/Register_unitcell$3_4/phi2" "SRegister_10$2_2/default8" -3.63062
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/default8" 1.03607
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/en" -1.49551
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default8" 0.236003
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.178661
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_4/phi1" 0.0942996
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_3/en" 25.7137
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_4/phi1" -2.80136
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 19.9596
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/default8" 43.0511
cap "SRegister_10$2_2/Register_unitcell$3_3/q" "SRegister_10$2_2/default8" 55.922
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.14618
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/out[7]" 0.134403
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_3/en" -3.3947
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/en" 9.16847
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.0339333
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0320208
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_3/en" 0.124248
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/en" 34.893
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.941508
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.0309512
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.316745
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.14221
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" 0.222913
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_3/en" -2.87828
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.49159
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 1.30198
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.206138
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_3/en" -3.19597
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 18.9602
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -14.9945
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.619643
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[7]" 4.73494
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[7]" 6.90612
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.95859
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/out[7]" 0.619071
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/en" 10.3672
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/en" 6.08679
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/default8" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0915186
cap "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.40145
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/VDDd" -97.7512
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/en" -23.005
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_3/en" 3.32992
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/en" -0.382846
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.761717
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_3/en" 2.107
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 15.2831
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 39.23
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_3/en" -2.79983
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/phi2" -2.16864
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.95716
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_3/en" -0.486874
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.370382
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 97.9792
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.36666
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -15.3627
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.116049
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/en" 5.22398
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -10.9673
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/en" 2.48515
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 36.8375
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.287965
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.75108
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_3/en" -2.82442
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -3.97847
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/out[7]" 5.53838
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/q" 73.1789
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/en" 32.7098
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 4.1164
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 25.2679
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.58809
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_3/en" -3.48326
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.5412
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/en" 9.62922
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -35.4649
cap "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_2/Register_unitcell$3_3/phi2" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.1924
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 22.8603
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0859757
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 1.38502
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/out[7]" -0.403495
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 18.2953
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.55766
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/out[7]" 3.63298
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[7]" 16.2667
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/q" 3.79622
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.390472
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_3/phi2" -2.29237
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.18585
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.52568
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.45881
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.90724
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[7]" 16.2359
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/q" 11.0202
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3638
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[41]" 0.0755132
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.111344
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[7]" 6.45286
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.84412
cap "SRegister_10$2_2/Register_unitcell$3_3/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0587594
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.0296
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -57.9265
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.855347
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[7]" 37.0155
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.205832
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 7.48042
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -81.8235
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.738766
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -8.82446
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[7]" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/out[7]" 0.0203671
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/phi2" 7.96254
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.48546
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/out[7]" 1.28302
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.324939
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" -0.442861
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_3/phi2" 0.162993
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/out[7]" -23.1315
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/default7" -22.2371
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.307736
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.2688
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[7]" -2.55323
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 1.42109e-14
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/q" 6.54524
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_3/phi2" 0.397353
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/en" -0.935403
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/phi2" 0.114844
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default7" 0.236003
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 0.0411003
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_2/en" 4.91666
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_2/en" -1.13489
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.3634
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[41]" 0.321925
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -57.329
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/out[7]" -0.832883
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/q" 0.0990184
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/en" -6.87713
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_3/phi1" -10.6598
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "out[46]" 0.134403
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default7" 3.07395
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_2/en" 15.8162
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/en" -0.746544
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.01418
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/en" -29.3225
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.140414
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.14637
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_3/phi2" 0.100083
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_3/phi2" -2.74917
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.0135599
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 0.213272
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/en" -1.13959
cap "SRegister_10$2_2/Register_unitcell$3_2/q" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.329717
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/en" 7.41683
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_2/en" 6.86972
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.2262
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.144962
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" -76.3947
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "out[41]" 1.51088
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_2/default7" "out[41]" 0.397438
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/q" 55.922
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_3/phi1" 0.0319316
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "out[41]" 14.0803
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 1.58039
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.07479
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" 1.2611
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.820152
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default7" -7.10543e-15
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/default7" 16.7347
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/en" 41.9468
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/en" -0.970092
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_2/en" -0.595913
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.08927
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.941508
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.52232
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/out[6]" -4.40821
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 19.9614
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_1/q" 34.1869
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 10.2733
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/phi2" -2.14258
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 18.148
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.114634
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/default7" 2.57465
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/en" -2.27443
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.307736
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 19.4254
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/VDDd" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/en" -2.25502
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/en" -1.97096
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 2.13163e-14
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_2/en" -0.299894
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/en" -13.392
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_2/en" -0.213329
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/default7" -9.33457
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/en" -54.2206
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.16575
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.287965
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/default7" 13.0593
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 104.885
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/en" -1.34693
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.49159
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/phi2" -2.21671
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_2/en" 3.03578
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 0.0779513
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_2/en" 0.100083
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_2/en" -2.5574
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -41.5203
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.0478908
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/en" 33.8753
cap "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.972428
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -1.19553
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/Register_unitcell$3_2/en" 1.00679
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_2/en" -2.27588
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_1/q" 42.6249
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 7.83173
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/default6" 24.911
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/default6" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/default6" 9.86013
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default6" 0.286699
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 26.0178
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.7971
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -2.79484
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/out[6]" 0.0203671
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/default6" 0.111344
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_2/en" -0.154564
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/out[6]" -1.21712
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_2/en" -12.4659
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.1509
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 52.5567
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/q" 1.49659
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 5.97771
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_2/en" -1.26238
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/en" 1.21446
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_2/en" -37.7236
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.994918
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_2/en" 7.6283
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -13.6607
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -7.71495
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_2/en" -2.04872
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.95716
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_2/en" -11.6733
cap "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/default6" -62.619
cap "SRegister_10$2_2/Register_unitcell$3_1/q" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 34.9353
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.56384
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.383271
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 26.3509
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default6" 0.0550244
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/default6" 0.0859757
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -0.235392
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.0942996
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/default6" 0.0528355
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.49551
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.209574
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/q" 4.90471
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/default6" 21.8932
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -22.6583
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 5.93974
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default6" 0.178661
cap "out[41]" "SRegister_10$2_2/default6" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/default6" -97.4992
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.20421
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_1/q" 18.6506
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/out[6]" 0.959177
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/default6" 35.5676
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.26326e-14
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 1.95863
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/q" 3.564
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.19415
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.107105
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.672286
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.58319
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.503617
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 13.4665
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default6" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -3.63664
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_2/phi1" -17.1916
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.040954
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/default6" 7.19545
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_2/phi1" 0.225277
cap "SRegister_10$2_2/Register_unitcell$3_2/phi2" "SRegister_10$2_2/Register_unitcell$3_1/VSSd" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.2633
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.71211
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.62201
cap "SRegister_10$2_2/Register_unitcell$3_2/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.80136
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/default6" 9.02322
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[6]" 16.2359
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_1/en" -3.3947
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/en" 0.404868
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.30198
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.282181
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_1/en" 2.25477
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/phi2" 0.0994596
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[5]" 4.73494
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/out[5]" 9.16847
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/VSSd" -14.9945
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.206138
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/out[5]" 0.619071
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0386831
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.69598
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/en" -0.382846
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_1/en" 7.06873
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[5]" 4.14221
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_1/en" -2.21466
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/default6" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_1/en" -23.005
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.197645
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/out[5]" 0.134403
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 17.0431
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/en" 8.82746
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_1/en" -0.273908
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_1/phi2" 0.468722
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/en" 32.6569
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.59347
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_1/en" -3.45381
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_1/phi2" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/default6" 0.222913
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/default6" -97.7512
cap "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 1.92518
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 28.582
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/out[5]" 5.53838
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 6.71546
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.5412
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/phi2" -2.16864
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 15.2831
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_1/en" 2.06347
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 29.955
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 35.0084
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.287965
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_1/en" -0.299894
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/en" -12.8008
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.168885
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -11.2991
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.0401
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_1/en" -3.51603
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57531
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.95716
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 104.885
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.67955
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/en" -3.80001
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.115257
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_1/en" 12.0006
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -36.6543
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/q" 71.2905
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.75108
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/out[5]" -3.97847
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/en" 32.7098
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_1/en" -2.79983
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_1/en" -1.1505
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 25.2679
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.401334
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 6.03347
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_1/en" 3.59715
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "out[41]" 6.76368
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.111344
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.18585
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.07367
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/default5" -9.0916
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.47765
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_1/en" -57.9265
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/q" 5.52131
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" -0.403495
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -80.6341
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/q" 7.53379
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/Register_unitcell$3_1/en" 1.1139
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 17.8386
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 18.7121
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.35588
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.137561
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 16.2667
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.0754535
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.69137
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/q" 21.6294
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_1/en" -2.52568
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_1/en" -2.48546
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.08411
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 15.7278
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.307736
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.442861
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.46664
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 37.0155
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.125204
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/default5" -21.6863
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 25.2191
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.118073
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_1/en" -0.695288
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0203671
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.90724
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/default5" 12.8493
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/default5" -23.1315
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -1.15578
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_9/q" 4.2179
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_1/en" 1.28302
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.94863
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/default5" -2.32471
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0859757
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.154028
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_9/en" -1.13489
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 7.19466
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.315019
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/en" 0.100083
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0800082
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default5" 3.07395
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.0194878
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.140414
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.98592
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/default5" -0.832883
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.468687
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/default5" -29.3569
cap "out[41]" "SRegister_10$2_2/default5" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_9/en" -6.61163
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/en" -0.684098
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 4.91666
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" -76.3947
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/q" 1.56066
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.00896462
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0723192
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.0966686
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.138922
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.01418
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "out[41]" 1.40146
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default5" 6.66134e-15
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 4.95682
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.87651
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/default5" 64.7563
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/default5" 0.38556
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/default5" -10.38
cap "out[44]" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.134403
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/en" -1.18307
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/Register_unitcell$3_9/q" 0.543596
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0319316
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_9/en" 16.6052
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.14478
cap "SRegister_10$2_2/Register_unitcell$3_1/phi1" "SRegister_10$2_2/Register_unitcell$3_9/en" -57.329
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0291412
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default5" 0.236003
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 0.0411003
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/default5" 1.03607
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_2/Register_unitcell$3_9/q" "SRegister_10$2_2/default5" 55.922
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.45674
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 10.7364
cap "SRegister_10$2_2/Register_unitcell$3_1/phi2" "SRegister_10$2_2/default5" -2.74917
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/en" -1.13053
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/en" 14.1897
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/en" -54.2206
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/en" -2.24214
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.972428
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_9/en" -0.970092
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/phi1" -3.4855
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.16575
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/en" -1.1608
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 19.4254
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" 1.28838
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/en" -14.0853
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.0839913
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_9/en" 0.100083
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_8/q" 26.9772
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.49159
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/default5" 13.7641
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/phi2" -1.69417
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -1.42109e-14
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.52232
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_9/en" -1.79624
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/default5" -9.45054
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 104.885
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/en" 35.3169
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.307736
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/VDDd" -28.4152
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.238883
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/en" -2.0334
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" 0.0275122
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -7.10543e-15
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.820152
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/default5" 11.2302
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 18.148
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/phi2" -2.21671
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.164494
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 19.9614
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_9/en" -0.595913
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_9/en" -2.5574
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.114634
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.03578
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 1.07479
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/en" 41.9468
cap "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -44.2938
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 10.2733
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.478821
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 4.84316
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/out[4]" 1.21446
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0689293
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.286699
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 5.29694
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.11637
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[4]" 26.0178
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.08363
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_9/en" -1.88289
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/out[4]" 0.0203671
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -2.04872
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[4]" 6.71546
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[4]" 52.5567
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.75323
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.407
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -59.8455
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/default4" -0.0662268
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/phi2" 1.22797
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/out[4]" -1.66553
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/default4" -7.27982
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/default4" 36.6275
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -0.63275
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/out[4]" 2.33643
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/default4" -11.6003
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/default4" -11.0087
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[4]" 8.95716
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.15593
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.371773
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/default4" 2.01109
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[4]" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default4" 2.53652
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 9.49046
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 24.8837
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/default4" 1.42109e-14
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -10.6484
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 6.42603
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[4]" -2.55323
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/default4" -2.76249
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/Register_unitcell$3_9/en" -39.9286
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/out[4]" -2.11823
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/en" 7.44218
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/out[4]" 49.8346
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/default4" 64.7788
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 1.95863
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 2.6671
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/default4" -0.832883
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.49551
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.35672
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.178661
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -2.20421
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.497294
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default4" 3.07395
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/default4" -29.1898
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.602567
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 13.5285
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" -61.1285
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.0424147
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/default4" 7.00172
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 0.225277
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 6.14562
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.390472
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/q" 3.83262
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -0.35615
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0114981
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/default4" -3.63062
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.959177
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[4]" 16.2359
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -3.3788
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.706895
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.0550244
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 20.0563
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/default4" 0.38556
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 17.1127
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/default4" 1.03607
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 26.3638
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 0.0942996
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 18.2953
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/default4" 43.0511
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.43266
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_9/phi1" 0.0345269
cap "SRegister_10$2_2/Register_unitcell$3_9/phi1" "SRegister_10$2_2/default4" -19.2442
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "out[41]" "SRegister_10$2_2/default4" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_9/phi2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.36975
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" -0.442861
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 7.19466
cap "SRegister_10$2_2/Register_unitcell$3_8/q" "SRegister_10$2_2/default4" 55.922
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.10222
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/default4" -2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.0859757
cap "SRegister_10$2_2/Register_unitcell$3_8/VDDd" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 1.51928
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/default4" 7.66152
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/default4" 0.236003
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_9/phi1" -2.80136
cap "SRegister_10$2_2/Register_unitcell$3_8/VDDd" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_8/en" -0.590044
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_8/en" 2.55994
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.140414
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/en" 8.05066
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/en" -0.382846
cap "out[43]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 4.14221
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.277859
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/en" -23.005
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.247002
cap "SRegister_10$2_2/Register_unitcell$3_8/VDDd" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.22836
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/en" -2.15737
cap "SRegister_10$2_2/Register_unitcell$3_8/VDDd" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.533289
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" -97.7512
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.222913
cap "out[43]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 4.73494
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 1.30198
cap "out[43]" "SRegister_10$2_2/default4" 0.619071
cap "SRegister_10$2_2/Register_unitcell$3_8/VDDd" "SRegister_10$2_2/Register_unitcell$3_8/en" 31.2443
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.941508
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 15.0272
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/phi1" -14.9945
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default4" -5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "out[43]" "SRegister_10$2_2/Register_unitcell$3_8/en" 9.16847
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.468722
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.0596157
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 0.048019
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/en" -3.71166
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/default4" -3.02528
cap "out[43]" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.134403
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.8159
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_8/VDDd" 0.206138
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.619643
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_8/en" -3.3947
cap "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.49159
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "out[41]" 7.28776
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.95716
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/en" 8.30338
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[3]" 9.75108
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/out[3]" 69.4022
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.0547301
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/out[3]" 32.7098
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.07596
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_8/en" -3.80001
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 8.04934
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_8/en" 13.5959
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/out[3]" 25.2679
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_8/phi2" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -39.4277
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[3]" 15.5412
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_8/en" -2.79983
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.24446
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -1.20779
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[3]" 15.2831
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_8/phi1" -10.239
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[3]" 6.71546
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_8/phi2" -2.16864
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.57465
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.401334
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[3]" 29.955
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_8/phi1" -11.4451
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.337822
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_8/en" 1.64179
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/out[3]" 2.57531
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[3]" 104.885
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/out[3]" -3.97847
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 33.1793
cap "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.287965
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_8/phi2" 0.207568
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.20279
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_8/en" -4.11981
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 5.53838
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_8/phi1" 20.3985
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 16.2667
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.10839
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.07033
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_8/en" 9.6958
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -0.548845
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/out[3]" 1.28302
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/default3" -91.212
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0859757
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/out[3]" -22.8129
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.00313
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.55591
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.18585
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 37.0155
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.20752
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/default3" 8.92531
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/default3" -0.307736
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_8/en" -21.0825
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/out[3]" 7.40964
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -2.52568
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/out[3]" -0.403495
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 15.55
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.69137
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.53551
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_8/en" -57.9265
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/default3" 0.111344
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/out[3]" 0.0203671
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -2.35706
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -9.39799
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_8/en" 4.63958
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.90724
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.599368
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.0538781
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/out[3]" 15.7278
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[3]" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 14.8153
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 21.5071
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.15575
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_8/en" -2.48546
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_2/Register_unitcell$3_7/q" "SRegister_10$2_2/Register_unitcell$3_8/phi2" 7.10503
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.083683
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0723192
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_8/phi2" 0.0560466
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 0.177496
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/en" 1.29203
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/en" -0.297381
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_7/en" 5.93974
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -6.47293
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.71211
cap "SRegister_10$2_2/default3" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/default3" 0.071273
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 37.1031
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.0319316
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.0550244
cap "SRegister_10$2_2/default3" "out[42]" 0.134403
cap "SRegister_10$2_2/Register_unitcell$3_7/VSSd" "SRegister_10$2_2/Register_unitcell$3_8/phi1" -9.27337
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_7/en" 16.6052
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/q" 2.7916
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_7/en" 4.83796
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 11.0611
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.487323
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.27899
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 9.54884
cap "SRegister_10$2_2/Register_unitcell$3_7/VSSd" "SRegister_10$2_2/Register_unitcell$3_7/en" -22.9977
cap "SRegister_10$2_2/Register_unitcell$3_8/phi1" "SRegister_10$2_2/Register_unitcell$3_7/en" -57.329
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0411003
cap "SRegister_10$2_2/Register_unitcell$3_7/VSSd" "SRegister_10$2_2/default3" -99.414
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_8/phi1" -0.381665
cap "SRegister_10$2_2/Register_unitcell$3_7/VSSd" "SRegister_10$2_2/Register_unitcell$3_8/phi2" -2.21671
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/q" 0.838356
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_7/en" 4.84377
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/q" 0.972348
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.503617
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_7/en" -1.13489
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.34322
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0546027
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.65536
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/en" -7.16683
cap "SRegister_10$2_2/Register_unitcell$3_8/phi2" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.100083
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/default3" 0.140414
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/default3" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 7.87063
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_7/en" 5.52232
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/en" 14.2991
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" -2.21671
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/en" -0.970092
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" 0.858313
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default3" 0.206138
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_7/en" 0.100083
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/out[2]" 18.148
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_7/en" -0.595913
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.98592
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 19.4254
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.98226
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 104.885
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default3" 0.114634
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" 2.57465
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_7/en" -0.299894
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" -0.0171047
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/out[2]" -1.24575
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/en" -1.69378
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_7/en" -2.42012
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.220183
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.307736
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/VDDd" -28.4152
cap "SRegister_10$2_2/Register_unitcell$3_7/VDDd" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.16575
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.972428
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -9.576
cap "SRegister_10$2_2/Register_unitcell$3_7/VDDd" "SRegister_10$2_2/Register_unitcell$3_7/en" -2.12662
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/q" 9.40108
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -1.32469
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_7/en" -54.2206
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/default3" 0.287965
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/out[2]" 0.157807
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_7/en" 3.03578
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/en" -14.7786
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/en" -0.974681
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/default3" 0.15164
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_7/en" -2.5574
cap "SRegister_10$2_2/Register_unitcell$3_7/VDDd" "SRegister_10$2_2/out[2]" 0.665458
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/out[2]" -2.5628
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.820152
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/default3" -47.0672
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/out[2]" 10.2733
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/out[2]" 10.7935
cap "SRegister_10$2_2/Register_unitcell$3_7/VDDd" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.078514
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_0/q" 1.07479
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/out[2]" 19.7676
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 19.9614
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_7/en" -0.617527
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_7/en" 36.7443
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.514264
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_7/en" 41.9468
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[2]" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/default2" 9.12079
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_7/en" -2.04872
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[2]" 6.71546
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0253683
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 2.53652
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 26.0178
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.6078
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/out[2]" -2.11395
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -2.73015
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/out[2]" 1.21446
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -1.7053e-13
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -0.971352
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.157141
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_7/en" -0.73521
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/out[2]" 2.4175
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/en" -10.7318
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/out[2]" -7.71949
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -42.1336
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/out[2]" -3.04093
cap "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/default2" 0.286699
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -6.93625
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 52.5567
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 2.40145
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.55271e-15
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/phi2" 0.959355
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.471867
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.479914
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.325899
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/en" 7.25606
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/out[2]" 57.0443
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_7/en" -9.63827
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/out[2]" 25.5067
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -1.49109
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/out[2]" 0.0203671
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/default2" -57.0721
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" 38.5935
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 8.95716
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 5.02034
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.294419
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -2.55323
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.28052
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.679028
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_0/q" 4.10124
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.84217e-14
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0715388
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.153444
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -0.150537
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 5.93974
cap "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/Register_unitcell$3_7/phi2" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.12095
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" -1.55433
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 14.8983
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.0942996
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 35.5676
cap "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.55271e-15
cap "SRegister_10$2_2/Register_unitcell$3_0/q" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 21.4619
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.71211
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.0550244
cap "SRegister_10$2_2/Register_unitcell$3_7/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.95863
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.4464
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" 0.0859757
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.38502
cap "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -16.9208
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.18329
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_7/phi2" 0.0528355
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 26.3509
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.49551
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 16.2359
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -2.80136
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -0.994369
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" -0.503617
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 7.19545
cap "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -22.6553
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/q" 5.64405
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 21.8932
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.84217e-14
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.178661
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_7/phi1" -0.235392
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.0859757
cap "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/default2" -97.4992
cap "SRegister_10$2_2/Register_unitcell$3_7/phi2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.22613
cap "SRegister_10$2_2/default2" "out[41]" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -2.20421
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 3.57804
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -3.2758
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/out[2]" 0.959177
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_7/phi1" 0.225277
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -5.68434e-14
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.137561
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/default2" 0.206138
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/en" -0.30883
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.68434e-14
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" -0.795656
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "out[41]" 14.9165
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/default2" 2.98592
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/default2" 0.222913
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -3.9695
cap "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/default2" -97.7512
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" -14.9945
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 5.85225
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.10008
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 3.7384
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/default2" 4.86325
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/default2" 0.197645
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/default2" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" -23.005
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 13.4545
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" 0.619071
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.30198
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" -2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -0.382846
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 2.84217e-14
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_0/en" 9.0326
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 4.73494
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.468722
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/en" -3.35666
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_0/en" 2.65467
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_0/VSSd" 0.514264
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/default2" 29.7216
cap "out[41]" "SRegister_10$2_2/default2" 0.134403
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/default2" 0.140414
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 105.283
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/en" -7.67714
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.207568
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -12.1883
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_244_201#" "SRegister_10$2_2/out[1]" 0.858313
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/out[1]" 42.5529
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_6/q" 1.22012
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/out[1]" 25.2679
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_6/q" 31.3502
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 0.287965
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -3.02528
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/out[1]" 6.71546
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.52232
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 9.75108
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 28.582
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/en" -0.0380353
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -1.08927
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_0/en" -1.26508
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/en" -4.98834
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[1]" 29.955
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/q" 5.47237
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -3.80001
cap "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/out[1]" 2.57531
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/out[1]" 5.53838
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.299894
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.53652
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 15.5412
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[1]" 8.95716
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 8.73608
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 16.0844
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/out[1]" -3.97847
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/en" 15.2521
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "SRegister_10$2_2/out[1]" 0.479914
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -2.79983
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -42.2012
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/out[1]" 67.5139
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 9.62204
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/out[1]" -2.16864
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" 2.57465
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.401334
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 2.01838
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/out[1]" 9.29797
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 19.1675
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.397353
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" "SRegister_10$2_2/Register_unitcell$3_0/en" -0.315425
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 13.6
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 6.69137
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/en" 19.3502
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.0754535
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" -2.48546
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 1.1139
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.0859757
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -75.0872
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0224759
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[1]" -0.728426
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[1]" 16.6642
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/out[1]" -0.403495
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.55196
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 19.0671
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -1.46664
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -0.205832
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/default1" -2.3894
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1364_532#" "SRegister_10$2_2/Register_unitcell$3_0/en" -2.52568
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.137561
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 4.84316
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.13687e-13
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.125204
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.307736
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_0/en" -20.286
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.90724
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/out[1]" 37.413
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[1]" 15.7278
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" "SRegister_10$2_2/out[1]" 0.0203671
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0662268
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/phi2" 6.67628
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" -2.51689
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/en" 5.06126
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/default1" 16.5075
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" "SRegister_10$2_2/Register_unitcell$3_0/en" -0.475197
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.442861
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 3.94863
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 7.18585
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.42109e-14
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/phi1" -57.9265
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.83031
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_1020_652#" 0.111344
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/out[1]" 1.28302
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/out[1]" 17.3316
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" -0.00626672
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 2.01109
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/out[1]" -23.1315
cap "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_0/phi1" -9.26913
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" -1.15578
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[1]" -2.55323
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_6/en" 4.91666
cap "SRegister_10$2_2/Register_unitcell$3_6/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -6.21508
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_2/Register_unitcell$3_6/en" -1.13489
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 8.28116
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/en" 0.100083
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 3.07395
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.137561
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_244_201#" 1.03607
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/VSSd" -2.74917
cap "SRegister_10$2_2/Register_unitcell$3_6/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 16.6052
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.98592
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/q" 55.922
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.0723192
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 64.7563
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.0814965
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/Register_unitcell$3_6/en" -0.00253829
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 3.01418
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/en" -29.5384
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_6/en" 1.18261
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 0.0319316
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" -0.315019
cap "SRegister_10$2_2/Register_unitcell$3_6/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" -1.40316
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" 0.0550244
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" 0.140414
cap "out[41]" "SRegister_10$2_2/VSSd" 0.397438
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 6.66134e-15
cap "SRegister_10$2_2/Register_unitcell$3_6/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 7.29678
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/q" 1.20802
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/out[1]" -0.832883
cap "SRegister_10$2_2/Register_unitcell$3_6/q" "SRegister_10$2_2/Register_unitcell$3_0/phi1" 4.02254
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 6.87651
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 10.7364
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.28929
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/en" -1.14585
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.38556
cap "SRegister_10$2_2/Register_unitcell$3_6/en" "SRegister_10$2_2/Register_unitcell$3_0/phi1" -57.329
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" -2.22683
cap "SRegister_10$2_2/Register_unitcell$3_6/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" -1.88878
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" 0.00362405
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/VDDd" -76.3947
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_0/phi1" -10.3854
cap "SRegister_10$2_2/Register_unitcell$3_6/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 7.19466
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_504_110#" 0.236003
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/a_36_92#" 0.0411003
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 43.0511
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 4.69529
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.727347
cap "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_6/q" 1.4011
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.941508
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 5.81707
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/VDDd" 10.0878
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 0.397438
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/VDDd" 0.287965
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" -1.59132
cap "SRegister_10$2_2/d" "SRegister_10$2_2/VSSd" 7.57199
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/phi1" 19.9614
cap "SRegister_10$2_2/en" "SRegister_10$2_2/VSSd" -15.5688
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" -2.71496
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/VDDd" -78.2559
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1020_652#" "SRegister_10$2_2/VDDd" 0.219289
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/VSSd" 3.49159
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/VSSd" -9.41738
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" -0.247002
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" -0.0171047
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.397438
cap "SRegister_10$2_2/en" "SRegister_10$2_2/d" 0.132139
cap "SRegister_10$2_2/d" "SRegister_10$2_2/VDDd" 1.93706
cap "SRegister_10$2_2/en" "SRegister_10$2_2/VDDd" 38.7681
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/VSSd" 0.514264
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/phi2" 0.220183
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" -2.5574
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_1364_532#" "SRegister_10$2_2/VDDd" 0.0275122
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/VSSd" -7.10543e-15
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 3.03578
cap "SRegister_10$2_2/en" "SRegister_10$2_2/phi1" -54.2206
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "SRegister_10$2_2/VDDd" 0.985902
cap "SRegister_10$2_2/phi2" "SRegister_10$2_2/VSSd" -2.21671
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/VSSd" -2.84217e-14
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.972428
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/VDDd" 2.98592
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 8.99924
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/VSSd" 29.88
cap "out[41]" "SRegister_10$2_2/en" 14.4085
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -0.970092
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" "SRegister_10$2_2/VDDd" 0.114634
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/VSSd" 2.57465
cap "SRegister_10$2_2/en" "SRegister_10$2_2/phi2" 0.100083
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" "SRegister_10$2_2/VDDd" 0.206138
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/D" -0.875371
cap "SRegister_10$2_2/phi2" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.479108
cap "SRegister_10$2_2/d" "SRegister_10$2_2/en" 5.08803
cap "SRegister_10$2_2/d" "SRegister_10$2_2/phi1" 0.0179812
cap "SRegister_10$2_2/d" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.120118
cap "SRegister_10$2_2/d" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 9.3772
cap "SRegister_10$2_2/VDDd" "SRegister_10$2_2/VSSd" -17.0272
cap "SRegister_10$2_2/d" "SRegister_10$2_2/VSSd" 27.623
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/en" -45.5783
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" -1.90708
cap "SRegister_10$2_2/phi2" "SRegister_10$2_2/VSSd" -1.44567
cap "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" -1.42109e-14
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" 0.294419
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 0.286699
cap "SRegister_10$2_2/en" "SRegister_10$2_2/VSSd" -6.75392
cap "SRegister_10$2_2/phi1" "SRegister_10$2_2/VSSd" -1.85915
cap "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_36_92#" 2.53652
cap "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/a_504_110#" "SRegister_10$2_2/en" -0.837671
cap "SRegister_10$2_2/en" "SRegister_10$2_2/VDDd" -2.49728
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 1.0613
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.9473
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 2.07632
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 0.935021
cap "out[41]" "SRegister_10$2_2/out[10]" 1.09419
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.489724
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.33889
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/en" 1.77636e-15
cap "SRegister_10$2_2/default10" "out[41]" 0.790283
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.5678
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 9.36708
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 0.893282
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/en" 10.577
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.777538
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 5.84152
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 1.74674
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "out[41]" 3.24624
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[9]" -0.00881599
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 7.32709
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[9]" 0.00653347
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 0.901169
cap "SRegister_10$2_2/Register_unitcell$3_5/en" "out[41]" 1.77636e-15
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 2.56604
cap "out[41]" "SRegister_10$2_2/out[9]" 0.983034
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "out[41]" 1.63991
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 9.21312
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.0057363
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 2.23217
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.2117
cap "out[41]" "SRegister_10$2_2/default9" 0.789219
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "out[41]" 12.1833
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 2.32982
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 1.80216
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.596358
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" 0.771802
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" -0.0509496
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 0.477281
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 3.94151
cap "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.0509496
cap "out[41]" "SRegister_10$2_2/out[8]" 0.983034
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 1.98182
cap "SRegister_10$2_2/Register_unitcell$3_4/en" "out[41]" 1.77636e-15
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 1.0613
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[8]" -0.00881599
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.584226
cap "SRegister_10$2_2/out[8]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.00653347
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.21412
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/en" 1.77636e-15
cap "out[41]" "SRegister_10$2_2/default8" 0.790283
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.83175
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.02554
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 1.80216
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.596358
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "out[41]" 9.22036
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 6.05138
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 1.01805
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[7]" -0.00881599
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 1.5145
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "out[41]" 4.60288
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 2.56604
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 2.50282
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 1.0613
cap "SRegister_10$2_2/out[7]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.00653347
cap "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.0509496
cap "SRegister_10$2_2/out[7]" "out[41]" 0.983034
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[41]" 0.23156
cap "SRegister_10$2_2/Register_unitcell$3_3/en" "out[41]" 1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[41]" 0.432089
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.89059
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "out[41]" 1.57153
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.7293
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.88131
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 2.23217
cap "out[41]" "SRegister_10$2_2/default7" 0.790283
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "out[41]" 12.2517
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[41]" 0.777538
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 1.80216
cap "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.596358
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -0.0509496
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "out[41]" 2.81364
cap "SRegister_10$2_2/Register_unitcell$3_2/en" "out[41]" 1.77636e-15
cap "out[41]" "SRegister_10$2_2/out[6]" 0.983034
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.390542
cap "SRegister_10$2_2/default6" "SRegister_10$2_2/out[6]" -0.00881599
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 1.89562
cap "SRegister_10$2_2/default6" "out[41]" 3.87869
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.67042
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[41]" 0.041547
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.21412
cap "SRegister_10$2_2/out[6]" "SRegister_10$2_2/default6" 0.00653347
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 1.77636e-15
cap "out[41]" "SRegister_10$2_2/default6" 8.73013
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.95761
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 2.50282
cap "SRegister_10$2_2/default6" "out[41]" 6.55493
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 1.01805
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.423414
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "out[41]" 7.86373
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 0.777538
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 1.80216
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.22089
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.172944
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "out[41]" 5.95952
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/out[5]" -0.00881599
cap "out[41]" "SRegister_10$2_2/out[5]" 0.983034
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 2.09948
cap "SRegister_10$2_2/Register_unitcell$3_1/en" "out[41]" 1.77636e-15
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 8.32318
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 2.56604
cap "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.0509496
cap "SRegister_10$2_2/out[5]" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.00653347
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 1.0613
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 0.403334
cap "SRegister_10$2_2/default5" "out[41]" 0.790283
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[41]" 2.11287
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 8.25969
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 2.23217
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "out[41]" 1.50316
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_9/en" 12.3201
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 1.80216
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.596358
cap "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[41]" 0.777538
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" 3.30346
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" -0.0509496
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.157879
cap "SRegister_10$2_2/Register_unitcell$3_9/en" "out[41]" 1.77636e-15
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 1.0613
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 3.5269
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.00881599
cap "SRegister_10$2_2/out[4]" "out[41]" 0.983034
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 1.80943
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.92012
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" 0.756613
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 1.21412
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "out[41]" 1.77636e-15
cap "SRegister_10$2_2/out[4]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 0.00653347
cap "out[41]" "SRegister_10$2_2/default4" 0.790283
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 2.11287
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.27421
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.21843
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" 1.80216
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "out[41]" 6.50709
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 0.777538
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.0894537
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 1.01805
cap "SRegister_10$2_2/Register_unitcell$3_8/en" "out[41]" 7.31615
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.22089
cap "SRegister_10$2_2/out[3]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.00881599
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" 0.506904
cap "out[41]" "SRegister_10$2_2/out[3]" 0.983034
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 2.56604
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[41]" 0.432089
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_8/en" 1.77636e-15
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.5792
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 1.0613
cap "out[41]" "SRegister_10$2_2/default3" 8.29238
cap "SRegister_10$2_2/default3" "SRegister_10$2_2/out[3]" 0.00653347
cap "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/default3" -0.0509496
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "out[41]" 1.43479
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.95761
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 0.923617
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 2.23217
cap "SRegister_10$2_2/default3" "out[41]" 8.29898
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 1.80216
cap "SRegister_10$2_2/default3" "out[41]" 3.79328
cap "SRegister_10$2_2/Register_unitcell$3_7/en" "out[41]" 12.3885
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.596358
cap "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[41]" 0.777538
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VNW" "SRegister_10$2_2/default3" -0.0509496
cap "SRegister_10$2_2/default2" "out[41]" 3.28818
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_7/en" 1.77636e-15
cap "SRegister_10$2_2/out[2]" "out[41]" 0.983034
cap "SRegister_10$2_2/default2" "SRegister_10$2_2/out[2]" -0.00881599
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 0.870265
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 1.72324
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" 1.95761
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" "out[41]" 0.432089
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 1.77636e-15
cap "SRegister_10$2_2/out[2]" "SRegister_10$2_2/default2" 0.00653347
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "out[41]" 0.842807
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 0.191034
cap "out[41]" "SRegister_10$2_2/default2" 7.98489
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 2.50282
cap "out[41]" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" 1.21412
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 1.01805
cap "SRegister_10$2_2/default2" "out[41]" 7.8575
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 1.59417
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "out[41]" 5.15045
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" "out[41]" 0.777538
cap "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/out[1]" 8.67279
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 1.24525
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "SRegister_10$2_2/out[1]" 0.207991
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_2/out[1]" 0.596358
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_0/en" 1.77636e-15
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" 1.50363
cap "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VNW" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" -0.0509496
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" 7.83056
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/A2" 1.0613
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_67_756#" "SRegister_10$2_2/out[1]" 2.56604
cap "SRegister_10$2_2/out[1]" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/a_255_756#" 0.432089
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/a_36_201#" "out[41]" 2.11287
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/Z" "out[41]" 0.999184
cap "SRegister_10$2_2/Register_unitcell$3_6/en" "out[41]" 1.36642
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/A1" "out[41]" 2.23217
cap "SRegister_10$2_2/VSSd" "out[41]" 0.790283
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 7.77871
cap "SRegister_10$2_2/en" "out[41]" 12.4568
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "out[41]" 4.2836
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/a_36_201#" "out[41]" 1.80216
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "out[41]" 0.596358
cap "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/Z" "out[41]" 0.777538
cap "out[41]" "SRegister_10$2_2/en" 8.88178e-16
merge "SRegister_10$2_1/out[2]" "out[12]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_2/phi1" "SRegister_10$2_2/Register_unitcell$3_0/phi1" -40803.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44220 -842 0 0 0 0 -12198000 -227030 -18113412 -299562
merge "SRegister_10$2_2/Register_unitcell$3_0/phi1" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E"
merge "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "m5_933638_566464#"
merge "m5_933638_566464#" "SRegister_10$2_2/Register_unitcell$3_7/phi1"
merge "SRegister_10$2_2/Register_unitcell$3_7/phi1" "m4_928710_566464#"
merge "m4_928710_566464#" "SRegister_10$2_2/Register_unitcell$3_8/phi1"
merge "SRegister_10$2_2/Register_unitcell$3_8/phi1" "m5_923782_566464#"
merge "m5_923782_566464#" "SRegister_10$2_2/Register_unitcell$3_9/phi1"
merge "SRegister_10$2_2/Register_unitcell$3_9/phi1" "m4_918854_566464#"
merge "m4_918854_566464#" "SRegister_10$2_2/Register_unitcell$3_1/phi1"
merge "SRegister_10$2_2/Register_unitcell$3_1/phi1" "m5_913926_566464#"
merge "m5_913926_566464#" "SRegister_10$2_2/Register_unitcell$3_2/phi1"
merge "SRegister_10$2_2/Register_unitcell$3_2/phi1" "m4_908998_566464#"
merge "m4_908998_566464#" "SRegister_10$2_2/Register_unitcell$3_3/phi1"
merge "SRegister_10$2_2/Register_unitcell$3_3/phi1" "m5_904070_566464#"
merge "m5_904070_566464#" "SRegister_10$2_2/Register_unitcell$3_4/phi1"
merge "SRegister_10$2_2/Register_unitcell$3_4/phi1" "m4_899142_566464#"
merge "m4_899142_566464#" "SRegister_10$2_2/Register_unitcell$3_5/phi1"
merge "SRegister_10$2_2/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E"
merge "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_0/Register_unitcell$3_5/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_5/phi1" "SRegister_10$2_0/Register_unitcell$3_4/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_4/phi1" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E"
merge "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "m5_929752_553552#"
merge "m5_929752_553552#" "SRegister_10$2_0/Register_unitcell$3_3/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_3/phi1" "m4_924824_553551#"
merge "m4_924824_553551#" "SRegister_10$2_0/Register_unitcell$3_2/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_2/phi1" "m5_919896_553551#"
merge "m5_919896_553551#" "SRegister_10$2_0/Register_unitcell$3_1/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_1/phi1" "m4_914968_553551#"
merge "m4_914968_553551#" "SRegister_10$2_0/Register_unitcell$3_9/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_9/phi1" "m5_910040_553551#"
merge "m5_910040_553551#" "SRegister_10$2_0/Register_unitcell$3_8/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_8/phi1" "m4_905112_553551#"
merge "m4_905112_553551#" "SRegister_10$2_0/Register_unitcell$3_7/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_7/phi1" "m5_900184_553551#"
merge "m5_900184_553551#" "SRegister_10$2_0/Register_unitcell$3_0/phi1"
merge "SRegister_10$2_0/Register_unitcell$3_0/phi1" "m4_895256_553551#"
merge "m4_895256_553551#" "SRegister_10$2_0/phi1"
merge "SRegister_10$2_0/phi1" "SRegister_10$2_3/phi1"
merge "SRegister_10$2_3/phi1" "SRegister_10$2_3/Register_unitcell$3_0/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_0/phi1" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E"
merge "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "m5_933638_540655#"
merge "m5_933638_540655#" "SRegister_10$2_3/Register_unitcell$3_7/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_7/phi1" "m4_928710_540655#"
merge "m4_928710_540655#" "SRegister_10$2_3/Register_unitcell$3_8/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_8/phi1" "m5_923782_540655#"
merge "m5_923782_540655#" "SRegister_10$2_3/Register_unitcell$3_9/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_9/phi1" "m4_918854_540655#"
merge "m4_918854_540655#" "SRegister_10$2_3/Register_unitcell$3_1/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_1/phi1" "m5_913926_540655#"
merge "m5_913926_540655#" "SRegister_10$2_3/Register_unitcell$3_2/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_2/phi1" "m4_908998_540655#"
merge "m4_908998_540655#" "SRegister_10$2_3/Register_unitcell$3_3/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_3/phi1" "m5_904070_540655#"
merge "m5_904070_540655#" "SRegister_10$2_3/Register_unitcell$3_4/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_4/phi1" "m4_899142_540655#"
merge "m4_899142_540655#" "SRegister_10$2_3/Register_unitcell$3_5/phi1"
merge "SRegister_10$2_3/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E"
merge "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E"
merge "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "SRegister_10$2_1/Register_unitcell$3_5/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_5/phi1" "SRegister_10$2_1/Register_unitcell$3_4/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_4/phi1" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/PHI_1"
merge "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/PHI_1" "m5_929752_527727#"
merge "m5_929752_527727#" "SRegister_10$2_1/Register_unitcell$3_3/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_3/phi1" "m4_924824_527727#"
merge "m4_924824_527727#" "SRegister_10$2_1/Register_unitcell$3_2/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_2/phi1" "m5_919896_527727#"
merge "m5_919896_527727#" "SRegister_10$2_1/Register_unitcell$3_1/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_1/phi1" "m4_914968_527727#"
merge "m4_914968_527727#" "SRegister_10$2_1/Register_unitcell$3_9/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_9/phi1" "m5_910040_527727#"
merge "m5_910040_527727#" "SRegister_10$2_1/Register_unitcell$3_8/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_8/phi1" "m4_905112_527727#"
merge "m4_905112_527727#" "SRegister_10$2_1/Register_unitcell$3_7/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_7/phi1" "m5_900184_527727#"
merge "m5_900184_527727#" "SRegister_10$2_1/Register_unitcell$3_0/phi1"
merge "SRegister_10$2_1/Register_unitcell$3_0/phi1" "m4_895256_527727#"
merge "m4_895256_527727#" "SRegister_10$2_1/phi1"
merge "SRegister_10$2_1/phi1" "SRegister_10$2_4/phi1"
merge "SRegister_10$2_4/phi1" "SRegister_10$2_4/Register_unitcell$3_0/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_0/phi1" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E"
merge "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_1/E" "qw_NOLclk$2_0/PHI_1"
merge "qw_NOLclk$2_0/PHI_1" "m1_950816_513481#"
merge "m1_950816_513481#" "SRegister_10$2_4/Register_unitcell$3_7/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_7/phi1" "m4_928710_514831#"
merge "m4_928710_514831#" "SRegister_10$2_4/Register_unitcell$3_8/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_8/phi1" "m5_923782_514831#"
merge "m5_923782_514831#" "SRegister_10$2_4/Register_unitcell$3_9/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_9/phi1" "m4_918854_514831#"
merge "m4_918854_514831#" "SRegister_10$2_4/Register_unitcell$3_1/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_1/phi1" "m5_913926_514831#"
merge "m5_913926_514831#" "SRegister_10$2_4/Register_unitcell$3_2/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_2/phi1" "m4_908998_514831#"
merge "m4_908998_514831#" "SRegister_10$2_4/Register_unitcell$3_3/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_3/phi1" "m5_904070_514831#"
merge "m5_904070_514831#" "SRegister_10$2_4/Register_unitcell$3_4/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_4/phi1" "m4_899142_514831#"
merge "m4_899142_514831#" "SRegister_10$2_4/Register_unitcell$3_5/phi1"
merge "SRegister_10$2_4/Register_unitcell$3_5/phi1" "m3_882794_514271#"
merge "SRegister_10$2_2/default1" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" -126757 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34799492 -551445 -1987290 -35832 0 0 0 0 0 0
merge "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_0/VSSd" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_7/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_7/VSSd" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_8/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_8/VSSd" "SRegister_10$2_2/default4"
merge "SRegister_10$2_2/default4" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_9/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_9/VSSd" "SRegister_10$2_2/default5"
merge "SRegister_10$2_2/default5" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_1/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_1/VSSd" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_2/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_2/VSSd" "SRegister_10$2_2/default7"
merge "SRegister_10$2_2/default7" "SRegister_10$2_2/Register_unitcell$3_2/default"
merge "SRegister_10$2_2/Register_unitcell$3_2/default" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_3/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_3/VSSd" "SRegister_10$2_2/default8"
merge "SRegister_10$2_2/default8" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/Register_unitcell$3_4/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_4/VSSd" "SRegister_10$2_2/default9"
merge "SRegister_10$2_2/default9" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_5/VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_5/VSSd" "SRegister_10$2_2/default10"
merge "SRegister_10$2_2/default10" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_2/VSSd"
merge "SRegister_10$2_2/VSSd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW"
merge "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW"
merge "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW"
merge "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW"
merge "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW"
merge "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW"
merge "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW"
merge "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VPW" "SRegister_10$2_2/VSUBS"
merge "SRegister_10$2_2/VSUBS" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VSS"
merge "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VSS" "SRegister_10$2_0/default10"
merge "SRegister_10$2_0/default10" "SRegister_10$2_0/default9"
merge "SRegister_10$2_0/default9" "SRegister_10$2_0/default7"
merge "SRegister_10$2_0/default7" "SRegister_10$2_0/default6"
merge "SRegister_10$2_0/default6" "SRegister_10$2_0/default3"
merge "SRegister_10$2_0/default3" "SRegister_10$2_0/default2"
merge "SRegister_10$2_0/default2" "SRegister_10$2_0/default1"
merge "SRegister_10$2_0/default1" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_5/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_5/VSSd" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_4/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_4/VSSd" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_3/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_3/VSSd" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_2/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_2/VSSd" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_1/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_1/VSSd" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_9/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_9/VSSd" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_8/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_8/VSSd" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_7/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_7/VSSd" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_0/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_0/VSSd" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_0/Register_unitcell$3_6/VSSd"
merge "SRegister_10$2_0/Register_unitcell$3_6/VSSd" "SRegister_10$2_0/VSSd"
merge "SRegister_10$2_0/VSSd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS"
merge "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS" "SRegister_10$2_0/VSUBS"
merge "SRegister_10$2_0/VSUBS" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VSS" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_0/VSS" "SRegister_10$2_3/VSSd"
merge "SRegister_10$2_3/VSSd" "SRegister_10$2_3/default1"
merge "SRegister_10$2_3/default1" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_0/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_0/VSSd" "SRegister_10$2_3/default2"
merge "SRegister_10$2_3/default2" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_7/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_7/VSSd" "SRegister_10$2_3/default3"
merge "SRegister_10$2_3/default3" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_8/VSSd" "SRegister_10$2_3/default4"
merge "SRegister_10$2_3/default4" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_9/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_9/VSSd" "SRegister_10$2_3/default5"
merge "SRegister_10$2_3/default5" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_1/VSSd" "SRegister_10$2_3/default6"
merge "SRegister_10$2_3/default6" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_2/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_2/VSSd" "SRegister_10$2_3/default7"
merge "SRegister_10$2_3/default7" "SRegister_10$2_3/Register_unitcell$3_2/default"
merge "SRegister_10$2_3/Register_unitcell$3_2/default" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_3/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_3/VSSd" "SRegister_10$2_3/default8"
merge "SRegister_10$2_3/default8" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/Register_unitcell$3_4/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_4/VSSd" "SRegister_10$2_3/default9"
merge "SRegister_10$2_3/default9" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_5/VSSd"
merge "SRegister_10$2_3/Register_unitcell$3_5/VSSd" "SRegister_10$2_3/default10"
merge "SRegister_10$2_3/default10" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_3/VSUBS"
merge "SRegister_10$2_3/VSUBS" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/Register_unitcell$3_5/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_5/VSSd" "SRegister_10$2_1/default10"
merge "SRegister_10$2_1/default10" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/default9"
merge "SRegister_10$2_1/default9" "SRegister_10$2_1/Register_unitcell$3_4/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_4/VSSd" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/Register_unitcell$3_3/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_3/VSSd" "SRegister_10$2_1/default8"
merge "SRegister_10$2_1/default8" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/default7"
merge "SRegister_10$2_1/default7" "SRegister_10$2_1/Register_unitcell$3_2/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_2/VSSd" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/Register_unitcell$3_1/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_1/VSSd" "SRegister_10$2_1/default6"
merge "SRegister_10$2_1/default6" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/default5"
merge "SRegister_10$2_1/default5" "SRegister_10$2_1/Register_unitcell$3_9/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_9/VSSd" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/Register_unitcell$3_8/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_8/VSSd" "SRegister_10$2_1/default4"
merge "SRegister_10$2_1/default4" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/default3"
merge "SRegister_10$2_1/default3" "SRegister_10$2_1/Register_unitcell$3_7/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_7/VSSd" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/Register_unitcell$3_0/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_0/VSSd" "SRegister_10$2_1/default2"
merge "SRegister_10$2_1/default2" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_1/Register_unitcell$3_6/VSSd"
merge "SRegister_10$2_1/Register_unitcell$3_6/VSSd" "SRegister_10$2_1/default1"
merge "SRegister_10$2_1/default1" "SRegister_10$2_1/VSSd"
merge "SRegister_10$2_1/VSSd" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS"
merge "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VSS" "SRegister_10$2_1/VSUBS"
merge "SRegister_10$2_1/VSUBS" "SRegister_10$2_4/VSSd"
merge "SRegister_10$2_4/VSSd" "SRegister_10$2_4/default1"
merge "SRegister_10$2_4/default1" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_0/VSSd" "SRegister_10$2_4/default2"
merge "SRegister_10$2_4/default2" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_4/Register_unitcell$3_7/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_7/VSSd" "SRegister_10$2_4/default3"
merge "SRegister_10$2_4/default3" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_8/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_8/VSSd" "SRegister_10$2_4/default4"
merge "SRegister_10$2_4/default4" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_4/Register_unitcell$3_9/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_9/VSSd" "SRegister_10$2_4/default5"
merge "SRegister_10$2_4/default5" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_1/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_1/VSSd" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_4/Register_unitcell$3_2/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_2/VSSd" "SRegister_10$2_4/default7"
merge "SRegister_10$2_4/default7" "SRegister_10$2_4/Register_unitcell$3_2/default"
merge "SRegister_10$2_4/Register_unitcell$3_2/default" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_3/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_3/VSSd" "SRegister_10$2_4/default8"
merge "SRegister_10$2_4/default8" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_4/Register_unitcell$3_4/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_4/VSSd" "SRegister_10$2_4/default9"
merge "SRegister_10$2_4/default9" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_5/VSSd"
merge "SRegister_10$2_4/Register_unitcell$3_5/VSSd" "SRegister_10$2_4/default10"
merge "SRegister_10$2_4/default10" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VSS" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS"
merge "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VSS" "SRegister_10$2_4/VSUBS"
merge "SRegister_10$2_4/VSUBS" "asc_hysteresis_buffer$9_0/vss"
merge "asc_hysteresis_buffer$9_0/vss" "SCHMITT$4_0/VSS"
merge "SCHMITT$4_0/VSS" "m1_953587_514296#"
merge "m1_953587_514296#" "qw_NOLclk$2_0/VSSd"
merge "qw_NOLclk$2_0/VSSd" "asc_hysteresis_buffer$9_2/vss"
merge "asc_hysteresis_buffer$9_2/vss" "asc_hysteresis_buffer$9_1/vss"
merge "asc_hysteresis_buffer$9_1/vss" "VSUBS"
merge "VSUBS" "VSSd"
merge "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" -229648 0 -19680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -81315342 -925964 -874400 -6572 0 0 0 0 0 0
merge "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/default2"
merge "SRegister_10$2_2/default2" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/default3"
merge "SRegister_10$2_2/default3" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/default6"
merge "SRegister_10$2_2/default6" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_2/VDDd"
merge "SRegister_10$2_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_0/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_0/VDDd" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_7/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_7/VDDd" "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_8/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_8/VDDd" "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_9/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_9/VDDd" "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_1/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_1/VDDd" "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_2/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_2/VDDd" "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_3/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_3/VDDd" "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_4/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_4/VDDd" "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_2/Register_unitcell$3_5/VDDd"
merge "SRegister_10$2_2/Register_unitcell$3_5/VDDd" "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_2/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/default8"
merge "SRegister_10$2_0/default8" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/default5"
merge "SRegister_10$2_0/default5" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/default4"
merge "SRegister_10$2_0/default4" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_5/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_5/VDDd" "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_4/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_4/VDDd" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_3/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_3/VDDd" "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_2/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_2/VDDd" "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_1/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_1/VDDd" "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_9/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_9/VDDd" "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_8/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_8/VDDd" "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_7/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_7/VDDd" "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_0/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_0/Register_unitcell$3_6/VDDd"
merge "SRegister_10$2_0/Register_unitcell$3_6/VDDd" "SRegister_10$2_0/VDDd"
merge "SRegister_10$2_0/VDDd" "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VDD"
merge "SRegister_10$2_0/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_3/VDDd"
merge "SRegister_10$2_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_0/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_0/VDDd" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_7/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_7/VDDd" "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_8/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_8/VDDd" "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_9/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_9/VDDd" "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_1/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_1/VDDd" "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_2/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_2/VDDd" "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_3/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_3/VDDd" "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_4/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_4/VDDd" "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_3/Register_unitcell$3_5/VDDd"
merge "SRegister_10$2_3/Register_unitcell$3_5/VDDd" "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_3/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_5/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_5/VDDd" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_4/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_4/VDDd" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_3/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_3/VDDd" "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_2/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_2/VDDd" "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_1/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_9/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_9/VDDd" "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_8/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_8/VDDd" "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_7/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_7/VDDd" "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_0/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_0/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_1/Register_unitcell$3_6/VDDd"
merge "SRegister_10$2_1/Register_unitcell$3_6/VDDd" "SRegister_10$2_1/VDDd"
merge "SRegister_10$2_1/VDDd" "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VDD"
merge "SRegister_10$2_1/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__filltie$13_0/VDD" "asc_hysteresis_buffer$9_0/vdd"
merge "asc_hysteresis_buffer$9_0/vdd" "SCHMITT$4_0/VDD"
merge "SCHMITT$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_6/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/default6"
merge "SRegister_10$2_4/default6" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$14_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__filltie$15_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$4_0/VDD" "SRegister_10$2_4/VDDd"
merge "SRegister_10$2_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_6/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_0/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_0/VDDd" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_7/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_7/VDDd" "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_7/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_8/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_8/VDDd" "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_8/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_9/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_9/VDDd" "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_9/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_1/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_1/VDDd" "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_1/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_2/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_2/VDDd" "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_2/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_3/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_3/VDDd" "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_4/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_4/VDDd" "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_4/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "SRegister_10$2_4/Register_unitcell$3_5/VDDd"
merge "SRegister_10$2_4/Register_unitcell$3_5/VDDd" "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD"
merge "SRegister_10$2_4/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/VDD" "qw_NOLclk$2_0/VDDd"
merge "qw_NOLclk$2_0/VDDd" "asc_hysteresis_buffer$9_1/vdd"
merge "asc_hysteresis_buffer$9_1/vdd" "asc_hysteresis_buffer$9_2/vdd"
merge "asc_hysteresis_buffer$9_2/vdd" "VDDd"
merge "VDDd" "w_957308_507562#"
merge "SRegister_10$2_2/out[7]" "out[47]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$2_2/out[8]" "out[48]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$2_2/phi2" "SRegister_10$2_2/Register_unitcell$3_0/phi2" -47143.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -50380 -898 0 0 0 0 -12198000 -227030 -18118800 -299564
merge "SRegister_10$2_2/Register_unitcell$3_0/phi2" "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E"
merge "SRegister_10$2_2/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "m5_933638_565904#"
merge "m5_933638_565904#" "SRegister_10$2_2/Register_unitcell$3_7/phi2"
merge "SRegister_10$2_2/Register_unitcell$3_7/phi2" "m4_928710_565904#"
merge "m4_928710_565904#" "SRegister_10$2_2/Register_unitcell$3_8/phi2"
merge "SRegister_10$2_2/Register_unitcell$3_8/phi2" "m5_923782_565904#"
merge "m5_923782_565904#" "SRegister_10$2_2/Register_unitcell$3_9/phi2"
merge "SRegister_10$2_2/Register_unitcell$3_9/phi2" "m4_918854_565904#"
merge "m4_918854_565904#" "SRegister_10$2_2/Register_unitcell$3_1/phi2"
merge "SRegister_10$2_2/Register_unitcell$3_1/phi2" "m5_913926_565904#"
merge "m5_913926_565904#" "SRegister_10$2_2/Register_unitcell$3_2/phi2"
merge "SRegister_10$2_2/Register_unitcell$3_2/phi2" "m4_908998_565904#"
merge "m4_908998_565904#" "SRegister_10$2_2/Register_unitcell$3_3/phi2"
merge "SRegister_10$2_2/Register_unitcell$3_3/phi2" "m5_904070_565904#"
merge "m5_904070_565904#" "SRegister_10$2_2/Register_unitcell$3_4/phi2"
merge "SRegister_10$2_2/Register_unitcell$3_4/phi2" "m4_899142_565904#"
merge "m4_899142_565904#" "SRegister_10$2_2/Register_unitcell$3_5/phi2"
merge "SRegister_10$2_2/Register_unitcell$3_5/phi2" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E"
merge "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_0/Register_unitcell$3_5/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_5/phi2" "SRegister_10$2_0/Register_unitcell$3_4/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_4/phi2" "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E"
merge "SRegister_10$2_0/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "m5_929752_552991#"
merge "m5_929752_552991#" "SRegister_10$2_0/Register_unitcell$3_3/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_3/phi2" "m4_924824_552991#"
merge "m4_924824_552991#" "SRegister_10$2_0/Register_unitcell$3_2/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_2/phi2" "m5_919896_552991#"
merge "m5_919896_552991#" "SRegister_10$2_0/Register_unitcell$3_1/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_1/phi2" "m4_914968_552991#"
merge "m4_914968_552991#" "SRegister_10$2_0/Register_unitcell$3_9/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_9/phi2" "m5_910040_552991#"
merge "m5_910040_552991#" "SRegister_10$2_0/Register_unitcell$3_8/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_8/phi2" "m4_905112_552991#"
merge "m4_905112_552991#" "SRegister_10$2_0/Register_unitcell$3_7/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_7/phi2" "m5_900184_552991#"
merge "m5_900184_552991#" "SRegister_10$2_0/Register_unitcell$3_0/phi2"
merge "SRegister_10$2_0/Register_unitcell$3_0/phi2" "m4_895256_552991#"
merge "m4_895256_552991#" "SRegister_10$2_0/phi2"
merge "SRegister_10$2_0/phi2" "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E"
merge "SRegister_10$2_3/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_3/Register_unitcell$3_0/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_0/phi2" "SRegister_10$2_3/phi2"
merge "SRegister_10$2_3/phi2" "m5_933638_540095#"
merge "m5_933638_540095#" "SRegister_10$2_3/Register_unitcell$3_7/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_7/phi2" "m4_928710_540095#"
merge "m4_928710_540095#" "SRegister_10$2_3/Register_unitcell$3_8/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_8/phi2" "m5_923782_540095#"
merge "m5_923782_540095#" "SRegister_10$2_3/Register_unitcell$3_9/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_9/phi2" "m4_918854_540095#"
merge "m4_918854_540095#" "SRegister_10$2_3/Register_unitcell$3_1/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_1/phi2" "m5_913926_540095#"
merge "m5_913926_540095#" "SRegister_10$2_3/Register_unitcell$3_2/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_2/phi2" "m4_908998_540095#"
merge "m4_908998_540095#" "SRegister_10$2_3/Register_unitcell$3_3/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_3/phi2" "m5_904070_540095#"
merge "m5_904070_540095#" "SRegister_10$2_3/Register_unitcell$3_4/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_4/phi2" "m4_899142_540095#"
merge "m4_899142_540095#" "SRegister_10$2_3/Register_unitcell$3_5/phi2"
merge "SRegister_10$2_3/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E"
merge "SRegister_10$2_1/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E"
merge "SRegister_10$2_1/Register_unitcell$3_3/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "SRegister_10$2_1/Register_unitcell$3_5/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_5/phi2" "SRegister_10$2_1/Register_unitcell$3_4/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_4/phi2" "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/PHI_2"
merge "SRegister_10$2_1/Register_unitcell$3_4/DFF_2phase_1$4_0/PHI_2" "m5_929752_527167#"
merge "m5_929752_527167#" "SRegister_10$2_1/Register_unitcell$3_3/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_3/phi2" "m4_924824_527167#"
merge "m4_924824_527167#" "SRegister_10$2_1/Register_unitcell$3_2/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_2/phi2" "m5_919896_527167#"
merge "m5_919896_527167#" "SRegister_10$2_1/Register_unitcell$3_1/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_1/phi2" "m4_914968_527167#"
merge "m4_914968_527167#" "SRegister_10$2_1/Register_unitcell$3_9/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_9/phi2" "m5_910040_527167#"
merge "m5_910040_527167#" "SRegister_10$2_1/Register_unitcell$3_8/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_8/phi2" "m4_905112_527167#"
merge "m4_905112_527167#" "SRegister_10$2_1/Register_unitcell$3_7/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_7/phi2" "m5_900184_527167#"
merge "m5_900184_527167#" "SRegister_10$2_1/Register_unitcell$3_0/phi2"
merge "SRegister_10$2_1/Register_unitcell$3_0/phi2" "m4_895256_527167#"
merge "m4_895256_527167#" "SRegister_10$2_1/phi2"
merge "SRegister_10$2_1/phi2" "qw_NOLclk$2_0/PHI_2"
merge "qw_NOLclk$2_0/PHI_2" "qw_NOLclk$2_0/nfet$468_1/a_38_n60#"
merge "qw_NOLclk$2_0/nfet$468_1/a_38_n60#" "SRegister_10$2_4/phi2"
merge "SRegister_10$2_4/phi2" "SRegister_10$2_4/Register_unitcell$3_0/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_0/phi2" "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E"
merge "SRegister_10$2_4/Register_unitcell$3_0/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/E" "m1_950816_515042#"
merge "m1_950816_515042#" "SRegister_10$2_4/Register_unitcell$3_7/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_7/phi2" "m4_928710_514271#"
merge "m4_928710_514271#" "SRegister_10$2_4/Register_unitcell$3_8/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_8/phi2" "m5_923782_514271#"
merge "m5_923782_514271#" "SRegister_10$2_4/Register_unitcell$3_9/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_9/phi2" "m4_918854_514271#"
merge "m4_918854_514271#" "SRegister_10$2_4/Register_unitcell$3_1/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_1/phi2" "m5_913926_514271#"
merge "m5_913926_514271#" "SRegister_10$2_4/Register_unitcell$3_2/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_2/phi2" "m4_908998_514271#"
merge "m4_908998_514271#" "SRegister_10$2_4/Register_unitcell$3_3/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_3/phi2" "m5_904070_514271#"
merge "m5_904070_514271#" "SRegister_10$2_4/Register_unitcell$3_4/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_4/phi2" "m4_899142_514271#"
merge "m4_899142_514271#" "SRegister_10$2_4/Register_unitcell$3_5/phi2"
merge "SRegister_10$2_4/Register_unitcell$3_5/phi2" "m3_883604_514271#"
merge "SRegister_10$2_2/en" "SRegister_10$2_2/Register_unitcell$3_6/en" -68242.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -547913 -7803 0 0 -182896 -2172 0 0 -26021300 -478814
merge "SRegister_10$2_2/Register_unitcell$3_6/en" "SRegister_10$2_2/Register_unitcell$3_0/en"
merge "SRegister_10$2_2/Register_unitcell$3_0/en" "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_2/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_7/en"
merge "SRegister_10$2_2/Register_unitcell$3_7/en" "SRegister_10$2_2/Register_unitcell$3_8/en"
merge "SRegister_10$2_2/Register_unitcell$3_8/en" "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_2/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_9/en"
merge "SRegister_10$2_2/Register_unitcell$3_9/en" "SRegister_10$2_2/Register_unitcell$3_1/en"
merge "SRegister_10$2_2/Register_unitcell$3_1/en" "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_2/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_2/Register_unitcell$3_2/en"
merge "SRegister_10$2_2/Register_unitcell$3_2/en" "SRegister_10$2_2/Register_unitcell$3_3/en"
merge "SRegister_10$2_2/Register_unitcell$3_3/en" "SRegister_10$2_2/Register_unitcell$3_4/en"
merge "SRegister_10$2_2/Register_unitcell$3_4/en" "SRegister_10$2_2/Register_unitcell$3_5/en"
merge "SRegister_10$2_2/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_0/Register_unitcell$3_5/en"
merge "SRegister_10$2_0/Register_unitcell$3_5/en" "SRegister_10$2_0/Register_unitcell$3_4/en"
merge "SRegister_10$2_0/Register_unitcell$3_4/en" "SRegister_10$2_0/Register_unitcell$3_3/en"
merge "SRegister_10$2_0/Register_unitcell$3_3/en" "SRegister_10$2_0/Register_unitcell$3_2/en"
merge "SRegister_10$2_0/Register_unitcell$3_2/en" "SRegister_10$2_0/Register_unitcell$3_1/en"
merge "SRegister_10$2_0/Register_unitcell$3_1/en" "SRegister_10$2_0/Register_unitcell$3_9/en"
merge "SRegister_10$2_0/Register_unitcell$3_9/en" "SRegister_10$2_0/Register_unitcell$3_8/en"
merge "SRegister_10$2_0/Register_unitcell$3_8/en" "SRegister_10$2_0/Register_unitcell$3_7/en"
merge "SRegister_10$2_0/Register_unitcell$3_7/en" "SRegister_10$2_0/Register_unitcell$3_0/en"
merge "SRegister_10$2_0/Register_unitcell$3_0/en" "SRegister_10$2_0/Register_unitcell$3_6/en"
merge "SRegister_10$2_0/Register_unitcell$3_6/en" "SRegister_10$2_0/en"
merge "SRegister_10$2_0/en" "SRegister_10$2_3/en"
merge "SRegister_10$2_3/en" "SRegister_10$2_3/Register_unitcell$3_6/en"
merge "SRegister_10$2_3/Register_unitcell$3_6/en" "SRegister_10$2_3/Register_unitcell$3_0/en"
merge "SRegister_10$2_3/Register_unitcell$3_0/en" "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_3/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_7/en"
merge "SRegister_10$2_3/Register_unitcell$3_7/en" "SRegister_10$2_3/Register_unitcell$3_8/en"
merge "SRegister_10$2_3/Register_unitcell$3_8/en" "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_3/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_9/en"
merge "SRegister_10$2_3/Register_unitcell$3_9/en" "SRegister_10$2_3/Register_unitcell$3_1/en"
merge "SRegister_10$2_3/Register_unitcell$3_1/en" "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_3/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_3/Register_unitcell$3_2/en"
merge "SRegister_10$2_3/Register_unitcell$3_2/en" "SRegister_10$2_3/Register_unitcell$3_3/en"
merge "SRegister_10$2_3/Register_unitcell$3_3/en" "SRegister_10$2_3/Register_unitcell$3_4/en"
merge "SRegister_10$2_3/Register_unitcell$3_4/en" "SRegister_10$2_3/Register_unitcell$3_5/en"
merge "SRegister_10$2_3/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A2"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A2" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_1/Register_unitcell$3_5/en"
merge "SRegister_10$2_1/Register_unitcell$3_5/en" "SRegister_10$2_1/Register_unitcell$3_4/en"
merge "SRegister_10$2_1/Register_unitcell$3_4/en" "SRegister_10$2_1/Register_unitcell$3_3/en"
merge "SRegister_10$2_1/Register_unitcell$3_3/en" "SRegister_10$2_1/Register_unitcell$3_2/en"
merge "SRegister_10$2_1/Register_unitcell$3_2/en" "SRegister_10$2_1/Register_unitcell$3_1/en"
merge "SRegister_10$2_1/Register_unitcell$3_1/en" "SRegister_10$2_1/Register_unitcell$3_9/en"
merge "SRegister_10$2_1/Register_unitcell$3_9/en" "SRegister_10$2_1/Register_unitcell$3_8/en"
merge "SRegister_10$2_1/Register_unitcell$3_8/en" "SRegister_10$2_1/Register_unitcell$3_7/en"
merge "SRegister_10$2_1/Register_unitcell$3_7/en" "SRegister_10$2_1/Register_unitcell$3_0/en"
merge "SRegister_10$2_1/Register_unitcell$3_0/en" "SRegister_10$2_1/Register_unitcell$3_6/en"
merge "SRegister_10$2_1/Register_unitcell$3_6/en" "SRegister_10$2_1/en"
merge "SRegister_10$2_1/en" "SRegister_10$2_4/en"
merge "SRegister_10$2_4/en" "SRegister_10$2_4/Register_unitcell$3_6/en"
merge "SRegister_10$2_4/Register_unitcell$3_6/en" "SRegister_10$2_4/Register_unitcell$3_0/en"
merge "SRegister_10$2_4/Register_unitcell$3_0/en" "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_4/Register_unitcell$3_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_7/en"
merge "SRegister_10$2_4/Register_unitcell$3_7/en" "SRegister_10$2_4/Register_unitcell$3_8/en"
merge "SRegister_10$2_4/Register_unitcell$3_8/en" "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_4/Register_unitcell$3_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_9/en"
merge "SRegister_10$2_4/Register_unitcell$3_9/en" "SRegister_10$2_4/Register_unitcell$3_1/en"
merge "SRegister_10$2_4/Register_unitcell$3_1/en" "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "SRegister_10$2_4/Register_unitcell$3_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "SRegister_10$2_4/Register_unitcell$3_2/en"
merge "SRegister_10$2_4/Register_unitcell$3_2/en" "SRegister_10$2_4/Register_unitcell$3_3/en"
merge "SRegister_10$2_4/Register_unitcell$3_3/en" "SRegister_10$2_4/Register_unitcell$3_4/en"
merge "SRegister_10$2_4/Register_unitcell$3_4/en" "SRegister_10$2_4/Register_unitcell$3_5/en"
merge "SRegister_10$2_4/Register_unitcell$3_5/en" "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#"
merge "asc_hysteresis_buffer$9_1/pfet$438_0/a_1566_0#" "asc_hysteresis_buffer$9_1/out"
merge "asc_hysteresis_buffer$9_1/out" "m1_957072_503439#"
merge "SRegister_10$2_1/out[1]" "out[11]" -16624.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 -19423200 -97916 0 0
merge "SRegister_10$2_2/out[6]" "out[46]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$2_3/out[9]" "out[29]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "asc_hysteresis_buffer$9_1/in" "ENd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SRegister_10$2_2/out[5]" "out[45]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$2_3/out[8]" "out[28]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_4/d" "asc_hysteresis_buffer$9_2/out" -2772.08 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15600 -7268 0 0 -19000 -580 -560000 -2800 0 0
merge "asc_hysteresis_buffer$9_2/out" "m1_957072_508360#"
merge "SRegister_10$2_1/Register_unitcell$3_5/out" "SRegister_10$2_1/out[10]" -211.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/out[10]" "out[20]"
merge "SRegister_10$2_2/d" "SRegister_10$2_0/Register_unitcell$3_5/m1_3005_n806#" -1077.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -587670 -4961 0 0 0 0
merge "SRegister_10$2_0/Register_unitcell$3_5/m1_3005_n806#" "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1"
merge "SRegister_10$2_0/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "SRegister_10$2_0/q"
merge "SRegister_10$2_0/q" "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/Q"
merge "SRegister_10$2_0/Register_unitcell$3_5/DFF_2phase_1$4_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$5_0/Q" "m3_938869_566848#"
merge "asc_hysteresis_buffer$9_0/in" "CLKd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/d" "SRegister_10$2_4/q" -1122.14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -571224 -5202 0 0 0 0
merge "SRegister_10$2_4/q" "m3_889447_515399#"
merge "SRegister_10$2_2/out[4]" "out[44]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$2_3/out[7]" "out[27]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_0/d" "SRegister_10$2_3/q" -1055.09 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -571224 -5202 0 0 0 0
merge "SRegister_10$2_3/q" "m3_889447_541223#"
merge "SRegister_10$2_2/out[3]" "out[43]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$2_3/out[6]" "out[26]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_2/out[2]" "out[42]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$2_3/out[5]" "out[25]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/Register_unitcell$3_8/out" "SRegister_10$2_1/out[4]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/out[4]" "out[14]"
merge "asc_hysteresis_buffer$9_0/out" "SCHMITT$4_0/IN" -2360.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36000 -7370 -59332 -1486 0 0 0 0 0 0
merge "SCHMITT$4_0/IN" "m1_957123_513983#"
merge "SRegister_10$2_3/d" "SRegister_10$2_1/q" -1111.02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -484884 -4884 0 0 0 0
merge "SRegister_10$2_1/q" "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1"
merge "SRegister_10$2_1/Register_unitcell$3_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$4_1/A1" "m3_938858_540997#"
merge "SRegister_10$2_2/out[1]" "out[41]" -17657.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -30400 -552 -20196000 -103516 0 0
merge "SRegister_10$2_3/out[4]" "out[24]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_3/out[10]" "out[30]" -211.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 0 0 0 0 0 0
merge "SRegister_10$2_0/out[10]" "out[40]" -211.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 0 0 0 0 0 0
merge "qw_NOLclk$2_0/CLK" "SCHMITT$4_0/OUT" -603.194 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15048 -548 0 -602 0 0 0 0 0 0
merge "SCHMITT$4_0/OUT" "qw_NOLclk$2_0/nfet$470_3/a_38_n60#"
merge "qw_NOLclk$2_0/nfet$470_3/a_38_n60#" "m1_953319_515303#"
merge "SRegister_10$2_3/out[3]" "out[23]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_3/out[2]" "out[22]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_3/out[1]" "out[21]" -17068.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 -19983200 -100716 0 0
merge "SRegister_10$2_1/Register_unitcell$3_1/out" "SRegister_10$2_1/out[6]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/out[6]" "out[16]"
merge "SRegister_10$2_4/out[9]" "out[9]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$2_4/out[8]" "out[8]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$2_1/Register_unitcell$3_4/out" "SRegister_10$2_1/out[9]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/out[9]" "out[19]"
merge "SRegister_10$2_4/out[7]" "out[7]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$2_4/out[6]" "out[6]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$2_4/out[5]" "out[5]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$2_2/out[10]" "out[50]" -422.032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 -97200 -886 0 0 0 0
merge "asc_hysteresis_buffer$9_2/in" "DATAd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SRegister_10$2_4/out[4]" "out[4]" -850.119 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 -43680 -932 0 0
merge "SRegister_10$2_0/out[9]" "out[39]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_4/out[3]" "out[3]" -904.943 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 -134400 -1472 0 0
merge "SRegister_10$2_0/out[8]" "out[38]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_4/out[2]" "out[2]" -856.828 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 -50064 -970 0 0
merge "SRegister_10$2_0/out[7]" "out[37]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_4/out[1]" "out[1]" -17809.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 -20745248 -104338 0 0
merge "SRegister_10$2_0/out[6]" "out[36]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_0/out[5]" "out[35]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/Register_unitcell$3_3/out" "SRegister_10$2_1/out[8]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/out[8]" "out[18]"
merge "SRegister_10$2_0/out[4]" "out[34]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/Register_unitcell$3_2/out" "SRegister_10$2_1/out[7]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/out[7]" "out[17]"
merge "SRegister_10$2_0/out[3]" "out[33]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_0/out[2]" "out[32]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/Register_unitcell$3_9/out" "SRegister_10$2_1/out[5]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_1/out[5]" "out[15]"
merge "SRegister_10$2_0/out[1]" "out[31]" -16623.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 -19423200 -97916 0 0
merge "SRegister_10$2_1/out[3]" "out[13]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$2_4/out[10]" "out[10]" -392.184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$2_2/out[9]" "out[49]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
