const e=JSON.parse('{"key":"v-571cfcb3","path":"/en/research/achieves/softwares.html","title":"Software","lang":"en-US","frontmatter":{"title":"Software","order":3},"headers":[{"level":2,"title":"Software Links","slug":"software-links","link":"#software-links","children":[{"level":3,"title":"Related to iEDA","slug":"related-to-ieda","link":"#related-to-ieda","children":[]},{"level":3,"title":"Related to AiEDA","slug":"related-to-aieda","link":"#related-to-aieda","children":[]}]},{"level":2,"title":"Software Copyrights","slug":"software-copyrights","link":"#software-copyrights","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":0.83,"words":250},"filePathRelative":"en/research/achieves/softwares.md","localizedDate":"August 8, 2024","excerpt":"<h2> <strong>Software Links</strong></h2>\\n<h3> <strong>Related to iEDA</strong></h3>\\n<ul>\\n<li>\\n<p>iEDA (<a href=\\"https://gitee.com/oscc-project/iEDA\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://gitee.com/oscc-project/iEDA</a>): A 28nm process RTL-GDS II digital chip design platform, creating a high-quality open-source EDA infrastructure and tool platform, supporting EDA academic research, talent cultivation, and key technology incubation. Includes: iLS, iMAP, iNO, iFP, iPDN, iPL, iCTS, iTO, iRT, iDR, iSTA, iPA, iDRC and other tools, as well as basic bases such as analysis, database, evaluation, interface, operation, solver, utility.</p>\\n</li>\\n<li>\\n<p>iFlow (<a href=\\"https://gitee.com/oscc-project/iFlow\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://gitee.com/oscc-project/iFlow</a>): Automated chip back-end design process, supporting 130/110/55/28nm processes, from RTL-GDS II automated back-end design full process.</p>\\n</li>\\n<li>\\n<p>iMAP (<a href=\\"https://gitee.com/oscc-project/iMAP-FPGA\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://gitee.com/oscc-project/iMAP</a>): FPGA process mapping tool, supporting the generation from AIG to Netlist.</p>\\n</li>\\n<li>\\n<p>iParsers (<a href=\\"https://gitee.com/oscc-project/parser\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://gitee.com/oscc-project/parser</a>): Parsers required for EDA standard formats, including verilog, liberty, sdc, spef, sdf, vcd.</p>\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
