// Seed: 479563759
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3
);
  localparam id_5 = 1;
  logic [7:0] id_6;
  wire id_7;
  wire id_8;
  logic id_9;
  wire id_10;
  assign id_6[-1'b0] = id_5;
  wire id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd71,
    parameter id_2 = 32'd58,
    parameter id_5 = 32'd77
) (
    input uwire id_0,
    input tri0 _id_1,
    output tri _id_2,
    input tri1 id_3,
    output wor id_4,
    inout supply0 _id_5
);
  logic [7:0][1 : (  id_5  &  id_1  )] id_7;
  assign id_7 = id_0;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_3
  );
  assign id_7[-1] = 1;
  logic [id_2 : 1] id_8;
  wire id_9;
endmodule
