Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version V-2023.12-SP5-1 for linux64 - Sep 03, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Thu Jun 19 03:55:59 2025
Hostname:           nc-asu6-l02.apporto.com
CPU Model:          Intel(R) Xeon(R) Platinum 8488C
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 107520 KB : Freq = 2.40 GHz
OS:                 Linux 4.18.0-372.19.1.el8_6.x86_64
RAM:                 61 GB (Free  56 GB)
Swap:                 0 GB (Free   0 GB)
Work Filesystem:    /home/a24541_asu mounted to nc-nfs-01.apporto.com:/homes/a24541_asu
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          1968 GB (Free 477 GB)
Tmp Disk:            30 GB (Free  30 GB)
#/**************************************************/
#/* Compile Script for Synopsys                    */
#/*                                                */
#/* dc_shell-t -f compile_dc.tcl                   */
#/*                                                */
#/* OSU FreePDK 45nm                               */
#/**************************************************/
#/* All verilog files, separated by spaces         */
set my_verilog_files [list ../matmul.sv]
../matmul.sv
#/* Top-level Module                               */
set my_toplevel   matmul_4x4_systolic
matmul_4x4_systolic
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set OSU_FREEPDK [format "%s%s"  [getenv "PDK_DIR"] "/osu_soc/lib/files"]
/usr/local2/cadence/NCSU/SRC/FreePDK45/osu_soc/lib/files
set search_path [concat  $search_path $OSU_FREEPDK]
. /usr/local2/synopsys/syn_2023.12-SP51/libraries/syn /usr/local2/synopsys/syn_2023.12-SP51/dw/syn_ver /usr/local2/synopsys/syn_2023.12-SP51/dw/sim_ver /usr/local2/cadence/NCSU/SRC/FreePDK45/osu_soc/lib/files
set alib_library_analysis_path $OSU_FREEPDK
/usr/local2/cadence/NCSU/SRC/FreePDK45/osu_soc/lib/files
set link_library [set target_library [concat  [list gscl45nm.db] [list dw_foundation.sldb]]]
gscl45nm.db dw_foundation.sldb
set target_library "gscl45nm.db"
gscl45nm.db
define_design_lib WORK -path ./WORK
1
set verilogout_show_unconnected_pins "true"
true
set_ultra_optimization true
Error: unknown command 'set_ultra_optimization' (CMD-005)
set_ultra_optimization -force
Error: unknown command 'set_ultra_optimization' (CMD-005)
analyze -f sverilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ../matmul.sv
Warning:  ../matmul.sv:264: the undeclared symbol 'row_latch_en' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/usr/local2/cadence/NCSU/SRC/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local2/synopsys/syn_2023.12-SP51/libraries/syn/dw_foundation.sldb'
1
elaborate $my_toplevel
Loading db file '/usr/local2/synopsys/syn_2023.12-SP51/libraries/syn/gtech.db'
Loading db file '/usr/local2/synopsys/syn_2023.12-SP51/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine matmul_4x4_systolic line 104 in file
		'../matmul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  done_mat_mul_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clk_cnt_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (matmul_4x4_systolic)
Elaborated 1 design.
Current design is now 'matmul_4x4_systolic'.
Information: Building the design 'systolic_data_setup'. (HDL-193)

Inferred memory devices in process
	in routine systolic_data_setup line 548 in file
		'../matmul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  a_mem_access_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     a_addr_reg      | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine systolic_data_setup line 565 in file
		'../matmul.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| a_mem_access_counter_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine systolic_data_setup line 600 in file
		'../matmul.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| a3_data_delayed_3_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| a1_data_delayed_1_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| a2_data_delayed_1_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| a2_data_delayed_2_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| a3_data_delayed_1_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| a3_data_delayed_2_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine systolic_data_setup line 628 in file
		'../matmul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  b_mem_access_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     b_addr_reg      | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine systolic_data_setup line 646 in file
		'../matmul.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| b_mem_access_counter_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine systolic_data_setup line 682 in file
		'../matmul.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| b3_data_delayed_3_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| b1_data_delayed_1_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| b2_data_delayed_1_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| b2_data_delayed_2_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| b3_data_delayed_1_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| b3_data_delayed_2_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (systolic_data_setup)
Information: Building the design 'output_logic'. (HDL-193)

Inferred memory devices in process
	in routine output_logic line 418 in file
		'../matmul.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|      c_data_out_3_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| start_capturing_c_data_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    c_data_available_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         c_addr_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|       c_data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        counter_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_data_out_1_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      c_data_out_2_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
======================================================================================
Presto compilation completed successfully. (output_logic)
Information: Building the design 'systolic_pe_matrix'. (HDL-193)
Presto compilation completed successfully. (systolic_pe_matrix)
Information: Building the design 'processing_element'. (HDL-193)

Inferred memory devices in process
	in routine processing_element line 849 in file
		'../matmul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_b_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      out_a_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (processing_element)
Information: Building the design 'seq_mac'. (HDL-193)

Inferred memory devices in process
	in routine seq_mac line 890 in file
		'../matmul.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mult_result_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     a_flop_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     b_flop_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (seq_mac)
Information: Building the design 'FPMult'. (HDL-193)
Warning: Cannot find the design 'FPMult' in the library 'WORK'. (LBR-1)
Information: Building the design 'FPAddSub'. (HDL-193)
Warning: Cannot find the design 'FPAddSub' in the library 'WORK'. (LBR-1)
Warning: Design 'matmul_4x4_systolic' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
current_design $my_toplevel
Current design is 'matmul_4x4_systolic'.
{matmul_4x4_systolic}
link

  Linking design 'matmul_4x4_systolic'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /usr/local2/cadence/NCSU/SRC/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local2/synopsys/syn_2023.12-SP51/libraries/syn/dw_foundation.sldb

Information: Building the design 'FPMult'. (HDL-193)
Warning: Cannot find the design 'FPMult' in the library 'WORK'. (LBR-1)
Information: Building the design 'FPAddSub'. (HDL-193)
Warning: Cannot find the design 'FPAddSub' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'FPMult' in 'seq_mac'. (LINK-5)
Warning: Unable to resolve reference 'FPAddSub' in 'seq_mac'. (LINK-5)
0
uniquify
Information: Building the design 'FPMult'. (HDL-193)
Warning: Cannot find the design 'FPMult' in the library 'WORK'. (LBR-1)
Information: Building the design 'FPAddSub'. (HDL-193)
Warning: Cannot find the design 'FPAddSub' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'FPMult' in 'seq_mac'. (LINK-5)
Warning: Unable to resolve reference 'FPAddSub' in 'seq_mac'. (LINK-5)
Warning: Design 'matmul_4x4_systolic' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 16 instances of design 'processing_element'. (OPT-1056)
Information: Uniquified 16 instances of design 'seq_mac'. (OPT-1056)
1
set my_clk_period [expr 1000 / $my_clk_freq_MHz]
1
#set find_clock [ find port [list $my_write_clock_pin $my_read_clock_pin] ]
#if {  $find_clock != [list] } {
#   set write_clk_name $my_write_clock_pin
#   set read_clk_name $my_read_clock_pin
#   create_clock -period $my_write_period $write_clk_name
#   create_clock -period $my_read_period $read_clk_name
#} else {
#   set clk_name vclk
#   create_clock -period $my_period -name $clk_name
#}
create_clock -period $my_clock_period -name clk [get_nets $my_clock_pin]
Error: can't read "my_clock_period": no such variable
	Use error_info for more info. (CMD-013)
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design 'matmul_4x4_systolic' has '32' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'start_mat_mul'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_a[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_b[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_mat_c[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_a[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_a[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_a[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_a[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_a[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_a[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_a[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_a[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_b[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_b[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_b[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_b[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_b[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_b[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_b[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_b[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_c[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_c[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_c[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_c[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_c[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_c[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_c[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'address_stride_c[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_data_in[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_data_in[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'c_data_in[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_a_rows[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_a_rows[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_a_rows[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_a_rows[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_a_cols_b_rows[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_a_cols_b_rows[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_a_cols_b_rows[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_a_cols_b_rows[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_b_cols[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_b_cols[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_b_cols[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validity_mask_b_cols[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'final_mat_mul_size[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'final_mat_mul_size[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'final_mat_mul_size[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'final_mat_mul_size[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'final_mat_mul_size[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'final_mat_mul_size[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'final_mat_mul_size[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'final_mat_mul_size[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_loc[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_loc[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_loc[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_loc[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_loc[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_loc[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_loc[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_loc[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_loc[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_loc[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_loc[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_loc[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_loc[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_loc[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_loc[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_loc[0]'. (UID-401)
1
set_input_delay $my_input_delay_ns -clock clk [remove_from_collection [all_inputs] $my_clock_pin]
Warning: Can't find clock 'clk' in design 'matmul_4x4_systolic'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_output_delay $my_output_delay_ns -clock clk [all_outputs]
Warning: Can't find clock 'clk' in design 'matmul_4x4_systolic'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
compile -ungroup_all -map_effort medium
Warning: Design 'matmul_4x4_systolic' has '32' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        | V-2023.12-DWBB_202312.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1804                                   |
| Number of User Hierarchies                              | 35                                     |
| Sequential Cell Count                                   | 1083                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 154                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 400                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 564 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'seq_mac_0'
  Processing 'processing_element_0'
  Processing 'systolic_pe_matrix'
  Processing 'output_logic'
  Processing 'systolic_data_setup'
  Processing 'matmul_4x4_systolic'
Information: Building the design 'FPMult'. (HDL-193)
Warning: Cannot find the design 'FPMult' in the library 'WORK'. (LBR-1)
Information: Building the design 'FPAddSub'. (HDL-193)
Warning: Cannot find the design 'FPAddSub' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'FPMult' in 'seq_mac_0'. (LINK-5)
Warning: Unable to resolve reference 'FPAddSub' in 'seq_mac_0'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'matmul_4x4_systolic' has no optimization constraints set. (OPT-108)
Information: Ungrouping hierarchy u_systolic_data_setup. (OPT-772)
Information: Ungrouping hierarchy u_output_logic. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe00. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe00/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe33. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe32. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe31. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe30. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe23. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe22. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe21. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe20. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe13. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe12. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe11. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe10. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe03. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe02. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe01. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe33/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe32/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe31/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe30/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe23/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe22/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe21/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe20/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe13/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe12/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe11/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe10/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe03/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe02/u_mac. (OPT-772)
Information: Ungrouping hierarchy u_systolic_pe_matrix/pe01/u_mac. (OPT-772)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_sub_width11_DW01_sub_0'
  Processing 'DW01_dec_width12_DW01_dec_0'
  Processing 'DW01_add_width13_DW01_add_0'
  Processing 'DW01_cmp6_width32_DW01_cmp6_0'
  Processing 'DW01_cmp2_width32_DW01_cmp2_0'
  Processing 'DW01_add_width10_DW01_add_1'
  Processing 'DW01_sub_width10_DW01_sub_1'
  Processing 'DW01_add_width10_DW01_add_2'
  Processing 'DW01_inc_width32_DW01_inc_0'
  Processing 'DW01_cmp2_width8_DW01_cmp2_1'
  Processing 'DW01_add_width8_DW01_add_3'
  Processing 'DW01_cmp2_width8_DW01_cmp2_2'
  Processing 'DW01_sub_width10_DW01_sub_2'
  Processing 'DW01_inc_width8_DW01_inc_1'
  Processing 'DW01_add_width8_DW01_add_4'
  Processing 'DW01_cmp2_width8_DW01_cmp2_3'
  Processing 'DW01_sub_width10_DW01_sub_3'
  Processing 'DW01_add_width10_DW01_add_5'
  Processing 'DW01_inc_width8_DW01_inc_2'
  Processing 'DW01_add_width10_DW01_add_6'
  Processing 'DW01_cmp2_width8_DW01_cmp2_4'
  Processing 'DW01_inc_width8_DW01_inc_3'
  Processing 'DW01_cmp6_width8_DW01_cmp6_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'matmul_4x4_systolic'
  Mapping 'matmul_4x4_systolic'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   14107.6      0.00       0.0    1343.0                          
    0:00:02   14107.6      0.00       0.0    1343.0                          
    0:00:02   14107.6      0.00       0.0    1343.0                          
    0:00:02   14107.6      0.00       0.0    1343.0                          
    0:00:02   14107.6      0.00       0.0    1343.0                          
    0:00:02   13616.7      0.00       0.0    1279.7                          
    0:00:02   13616.7      0.00       0.0    1279.7                          
    0:00:02   13616.7      0.00       0.0    1279.7                          
    0:00:02   13616.7      0.00       0.0    1279.7                          
    0:00:02   13616.7      0.00       0.0    1279.7                          
    0:00:03   13715.8      0.00       0.0    1003.0                          
    0:00:03   13855.6      0.00       0.0     840.3                          
    0:00:03   13943.4      0.00       0.0     773.8                          
    0:00:03   14027.4      0.00       0.0     714.3                          
    0:00:03   14045.2      0.00       0.0     704.4                          
    0:00:03   14120.3      0.00       0.0     668.8                          
    0:00:03   14188.3      0.00       0.0     635.9                          
    0:00:03   14261.1      0.00       0.0     603.0                          
    0:00:03   14326.8      0.00       0.0     572.2                          
    0:00:03   14393.0      0.00       0.0     542.4                          
    0:00:03   14452.1      0.00       0.0     514.7                          
    0:00:03   14518.3      0.00       0.0     484.9                          
    0:00:04   14571.3      0.00       0.0     461.3                          
    0:00:04   14617.8      0.00       0.0     440.8                          
    0:00:04   14657.6      0.00       0.0     423.4                          
    0:00:04   14704.1      0.00       0.0     402.8                          
    0:00:04   14730.9      0.00       0.0     391.6                          
    0:00:04   14730.9      0.00       0.0     391.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   14730.9      0.00       0.0     391.6                          
    0:00:04   14730.9      0.00       0.0     391.6                          
    0:00:04   14730.9      0.00       0.0     391.6                          
    0:00:04   14730.9      0.00       0.0     391.6                          
    0:00:04   14730.9      0.00       0.0     391.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   14730.9      0.00       0.0     391.6                          
    0:00:04   14880.1      0.00       0.0     347.8 net9227                  
    0:00:04   15036.8      0.00       0.0     318.1 net8968                  
    0:00:04   15092.2      0.00       0.0     296.2 net8897                  
    0:00:04   15200.2      0.00       0.0     295.8 net8837                  
    0:00:04   15230.7      0.00       0.0     295.7                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   15230.7      0.00       0.0     295.7                          
    0:00:04   15230.7      0.00       0.0     295.7                          
    0:00:04   15111.5      0.00       0.0     295.7                          
    0:00:04   15035.4      0.00       0.0     295.7                          
    0:00:04   15012.9      0.00       0.0     295.7                          
    0:00:04   15003.1      0.00       0.0     295.7                          
    0:00:04   14990.8      0.00       0.0     295.7                          
    0:00:04   14982.4      0.00       0.0     295.7                          
    0:00:04   14975.4      0.00       0.0     295.7                          
    0:00:04   14968.3      0.00       0.0     295.7                          
    0:00:04   14961.3      0.00       0.0     295.7                          
    0:00:04   14954.2      0.00       0.0     295.7                          
    0:00:04   14948.6      0.00       0.0     295.7                          
    0:00:04   14941.6      0.00       0.0     295.7                          
    0:00:04   14934.5      0.00       0.0     295.7                          
    0:00:04   14930.3      0.00       0.0     295.7                          
    0:00:04   14926.1      0.00       0.0     295.7                          
    0:00:04   14921.9      0.00       0.0     295.7                          
    0:00:04   14917.6      0.00       0.0     295.7                          
    0:00:04   14912.0      0.00       0.0     295.7                          
    0:00:04   14906.4      0.00       0.0     295.7                          
    0:00:04   14902.2      0.00       0.0     295.7                          
    0:00:04   14899.3      0.00       0.0     295.7                          
    0:00:04   14896.5      0.00       0.0     295.7                          
    0:00:04   14893.7      0.00       0.0     295.7                          
    0:00:04   14890.9      0.00       0.0     295.7                          
    0:00:04   14888.1      0.00       0.0     295.7                          
    0:00:05   14885.3      0.00       0.0     295.7                          
    0:00:05   14882.4      0.00       0.0     295.7                          
    0:00:05   14879.6      0.00       0.0     295.7                          
    0:00:05   14876.8      0.00       0.0     295.7                          
    0:00:05   14874.0      0.00       0.0     295.7                          
    0:00:05   14871.2      0.00       0.0     295.7                          
    0:00:05   14868.4      0.00       0.0     295.7                          
    0:00:05   14865.5      0.00       0.0     295.7                          
    0:00:05   14862.7      0.00       0.0     295.7                          
    0:00:05   14859.9      0.00       0.0     295.7                          
    0:00:05   14857.1      0.00       0.0     295.7                          
    0:00:05   14854.3      0.00       0.0     295.7                          
    0:00:05   14851.5      0.00       0.0     295.7                          
    0:00:05   14848.7      0.00       0.0     295.7                          
    0:00:05   14845.8      0.00       0.0     295.7                          
    0:00:05   14843.0      0.00       0.0     295.7                          
    0:00:05   14840.2      0.00       0.0     295.7                          
    0:00:05   14837.4      0.00       0.0     295.7                          
    0:00:05   14834.6      0.00       0.0     295.7                          
    0:00:05   14831.8      0.00       0.0     295.7                          
    0:00:05   14831.8      0.00       0.0     295.7                          
    0:00:05   14831.8      0.00       0.0     295.7                          
    0:00:05   14759.0      0.00       0.0     295.7                          
    0:00:05   14759.0      0.00       0.0     295.7                          
    0:00:05   14759.0      0.00       0.0     295.7                          
    0:00:05   14759.0      0.00       0.0     295.7                          
    0:00:05   14759.0      0.00       0.0     295.7                          
    0:00:05   14759.0      0.00       0.0     295.7                          
Loading db file '/usr/local2/cadence/NCSU/SRC/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
compile -incremental_mapping -map_effort medium
Information: Building the design 'FPAddSub'. (HDL-193)
Warning: Cannot find the design 'FPAddSub' in the library 'WORK'. (LBR-1)
Information: Building the design 'FPMult'. (HDL-193)
Warning: Cannot find the design 'FPMult' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'FPAddSub' in 'matmul_4x4_systolic'. (LINK-5)
Warning: Unable to resolve reference 'FPMult' in 'matmul_4x4_systolic'. (LINK-5)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3592                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 1083                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 528                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 544 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
Information: Building the design 'FPAddSub'. (HDL-193)
Warning: Cannot find the design 'FPAddSub' in the library 'WORK'. (LBR-1)
Information: Building the design 'FPMult'. (HDL-193)
Warning: Cannot find the design 'FPMult' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'FPAddSub' in 'matmul_4x4_systolic'. (LINK-5)
Warning: Unable to resolve reference 'FPMult' in 'matmul_4x4_systolic'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'matmul_4x4_systolic' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   14759.0      0.00       0.0     295.7                          
    0:00:01   14759.0      0.00       0.0     295.7                          
    0:00:01   14759.0      0.00       0.0     295.7                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   14759.0      0.00       0.0     295.7                          
    0:00:01   14768.4      0.00       0.0     295.6                          
Loading db file '/usr/local2/cadence/NCSU/SRC/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
Warning: Design 'matmul_4x4_systolic' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     V-2023.12-SP5-1
Date:        Thu Jun 19 03:56:06 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Nets                                                               16
    Multiply driven net with constant driver (LINT-54)             16

Tristate                                                          528
    A tristate bus has a non tri-state driver (LINT-34)           528
--------------------------------------------------------------------------------

Warning: In design 'matmul_4x4_systolic', three-state bus 'n1707' has non three-state driver 'U2554/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1706' has non three-state driver 'U2553/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1705' has non three-state driver 'U2552/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1704' has non three-state driver 'U2551/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1703' has non three-state driver 'U2550/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1702' has non three-state driver 'U2549/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1701' has non three-state driver 'U2548/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1700' has non three-state driver 'U2547/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1699' has non three-state driver 'U2546/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1698' has non three-state driver 'U2545/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1697' has non three-state driver 'U2544/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1696' has non three-state driver 'U2543/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1695' has non three-state driver 'U2542/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1694' has non three-state driver 'U2541/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1693' has non three-state driver 'U2540/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'n1692' has non three-state driver 'U2539/**logic_0**'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe01/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe02/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe03/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe10/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe11/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe12/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe13/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe20/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe21/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe22/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe23/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe30/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe31/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe32/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe33/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/a_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/a_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/a_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/a_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/a_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/a_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/a_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/a_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/a_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/a_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/a_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/a_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/a_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/a_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/a_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/a_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/b_flop[7]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/b_flop_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/b_flop[6]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/b_flop_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/b_flop[5]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/b_flop_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/b_flop[4]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/b_flop_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/b_flop[3]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/b_flop_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/b_flop[2]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/b_flop_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/b_flop[1]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/b_flop_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/b_flop[0]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/b_flop_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/mult_result[7]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/mult_result_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/mult_result[6]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/mult_result_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/mult_result[5]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/mult_result_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/mult_result[4]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/mult_result_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/mult_result[3]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/mult_result_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/mult_result[2]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/mult_result_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/mult_result[1]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/mult_result_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'u_systolic_pe_matrix/pe00/u_mac/mult_result[0]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/mult_result_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC33[0]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC33[1]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC33[2]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC33[3]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC33[4]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC33[5]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC33[6]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC33[7]' has non three-state driver 'u_systolic_pe_matrix/pe33/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC32[0]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC32[1]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC32[2]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC32[3]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC32[4]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC32[5]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC32[6]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC32[7]' has non three-state driver 'u_systolic_pe_matrix/pe32/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC31[0]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC31[1]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC31[2]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC31[3]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC31[4]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC31[5]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC31[6]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC31[7]' has non three-state driver 'u_systolic_pe_matrix/pe31/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC30[0]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC30[1]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC30[2]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC30[3]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC30[4]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC30[5]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC30[6]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC30[7]' has non three-state driver 'u_systolic_pe_matrix/pe30/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC23[0]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC23[1]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC23[2]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC23[3]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC23[4]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC23[5]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC23[6]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC23[7]' has non three-state driver 'u_systolic_pe_matrix/pe23/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC22[0]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC22[1]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC22[2]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC22[3]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC22[4]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC22[5]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC22[6]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC22[7]' has non three-state driver 'u_systolic_pe_matrix/pe22/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC21[0]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC21[1]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC21[2]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC21[3]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC21[4]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC21[5]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC21[6]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC21[7]' has non three-state driver 'u_systolic_pe_matrix/pe21/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC20[0]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC20[1]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC20[2]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC20[3]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC20[4]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC20[5]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC20[6]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC20[7]' has non three-state driver 'u_systolic_pe_matrix/pe20/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC13[0]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC13[1]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC13[2]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC13[3]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC13[4]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC13[5]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC13[6]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC13[7]' has non three-state driver 'u_systolic_pe_matrix/pe13/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC12[0]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC12[1]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC12[2]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC12[3]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC12[4]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC12[5]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC12[6]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC12[7]' has non three-state driver 'u_systolic_pe_matrix/pe12/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC11[0]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC11[1]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC11[2]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC11[3]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC11[4]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC11[5]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC11[6]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC11[7]' has non three-state driver 'u_systolic_pe_matrix/pe11/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC10[0]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC10[1]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC10[2]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC10[3]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC10[4]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC10[5]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC10[6]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC10[7]' has non three-state driver 'u_systolic_pe_matrix/pe10/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC03[0]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC03[1]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC03[2]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC03[3]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC03[4]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC03[5]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC03[6]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC03[7]' has non three-state driver 'u_systolic_pe_matrix/pe03/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC02[0]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC02[1]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC02[2]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC02[3]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC02[4]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC02[5]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC02[6]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC02[7]' has non three-state driver 'u_systolic_pe_matrix/pe02/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC01[0]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC01[1]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC01[2]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC01[3]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC01[4]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC01[5]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC01[6]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC01[7]' has non three-state driver 'u_systolic_pe_matrix/pe01/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC00[0]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/out_reg[0]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC00[1]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/out_reg[1]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC00[2]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/out_reg[2]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC00[3]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/out_reg[3]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC00[4]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/out_reg[4]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC00[5]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/out_reg[5]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC00[6]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/out_reg[6]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', three-state bus 'matrixC00[7]' has non three-state driver 'u_systolic_pe_matrix/pe00/u_mac/out_reg[7]/Q'. (LINT-34)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1707' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1706' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1705' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1704' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1703' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1702' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1701' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1700' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1699' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1698' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1697' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1696' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1695' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1694' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1693' is driven by constant 0. (LINT-54)
Warning: In design 'matmul_4x4_systolic', multiply-driven net 'n1692' is driven by constant 0. (LINT-54)
1
report_constraint -all_violators
Warning: Design 'matmul_4x4_systolic' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : matmul_4x4_systolic
Version: V-2023.12-SP5-1
Date   : Thu Jun 19 03:56:06 2025
****************************************


   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   n948                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n951                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n952                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n953                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n954                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n955                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n956                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n957                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n958                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n959                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n960                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n961                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n962                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n963                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n964                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n965                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n966                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n967                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n968                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n969                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n970                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n971                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n972                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n973                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n974                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n977                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n978                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n979                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n980                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n981                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n982                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n983                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n984                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n985                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n986                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n987                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n988                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n989                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n990                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n991                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n992                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n993                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n994                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n995                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n996                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n997                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n998                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n999                         0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1000                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1002                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1003                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1004                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1005                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1006                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1007                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1009                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1010                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1011                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1012                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1013                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1014                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1015                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1017                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1025                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1026                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1028                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1036                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1038                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1041                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1043                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1045                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1047                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1049                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1051                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1053                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1055                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1057                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1059                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1061                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1064                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1066                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1068                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1070                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1072                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1074                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1076                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1078                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1080                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1096                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1113                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1123                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1127                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1128                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1130                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1131                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1133                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1135                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1137                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1139                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1141                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1143                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1145                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1147                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1149                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1151                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1153                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1155                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1157                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1159                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1161                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1163                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1165                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1167                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1169                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1171                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1173                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1175                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1177                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1179                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1181                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1183                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1185                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1187                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1189                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1191                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1193                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1195                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1196                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1199                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1200                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1201                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1202                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1203                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1204                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1205                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1206                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1207                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1208                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1209                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1210                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1211                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1212                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1213                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1214                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1215                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1216                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1217                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1219                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1221                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1223                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1225                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1227                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1229                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1231                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1233                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1235                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1237                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1239                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1241                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1243                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1245                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1247                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1249                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1251                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1253                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1255                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1257                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1259                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1261                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1263                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1265                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1267                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1269                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1271                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1273                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1275                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1277                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1279                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1281                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1283                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1285                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1287                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1289                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1291                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1293                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1295                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1297                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1299                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1301                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1303                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1305                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1307                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1309                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1311                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1313                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1315                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1317                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1319                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1321                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1323                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1325                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1327                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1329                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1331                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1333                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1335                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1337                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1339                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1341                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1343                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1345                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1347                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1349                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1351                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1353                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1355                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1357                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1359                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1361                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1363                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1365                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1367                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1369                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1371                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1373                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1375                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1377                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1379                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1381                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1383                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1385                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1387                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1389                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1391                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1393                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1395                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1397                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1399                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1401                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1403                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1405                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1407                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1409                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1410                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1411                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1413                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1432                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1493                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1494                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1500                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1501                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1507                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1510                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1514                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1515                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1516                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1535                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1536                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1538                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1540                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1547                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1548                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1556                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1561                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1563                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1568                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1569                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1571                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1573                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1580                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1581                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1588                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1593                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1595                        0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n1602                        0.00           0.00           0.00  (VIOLATED: increase significant digits)

   -----------------------------------------------------------------
   Total                      275                -0.42  

1
report_timing -max_paths 1
Warning: Design 'matmul_4x4_systolic' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : matmul_4x4_systolic
Version: V-2023.12-SP5-1
Date   : Thu Jun 19 03:56:06 2025
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: u_output_logic/c_addr_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: c_addr[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_output_logic/c_addr_reg[7]/CLK (DFFPOSX1)             0.00       0.00 r
  u_output_logic/c_addr_reg[7]/Q (DFFPOSX1)               0.13       0.13 f
  c_addr[7] (out)                                         0.00       0.13 f
  data arrival time                                                  0.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
report_clocks
Warning: Design 'matmul_4x4_systolic' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : clocks
Design : matmul_4x4_systolic
Version: V-2023.12-SP5-1
Date   : Thu Jun 19 03:56:06 2025
****************************************

No clocks in this design.

1
report_port clk
Warning: Design 'matmul_4x4_systolic' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : port
Design : matmul_4x4_systolic
Version: V-2023.12-SP5-1
Date   : Thu Jun 19 03:56:06 2025
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000   --       0.24   --         

1
#set filename [format "%s%s"  $my_toplevel ".vh"]
#write -f verilog -output $filename
#set filename [format "%s%s"  $my_toplevel ".sdc"]
#write_sdc $filename
#set filename [format "%s%s"  $my_toplevel ".db"]
#write -f db -hier -output $filename -xg_force_db
redirect timing.rep { report_timing }
redirect cell.rep { report_cell }
redirect power.rep { report_power }
redirect area.rep { report_area }
quit

Memory usage for this session 133 Mbytes.
Memory usage for this session including child processes 133 Mbytes.
CPU usage for this session 7 seconds ( 0.00 hours ).
Elapsed time for this session 12 seconds ( 0.00 hours ).

Thank you...
