(pcb element with pads on both sides
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "pcb-rnd")
    (host_version "<version>")
  )
  (resolution mm 1000000)
  (structure
    (layer "3__top_copper"
      (type signal)
    )
    (layer "5__Intern"
      (type signal)
    )
    (layer "7__Intern"
      (type signal)
    )
    (layer "10__bottom_copper"
      (type signal)
    )
    (boundary
      (rect pcb 0.0 0.0 12.700000 12.700000)
    )
    (via via_685800_381000)
    (rule
      (width 0.2032)
      (clear 0.2032)
      (clear 0.2032 (type wire_area))
      (clear 0.2032 (type via_smd via_pin))
      (clear 0.2032 (type smd_smd))
      (clear 0.2032 (type default_smd))
    )
  )
  (placement
    (component 5
      (place "E1" 4.445000 8.890000 front 0 (PN 0))
    )
  )
  (library
    (image 5
      (pin Pstk_shape_7 "1" 0.952500 0.000000)
      (pin Pstk_shape_8 "2" 2.540000 -1.587500)
    )
    (padstack Pstk_shape_7
      (shape
        (polygon "3__top_copper" 0
        -1.079500 -0.127000 -1.079500 0.127000 1.079500 0.127000
        1.079500 -0.127000
        )
      )
      (attach off)
    )
    (padstack Pstk_shape_8
      (shape
        (polygon "10__bottom_copper" 0
        -0.127000 1.079500 0.127000 1.079500 0.127000 -1.079500
        -0.127000 -1.079500
        )
      )
      (attach off)
    )
  )
  (network
    (class geda_default
      (circuit
        (use_via via_685800_381000)
      )
      (rule (width 0.203200))
    )
  )
    (wiring

    )
)
