---
layout: default
title: 5.3 ã‚¯ãƒ­ãƒƒã‚¯ã¨ã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨­è¨ˆï¼ˆSTAå…¥é–€ï¼‰
---

---

# 5.3 ã‚¯ãƒ­ãƒƒã‚¯ã¨ã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨­è¨ˆï¼ˆSTAå…¥é–€ï¼‰  
**5.3 Clock and Timing Design (Introduction to STA)**

SoCè¨­è¨ˆã«ãŠã„ã¦ã¯ã€è¤‡æ•°ã®ãƒ•ãƒªãƒƒãƒ—ãƒ•ãƒ­ãƒƒãƒ—ãŒåŒæœŸã—ã¦å‹•ä½œã™ã‚‹ãŸã‚ã€  
**ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆã¨ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ•´åˆæ€§ã®ç¢ºä¿ï¼ˆTiming Closureï¼‰**ãŒéå¸¸ã«é‡è¦ã§ã™ã€‚

> Clock design and timing closure are crucial in SoC design,  
> where multiple flip-flops operate in synchronization.

---

## ğŸ•°ï¸ ãªãœã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨­è¨ˆãŒé‡è¦ã‹ï¼Ÿ  
**ğŸ•°ï¸ Why Is Timing Design Important?**

### â–¶ æ™‚é–“è»¸ã§ã®ä¿¡å·æ•´åˆæ€§ï¼ˆMermaidå½¢å¼ï¼‰ï½œSignal Alignment on Time Axis

```mermaid
flowchart TD
    CLK[ğŸ•’ Clock Signal] --> FF1[â¸ï¸ Flip-Flop 1]
    FF1 --> LOGIC[âš™ï¸ Logic Path]
    LOGIC --> FF2[â¸ï¸ Flip-Flop 2]
    FF2 --> NOTE[âš ï¸ Setup violation causes malfunction]
```

- é…å»¶ãŒå¤§ãã™ãã‚‹ã¨ã€Œã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—é•åã€
- æ—©ã™ãã‚‹ã¨ã€Œãƒ›ãƒ¼ãƒ«ãƒ‰é•åã€ã«ãªã‚‹

---

## ğŸ§­ STAï¼ˆStatic Timing Analysisï¼‰ã¨ã¯ï¼Ÿ  
**ğŸ§­ What Is STA?**

### â–¶ å®šç¾©ï½œDefinition

- **å…¨ã¦ã®ã‚¯ãƒ­ãƒƒã‚¯é§†å‹•çµŒè·¯ã«ã¤ã„ã¦ã€é™çš„ã«ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã‚’æ¤œè¨¼ã™ã‚‹æ‰‹æ³•**
- å„ä¿¡å·ãŒã‚¿ã‚¤ãƒŸãƒ³ã‚°åˆ¶ç´„ã‚’æº€ãŸã™ã‹ã‚’è©•ä¾¡

> A static analysis method that checks if all clock-driven paths  
> meet their timing constraints without simulation.

### â–¶ ãªãœã€Œé™çš„ã€ï¼Ÿï½œWhy "Static"?

- æœ€æ‚ªé…å»¶ï¼ˆWorst-case delayï¼‰ã‚’ç¶²ç¾…çš„ã«è©•ä¾¡
- ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ä¸è¦ã§é«˜é€Ÿã‹ã¤ç¶²ç¾…çš„

---

## ğŸ“ åŸºæœ¬ç”¨èªï½œKey Terminology

| ç”¨èª / Term        | æ„å‘³ / Meaning |
|--------------------|----------------|
| ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—æ™‚é–“    | ã‚¯ãƒ­ãƒƒã‚¯å‰ã«ãƒ‡ãƒ¼ã‚¿ãŒå®‰å®šã™ã¹ãæœ€å°æ™‚é–“ |
| ãƒ›ãƒ¼ãƒ«ãƒ‰æ™‚é–“        | ã‚¯ãƒ­ãƒƒã‚¯å¾Œã«ãƒ‡ãƒ¼ã‚¿ãŒä¿æŒã•ã‚Œã‚‹ã¹ãæœ€å°æ™‚é–“ |
| ã‚¹ãƒ©ãƒƒã‚¯ï¼ˆSlackï¼‰  | è¨±å®¹é…å»¶ã¨å®Ÿé…å»¶ã®å·®ï¼ˆä½™è£•ï¼‰ |
| ã‚¯ãƒ­ãƒƒã‚¯ã‚¹ã‚­ãƒ¥ãƒ¼    | ã‚¯ãƒ­ãƒƒã‚¯ä¿¡å·ã®åˆ°é”æ™‚é–“å·® |

---

## ğŸ§° ã‚¿ã‚¤ãƒŸãƒ³ã‚°å¯¾ç­–ä¾‹ï½œTiming Design Techniques

| èª²é¡Œ / Problem       | å¯¾ç­– / Mitigation |
|----------------------|-------------------|
| ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—é•å     | ã‚»ãƒ«é…å»¶ã®æœ€é©åŒ–ï¼é«˜é€Ÿã‚»ãƒ«ã«ç½®æ›ï¼ãƒ‘ã‚¤ãƒ—ãƒ©ã‚¤ãƒ³è¿½åŠ  |
| ãƒ›ãƒ¼ãƒ«ãƒ‰é•å         | ã‚¤ãƒ³ãƒãƒ¼ã‚¿è¿½åŠ ï¼é…ç·šé…å»¶ã®èª¿æ•´ |
| ã‚¯ãƒ­ãƒƒã‚¯ã‚¹ã‚­ãƒ¥ãƒ¼     | ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼åˆæˆï¼ˆCTSï¼‰ã§ã®ã‚¹ã‚­ãƒ¥ãƒ¼å‡ç­‰åŒ– |

---

## ğŸ“ æ•™è‚²æ¼”ç¿’ä¾‹ï½œEducational Exercises

| æ¼”ç¿’å†…å®¹ / Exercise | å­¦ç¿’ç›®çš„ / Goal |
|---------------------|------------------|
| STAãƒ¬ãƒãƒ¼ãƒˆè§£æ     | é•åæ¤œå‡ºã¨ã‚¹ãƒ©ãƒƒã‚¯ç†è§£ |
| ã‚¯ãƒ­ãƒƒã‚¯çµŒè·¯è¦³å¯Ÿ     | CTSå¾Œã®åˆ†é…çµŒè·¯ã¨é…å»¶ã®å¯è¦–åŒ– |
| ã‚¹ãƒ©ãƒƒã‚¯èª¿æ•´å®Ÿé¨“     | ã‚»ãƒ«å¤‰æ›´ã«ã‚ˆã‚‹é…å»¶å¤‰å‹•ã®ç†è§£ |

---

## ğŸš¦ OpenSTAã®æ´»ç”¨ï½œUsing OpenSTA

- `OpenSTA` ã«ã‚ˆã‚Šã€sky130ç­‰ã®è¨­è¨ˆã«å¯¾ã—ã¦STAæ¤œè¨¼ãŒå¯èƒ½
- `.lib`ï¼ˆã‚»ãƒ«é…å»¶æƒ…å ±ï¼‰ã€`.sdc`ï¼ˆåˆ¶ç´„æ¡ä»¶ï¼‰ã‚’ç”¨ã„ã‚‹

```bash
read_liberty sky130.lib
read_verilog netlist.v
read_sdc constraints.sdc
report_checks
```

> A powerful open-source STA tool that verifies setup/hold constraints  
> in standard-cell-based designs using liberty and SDC files.

---

## ğŸ“˜ ã¾ã¨ã‚ã¨æ¬¡ç¯€ã¸ã®å°å…¥  
**ğŸ“˜ Summary & Next Section**

STAã¯ã€**ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ•´åˆæ€§ã¨é«˜ä¿¡é ¼æ€§è¨­è¨ˆã®è¦**ã§ã™ã€‚  
æ¬¡ç¯€ã§ã¯ã€é›»æºã€ãƒªã‚»ãƒƒãƒˆã€I/Oã¨ã„ã£ãŸ**å›è·¯ã®åŸºç›¤ã‚¤ãƒ³ãƒ•ãƒ©**ã®è¨­è¨ˆæ–¹æ³•ã‚’å­¦ã³ã¾ã™ã€‚

ğŸ‘‰ [**5.4 é›»æºãƒ»ãƒªã‚»ãƒƒãƒˆãƒ»I/Oè¨­è¨ˆã®åŸºç¤ï½œPower, Reset, and I/O Design**](5.4_power_io_design.md)

---

[â† æˆ»ã‚‹ / Back to Chapter 5: SoC Design Flow Top](./README.md)
