INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_uart/learn_uart.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_uart/learn_uart.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_uart/learn_uart.srcs/sim_1/new/tb_uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_rx
