ARM SB0057
"DMBdWR Fre PodWR DpAddrdR PodRR Fre"
Cycle=Fre PodWR DpAddrdR PodRR Fre DMBdWR
Relax=[Fre,DMBdWR,Fre]
Safe=PodWR PodRR DpAddrdR
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=DMBdWR Fre PodWR DpAddrdR PodRR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0           | P1              ;
 MOV R0,#1    | MOV R0,#1       ;
 STR R0,[%x0] | STR R0,[%y1]    ;
 DMB          | LDR R1,[%z1]    ;
 LDR R1,[%y0] | EOR R2,R1,R1    ;
              | LDR R3,[R2,%a1] ;
              | LDR R4,[%x1]    ;
exists
(0:R1=0 /\ 1:R4=0)
