
licz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004afc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08004c8c  08004c8c  00014c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d80  08004d80  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004d80  08004d80  00014d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d88  08004d88  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d88  08004d88  00014d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d8c  08004d8c  00014d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004d90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000070  08004e00  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08004e00  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132ad  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000027a1  00000000  00000000  0003334d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001080  00000000  00000000  00035af0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f28  00000000  00000000  00036b70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028ad6  00000000  00000000  00037a98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000eb5c  00000000  00000000  0006056e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f696c  00000000  00000000  0006f0ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00165a36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ae8  00000000  00000000  00165ab4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c74 	.word	0x08004c74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004c74 	.word	0x08004c74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08a      	sub	sp, #40	; 0x28
 8000574:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	2224      	movs	r2, #36	; 0x24
 800057a:	2100      	movs	r1, #0
 800057c:	4618      	mov	r0, r3
 800057e:	f003 fc8d 	bl	8003e9c <memset>

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000582:	4b12      	ldr	r3, [pc, #72]	; (80005cc <MX_DAC1_Init+0x5c>)
 8000584:	4a12      	ldr	r2, [pc, #72]	; (80005d0 <MX_DAC1_Init+0x60>)
 8000586:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000588:	4810      	ldr	r0, [pc, #64]	; (80005cc <MX_DAC1_Init+0x5c>)
 800058a:	f000 fd7c 	bl	8001086 <HAL_DAC_Init>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000594:	f000 f9a9 	bl	80008ea <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000598:	2300      	movs	r3, #0
 800059a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800059c:	2304      	movs	r3, #4
 800059e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80005a0:	2300      	movs	r3, #0
 80005a2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80005a4:	2300      	movs	r3, #0
 80005a6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80005a8:	2300      	movs	r3, #0
 80005aa:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	2210      	movs	r2, #16
 80005b0:	4619      	mov	r1, r3
 80005b2:	4806      	ldr	r0, [pc, #24]	; (80005cc <MX_DAC1_Init+0x5c>)
 80005b4:	f000 fe5f 	bl	8001276 <HAL_DAC_ConfigChannel>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80005be:	f000 f994 	bl	80008ea <Error_Handler>
  }

}
 80005c2:	bf00      	nop
 80005c4:	3728      	adds	r7, #40	; 0x28
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	20000098 	.word	0x20000098
 80005d0:	40007400 	.word	0x40007400

080005d4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08a      	sub	sp, #40	; 0x28
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005dc:	f107 0314 	add.w	r3, r7, #20
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a19      	ldr	r2, [pc, #100]	; (8000658 <HAL_DAC_MspInit+0x84>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d12c      	bne.n	8000650 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80005f6:	4b19      	ldr	r3, [pc, #100]	; (800065c <HAL_DAC_MspInit+0x88>)
 80005f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005fa:	4a18      	ldr	r2, [pc, #96]	; (800065c <HAL_DAC_MspInit+0x88>)
 80005fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000600:	6593      	str	r3, [r2, #88]	; 0x58
 8000602:	4b16      	ldr	r3, [pc, #88]	; (800065c <HAL_DAC_MspInit+0x88>)
 8000604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000606:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800060a:	613b      	str	r3, [r7, #16]
 800060c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800060e:	4b13      	ldr	r3, [pc, #76]	; (800065c <HAL_DAC_MspInit+0x88>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000612:	4a12      	ldr	r2, [pc, #72]	; (800065c <HAL_DAC_MspInit+0x88>)
 8000614:	f043 0301 	orr.w	r3, r3, #1
 8000618:	64d3      	str	r3, [r2, #76]	; 0x4c
 800061a:	4b10      	ldr	r3, [pc, #64]	; (800065c <HAL_DAC_MspInit+0x88>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800061e:	f003 0301 	and.w	r3, r3, #1
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000626:	2320      	movs	r3, #32
 8000628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800062a:	2303      	movs	r3, #3
 800062c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062e:	2300      	movs	r3, #0
 8000630:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	4619      	mov	r1, r3
 8000638:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800063c:	f000 ff40 	bl	80014c0 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000640:	2200      	movs	r2, #0
 8000642:	2100      	movs	r1, #0
 8000644:	2036      	movs	r0, #54	; 0x36
 8000646:	f000 fce8 	bl	800101a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800064a:	2036      	movs	r0, #54	; 0x36
 800064c:	f000 fd01 	bl	8001052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000650:	bf00      	nop
 8000652:	3728      	adds	r7, #40	; 0x28
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40007400 	.word	0x40007400
 800065c:	40021000 	.word	0x40021000

08000660 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b08a      	sub	sp, #40	; 0x28
 8000664:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000666:	f107 0314 	add.w	r3, r7, #20
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	605a      	str	r2, [r3, #4]
 8000670:	609a      	str	r2, [r3, #8]
 8000672:	60da      	str	r2, [r3, #12]
 8000674:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000676:	4b20      	ldr	r3, [pc, #128]	; (80006f8 <MX_GPIO_Init+0x98>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800067a:	4a1f      	ldr	r2, [pc, #124]	; (80006f8 <MX_GPIO_Init+0x98>)
 800067c:	f043 0304 	orr.w	r3, r3, #4
 8000680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000682:	4b1d      	ldr	r3, [pc, #116]	; (80006f8 <MX_GPIO_Init+0x98>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000686:	f003 0304 	and.w	r3, r3, #4
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068e:	4b1a      	ldr	r3, [pc, #104]	; (80006f8 <MX_GPIO_Init+0x98>)
 8000690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000692:	4a19      	ldr	r2, [pc, #100]	; (80006f8 <MX_GPIO_Init+0x98>)
 8000694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000698:	64d3      	str	r3, [r2, #76]	; 0x4c
 800069a:	4b17      	ldr	r3, [pc, #92]	; (80006f8 <MX_GPIO_Init+0x98>)
 800069c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800069e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <MX_GPIO_Init+0x98>)
 80006a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006aa:	4a13      	ldr	r2, [pc, #76]	; (80006f8 <MX_GPIO_Init+0x98>)
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <MX_GPIO_Init+0x98>)
 80006b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <MX_GPIO_Init+0x98>)
 80006c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006c2:	4a0d      	ldr	r2, [pc, #52]	; (80006f8 <MX_GPIO_Init+0x98>)
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <MX_GPIO_Init+0x98>)
 80006cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ce:	f003 0302 	and.w	r3, r3, #2
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006dc:	4b07      	ldr	r3, [pc, #28]	; (80006fc <MX_GPIO_Init+0x9c>)
 80006de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4619      	mov	r1, r3
 80006ea:	4805      	ldr	r0, [pc, #20]	; (8000700 <MX_GPIO_Init+0xa0>)
 80006ec:	f000 fee8 	bl	80014c0 <HAL_GPIO_Init>

}
 80006f0:	bf00      	nop
 80006f2:	3728      	adds	r7, #40	; 0x28
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40021000 	.word	0x40021000
 80006fc:	10210000 	.word	0x10210000
 8000700:	48000800 	.word	0x48000800

08000704 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 50);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	b29a      	uxth	r2, r3
 8000714:	2332      	movs	r3, #50	; 0x32
 8000716:	68b9      	ldr	r1, [r7, #8]
 8000718:	4803      	ldr	r0, [pc, #12]	; (8000728 <_write+0x24>)
 800071a:	f002 ff15 	bl	8003548 <HAL_UART_Transmit>
	return len;
 800071e:	687b      	ldr	r3, [r7, #4]
}
 8000720:	4618      	mov	r0, r3
 8000722:	3710      	adds	r7, #16
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200000fc 	.word	0x200000fc

0800072c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	if(htim == &htim6) {
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a13      	ldr	r2, [pc, #76]	; (8000784 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d11e      	bne.n	800077a <HAL_TIM_PeriodElapsedCallback+0x4e>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, dacValue);
 800073c:	4b12      	ldr	r3, [pc, #72]	; (8000788 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	2208      	movs	r2, #8
 8000742:	2110      	movs	r1, #16
 8000744:	4811      	ldr	r0, [pc, #68]	; (800078c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000746:	f000 fd67 	bl	8001218 <HAL_DAC_SetValue>
	  dacValue += 38; //+ 0.5V
 800074a:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	3326      	adds	r3, #38	; 0x26
 8000750:	b29a      	uxth	r2, r3
 8000752:	4b0d      	ldr	r3, [pc, #52]	; (8000788 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000754:	801a      	strh	r2, [r3, #0]
	  if(dacValue == 266) dacValue = 255;
 8000756:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	f5b3 7f85 	cmp.w	r3, #266	; 0x10a
 800075e:	d103      	bne.n	8000768 <HAL_TIM_PeriodElapsedCallback+0x3c>
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000762:	22ff      	movs	r2, #255	; 0xff
 8000764:	801a      	strh	r2, [r3, #0]
	  else if(dacValue == 293) dacValue = 0;
	}
}
 8000766:	e008      	b.n	800077a <HAL_TIM_PeriodElapsedCallback+0x4e>
	  else if(dacValue == 293) dacValue = 0;
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	f240 1225 	movw	r2, #293	; 0x125
 8000770:	4293      	cmp	r3, r2
 8000772:	d102      	bne.n	800077a <HAL_TIM_PeriodElapsedCallback+0x4e>
 8000774:	4b04      	ldr	r3, [pc, #16]	; (8000788 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000776:	2200      	movs	r2, #0
 8000778:	801a      	strh	r2, [r3, #0]
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200000b0 	.word	0x200000b0
 8000788:	200000ac 	.word	0x200000ac
 800078c:	20000098 	.word	0x20000098

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000794:	f000 fac8 	bl	8000d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000798:	f000 f832 	bl	8000800 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800079c:	f7ff ff60 	bl	8000660 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007a0:	f000 fa26 	bl	8000bf0 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 80007a4:	f7ff fee4 	bl	8000570 <MX_DAC1_Init>
  MX_TIM6_Init();
 80007a8:	f000 f9c4 	bl	8000b34 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 80007ac:	2110      	movs	r1, #16
 80007ae:	480f      	ldr	r0, [pc, #60]	; (80007ec <main+0x5c>)
 80007b0:	f000 fc8b 	bl	80010ca <HAL_DAC_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 80007b4:	480e      	ldr	r0, [pc, #56]	; (80007f0 <main+0x60>)
 80007b6:	f002 fb81 	bl	8002ebc <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("DAC %3d -> %3d%%\r\n", dacValue, ((dacValue)*100)/255);
 80007ba:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <main+0x64>)
 80007bc:	881b      	ldrh	r3, [r3, #0]
 80007be:	4619      	mov	r1, r3
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <main+0x64>)
 80007c2:	881b      	ldrh	r3, [r3, #0]
 80007c4:	461a      	mov	r2, r3
 80007c6:	2364      	movs	r3, #100	; 0x64
 80007c8:	fb03 f302 	mul.w	r3, r3, r2
 80007cc:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <main+0x68>)
 80007ce:	fb82 0203 	smull	r0, r2, r2, r3
 80007d2:	441a      	add	r2, r3
 80007d4:	11d2      	asrs	r2, r2, #7
 80007d6:	17db      	asrs	r3, r3, #31
 80007d8:	1ad3      	subs	r3, r2, r3
 80007da:	461a      	mov	r2, r3
 80007dc:	4807      	ldr	r0, [pc, #28]	; (80007fc <main+0x6c>)
 80007de:	f003 fb65 	bl	8003eac <iprintf>
	  HAL_Delay(2000);
 80007e2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80007e6:	f000 fb1b 	bl	8000e20 <HAL_Delay>
	  printf("DAC %3d -> %3d%%\r\n", dacValue, ((dacValue)*100)/255);
 80007ea:	e7e6      	b.n	80007ba <main+0x2a>
 80007ec:	20000098 	.word	0x20000098
 80007f0:	200000b0 	.word	0x200000b0
 80007f4:	200000ac 	.word	0x200000ac
 80007f8:	80808081 	.word	0x80808081
 80007fc:	08004c8c 	.word	0x08004c8c

08000800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b0b8      	sub	sp, #224	; 0xe0
 8000804:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000806:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800080a:	2244      	movs	r2, #68	; 0x44
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f003 fb44 	bl	8003e9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000814:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]
 8000820:	60da      	str	r2, [r3, #12]
 8000822:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000824:	463b      	mov	r3, r7
 8000826:	2288      	movs	r2, #136	; 0x88
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f003 fb36 	bl	8003e9c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000830:	2302      	movs	r3, #2
 8000832:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000836:	f44f 7380 	mov.w	r3, #256	; 0x100
 800083a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800083e:	2310      	movs	r3, #16
 8000840:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000844:	2302      	movs	r3, #2
 8000846:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800084a:	2302      	movs	r3, #2
 800084c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000850:	2301      	movs	r3, #1
 8000852:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000856:	230a      	movs	r3, #10
 8000858:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800085c:	2307      	movs	r3, #7
 800085e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000862:	2302      	movs	r3, #2
 8000864:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000868:	2302      	movs	r3, #2
 800086a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800086e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000872:	4618      	mov	r0, r3
 8000874:	f001 f830 	bl	80018d8 <HAL_RCC_OscConfig>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800087e:	f000 f834 	bl	80008ea <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000882:	230f      	movs	r3, #15
 8000884:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000888:	2303      	movs	r3, #3
 800088a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088e:	2300      	movs	r3, #0
 8000890:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000894:	2300      	movs	r3, #0
 8000896:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008a0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80008a4:	2104      	movs	r1, #4
 80008a6:	4618      	mov	r0, r3
 80008a8:	f001 fbfc 	bl	80020a4 <HAL_RCC_ClockConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80008b2:	f000 f81a 	bl	80008ea <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008b6:	2302      	movs	r3, #2
 80008b8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008ba:	2300      	movs	r3, #0
 80008bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008be:	463b      	mov	r3, r7
 80008c0:	4618      	mov	r0, r3
 80008c2:	f001 fdf3 	bl	80024ac <HAL_RCCEx_PeriphCLKConfig>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80008cc:	f000 f80d 	bl	80008ea <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008d0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008d4:	f000 ffaa 	bl	800182c <HAL_PWREx_ControlVoltageScaling>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80008de:	f000 f804 	bl	80008ea <Error_Handler>
  }
}
 80008e2:	bf00      	nop
 80008e4:	37e0      	adds	r7, #224	; 0xe0
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008ee:	bf00      	nop
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008fe:	4b0f      	ldr	r3, [pc, #60]	; (800093c <HAL_MspInit+0x44>)
 8000900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000902:	4a0e      	ldr	r2, [pc, #56]	; (800093c <HAL_MspInit+0x44>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	6613      	str	r3, [r2, #96]	; 0x60
 800090a:	4b0c      	ldr	r3, [pc, #48]	; (800093c <HAL_MspInit+0x44>)
 800090c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000916:	4b09      	ldr	r3, [pc, #36]	; (800093c <HAL_MspInit+0x44>)
 8000918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800091a:	4a08      	ldr	r2, [pc, #32]	; (800093c <HAL_MspInit+0x44>)
 800091c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000920:	6593      	str	r3, [r2, #88]	; 0x58
 8000922:	4b06      	ldr	r3, [pc, #24]	; (800093c <HAL_MspInit+0x44>)
 8000924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800092e:	bf00      	nop
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	40021000 	.word	0x40021000

08000940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr

0800094e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800094e:	b480      	push	{r7}
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000952:	e7fe      	b.n	8000952 <HardFault_Handler+0x4>

08000954 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <MemManage_Handler+0x4>

0800095a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800095a:	b480      	push	{r7}
 800095c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800095e:	e7fe      	b.n	800095e <BusFault_Handler+0x4>

08000960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000964:	e7fe      	b.n	8000964 <UsageFault_Handler+0x4>

08000966 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000966:	b480      	push	{r7}
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000994:	f000 fa24 	bl	8000de0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	bd80      	pop	{r7, pc}

0800099c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009a0:	4803      	ldr	r0, [pc, #12]	; (80009b0 <TIM6_DAC_IRQHandler+0x14>)
 80009a2:	f002 fafb 	bl	8002f9c <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 80009a6:	4803      	ldr	r0, [pc, #12]	; (80009b4 <TIM6_DAC_IRQHandler+0x18>)
 80009a8:	f000 fbdc 	bl	8001164 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	200000b0 	.word	0x200000b0
 80009b4:	20000098 	.word	0x20000098

080009b8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c4:	2300      	movs	r3, #0
 80009c6:	617b      	str	r3, [r7, #20]
 80009c8:	e00a      	b.n	80009e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009ca:	f3af 8000 	nop.w
 80009ce:	4601      	mov	r1, r0
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	1c5a      	adds	r2, r3, #1
 80009d4:	60ba      	str	r2, [r7, #8]
 80009d6:	b2ca      	uxtb	r2, r1
 80009d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	3301      	adds	r3, #1
 80009de:	617b      	str	r3, [r7, #20]
 80009e0:	697a      	ldr	r2, [r7, #20]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	dbf0      	blt.n	80009ca <_read+0x12>
	}

return len;
 80009e8:	687b      	ldr	r3, [r7, #4]
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3718      	adds	r7, #24
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80009f2:	b480      	push	{r7}
 80009f4:	b083      	sub	sp, #12
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	6078      	str	r0, [r7, #4]
	return -1;
 80009fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	b083      	sub	sp, #12
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
 8000a12:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a1a:	605a      	str	r2, [r3, #4]
	return 0;
 8000a1c:	2300      	movs	r3, #0
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr

08000a2a <_isatty>:

int _isatty(int file)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	b083      	sub	sp, #12
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
	return 1;
 8000a32:	2301      	movs	r3, #1
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	370c      	adds	r7, #12
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr

08000a40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
	return 0;
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3714      	adds	r7, #20
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
	...

08000a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a64:	4a14      	ldr	r2, [pc, #80]	; (8000ab8 <_sbrk+0x5c>)
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <_sbrk+0x60>)
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <_sbrk+0x64>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d102      	bne.n	8000a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a78:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <_sbrk+0x64>)
 8000a7a:	4a12      	ldr	r2, [pc, #72]	; (8000ac4 <_sbrk+0x68>)
 8000a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a7e:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <_sbrk+0x64>)
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4413      	add	r3, r2
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d207      	bcs.n	8000a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a8c:	f003 f9dc 	bl	8003e48 <__errno>
 8000a90:	4602      	mov	r2, r0
 8000a92:	230c      	movs	r3, #12
 8000a94:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9a:	e009      	b.n	8000ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a9c:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <_sbrk+0x64>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aa2:	4b07      	ldr	r3, [pc, #28]	; (8000ac0 <_sbrk+0x64>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	4a05      	ldr	r2, [pc, #20]	; (8000ac0 <_sbrk+0x64>)
 8000aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aae:	68fb      	ldr	r3, [r7, #12]
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3718      	adds	r7, #24
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20018000 	.word	0x20018000
 8000abc:	00000400 	.word	0x00000400
 8000ac0:	2000008c 	.word	0x2000008c
 8000ac4:	20000188 	.word	0x20000188

08000ac8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000acc:	4b17      	ldr	r3, [pc, #92]	; (8000b2c <SystemInit+0x64>)
 8000ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ad2:	4a16      	ldr	r2, [pc, #88]	; (8000b2c <SystemInit+0x64>)
 8000ad4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ad8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000adc:	4b14      	ldr	r3, [pc, #80]	; (8000b30 <SystemInit+0x68>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a13      	ldr	r2, [pc, #76]	; (8000b30 <SystemInit+0x68>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <SystemInit+0x68>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000aee:	4b10      	ldr	r3, [pc, #64]	; (8000b30 <SystemInit+0x68>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a0f      	ldr	r2, [pc, #60]	; (8000b30 <SystemInit+0x68>)
 8000af4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000af8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000afc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000afe:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <SystemInit+0x68>)
 8000b00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b04:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b06:	4b0a      	ldr	r3, [pc, #40]	; (8000b30 <SystemInit+0x68>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a09      	ldr	r2, [pc, #36]	; (8000b30 <SystemInit+0x68>)
 8000b0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b10:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b12:	4b07      	ldr	r3, [pc, #28]	; (8000b30 <SystemInit+0x68>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b18:	4b04      	ldr	r3, [pc, #16]	; (8000b2c <SystemInit+0x64>)
 8000b1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b1e:	609a      	str	r2, [r3, #8]
#endif
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	e000ed00 	.word	0xe000ed00
 8000b30:	40021000 	.word	0x40021000

08000b34 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 8000b44:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <MX_TIM6_Init+0x68>)
 8000b46:	4a16      	ldr	r2, [pc, #88]	; (8000ba0 <MX_TIM6_Init+0x6c>)
 8000b48:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15999;
 8000b4a:	4b14      	ldr	r3, [pc, #80]	; (8000b9c <MX_TIM6_Init+0x68>)
 8000b4c:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000b50:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b52:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <MX_TIM6_Init+0x68>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8000b58:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <MX_TIM6_Init+0x68>)
 8000b5a:	f241 3287 	movw	r2, #4999	; 0x1387
 8000b5e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b60:	4b0e      	ldr	r3, [pc, #56]	; (8000b9c <MX_TIM6_Init+0x68>)
 8000b62:	2280      	movs	r2, #128	; 0x80
 8000b64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000b66:	480d      	ldr	r0, [pc, #52]	; (8000b9c <MX_TIM6_Init+0x68>)
 8000b68:	f002 f950 	bl	8002e0c <HAL_TIM_Base_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000b72:	f7ff feba 	bl	80008ea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b76:	2320      	movs	r3, #32
 8000b78:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	4619      	mov	r1, r3
 8000b82:	4806      	ldr	r0, [pc, #24]	; (8000b9c <MX_TIM6_Init+0x68>)
 8000b84:	f002 fbec 	bl	8003360 <HAL_TIMEx_MasterConfigSynchronization>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8000b8e:	f7ff feac 	bl	80008ea <Error_Handler>
  }

}
 8000b92:	bf00      	nop
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	200000b0 	.word	0x200000b0
 8000ba0:	40001000 	.word	0x40001000

08000ba4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a0d      	ldr	r2, [pc, #52]	; (8000be8 <HAL_TIM_Base_MspInit+0x44>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d113      	bne.n	8000bde <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000bb6:	4b0d      	ldr	r3, [pc, #52]	; (8000bec <HAL_TIM_Base_MspInit+0x48>)
 8000bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bba:	4a0c      	ldr	r2, [pc, #48]	; (8000bec <HAL_TIM_Base_MspInit+0x48>)
 8000bbc:	f043 0310 	orr.w	r3, r3, #16
 8000bc0:	6593      	str	r3, [r2, #88]	; 0x58
 8000bc2:	4b0a      	ldr	r3, [pc, #40]	; (8000bec <HAL_TIM_Base_MspInit+0x48>)
 8000bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bc6:	f003 0310 	and.w	r3, r3, #16
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2036      	movs	r0, #54	; 0x36
 8000bd4:	f000 fa21 	bl	800101a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bd8:	2036      	movs	r0, #54	; 0x36
 8000bda:	f000 fa3a 	bl	8001052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000bde:	bf00      	nop
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40001000 	.word	0x40001000
 8000bec:	40021000 	.word	0x40021000

08000bf0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000bf6:	4a15      	ldr	r2, [pc, #84]	; (8000c4c <MX_USART2_UART_Init+0x5c>)
 8000bf8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000bfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c02:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c16:	220c      	movs	r2, #12
 8000c18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c20:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c26:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c32:	4805      	ldr	r0, [pc, #20]	; (8000c48 <MX_USART2_UART_Init+0x58>)
 8000c34:	f002 fc3a 	bl	80034ac <HAL_UART_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c3e:	f7ff fe54 	bl	80008ea <Error_Handler>
  }

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	200000fc 	.word	0x200000fc
 8000c4c:	40004400 	.word	0x40004400

08000c50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	; 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a17      	ldr	r2, [pc, #92]	; (8000ccc <HAL_UART_MspInit+0x7c>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d128      	bne.n	8000cc4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c72:	4b17      	ldr	r3, [pc, #92]	; (8000cd0 <HAL_UART_MspInit+0x80>)
 8000c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c76:	4a16      	ldr	r2, [pc, #88]	; (8000cd0 <HAL_UART_MspInit+0x80>)
 8000c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c7c:	6593      	str	r3, [r2, #88]	; 0x58
 8000c7e:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <HAL_UART_MspInit+0x80>)
 8000c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <HAL_UART_MspInit+0x80>)
 8000c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c8e:	4a10      	ldr	r2, [pc, #64]	; (8000cd0 <HAL_UART_MspInit+0x80>)
 8000c90:	f043 0301 	orr.w	r3, r3, #1
 8000c94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c96:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <HAL_UART_MspInit+0x80>)
 8000c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c9a:	f003 0301 	and.w	r3, r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ca2:	230c      	movs	r3, #12
 8000ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cb2:	2307      	movs	r3, #7
 8000cb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb6:	f107 0314 	add.w	r3, r7, #20
 8000cba:	4619      	mov	r1, r3
 8000cbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cc0:	f000 fbfe 	bl	80014c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000cc4:	bf00      	nop
 8000cc6:	3728      	adds	r7, #40	; 0x28
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40004400 	.word	0x40004400
 8000cd0:	40021000 	.word	0x40021000

08000cd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000cd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d0c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cd8:	f7ff fef6 	bl	8000ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000cdc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000cde:	e003      	b.n	8000ce8 <LoopCopyDataInit>

08000ce0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ce2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ce4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000ce6:	3104      	adds	r1, #4

08000ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ce8:	480a      	ldr	r0, [pc, #40]	; (8000d14 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000cea:	4b0b      	ldr	r3, [pc, #44]	; (8000d18 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000cec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000cee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000cf0:	d3f6      	bcc.n	8000ce0 <CopyDataInit>
	ldr	r2, =_sbss
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	; (8000d1c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000cf4:	e002      	b.n	8000cfc <LoopFillZerobss>

08000cf6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000cf6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000cf8:	f842 3b04 	str.w	r3, [r2], #4

08000cfc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000cfc:	4b08      	ldr	r3, [pc, #32]	; (8000d20 <LoopForever+0x16>)
	cmp	r2, r3
 8000cfe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000d00:	d3f9      	bcc.n	8000cf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d02:	f003 f8a7 	bl	8003e54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d06:	f7ff fd43 	bl	8000790 <main>

08000d0a <LoopForever>:

LoopForever:
    b LoopForever
 8000d0a:	e7fe      	b.n	8000d0a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d0c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000d10:	08004d90 	.word	0x08004d90
	ldr	r0, =_sdata
 8000d14:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000d18:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000d1c:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000d20:	20000184 	.word	0x20000184

08000d24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <ADC1_2_IRQHandler>
	...

08000d28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d32:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <HAL_Init+0x3c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a0b      	ldr	r2, [pc, #44]	; (8000d64 <HAL_Init+0x3c>)
 8000d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d3c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d3e:	2003      	movs	r0, #3
 8000d40:	f000 f960 	bl	8001004 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d44:	2000      	movs	r0, #0
 8000d46:	f000 f80f 	bl	8000d68 <HAL_InitTick>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d002      	beq.n	8000d56 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	71fb      	strb	r3, [r7, #7]
 8000d54:	e001      	b.n	8000d5a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d56:	f7ff fdcf 	bl	80008f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40022000 	.word	0x40022000

08000d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d70:	2300      	movs	r3, #0
 8000d72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d74:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <HAL_InitTick+0x6c>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d023      	beq.n	8000dc4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d7c:	4b16      	ldr	r3, [pc, #88]	; (8000dd8 <HAL_InitTick+0x70>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <HAL_InitTick+0x6c>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	4619      	mov	r1, r3
 8000d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 f96b 	bl	800106e <HAL_SYSTICK_Config>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d10f      	bne.n	8000dbe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2b0f      	cmp	r3, #15
 8000da2:	d809      	bhi.n	8000db8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da4:	2200      	movs	r2, #0
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f000 f935 	bl	800101a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000db0:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <HAL_InitTick+0x74>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6013      	str	r3, [r2, #0]
 8000db6:	e007      	b.n	8000dc8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000db8:	2301      	movs	r3, #1
 8000dba:	73fb      	strb	r3, [r7, #15]
 8000dbc:	e004      	b.n	8000dc8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	73fb      	strb	r3, [r7, #15]
 8000dc2:	e001      	b.n	8000dc8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	20000000 	.word	0x20000000
 8000ddc:	20000004 	.word	0x20000004

08000de0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000de4:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <HAL_IncTick+0x20>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <HAL_IncTick+0x24>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4413      	add	r3, r2
 8000df0:	4a04      	ldr	r2, [pc, #16]	; (8000e04 <HAL_IncTick+0x24>)
 8000df2:	6013      	str	r3, [r2, #0]
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000008 	.word	0x20000008
 8000e04:	2000017c 	.word	0x2000017c

08000e08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e0c:	4b03      	ldr	r3, [pc, #12]	; (8000e1c <HAL_GetTick+0x14>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	2000017c 	.word	0x2000017c

08000e20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e28:	f7ff ffee 	bl	8000e08 <HAL_GetTick>
 8000e2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e38:	d005      	beq.n	8000e46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000e3a:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <HAL_Delay+0x40>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	4413      	add	r3, r2
 8000e44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e46:	bf00      	nop
 8000e48:	f7ff ffde 	bl	8000e08 <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d8f7      	bhi.n	8000e48 <HAL_Delay+0x28>
  {
  }
}
 8000e58:	bf00      	nop
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000008 	.word	0x20000008

08000e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e7a:	68ba      	ldr	r2, [r7, #8]
 8000e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e80:	4013      	ands	r3, r2
 8000e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e96:	4a04      	ldr	r2, [pc, #16]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	60d3      	str	r3, [r2, #12]
}
 8000e9c:	bf00      	nop
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb0:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	0a1b      	lsrs	r3, r3, #8
 8000eb6:	f003 0307 	and.w	r3, r3, #7
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	db0b      	blt.n	8000ef2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	f003 021f 	and.w	r2, r3, #31
 8000ee0:	4907      	ldr	r1, [pc, #28]	; (8000f00 <__NVIC_EnableIRQ+0x38>)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	095b      	lsrs	r3, r3, #5
 8000ee8:	2001      	movs	r0, #1
 8000eea:	fa00 f202 	lsl.w	r2, r0, r2
 8000eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000e100 	.word	0xe000e100

08000f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	6039      	str	r1, [r7, #0]
 8000f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	db0a      	blt.n	8000f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	490c      	ldr	r1, [pc, #48]	; (8000f50 <__NVIC_SetPriority+0x4c>)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	0112      	lsls	r2, r2, #4
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	440b      	add	r3, r1
 8000f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f2c:	e00a      	b.n	8000f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	4908      	ldr	r1, [pc, #32]	; (8000f54 <__NVIC_SetPriority+0x50>)
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	f003 030f 	and.w	r3, r3, #15
 8000f3a:	3b04      	subs	r3, #4
 8000f3c:	0112      	lsls	r2, r2, #4
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	440b      	add	r3, r1
 8000f42:	761a      	strb	r2, [r3, #24]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000e100 	.word	0xe000e100
 8000f54:	e000ed00 	.word	0xe000ed00

08000f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b089      	sub	sp, #36	; 0x24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	f1c3 0307 	rsb	r3, r3, #7
 8000f72:	2b04      	cmp	r3, #4
 8000f74:	bf28      	it	cs
 8000f76:	2304      	movcs	r3, #4
 8000f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	2b06      	cmp	r3, #6
 8000f80:	d902      	bls.n	8000f88 <NVIC_EncodePriority+0x30>
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3b03      	subs	r3, #3
 8000f86:	e000      	b.n	8000f8a <NVIC_EncodePriority+0x32>
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43da      	mvns	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	43d9      	mvns	r1, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb0:	4313      	orrs	r3, r2
         );
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3724      	adds	r7, #36	; 0x24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd0:	d301      	bcc.n	8000fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e00f      	b.n	8000ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <SysTick_Config+0x40>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fde:	210f      	movs	r1, #15
 8000fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe4:	f7ff ff8e 	bl	8000f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe8:	4b05      	ldr	r3, [pc, #20]	; (8001000 <SysTick_Config+0x40>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fee:	4b04      	ldr	r3, [pc, #16]	; (8001000 <SysTick_Config+0x40>)
 8000ff0:	2207      	movs	r2, #7
 8000ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	e000e010 	.word	0xe000e010

08001004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f7ff ff29 	bl	8000e64 <__NVIC_SetPriorityGrouping>
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b086      	sub	sp, #24
 800101e:	af00      	add	r7, sp, #0
 8001020:	4603      	mov	r3, r0
 8001022:	60b9      	str	r1, [r7, #8]
 8001024:	607a      	str	r2, [r7, #4]
 8001026:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800102c:	f7ff ff3e 	bl	8000eac <__NVIC_GetPriorityGrouping>
 8001030:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	6978      	ldr	r0, [r7, #20]
 8001038:	f7ff ff8e 	bl	8000f58 <NVIC_EncodePriority>
 800103c:	4602      	mov	r2, r0
 800103e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001042:	4611      	mov	r1, r2
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff5d 	bl	8000f04 <__NVIC_SetPriority>
}
 800104a:	bf00      	nop
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	4603      	mov	r3, r0
 800105a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800105c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ff31 	bl	8000ec8 <__NVIC_EnableIRQ>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ffa2 	bl	8000fc0 <SysTick_Config>
 800107c:	4603      	mov	r3, r0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	e014      	b.n	80010c2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	791b      	ldrb	r3, [r3, #4]
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d105      	bne.n	80010ae <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2200      	movs	r2, #0
 80010a6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff fa93 	bl	80005d4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2202      	movs	r2, #2
 80010b2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2201      	movs	r2, #1
 80010be:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
 80010d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	795b      	ldrb	r3, [r3, #5]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d101      	bne.n	80010e0 <HAL_DAC_Start+0x16>
 80010dc:	2302      	movs	r3, #2
 80010de:	e03b      	b.n	8001158 <HAL_DAC_Start+0x8e>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2201      	movs	r2, #1
 80010e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2202      	movs	r2, #2
 80010ea:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	6819      	ldr	r1, [r3, #0]
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	f003 0310 	and.w	r3, r3, #16
 80010f8:	2201      	movs	r2, #1
 80010fa:	409a      	lsls	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	430a      	orrs	r2, r1
 8001102:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d10f      	bne.n	800112a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001114:	2b04      	cmp	r3, #4
 8001116:	d118      	bne.n	800114a <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	685a      	ldr	r2, [r3, #4]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f042 0201 	orr.w	r2, r2, #1
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	e00f      	b.n	800114a <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001134:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001138:	d107      	bne.n	800114a <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f042 0202 	orr.w	r2, r2, #2
 8001148:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2201      	movs	r2, #1
 800114e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800117a:	d120      	bne.n	80011be <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001182:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001186:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800118a:	d118      	bne.n	80011be <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2204      	movs	r2, #4
 8001190:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	691b      	ldr	r3, [r3, #16]
 8001196:	f043 0201 	orr.w	r2, r3, #1
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80011b6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f000 f852 	bl	8001262 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011cc:	d120      	bne.n	8001210 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011dc:	d118      	bne.n	8001210 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2204      	movs	r2, #4
 80011e2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	691b      	ldr	r3, [r3, #16]
 80011e8:	f043 0202 	orr.w	r2, r3, #2
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80011f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001208:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 f94d 	bl	80014aa <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001218:	b480      	push	{r7}
 800121a:	b087      	sub	sp, #28
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d105      	bne.n	8001242 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4413      	add	r3, r2
 800123c:	3308      	adds	r3, #8
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	e004      	b.n	800124c <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001242:	697a      	ldr	r2, [r7, #20]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4413      	add	r3, r2
 8001248:	3314      	adds	r3, #20
 800124a:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	461a      	mov	r2, r3
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	371c      	adds	r7, #28
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b088      	sub	sp, #32
 800127a:	af00      	add	r7, sp, #0
 800127c:	60f8      	str	r0, [r7, #12]
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	795b      	ldrb	r3, [r3, #5]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d101      	bne.n	8001292 <HAL_DAC_ConfigChannel+0x1c>
 800128e:	2302      	movs	r3, #2
 8001290:	e107      	b.n	80014a2 <HAL_DAC_ConfigChannel+0x22c>
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2201      	movs	r2, #1
 8001296:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2202      	movs	r2, #2
 800129c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d174      	bne.n	8001390 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80012a6:	f7ff fdaf 	bl	8000e08 <HAL_GetTick>
 80012aa:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d134      	bne.n	800131c <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80012b2:	e011      	b.n	80012d8 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80012b4:	f7ff fda8 	bl	8000e08 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d90a      	bls.n	80012d8 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	691b      	ldr	r3, [r3, #16]
 80012c6:	f043 0208 	orr.w	r2, r3, #8
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2203      	movs	r2, #3
 80012d2:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e0e4      	b.n	80014a2 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1e6      	bne.n	80012b4 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80012e6:	2001      	movs	r0, #1
 80012e8:	f7ff fd9a 	bl	8000e20 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	68ba      	ldr	r2, [r7, #8]
 80012f2:	6992      	ldr	r2, [r2, #24]
 80012f4:	641a      	str	r2, [r3, #64]	; 0x40
 80012f6:	e01e      	b.n	8001336 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80012f8:	f7ff fd86 	bl	8000e08 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b01      	cmp	r3, #1
 8001304:	d90a      	bls.n	800131c <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	f043 0208 	orr.w	r2, r3, #8
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	2203      	movs	r2, #3
 8001316:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e0c2      	b.n	80014a2 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001322:	2b00      	cmp	r3, #0
 8001324:	dbe8      	blt.n	80012f8 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8001326:	2001      	movs	r0, #1
 8001328:	f7ff fd7a 	bl	8000e20 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	68ba      	ldr	r2, [r7, #8]
 8001332:	6992      	ldr	r2, [r2, #24]
 8001334:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f003 0310 	and.w	r3, r3, #16
 8001342:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001346:	fa01 f303 	lsl.w	r3, r1, r3
 800134a:	43db      	mvns	r3, r3
 800134c:	ea02 0103 	and.w	r1, r2, r3
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	69da      	ldr	r2, [r3, #28]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f003 0310 	and.w	r3, r3, #16
 800135a:	409a      	lsls	r2, r3
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	430a      	orrs	r2, r1
 8001362:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f003 0310 	and.w	r3, r3, #16
 8001370:	21ff      	movs	r1, #255	; 0xff
 8001372:	fa01 f303 	lsl.w	r3, r1, r3
 8001376:	43db      	mvns	r3, r3
 8001378:	ea02 0103 	and.w	r1, r2, r3
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	6a1a      	ldr	r2, [r3, #32]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f003 0310 	and.w	r3, r3, #16
 8001386:	409a      	lsls	r2, r3
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	430a      	orrs	r2, r1
 800138e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d11d      	bne.n	80013d4 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800139e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f003 0310 	and.w	r3, r3, #16
 80013a6:	221f      	movs	r2, #31
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	43db      	mvns	r3, r3
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4013      	ands	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	695b      	ldr	r3, [r3, #20]
 80013b8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f003 0310 	and.w	r3, r3, #16
 80013c0:	697a      	ldr	r2, [r7, #20]
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013da:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f003 0310 	and.w	r3, r3, #16
 80013e2:	2207      	movs	r2, #7
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	43db      	mvns	r3, r3
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	4013      	ands	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	431a      	orrs	r2, r3
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	4313      	orrs	r3, r2
 8001400:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f003 0310 	and.w	r3, r3, #16
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	4313      	orrs	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	6819      	ldr	r1, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f003 0310 	and.w	r3, r3, #16
 8001428:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	43da      	mvns	r2, r3
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	400a      	ands	r2, r1
 8001438:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f003 0310 	and.w	r3, r3, #16
 8001448:	f640 72fc 	movw	r2, #4092	; 0xffc
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4013      	ands	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f003 0310 	and.w	r3, r3, #16
 8001464:	697a      	ldr	r2, [r7, #20]
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4313      	orrs	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6819      	ldr	r1, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f003 0310 	and.w	r3, r3, #16
 8001484:	22c0      	movs	r2, #192	; 0xc0
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	43da      	mvns	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	400a      	ands	r2, r1
 8001492:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	2201      	movs	r2, #1
 8001498:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2200      	movs	r2, #0
 800149e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3720      	adds	r7, #32
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
	...

080014c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b087      	sub	sp, #28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ce:	e17f      	b.n	80017d0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	2101      	movs	r1, #1
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	fa01 f303 	lsl.w	r3, r1, r3
 80014dc:	4013      	ands	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f000 8171 	beq.w	80017ca <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d00b      	beq.n	8001508 <HAL_GPIO_Init+0x48>
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d007      	beq.n	8001508 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014fc:	2b11      	cmp	r3, #17
 80014fe:	d003      	beq.n	8001508 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b12      	cmp	r3, #18
 8001506:	d130      	bne.n	800156a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	2203      	movs	r2, #3
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	4313      	orrs	r3, r2
 8001530:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800153e:	2201      	movs	r2, #1
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	4013      	ands	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	091b      	lsrs	r3, r3, #4
 8001554:	f003 0201 	and.w	r2, r3, #1
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 0303 	and.w	r3, r3, #3
 8001572:	2b03      	cmp	r3, #3
 8001574:	d118      	bne.n	80015a8 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800157a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800157c:	2201      	movs	r2, #1
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	08db      	lsrs	r3, r3, #3
 8001592:	f003 0201 	and.w	r2, r3, #1
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	4313      	orrs	r3, r2
 80015a0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	2203      	movs	r2, #3
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	4013      	ands	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d003      	beq.n	80015e8 <HAL_GPIO_Init+0x128>
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	2b12      	cmp	r3, #18
 80015e6:	d123      	bne.n	8001630 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	08da      	lsrs	r2, r3, #3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3208      	adds	r2, #8
 80015f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f003 0307 	and.w	r3, r3, #7
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	220f      	movs	r2, #15
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	43db      	mvns	r3, r3
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	691a      	ldr	r2, [r3, #16]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	4313      	orrs	r3, r2
 8001620:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	08da      	lsrs	r2, r3, #3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3208      	adds	r2, #8
 800162a:	6939      	ldr	r1, [r7, #16]
 800162c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	2203      	movs	r2, #3
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4013      	ands	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0203 	and.w	r2, r3, #3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	4313      	orrs	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 80ac 	beq.w	80017ca <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	4b5e      	ldr	r3, [pc, #376]	; (80017ec <HAL_GPIO_Init+0x32c>)
 8001674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001676:	4a5d      	ldr	r2, [pc, #372]	; (80017ec <HAL_GPIO_Init+0x32c>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6613      	str	r3, [r2, #96]	; 0x60
 800167e:	4b5b      	ldr	r3, [pc, #364]	; (80017ec <HAL_GPIO_Init+0x32c>)
 8001680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800168a:	4a59      	ldr	r2, [pc, #356]	; (80017f0 <HAL_GPIO_Init+0x330>)
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	089b      	lsrs	r3, r3, #2
 8001690:	3302      	adds	r3, #2
 8001692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001696:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	f003 0303 	and.w	r3, r3, #3
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	220f      	movs	r2, #15
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	4013      	ands	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80016b4:	d025      	beq.n	8001702 <HAL_GPIO_Init+0x242>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a4e      	ldr	r2, [pc, #312]	; (80017f4 <HAL_GPIO_Init+0x334>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d01f      	beq.n	80016fe <HAL_GPIO_Init+0x23e>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a4d      	ldr	r2, [pc, #308]	; (80017f8 <HAL_GPIO_Init+0x338>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d019      	beq.n	80016fa <HAL_GPIO_Init+0x23a>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a4c      	ldr	r2, [pc, #304]	; (80017fc <HAL_GPIO_Init+0x33c>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d013      	beq.n	80016f6 <HAL_GPIO_Init+0x236>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a4b      	ldr	r2, [pc, #300]	; (8001800 <HAL_GPIO_Init+0x340>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d00d      	beq.n	80016f2 <HAL_GPIO_Init+0x232>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a4a      	ldr	r2, [pc, #296]	; (8001804 <HAL_GPIO_Init+0x344>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d007      	beq.n	80016ee <HAL_GPIO_Init+0x22e>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a49      	ldr	r2, [pc, #292]	; (8001808 <HAL_GPIO_Init+0x348>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d101      	bne.n	80016ea <HAL_GPIO_Init+0x22a>
 80016e6:	2306      	movs	r3, #6
 80016e8:	e00c      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016ea:	2307      	movs	r3, #7
 80016ec:	e00a      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016ee:	2305      	movs	r3, #5
 80016f0:	e008      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016f2:	2304      	movs	r3, #4
 80016f4:	e006      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016f6:	2303      	movs	r3, #3
 80016f8:	e004      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016fa:	2302      	movs	r3, #2
 80016fc:	e002      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016fe:	2301      	movs	r3, #1
 8001700:	e000      	b.n	8001704 <HAL_GPIO_Init+0x244>
 8001702:	2300      	movs	r3, #0
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	f002 0203 	and.w	r2, r2, #3
 800170a:	0092      	lsls	r2, r2, #2
 800170c:	4093      	lsls	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	4313      	orrs	r3, r2
 8001712:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001714:	4936      	ldr	r1, [pc, #216]	; (80017f0 <HAL_GPIO_Init+0x330>)
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	089b      	lsrs	r3, r3, #2
 800171a:	3302      	adds	r3, #2
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001722:	4b3a      	ldr	r3, [pc, #232]	; (800180c <HAL_GPIO_Init+0x34c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	43db      	mvns	r3, r3
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	4013      	ands	r3, r2
 8001730:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4313      	orrs	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001746:	4a31      	ldr	r2, [pc, #196]	; (800180c <HAL_GPIO_Init+0x34c>)
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800174c:	4b2f      	ldr	r3, [pc, #188]	; (800180c <HAL_GPIO_Init+0x34c>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	43db      	mvns	r3, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4013      	ands	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d003      	beq.n	8001770 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	4313      	orrs	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001770:	4a26      	ldr	r2, [pc, #152]	; (800180c <HAL_GPIO_Init+0x34c>)
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001776:	4b25      	ldr	r3, [pc, #148]	; (800180c <HAL_GPIO_Init+0x34c>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	43db      	mvns	r3, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d003      	beq.n	800179a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	4313      	orrs	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800179a:	4a1c      	ldr	r2, [pc, #112]	; (800180c <HAL_GPIO_Init+0x34c>)
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80017a0:	4b1a      	ldr	r3, [pc, #104]	; (800180c <HAL_GPIO_Init+0x34c>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	43db      	mvns	r3, r3
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	4013      	ands	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d003      	beq.n	80017c4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017c4:	4a11      	ldr	r2, [pc, #68]	; (800180c <HAL_GPIO_Init+0x34c>)
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	fa22 f303 	lsr.w	r3, r2, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f47f ae78 	bne.w	80014d0 <HAL_GPIO_Init+0x10>
  }
}
 80017e0:	bf00      	nop
 80017e2:	371c      	adds	r7, #28
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40010000 	.word	0x40010000
 80017f4:	48000400 	.word	0x48000400
 80017f8:	48000800 	.word	0x48000800
 80017fc:	48000c00 	.word	0x48000c00
 8001800:	48001000 	.word	0x48001000
 8001804:	48001400 	.word	0x48001400
 8001808:	48001800 	.word	0x48001800
 800180c:	40010400 	.word	0x40010400

08001810 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001814:	4b04      	ldr	r3, [pc, #16]	; (8001828 <HAL_PWREx_GetVoltageRange+0x18>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800181c:	4618      	mov	r0, r3
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40007000 	.word	0x40007000

0800182c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800183a:	d130      	bne.n	800189e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800183c:	4b23      	ldr	r3, [pc, #140]	; (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001848:	d038      	beq.n	80018bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800184a:	4b20      	ldr	r3, [pc, #128]	; (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001852:	4a1e      	ldr	r2, [pc, #120]	; (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001854:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001858:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800185a:	4b1d      	ldr	r3, [pc, #116]	; (80018d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2232      	movs	r2, #50	; 0x32
 8001860:	fb02 f303 	mul.w	r3, r2, r3
 8001864:	4a1b      	ldr	r2, [pc, #108]	; (80018d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001866:	fba2 2303 	umull	r2, r3, r2, r3
 800186a:	0c9b      	lsrs	r3, r3, #18
 800186c:	3301      	adds	r3, #1
 800186e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001870:	e002      	b.n	8001878 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	3b01      	subs	r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001878:	4b14      	ldr	r3, [pc, #80]	; (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001880:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001884:	d102      	bne.n	800188c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1f2      	bne.n	8001872 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800188e:	695b      	ldr	r3, [r3, #20]
 8001890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001894:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001898:	d110      	bne.n	80018bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e00f      	b.n	80018be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800189e:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80018a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018aa:	d007      	beq.n	80018bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80018ac:	4b07      	ldr	r3, [pc, #28]	; (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80018b4:	4a05      	ldr	r2, [pc, #20]	; (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40007000 	.word	0x40007000
 80018d0:	20000000 	.word	0x20000000
 80018d4:	431bde83 	.word	0x431bde83

080018d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e3d4      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018ea:	4ba1      	ldr	r3, [pc, #644]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018f4:	4b9e      	ldr	r3, [pc, #632]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	f003 0303 	and.w	r3, r3, #3
 80018fc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0310 	and.w	r3, r3, #16
 8001906:	2b00      	cmp	r3, #0
 8001908:	f000 80e4 	beq.w	8001ad4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d007      	beq.n	8001922 <HAL_RCC_OscConfig+0x4a>
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	2b0c      	cmp	r3, #12
 8001916:	f040 808b 	bne.w	8001a30 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	2b01      	cmp	r3, #1
 800191e:	f040 8087 	bne.w	8001a30 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001922:	4b93      	ldr	r3, [pc, #588]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <HAL_RCC_OscConfig+0x62>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e3ac      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a1a      	ldr	r2, [r3, #32]
 800193e:	4b8c      	ldr	r3, [pc, #560]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0308 	and.w	r3, r3, #8
 8001946:	2b00      	cmp	r3, #0
 8001948:	d004      	beq.n	8001954 <HAL_RCC_OscConfig+0x7c>
 800194a:	4b89      	ldr	r3, [pc, #548]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001952:	e005      	b.n	8001960 <HAL_RCC_OscConfig+0x88>
 8001954:	4b86      	ldr	r3, [pc, #536]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001956:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800195a:	091b      	lsrs	r3, r3, #4
 800195c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001960:	4293      	cmp	r3, r2
 8001962:	d223      	bcs.n	80019ac <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	4618      	mov	r0, r3
 800196a:	f000 fd3f 	bl	80023ec <RCC_SetFlashLatencyFromMSIRange>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e38d      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001978:	4b7d      	ldr	r3, [pc, #500]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a7c      	ldr	r2, [pc, #496]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 800197e:	f043 0308 	orr.w	r3, r3, #8
 8001982:	6013      	str	r3, [r2, #0]
 8001984:	4b7a      	ldr	r3, [pc, #488]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a1b      	ldr	r3, [r3, #32]
 8001990:	4977      	ldr	r1, [pc, #476]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001992:	4313      	orrs	r3, r2
 8001994:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001996:	4b76      	ldr	r3, [pc, #472]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	021b      	lsls	r3, r3, #8
 80019a4:	4972      	ldr	r1, [pc, #456]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80019a6:	4313      	orrs	r3, r2
 80019a8:	604b      	str	r3, [r1, #4]
 80019aa:	e025      	b.n	80019f8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ac:	4b70      	ldr	r3, [pc, #448]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a6f      	ldr	r2, [pc, #444]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80019b2:	f043 0308 	orr.w	r3, r3, #8
 80019b6:	6013      	str	r3, [r2, #0]
 80019b8:	4b6d      	ldr	r3, [pc, #436]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	496a      	ldr	r1, [pc, #424]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80019c6:	4313      	orrs	r3, r2
 80019c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019ca:	4b69      	ldr	r3, [pc, #420]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69db      	ldr	r3, [r3, #28]
 80019d6:	021b      	lsls	r3, r3, #8
 80019d8:	4965      	ldr	r1, [pc, #404]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d109      	bne.n	80019f8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f000 fcff 	bl	80023ec <RCC_SetFlashLatencyFromMSIRange>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e34d      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019f8:	f000 fc36 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 80019fc:	4601      	mov	r1, r0
 80019fe:	4b5c      	ldr	r3, [pc, #368]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	091b      	lsrs	r3, r3, #4
 8001a04:	f003 030f 	and.w	r3, r3, #15
 8001a08:	4a5a      	ldr	r2, [pc, #360]	; (8001b74 <HAL_RCC_OscConfig+0x29c>)
 8001a0a:	5cd3      	ldrb	r3, [r2, r3]
 8001a0c:	f003 031f 	and.w	r3, r3, #31
 8001a10:	fa21 f303 	lsr.w	r3, r1, r3
 8001a14:	4a58      	ldr	r2, [pc, #352]	; (8001b78 <HAL_RCC_OscConfig+0x2a0>)
 8001a16:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001a18:	4b58      	ldr	r3, [pc, #352]	; (8001b7c <HAL_RCC_OscConfig+0x2a4>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff f9a3 	bl	8000d68 <HAL_InitTick>
 8001a22:	4603      	mov	r3, r0
 8001a24:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d052      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001a2c:	7bfb      	ldrb	r3, [r7, #15]
 8001a2e:	e331      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d032      	beq.n	8001a9e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a38:	4b4d      	ldr	r3, [pc, #308]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a4c      	ldr	r2, [pc, #304]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a3e:	f043 0301 	orr.w	r3, r3, #1
 8001a42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a44:	f7ff f9e0 	bl	8000e08 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a4c:	f7ff f9dc 	bl	8000e08 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e31a      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a5e:	4b44      	ldr	r3, [pc, #272]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0f0      	beq.n	8001a4c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a6a:	4b41      	ldr	r3, [pc, #260]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a40      	ldr	r2, [pc, #256]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a70:	f043 0308 	orr.w	r3, r3, #8
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	4b3e      	ldr	r3, [pc, #248]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a1b      	ldr	r3, [r3, #32]
 8001a82:	493b      	ldr	r1, [pc, #236]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a88:	4b39      	ldr	r3, [pc, #228]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69db      	ldr	r3, [r3, #28]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	4936      	ldr	r1, [pc, #216]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	604b      	str	r3, [r1, #4]
 8001a9c:	e01a      	b.n	8001ad4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a9e:	4b34      	ldr	r3, [pc, #208]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a33      	ldr	r2, [pc, #204]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001aa4:	f023 0301 	bic.w	r3, r3, #1
 8001aa8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001aaa:	f7ff f9ad 	bl	8000e08 <HAL_GetTick>
 8001aae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ab0:	e008      	b.n	8001ac4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ab2:	f7ff f9a9 	bl	8000e08 <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e2e7      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1f0      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x1da>
 8001ad0:	e000      	b.n	8001ad4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ad2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d074      	beq.n	8001bca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	2b08      	cmp	r3, #8
 8001ae4:	d005      	beq.n	8001af2 <HAL_RCC_OscConfig+0x21a>
 8001ae6:	69bb      	ldr	r3, [r7, #24]
 8001ae8:	2b0c      	cmp	r3, #12
 8001aea:	d10e      	bne.n	8001b0a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	2b03      	cmp	r3, #3
 8001af0:	d10b      	bne.n	8001b0a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af2:	4b1f      	ldr	r3, [pc, #124]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d064      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x2f0>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d160      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e2c4      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b12:	d106      	bne.n	8001b22 <HAL_RCC_OscConfig+0x24a>
 8001b14:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a15      	ldr	r2, [pc, #84]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	e01d      	b.n	8001b5e <HAL_RCC_OscConfig+0x286>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b2a:	d10c      	bne.n	8001b46 <HAL_RCC_OscConfig+0x26e>
 8001b2c:	4b10      	ldr	r3, [pc, #64]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a0f      	ldr	r2, [pc, #60]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b36:	6013      	str	r3, [r2, #0]
 8001b38:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a0c      	ldr	r2, [pc, #48]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b42:	6013      	str	r3, [r2, #0]
 8001b44:	e00b      	b.n	8001b5e <HAL_RCC_OscConfig+0x286>
 8001b46:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a09      	ldr	r2, [pc, #36]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a06      	ldr	r2, [pc, #24]	; (8001b70 <HAL_RCC_OscConfig+0x298>)
 8001b58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b5c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d01c      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b66:	f7ff f94f 	bl	8000e08 <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b6c:	e011      	b.n	8001b92 <HAL_RCC_OscConfig+0x2ba>
 8001b6e:	bf00      	nop
 8001b70:	40021000 	.word	0x40021000
 8001b74:	08004ca0 	.word	0x08004ca0
 8001b78:	20000000 	.word	0x20000000
 8001b7c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b80:	f7ff f942 	bl	8000e08 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b64      	cmp	r3, #100	; 0x64
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e280      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b92:	4baf      	ldr	r3, [pc, #700]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0x2a8>
 8001b9e:	e014      	b.n	8001bca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba0:	f7ff f932 	bl	8000e08 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba8:	f7ff f92e 	bl	8000e08 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	; 0x64
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e26c      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bba:	4ba5      	ldr	r3, [pc, #660]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x2d0>
 8001bc6:	e000      	b.n	8001bca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d060      	beq.n	8001c98 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	2b04      	cmp	r3, #4
 8001bda:	d005      	beq.n	8001be8 <HAL_RCC_OscConfig+0x310>
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	2b0c      	cmp	r3, #12
 8001be0:	d119      	bne.n	8001c16 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d116      	bne.n	8001c16 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001be8:	4b99      	ldr	r3, [pc, #612]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d005      	beq.n	8001c00 <HAL_RCC_OscConfig+0x328>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e249      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c00:	4b93      	ldr	r3, [pc, #588]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	061b      	lsls	r3, r3, #24
 8001c0e:	4990      	ldr	r1, [pc, #576]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c14:	e040      	b.n	8001c98 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d023      	beq.n	8001c66 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c1e:	4b8c      	ldr	r3, [pc, #560]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a8b      	ldr	r2, [pc, #556]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c2a:	f7ff f8ed 	bl	8000e08 <HAL_GetTick>
 8001c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c32:	f7ff f8e9 	bl	8000e08 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e227      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c44:	4b82      	ldr	r3, [pc, #520]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f0      	beq.n	8001c32 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c50:	4b7f      	ldr	r3, [pc, #508]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	061b      	lsls	r3, r3, #24
 8001c5e:	497c      	ldr	r1, [pc, #496]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	604b      	str	r3, [r1, #4]
 8001c64:	e018      	b.n	8001c98 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c66:	4b7a      	ldr	r3, [pc, #488]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a79      	ldr	r2, [pc, #484]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c72:	f7ff f8c9 	bl	8000e08 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c7a:	f7ff f8c5 	bl	8000e08 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e203      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c8c:	4b70      	ldr	r3, [pc, #448]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1f0      	bne.n	8001c7a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0308 	and.w	r3, r3, #8
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d03c      	beq.n	8001d1e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	695b      	ldr	r3, [r3, #20]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d01c      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cac:	4b68      	ldr	r3, [pc, #416]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001cae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cb2:	4a67      	ldr	r2, [pc, #412]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cbc:	f7ff f8a4 	bl	8000e08 <HAL_GetTick>
 8001cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cc2:	e008      	b.n	8001cd6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cc4:	f7ff f8a0 	bl	8000e08 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e1de      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cd6:	4b5e      	ldr	r3, [pc, #376]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001cd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0ef      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x3ec>
 8001ce4:	e01b      	b.n	8001d1e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ce6:	4b5a      	ldr	r3, [pc, #360]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cec:	4a58      	ldr	r2, [pc, #352]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001cee:	f023 0301 	bic.w	r3, r3, #1
 8001cf2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf6:	f7ff f887 	bl	8000e08 <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cfe:	f7ff f883 	bl	8000e08 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e1c1      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d10:	4b4f      	ldr	r3, [pc, #316]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d1ef      	bne.n	8001cfe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f000 80a6 	beq.w	8001e78 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d30:	4b47      	ldr	r3, [pc, #284]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d10d      	bne.n	8001d58 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d3c:	4b44      	ldr	r3, [pc, #272]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d40:	4a43      	ldr	r2, [pc, #268]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d46:	6593      	str	r3, [r2, #88]	; 0x58
 8001d48:	4b41      	ldr	r3, [pc, #260]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d54:	2301      	movs	r3, #1
 8001d56:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d58:	4b3e      	ldr	r3, [pc, #248]	; (8001e54 <HAL_RCC_OscConfig+0x57c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d118      	bne.n	8001d96 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d64:	4b3b      	ldr	r3, [pc, #236]	; (8001e54 <HAL_RCC_OscConfig+0x57c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a3a      	ldr	r2, [pc, #232]	; (8001e54 <HAL_RCC_OscConfig+0x57c>)
 8001d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d70:	f7ff f84a 	bl	8000e08 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d78:	f7ff f846 	bl	8000e08 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e184      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d8a:	4b32      	ldr	r3, [pc, #200]	; (8001e54 <HAL_RCC_OscConfig+0x57c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d108      	bne.n	8001db0 <HAL_RCC_OscConfig+0x4d8>
 8001d9e:	4b2c      	ldr	r3, [pc, #176]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001da4:	4a2a      	ldr	r2, [pc, #168]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dae:	e024      	b.n	8001dfa <HAL_RCC_OscConfig+0x522>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	2b05      	cmp	r3, #5
 8001db6:	d110      	bne.n	8001dda <HAL_RCC_OscConfig+0x502>
 8001db8:	4b25      	ldr	r3, [pc, #148]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dbe:	4a24      	ldr	r2, [pc, #144]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001dc0:	f043 0304 	orr.w	r3, r3, #4
 8001dc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dc8:	4b21      	ldr	r3, [pc, #132]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dce:	4a20      	ldr	r2, [pc, #128]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dd8:	e00f      	b.n	8001dfa <HAL_RCC_OscConfig+0x522>
 8001dda:	4b1d      	ldr	r3, [pc, #116]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001de0:	4a1b      	ldr	r2, [pc, #108]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001de2:	f023 0301 	bic.w	r3, r3, #1
 8001de6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dea:	4b19      	ldr	r3, [pc, #100]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001df0:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001df2:	f023 0304 	bic.w	r3, r3, #4
 8001df6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d016      	beq.n	8001e30 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e02:	f7ff f801 	bl	8000e08 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e08:	e00a      	b.n	8001e20 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e0a:	f7fe fffd 	bl	8000e08 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e139      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e20:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <HAL_RCC_OscConfig+0x578>)
 8001e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0ed      	beq.n	8001e0a <HAL_RCC_OscConfig+0x532>
 8001e2e:	e01a      	b.n	8001e66 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e30:	f7fe ffea 	bl	8000e08 <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e36:	e00f      	b.n	8001e58 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e38:	f7fe ffe6 	bl	8000e08 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d906      	bls.n	8001e58 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e122      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
 8001e4e:	bf00      	nop
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e58:	4b90      	ldr	r3, [pc, #576]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1e8      	bne.n	8001e38 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e66:	7ffb      	ldrb	r3, [r7, #31]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d105      	bne.n	8001e78 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e6c:	4b8b      	ldr	r3, [pc, #556]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e70:	4a8a      	ldr	r2, [pc, #552]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001e72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e76:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 8108 	beq.w	8002092 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	f040 80d0 	bne.w	800202c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e8c:	4b83      	ldr	r3, [pc, #524]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f003 0203 	and.w	r2, r3, #3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d130      	bne.n	8001f02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d127      	bne.n	8001f02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ebc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d11f      	bne.n	8001f02 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ecc:	2a07      	cmp	r2, #7
 8001ece:	bf14      	ite	ne
 8001ed0:	2201      	movne	r2, #1
 8001ed2:	2200      	moveq	r2, #0
 8001ed4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d113      	bne.n	8001f02 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ee4:	085b      	lsrs	r3, r3, #1
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d109      	bne.n	8001f02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	085b      	lsrs	r3, r3, #1
 8001efa:	3b01      	subs	r3, #1
 8001efc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d06e      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	2b0c      	cmp	r3, #12
 8001f06:	d069      	beq.n	8001fdc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f08:	4b64      	ldr	r3, [pc, #400]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d105      	bne.n	8001f20 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f14:	4b61      	ldr	r3, [pc, #388]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e0b7      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f24:	4b5d      	ldr	r3, [pc, #372]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a5c      	ldr	r2, [pc, #368]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001f2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f2e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f30:	f7fe ff6a 	bl	8000e08 <HAL_GetTick>
 8001f34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f38:	f7fe ff66 	bl	8000e08 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e0a4      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f4a:	4b54      	ldr	r3, [pc, #336]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1f0      	bne.n	8001f38 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f56:	4b51      	ldr	r3, [pc, #324]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	4b51      	ldr	r3, [pc, #324]	; (80020a0 <HAL_RCC_OscConfig+0x7c8>)
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f66:	3a01      	subs	r2, #1
 8001f68:	0112      	lsls	r2, r2, #4
 8001f6a:	4311      	orrs	r1, r2
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f70:	0212      	lsls	r2, r2, #8
 8001f72:	4311      	orrs	r1, r2
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001f78:	0852      	lsrs	r2, r2, #1
 8001f7a:	3a01      	subs	r2, #1
 8001f7c:	0552      	lsls	r2, r2, #21
 8001f7e:	4311      	orrs	r1, r2
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f84:	0852      	lsrs	r2, r2, #1
 8001f86:	3a01      	subs	r2, #1
 8001f88:	0652      	lsls	r2, r2, #25
 8001f8a:	4311      	orrs	r1, r2
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f90:	0912      	lsrs	r2, r2, #4
 8001f92:	0452      	lsls	r2, r2, #17
 8001f94:	430a      	orrs	r2, r1
 8001f96:	4941      	ldr	r1, [pc, #260]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f9c:	4b3f      	ldr	r3, [pc, #252]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a3e      	ldr	r2, [pc, #248]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001fa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fa6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fa8:	4b3c      	ldr	r3, [pc, #240]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	4a3b      	ldr	r2, [pc, #236]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001fae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fb2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fb4:	f7fe ff28 	bl	8000e08 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fbc:	f7fe ff24 	bl	8000e08 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e062      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fce:	4b33      	ldr	r3, [pc, #204]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0f0      	beq.n	8001fbc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fda:	e05a      	b.n	8002092 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e059      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fe0:	4b2e      	ldr	r3, [pc, #184]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d152      	bne.n	8002092 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001fec:	4b2b      	ldr	r3, [pc, #172]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a2a      	ldr	r2, [pc, #168]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001ff2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ff6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ff8:	4b28      	ldr	r3, [pc, #160]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	4a27      	ldr	r2, [pc, #156]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8001ffe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002002:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002004:	f7fe ff00 	bl	8000e08 <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800200c:	f7fe fefc 	bl	8000e08 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e03a      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800201e:	4b1f      	ldr	r3, [pc, #124]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x734>
 800202a:	e032      	b.n	8002092 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2b0c      	cmp	r3, #12
 8002030:	d02d      	beq.n	800208e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002032:	4b1a      	ldr	r3, [pc, #104]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a19      	ldr	r2, [pc, #100]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8002038:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800203c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800203e:	4b17      	ldr	r3, [pc, #92]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d105      	bne.n	8002056 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800204a:	4b14      	ldr	r3, [pc, #80]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	4a13      	ldr	r2, [pc, #76]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8002050:	f023 0303 	bic.w	r3, r3, #3
 8002054:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002056:	4b11      	ldr	r3, [pc, #68]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	4a10      	ldr	r2, [pc, #64]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 800205c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002060:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002064:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002066:	f7fe fecf 	bl	8000e08 <HAL_GetTick>
 800206a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800206c:	e008      	b.n	8002080 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800206e:	f7fe fecb 	bl	8000e08 <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b02      	cmp	r3, #2
 800207a:	d901      	bls.n	8002080 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e009      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002080:	4b06      	ldr	r3, [pc, #24]	; (800209c <HAL_RCC_OscConfig+0x7c4>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1f0      	bne.n	800206e <HAL_RCC_OscConfig+0x796>
 800208c:	e001      	b.n	8002092 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e000      	b.n	8002094 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002092:	2300      	movs	r3, #0
}
 8002094:	4618      	mov	r0, r3
 8002096:	3720      	adds	r7, #32
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40021000 	.word	0x40021000
 80020a0:	f99d808c 	.word	0xf99d808c

080020a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d101      	bne.n	80020b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e0c8      	b.n	800224a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020b8:	4b66      	ldr	r3, [pc, #408]	; (8002254 <HAL_RCC_ClockConfig+0x1b0>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d910      	bls.n	80020e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c6:	4b63      	ldr	r3, [pc, #396]	; (8002254 <HAL_RCC_ClockConfig+0x1b0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f023 0207 	bic.w	r2, r3, #7
 80020ce:	4961      	ldr	r1, [pc, #388]	; (8002254 <HAL_RCC_ClockConfig+0x1b0>)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d6:	4b5f      	ldr	r3, [pc, #380]	; (8002254 <HAL_RCC_ClockConfig+0x1b0>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0b0      	b.n	800224a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d04c      	beq.n	800218e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	2b03      	cmp	r3, #3
 80020fa:	d107      	bne.n	800210c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020fc:	4b56      	ldr	r3, [pc, #344]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d121      	bne.n	800214c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e09e      	b.n	800224a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d107      	bne.n	8002124 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002114:	4b50      	ldr	r3, [pc, #320]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d115      	bne.n	800214c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e092      	b.n	800224a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d107      	bne.n	800213c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800212c:	4b4a      	ldr	r3, [pc, #296]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d109      	bne.n	800214c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e086      	b.n	800224a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800213c:	4b46      	ldr	r3, [pc, #280]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e07e      	b.n	800224a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800214c:	4b42      	ldr	r3, [pc, #264]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f023 0203 	bic.w	r2, r3, #3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	493f      	ldr	r1, [pc, #252]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 800215a:	4313      	orrs	r3, r2
 800215c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800215e:	f7fe fe53 	bl	8000e08 <HAL_GetTick>
 8002162:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002164:	e00a      	b.n	800217c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002166:	f7fe fe4f 	bl	8000e08 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	f241 3288 	movw	r2, #5000	; 0x1388
 8002174:	4293      	cmp	r3, r2
 8002176:	d901      	bls.n	800217c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e066      	b.n	800224a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217c:	4b36      	ldr	r3, [pc, #216]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 020c 	and.w	r2, r3, #12
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	429a      	cmp	r2, r3
 800218c:	d1eb      	bne.n	8002166 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d008      	beq.n	80021ac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800219a:	4b2f      	ldr	r3, [pc, #188]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	492c      	ldr	r1, [pc, #176]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021ac:	4b29      	ldr	r3, [pc, #164]	; (8002254 <HAL_RCC_ClockConfig+0x1b0>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0307 	and.w	r3, r3, #7
 80021b4:	683a      	ldr	r2, [r7, #0]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d210      	bcs.n	80021dc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ba:	4b26      	ldr	r3, [pc, #152]	; (8002254 <HAL_RCC_ClockConfig+0x1b0>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f023 0207 	bic.w	r2, r3, #7
 80021c2:	4924      	ldr	r1, [pc, #144]	; (8002254 <HAL_RCC_ClockConfig+0x1b0>)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ca:	4b22      	ldr	r3, [pc, #136]	; (8002254 <HAL_RCC_ClockConfig+0x1b0>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	683a      	ldr	r2, [r7, #0]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d001      	beq.n	80021dc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e036      	b.n	800224a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d008      	beq.n	80021fa <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021e8:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	4918      	ldr	r1, [pc, #96]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0308 	and.w	r3, r3, #8
 8002202:	2b00      	cmp	r3, #0
 8002204:	d009      	beq.n	800221a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002206:	4b14      	ldr	r3, [pc, #80]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	691b      	ldr	r3, [r3, #16]
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	4910      	ldr	r1, [pc, #64]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 8002216:	4313      	orrs	r3, r2
 8002218:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800221a:	f000 f825 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 800221e:	4601      	mov	r1, r0
 8002220:	4b0d      	ldr	r3, [pc, #52]	; (8002258 <HAL_RCC_ClockConfig+0x1b4>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	091b      	lsrs	r3, r3, #4
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	4a0c      	ldr	r2, [pc, #48]	; (800225c <HAL_RCC_ClockConfig+0x1b8>)
 800222c:	5cd3      	ldrb	r3, [r2, r3]
 800222e:	f003 031f 	and.w	r3, r3, #31
 8002232:	fa21 f303 	lsr.w	r3, r1, r3
 8002236:	4a0a      	ldr	r2, [pc, #40]	; (8002260 <HAL_RCC_ClockConfig+0x1bc>)
 8002238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800223a:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <HAL_RCC_ClockConfig+0x1c0>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe fd92 	bl	8000d68 <HAL_InitTick>
 8002244:	4603      	mov	r3, r0
 8002246:	72fb      	strb	r3, [r7, #11]

  return status;
 8002248:	7afb      	ldrb	r3, [r7, #11]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40022000 	.word	0x40022000
 8002258:	40021000 	.word	0x40021000
 800225c:	08004ca0 	.word	0x08004ca0
 8002260:	20000000 	.word	0x20000000
 8002264:	20000004 	.word	0x20000004

08002268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002268:	b480      	push	{r7}
 800226a:	b089      	sub	sp, #36	; 0x24
 800226c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800226e:	2300      	movs	r3, #0
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	2300      	movs	r3, #0
 8002274:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002276:	4b3d      	ldr	r3, [pc, #244]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 030c 	and.w	r3, r3, #12
 800227e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002280:	4b3a      	ldr	r3, [pc, #232]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	f003 0303 	and.w	r3, r3, #3
 8002288:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d005      	beq.n	800229c <HAL_RCC_GetSysClockFreq+0x34>
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	2b0c      	cmp	r3, #12
 8002294:	d121      	bne.n	80022da <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d11e      	bne.n	80022da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800229c:	4b33      	ldr	r3, [pc, #204]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0308 	and.w	r3, r3, #8
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d107      	bne.n	80022b8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80022a8:	4b30      	ldr	r3, [pc, #192]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 80022aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ae:	0a1b      	lsrs	r3, r3, #8
 80022b0:	f003 030f 	and.w	r3, r3, #15
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e005      	b.n	80022c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022b8:	4b2c      	ldr	r3, [pc, #176]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	f003 030f 	and.w	r3, r3, #15
 80022c2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80022c4:	4a2a      	ldr	r2, [pc, #168]	; (8002370 <HAL_RCC_GetSysClockFreq+0x108>)
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022cc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d10d      	bne.n	80022f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022d8:	e00a      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d102      	bne.n	80022e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022e0:	4b24      	ldr	r3, [pc, #144]	; (8002374 <HAL_RCC_GetSysClockFreq+0x10c>)
 80022e2:	61bb      	str	r3, [r7, #24]
 80022e4:	e004      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	2b08      	cmp	r3, #8
 80022ea:	d101      	bne.n	80022f0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022ec:	4b22      	ldr	r3, [pc, #136]	; (8002378 <HAL_RCC_GetSysClockFreq+0x110>)
 80022ee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	2b0c      	cmp	r3, #12
 80022f4:	d133      	bne.n	800235e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022f6:	4b1d      	ldr	r3, [pc, #116]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	f003 0303 	and.w	r3, r3, #3
 80022fe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2b02      	cmp	r3, #2
 8002304:	d002      	beq.n	800230c <HAL_RCC_GetSysClockFreq+0xa4>
 8002306:	2b03      	cmp	r3, #3
 8002308:	d003      	beq.n	8002312 <HAL_RCC_GetSysClockFreq+0xaa>
 800230a:	e005      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800230c:	4b19      	ldr	r3, [pc, #100]	; (8002374 <HAL_RCC_GetSysClockFreq+0x10c>)
 800230e:	617b      	str	r3, [r7, #20]
      break;
 8002310:	e005      	b.n	800231e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002312:	4b19      	ldr	r3, [pc, #100]	; (8002378 <HAL_RCC_GetSysClockFreq+0x110>)
 8002314:	617b      	str	r3, [r7, #20]
      break;
 8002316:	e002      	b.n	800231e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	617b      	str	r3, [r7, #20]
      break;
 800231c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800231e:	4b13      	ldr	r3, [pc, #76]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	091b      	lsrs	r3, r3, #4
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	3301      	adds	r3, #1
 800232a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800232c:	4b0f      	ldr	r3, [pc, #60]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	fb02 f203 	mul.w	r2, r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002342:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <HAL_RCC_GetSysClockFreq+0x104>)
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	0e5b      	lsrs	r3, r3, #25
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	3301      	adds	r3, #1
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	fbb2 f3f3 	udiv	r3, r2, r3
 800235c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800235e:	69bb      	ldr	r3, [r7, #24]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3724      	adds	r7, #36	; 0x24
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	40021000 	.word	0x40021000
 8002370:	08004cb8 	.word	0x08004cb8
 8002374:	00f42400 	.word	0x00f42400
 8002378:	007a1200 	.word	0x007a1200

0800237c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002380:	4b03      	ldr	r3, [pc, #12]	; (8002390 <HAL_RCC_GetHCLKFreq+0x14>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	20000000 	.word	0x20000000

08002394 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002398:	f7ff fff0 	bl	800237c <HAL_RCC_GetHCLKFreq>
 800239c:	4601      	mov	r1, r0
 800239e:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	0a1b      	lsrs	r3, r3, #8
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	4a04      	ldr	r2, [pc, #16]	; (80023bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80023aa:	5cd3      	ldrb	r3, [r2, r3]
 80023ac:	f003 031f 	and.w	r3, r3, #31
 80023b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40021000 	.word	0x40021000
 80023bc:	08004cb0 	.word	0x08004cb0

080023c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80023c4:	f7ff ffda 	bl	800237c <HAL_RCC_GetHCLKFreq>
 80023c8:	4601      	mov	r1, r0
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	0adb      	lsrs	r3, r3, #11
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	4a04      	ldr	r2, [pc, #16]	; (80023e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80023d6:	5cd3      	ldrb	r3, [r2, r3]
 80023d8:	f003 031f 	and.w	r3, r3, #31
 80023dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40021000 	.word	0x40021000
 80023e8:	08004cb0 	.word	0x08004cb0

080023ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80023f4:	2300      	movs	r3, #0
 80023f6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023f8:	4b2a      	ldr	r3, [pc, #168]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d003      	beq.n	800240c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002404:	f7ff fa04 	bl	8001810 <HAL_PWREx_GetVoltageRange>
 8002408:	6178      	str	r0, [r7, #20]
 800240a:	e014      	b.n	8002436 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800240c:	4b25      	ldr	r3, [pc, #148]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800240e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002410:	4a24      	ldr	r2, [pc, #144]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002412:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002416:	6593      	str	r3, [r2, #88]	; 0x58
 8002418:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800241a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002424:	f7ff f9f4 	bl	8001810 <HAL_PWREx_GetVoltageRange>
 8002428:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800242a:	4b1e      	ldr	r3, [pc, #120]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800242c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242e:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002430:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002434:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800243c:	d10b      	bne.n	8002456 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b80      	cmp	r3, #128	; 0x80
 8002442:	d919      	bls.n	8002478 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2ba0      	cmp	r3, #160	; 0xa0
 8002448:	d902      	bls.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800244a:	2302      	movs	r3, #2
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	e013      	b.n	8002478 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002450:	2301      	movs	r3, #1
 8002452:	613b      	str	r3, [r7, #16]
 8002454:	e010      	b.n	8002478 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b80      	cmp	r3, #128	; 0x80
 800245a:	d902      	bls.n	8002462 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800245c:	2303      	movs	r3, #3
 800245e:	613b      	str	r3, [r7, #16]
 8002460:	e00a      	b.n	8002478 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2b80      	cmp	r3, #128	; 0x80
 8002466:	d102      	bne.n	800246e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002468:	2302      	movs	r3, #2
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	e004      	b.n	8002478 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2b70      	cmp	r3, #112	; 0x70
 8002472:	d101      	bne.n	8002478 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002474:	2301      	movs	r3, #1
 8002476:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002478:	4b0b      	ldr	r3, [pc, #44]	; (80024a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f023 0207 	bic.w	r2, r3, #7
 8002480:	4909      	ldr	r1, [pc, #36]	; (80024a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	4313      	orrs	r3, r2
 8002486:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002488:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	429a      	cmp	r2, r3
 8002494:	d001      	beq.n	800249a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e000      	b.n	800249c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40022000 	.word	0x40022000

080024ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80024b4:	2300      	movs	r3, #0
 80024b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024b8:	2300      	movs	r3, #0
 80024ba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d03f      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024d0:	d01c      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x60>
 80024d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024d6:	d802      	bhi.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x32>
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00e      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80024dc:	e01f      	b.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x72>
 80024de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024e2:	d003      	beq.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x40>
 80024e4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80024e8:	d01c      	beq.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80024ea:	e018      	b.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024ec:	4b85      	ldr	r3, [pc, #532]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	4a84      	ldr	r2, [pc, #528]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024f8:	e015      	b.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	3304      	adds	r3, #4
 80024fe:	2100      	movs	r1, #0
 8002500:	4618      	mov	r0, r3
 8002502:	f000 fab9 	bl	8002a78 <RCCEx_PLLSAI1_Config>
 8002506:	4603      	mov	r3, r0
 8002508:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800250a:	e00c      	b.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3320      	adds	r3, #32
 8002510:	2100      	movs	r1, #0
 8002512:	4618      	mov	r0, r3
 8002514:	f000 fba0 	bl	8002c58 <RCCEx_PLLSAI2_Config>
 8002518:	4603      	mov	r3, r0
 800251a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800251c:	e003      	b.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	74fb      	strb	r3, [r7, #19]
      break;
 8002522:	e000      	b.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002524:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002526:	7cfb      	ldrb	r3, [r7, #19]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10b      	bne.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800252c:	4b75      	ldr	r3, [pc, #468]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002532:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800253a:	4972      	ldr	r1, [pc, #456]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002542:	e001      	b.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002544:	7cfb      	ldrb	r3, [r7, #19]
 8002546:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d03f      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002558:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800255c:	d01c      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800255e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002562:	d802      	bhi.n	800256a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002564:	2b00      	cmp	r3, #0
 8002566:	d00e      	beq.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002568:	e01f      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800256a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800256e:	d003      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002570:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002574:	d01c      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002576:	e018      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002578:	4b62      	ldr	r3, [pc, #392]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	4a61      	ldr	r2, [pc, #388]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800257e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002582:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002584:	e015      	b.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3304      	adds	r3, #4
 800258a:	2100      	movs	r1, #0
 800258c:	4618      	mov	r0, r3
 800258e:	f000 fa73 	bl	8002a78 <RCCEx_PLLSAI1_Config>
 8002592:	4603      	mov	r3, r0
 8002594:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002596:	e00c      	b.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3320      	adds	r3, #32
 800259c:	2100      	movs	r1, #0
 800259e:	4618      	mov	r0, r3
 80025a0:	f000 fb5a 	bl	8002c58 <RCCEx_PLLSAI2_Config>
 80025a4:	4603      	mov	r3, r0
 80025a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80025a8:	e003      	b.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	74fb      	strb	r3, [r7, #19]
      break;
 80025ae:	e000      	b.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80025b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025b2:	7cfb      	ldrb	r3, [r7, #19]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10b      	bne.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80025b8:	4b52      	ldr	r3, [pc, #328]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025be:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025c6:	494f      	ldr	r1, [pc, #316]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80025ce:	e001      	b.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025d0:	7cfb      	ldrb	r3, [r7, #19]
 80025d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 80a0 	beq.w	8002722 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025e2:	2300      	movs	r3, #0
 80025e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025e6:	4b47      	ldr	r3, [pc, #284]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80025f6:	2300      	movs	r3, #0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00d      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025fc:	4b41      	ldr	r3, [pc, #260]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002600:	4a40      	ldr	r2, [pc, #256]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002606:	6593      	str	r3, [r2, #88]	; 0x58
 8002608:	4b3e      	ldr	r3, [pc, #248]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800260a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800260c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002610:	60bb      	str	r3, [r7, #8]
 8002612:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002614:	2301      	movs	r3, #1
 8002616:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002618:	4b3b      	ldr	r3, [pc, #236]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a3a      	ldr	r2, [pc, #232]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800261e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002622:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002624:	f7fe fbf0 	bl	8000e08 <HAL_GetTick>
 8002628:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800262a:	e009      	b.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800262c:	f7fe fbec 	bl	8000e08 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d902      	bls.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	74fb      	strb	r3, [r7, #19]
        break;
 800263e:	e005      	b.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002640:	4b31      	ldr	r3, [pc, #196]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0ef      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800264c:	7cfb      	ldrb	r3, [r7, #19]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d15c      	bne.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002652:	4b2c      	ldr	r3, [pc, #176]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002658:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800265c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01f      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	429a      	cmp	r2, r3
 800266e:	d019      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002670:	4b24      	ldr	r3, [pc, #144]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002676:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800267a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800267c:	4b21      	ldr	r3, [pc, #132]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800267e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002682:	4a20      	ldr	r2, [pc, #128]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002684:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002688:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800268c:	4b1d      	ldr	r3, [pc, #116]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800268e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002692:	4a1c      	ldr	r2, [pc, #112]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002694:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002698:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800269c:	4a19      	ldr	r2, [pc, #100]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d016      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ae:	f7fe fbab 	bl	8000e08 <HAL_GetTick>
 80026b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026b4:	e00b      	b.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b6:	f7fe fba7 	bl	8000e08 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d902      	bls.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	74fb      	strb	r3, [r7, #19]
            break;
 80026cc:	e006      	b.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ce:	4b0d      	ldr	r3, [pc, #52]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d0ec      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80026dc:	7cfb      	ldrb	r3, [r7, #19]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10c      	bne.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026e2:	4b08      	ldr	r3, [pc, #32]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026f2:	4904      	ldr	r1, [pc, #16]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80026fa:	e009      	b.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026fc:	7cfb      	ldrb	r3, [r7, #19]
 80026fe:	74bb      	strb	r3, [r7, #18]
 8002700:	e006      	b.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002702:	bf00      	nop
 8002704:	40021000 	.word	0x40021000
 8002708:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800270c:	7cfb      	ldrb	r3, [r7, #19]
 800270e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002710:	7c7b      	ldrb	r3, [r7, #17]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d105      	bne.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002716:	4b9e      	ldr	r3, [pc, #632]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271a:	4a9d      	ldr	r2, [pc, #628]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800271c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002720:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00a      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800272e:	4b98      	ldr	r3, [pc, #608]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002734:	f023 0203 	bic.w	r2, r3, #3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273c:	4994      	ldr	r1, [pc, #592]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800273e:	4313      	orrs	r3, r2
 8002740:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00a      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002750:	4b8f      	ldr	r3, [pc, #572]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002756:	f023 020c 	bic.w	r2, r3, #12
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800275e:	498c      	ldr	r1, [pc, #560]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002760:	4313      	orrs	r3, r2
 8002762:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0304 	and.w	r3, r3, #4
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002772:	4b87      	ldr	r3, [pc, #540]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002778:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002780:	4983      	ldr	r1, [pc, #524]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002782:	4313      	orrs	r3, r2
 8002784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0308 	and.w	r3, r3, #8
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00a      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002794:	4b7e      	ldr	r3, [pc, #504]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800279a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a2:	497b      	ldr	r1, [pc, #492]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0310 	and.w	r3, r3, #16
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00a      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027b6:	4b76      	ldr	r3, [pc, #472]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027c4:	4972      	ldr	r1, [pc, #456]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0320 	and.w	r3, r3, #32
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00a      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027d8:	4b6d      	ldr	r3, [pc, #436]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e6:	496a      	ldr	r1, [pc, #424]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00a      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80027fa:	4b65      	ldr	r3, [pc, #404]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002800:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002808:	4961      	ldr	r1, [pc, #388]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800280a:	4313      	orrs	r3, r2
 800280c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00a      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800281c:	4b5c      	ldr	r3, [pc, #368]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800281e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002822:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800282a:	4959      	ldr	r1, [pc, #356]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800282c:	4313      	orrs	r3, r2
 800282e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00a      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800283e:	4b54      	ldr	r3, [pc, #336]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002844:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800284c:	4950      	ldr	r1, [pc, #320]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800284e:	4313      	orrs	r3, r2
 8002850:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800285c:	2b00      	cmp	r3, #0
 800285e:	d00a      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002860:	4b4b      	ldr	r3, [pc, #300]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002866:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800286e:	4948      	ldr	r1, [pc, #288]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002870:	4313      	orrs	r3, r2
 8002872:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00a      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002882:	4b43      	ldr	r3, [pc, #268]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002888:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002890:	493f      	ldr	r1, [pc, #252]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d028      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028a4:	4b3a      	ldr	r3, [pc, #232]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028b2:	4937      	ldr	r1, [pc, #220]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028c2:	d106      	bne.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028c4:	4b32      	ldr	r3, [pc, #200]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	4a31      	ldr	r2, [pc, #196]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028ce:	60d3      	str	r3, [r2, #12]
 80028d0:	e011      	b.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028da:	d10c      	bne.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3304      	adds	r3, #4
 80028e0:	2101      	movs	r1, #1
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 f8c8 	bl	8002a78 <RCCEx_PLLSAI1_Config>
 80028e8:	4603      	mov	r3, r0
 80028ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80028ec:	7cfb      	ldrb	r3, [r7, #19]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80028f2:	7cfb      	ldrb	r3, [r7, #19]
 80028f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d028      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002902:	4b23      	ldr	r3, [pc, #140]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002908:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002910:	491f      	ldr	r1, [pc, #124]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002912:	4313      	orrs	r3, r2
 8002914:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800291c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002920:	d106      	bne.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002922:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	4a1a      	ldr	r2, [pc, #104]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002928:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800292c:	60d3      	str	r3, [r2, #12]
 800292e:	e011      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002934:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002938:	d10c      	bne.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	3304      	adds	r3, #4
 800293e:	2101      	movs	r1, #1
 8002940:	4618      	mov	r0, r3
 8002942:	f000 f899 	bl	8002a78 <RCCEx_PLLSAI1_Config>
 8002946:	4603      	mov	r3, r0
 8002948:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800294a:	7cfb      	ldrb	r3, [r7, #19]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002950:	7cfb      	ldrb	r3, [r7, #19]
 8002952:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d02b      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002960:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002966:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800296e:	4908      	ldr	r1, [pc, #32]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002970:	4313      	orrs	r3, r2
 8002972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800297a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800297e:	d109      	bne.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002980:	4b03      	ldr	r3, [pc, #12]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	4a02      	ldr	r2, [pc, #8]	; (8002990 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002986:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800298a:	60d3      	str	r3, [r2, #12]
 800298c:	e014      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800298e:	bf00      	nop
 8002990:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002998:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800299c:	d10c      	bne.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	3304      	adds	r3, #4
 80029a2:	2101      	movs	r1, #1
 80029a4:	4618      	mov	r0, r3
 80029a6:	f000 f867 	bl	8002a78 <RCCEx_PLLSAI1_Config>
 80029aa:	4603      	mov	r3, r0
 80029ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029ae:	7cfb      	ldrb	r3, [r7, #19]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80029b4:	7cfb      	ldrb	r3, [r7, #19]
 80029b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d02f      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029c4:	4b2b      	ldr	r3, [pc, #172]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029d2:	4928      	ldr	r1, [pc, #160]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029e2:	d10d      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3304      	adds	r3, #4
 80029e8:	2102      	movs	r1, #2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f000 f844 	bl	8002a78 <RCCEx_PLLSAI1_Config>
 80029f0:	4603      	mov	r3, r0
 80029f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029f4:	7cfb      	ldrb	r3, [r7, #19]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d014      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80029fa:	7cfb      	ldrb	r3, [r7, #19]
 80029fc:	74bb      	strb	r3, [r7, #18]
 80029fe:	e011      	b.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a08:	d10c      	bne.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	3320      	adds	r3, #32
 8002a0e:	2102      	movs	r1, #2
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 f921 	bl	8002c58 <RCCEx_PLLSAI2_Config>
 8002a16:	4603      	mov	r3, r0
 8002a18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a1a:	7cfb      	ldrb	r3, [r7, #19]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002a20:	7cfb      	ldrb	r3, [r7, #19]
 8002a22:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d00a      	beq.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002a30:	4b10      	ldr	r3, [pc, #64]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a36:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a3e:	490d      	ldr	r1, [pc, #52]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a40:	4313      	orrs	r3, r2
 8002a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00b      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a52:	4b08      	ldr	r3, [pc, #32]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a58:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a62:	4904      	ldr	r1, [pc, #16]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002a6a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40021000 	.word	0x40021000

08002a78 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a86:	4b73      	ldr	r3, [pc, #460]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d018      	beq.n	8002ac4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002a92:	4b70      	ldr	r3, [pc, #448]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	f003 0203 	and.w	r2, r3, #3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d10d      	bne.n	8002abe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
       ||
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d009      	beq.n	8002abe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002aaa:	4b6a      	ldr	r3, [pc, #424]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	091b      	lsrs	r3, r3, #4
 8002ab0:	f003 0307 	and.w	r3, r3, #7
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
       ||
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d044      	beq.n	8002b48 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	73fb      	strb	r3, [r7, #15]
 8002ac2:	e041      	b.n	8002b48 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d00c      	beq.n	8002ae6 <RCCEx_PLLSAI1_Config+0x6e>
 8002acc:	2b03      	cmp	r3, #3
 8002ace:	d013      	beq.n	8002af8 <RCCEx_PLLSAI1_Config+0x80>
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d120      	bne.n	8002b16 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ad4:	4b5f      	ldr	r3, [pc, #380]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d11d      	bne.n	8002b1c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ae4:	e01a      	b.n	8002b1c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ae6:	4b5b      	ldr	r3, [pc, #364]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d116      	bne.n	8002b20 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002af6:	e013      	b.n	8002b20 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002af8:	4b56      	ldr	r3, [pc, #344]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10f      	bne.n	8002b24 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b04:	4b53      	ldr	r3, [pc, #332]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d109      	bne.n	8002b24 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b14:	e006      	b.n	8002b24 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	73fb      	strb	r3, [r7, #15]
      break;
 8002b1a:	e004      	b.n	8002b26 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b1c:	bf00      	nop
 8002b1e:	e002      	b.n	8002b26 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b20:	bf00      	nop
 8002b22:	e000      	b.n	8002b26 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b24:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10d      	bne.n	8002b48 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b2c:	4b49      	ldr	r3, [pc, #292]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6819      	ldr	r1, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	430b      	orrs	r3, r1
 8002b42:	4944      	ldr	r1, [pc, #272]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b48:	7bfb      	ldrb	r3, [r7, #15]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d17d      	bne.n	8002c4a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002b4e:	4b41      	ldr	r3, [pc, #260]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a40      	ldr	r2, [pc, #256]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b54:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002b58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b5a:	f7fe f955 	bl	8000e08 <HAL_GetTick>
 8002b5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b60:	e009      	b.n	8002b76 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b62:	f7fe f951 	bl	8000e08 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d902      	bls.n	8002b76 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	73fb      	strb	r3, [r7, #15]
        break;
 8002b74:	e005      	b.n	8002b82 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b76:	4b37      	ldr	r3, [pc, #220]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1ef      	bne.n	8002b62 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002b82:	7bfb      	ldrb	r3, [r7, #15]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d160      	bne.n	8002c4a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d111      	bne.n	8002bb2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b8e:	4b31      	ldr	r3, [pc, #196]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6892      	ldr	r2, [r2, #8]
 8002b9e:	0211      	lsls	r1, r2, #8
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	68d2      	ldr	r2, [r2, #12]
 8002ba4:	0912      	lsrs	r2, r2, #4
 8002ba6:	0452      	lsls	r2, r2, #17
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	492a      	ldr	r1, [pc, #168]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	610b      	str	r3, [r1, #16]
 8002bb0:	e027      	b.n	8002c02 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d112      	bne.n	8002bde <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bb8:	4b26      	ldr	r3, [pc, #152]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002bc0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6892      	ldr	r2, [r2, #8]
 8002bc8:	0211      	lsls	r1, r2, #8
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6912      	ldr	r2, [r2, #16]
 8002bce:	0852      	lsrs	r2, r2, #1
 8002bd0:	3a01      	subs	r2, #1
 8002bd2:	0552      	lsls	r2, r2, #21
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	491f      	ldr	r1, [pc, #124]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	610b      	str	r3, [r1, #16]
 8002bdc:	e011      	b.n	8002c02 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bde:	4b1d      	ldr	r3, [pc, #116]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002be6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6892      	ldr	r2, [r2, #8]
 8002bee:	0211      	lsls	r1, r2, #8
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	6952      	ldr	r2, [r2, #20]
 8002bf4:	0852      	lsrs	r2, r2, #1
 8002bf6:	3a01      	subs	r2, #1
 8002bf8:	0652      	lsls	r2, r2, #25
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	4915      	ldr	r1, [pc, #84]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002c02:	4b14      	ldr	r3, [pc, #80]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a13      	ldr	r2, [pc, #76]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c08:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c0c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0e:	f7fe f8fb 	bl	8000e08 <HAL_GetTick>
 8002c12:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c14:	e009      	b.n	8002c2a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c16:	f7fe f8f7 	bl	8000e08 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d902      	bls.n	8002c2a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	73fb      	strb	r3, [r7, #15]
          break;
 8002c28:	e005      	b.n	8002c36 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c2a:	4b0a      	ldr	r3, [pc, #40]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0ef      	beq.n	8002c16 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d106      	bne.n	8002c4a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002c3c:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	4903      	ldr	r1, [pc, #12]	; (8002c54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40021000 	.word	0x40021000

08002c58 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c66:	4b68      	ldr	r3, [pc, #416]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	f003 0303 	and.w	r3, r3, #3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d018      	beq.n	8002ca4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c72:	4b65      	ldr	r3, [pc, #404]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	f003 0203 	and.w	r2, r3, #3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d10d      	bne.n	8002c9e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
       ||
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d009      	beq.n	8002c9e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c8a:	4b5f      	ldr	r3, [pc, #380]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	091b      	lsrs	r3, r3, #4
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	1c5a      	adds	r2, r3, #1
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
       ||
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d044      	beq.n	8002d28 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	73fb      	strb	r3, [r7, #15]
 8002ca2:	e041      	b.n	8002d28 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d00c      	beq.n	8002cc6 <RCCEx_PLLSAI2_Config+0x6e>
 8002cac:	2b03      	cmp	r3, #3
 8002cae:	d013      	beq.n	8002cd8 <RCCEx_PLLSAI2_Config+0x80>
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d120      	bne.n	8002cf6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cb4:	4b54      	ldr	r3, [pc, #336]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d11d      	bne.n	8002cfc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cc4:	e01a      	b.n	8002cfc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002cc6:	4b50      	ldr	r3, [pc, #320]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d116      	bne.n	8002d00 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cd6:	e013      	b.n	8002d00 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cd8:	4b4b      	ldr	r3, [pc, #300]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10f      	bne.n	8002d04 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ce4:	4b48      	ldr	r3, [pc, #288]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d109      	bne.n	8002d04 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002cf4:	e006      	b.n	8002d04 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	73fb      	strb	r3, [r7, #15]
      break;
 8002cfa:	e004      	b.n	8002d06 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002cfc:	bf00      	nop
 8002cfe:	e002      	b.n	8002d06 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002d00:	bf00      	nop
 8002d02:	e000      	b.n	8002d06 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002d04:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10d      	bne.n	8002d28 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d0c:	4b3e      	ldr	r3, [pc, #248]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6819      	ldr	r1, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	011b      	lsls	r3, r3, #4
 8002d20:	430b      	orrs	r3, r1
 8002d22:	4939      	ldr	r1, [pc, #228]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d28:	7bfb      	ldrb	r3, [r7, #15]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d167      	bne.n	8002dfe <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002d2e:	4b36      	ldr	r3, [pc, #216]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a35      	ldr	r2, [pc, #212]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d3a:	f7fe f865 	bl	8000e08 <HAL_GetTick>
 8002d3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d40:	e009      	b.n	8002d56 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d42:	f7fe f861 	bl	8000e08 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d902      	bls.n	8002d56 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	73fb      	strb	r3, [r7, #15]
        break;
 8002d54:	e005      	b.n	8002d62 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d56:	4b2c      	ldr	r3, [pc, #176]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1ef      	bne.n	8002d42 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002d62:	7bfb      	ldrb	r3, [r7, #15]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d14a      	bne.n	8002dfe <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d111      	bne.n	8002d92 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d6e:	4b26      	ldr	r3, [pc, #152]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	6892      	ldr	r2, [r2, #8]
 8002d7e:	0211      	lsls	r1, r2, #8
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	68d2      	ldr	r2, [r2, #12]
 8002d84:	0912      	lsrs	r2, r2, #4
 8002d86:	0452      	lsls	r2, r2, #17
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	491f      	ldr	r1, [pc, #124]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	614b      	str	r3, [r1, #20]
 8002d90:	e011      	b.n	8002db6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d92:	4b1d      	ldr	r3, [pc, #116]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d9a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6892      	ldr	r2, [r2, #8]
 8002da2:	0211      	lsls	r1, r2, #8
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	6912      	ldr	r2, [r2, #16]
 8002da8:	0852      	lsrs	r2, r2, #1
 8002daa:	3a01      	subs	r2, #1
 8002dac:	0652      	lsls	r2, r2, #25
 8002dae:	430a      	orrs	r2, r1
 8002db0:	4915      	ldr	r1, [pc, #84]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002db6:	4b14      	ldr	r3, [pc, #80]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a13      	ldr	r2, [pc, #76]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dc0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc2:	f7fe f821 	bl	8000e08 <HAL_GetTick>
 8002dc6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002dc8:	e009      	b.n	8002dde <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002dca:	f7fe f81d 	bl	8000e08 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d902      	bls.n	8002dde <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	73fb      	strb	r3, [r7, #15]
          break;
 8002ddc:	e005      	b.n	8002dea <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002dde:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d0ef      	beq.n	8002dca <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002dea:	7bfb      	ldrb	r3, [r7, #15]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d106      	bne.n	8002dfe <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002df0:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002df2:	695a      	ldr	r2, [r3, #20]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	4903      	ldr	r1, [pc, #12]	; (8002e08 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40021000 	.word	0x40021000

08002e0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e049      	b.n	8002eb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d106      	bne.n	8002e38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f7fd feb6 	bl	8000ba4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2202      	movs	r2, #2
 8002e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3304      	adds	r3, #4
 8002e48:	4619      	mov	r1, r3
 8002e4a:	4610      	mov	r0, r2
 8002e4c:	f000 f9ee 	bl	800322c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
	...

08002ebc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d001      	beq.n	8002ed4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e04f      	b.n	8002f74 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2202      	movs	r2, #2
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f042 0201 	orr.w	r2, r2, #1
 8002eea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a23      	ldr	r2, [pc, #140]	; (8002f80 <HAL_TIM_Base_Start_IT+0xc4>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d01d      	beq.n	8002f32 <HAL_TIM_Base_Start_IT+0x76>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002efe:	d018      	beq.n	8002f32 <HAL_TIM_Base_Start_IT+0x76>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a1f      	ldr	r2, [pc, #124]	; (8002f84 <HAL_TIM_Base_Start_IT+0xc8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d013      	beq.n	8002f32 <HAL_TIM_Base_Start_IT+0x76>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a1e      	ldr	r2, [pc, #120]	; (8002f88 <HAL_TIM_Base_Start_IT+0xcc>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d00e      	beq.n	8002f32 <HAL_TIM_Base_Start_IT+0x76>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a1c      	ldr	r2, [pc, #112]	; (8002f8c <HAL_TIM_Base_Start_IT+0xd0>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d009      	beq.n	8002f32 <HAL_TIM_Base_Start_IT+0x76>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a1b      	ldr	r2, [pc, #108]	; (8002f90 <HAL_TIM_Base_Start_IT+0xd4>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d004      	beq.n	8002f32 <HAL_TIM_Base_Start_IT+0x76>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a19      	ldr	r2, [pc, #100]	; (8002f94 <HAL_TIM_Base_Start_IT+0xd8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d115      	bne.n	8002f5e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	4b17      	ldr	r3, [pc, #92]	; (8002f98 <HAL_TIM_Base_Start_IT+0xdc>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2b06      	cmp	r3, #6
 8002f42:	d015      	beq.n	8002f70 <HAL_TIM_Base_Start_IT+0xb4>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f4a:	d011      	beq.n	8002f70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0201 	orr.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f5c:	e008      	b.n	8002f70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f042 0201 	orr.w	r2, r2, #1
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	e000      	b.n	8002f72 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f70:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	40012c00 	.word	0x40012c00
 8002f84:	40000400 	.word	0x40000400
 8002f88:	40000800 	.word	0x40000800
 8002f8c:	40000c00 	.word	0x40000c00
 8002f90:	40013400 	.word	0x40013400
 8002f94:	40014000 	.word	0x40014000
 8002f98:	00010007 	.word	0x00010007

08002f9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d122      	bne.n	8002ff8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d11b      	bne.n	8002ff8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f06f 0202 	mvn.w	r2, #2
 8002fc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	f003 0303 	and.w	r3, r3, #3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f905 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002fe4:	e005      	b.n	8002ff2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f8f7 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 f908 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	f003 0304 	and.w	r3, r3, #4
 8003002:	2b04      	cmp	r3, #4
 8003004:	d122      	bne.n	800304c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	2b04      	cmp	r3, #4
 8003012:	d11b      	bne.n	800304c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f06f 0204 	mvn.w	r2, #4
 800301c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2202      	movs	r2, #2
 8003022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 f8db 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8003038:	e005      	b.n	8003046 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f8cd 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f8de 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	f003 0308 	and.w	r3, r3, #8
 8003056:	2b08      	cmp	r3, #8
 8003058:	d122      	bne.n	80030a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	f003 0308 	and.w	r3, r3, #8
 8003064:	2b08      	cmp	r3, #8
 8003066:	d11b      	bne.n	80030a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f06f 0208 	mvn.w	r2, #8
 8003070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2204      	movs	r2, #4
 8003076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	f003 0303 	and.w	r3, r3, #3
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f8b1 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 800308c:	e005      	b.n	800309a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f8a3 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f8b4 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	f003 0310 	and.w	r3, r3, #16
 80030aa:	2b10      	cmp	r3, #16
 80030ac:	d122      	bne.n	80030f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f003 0310 	and.w	r3, r3, #16
 80030b8:	2b10      	cmp	r3, #16
 80030ba:	d11b      	bne.n	80030f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f06f 0210 	mvn.w	r2, #16
 80030c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2208      	movs	r2, #8
 80030ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 f887 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 80030e0:	e005      	b.n	80030ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 f879 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 f88a 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d10e      	bne.n	8003120 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b01      	cmp	r3, #1
 800310e:	d107      	bne.n	8003120 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f06f 0201 	mvn.w	r2, #1
 8003118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7fd fb06 	bl	800072c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800312a:	2b80      	cmp	r3, #128	; 0x80
 800312c:	d10e      	bne.n	800314c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003138:	2b80      	cmp	r3, #128	; 0x80
 800313a:	d107      	bne.n	800314c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 f99c 	bl	8003484 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003156:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800315a:	d10e      	bne.n	800317a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003166:	2b80      	cmp	r3, #128	; 0x80
 8003168:	d107      	bne.n	800317a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003172:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 f98f 	bl	8003498 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003184:	2b40      	cmp	r3, #64	; 0x40
 8003186:	d10e      	bne.n	80031a6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003192:	2b40      	cmp	r3, #64	; 0x40
 8003194:	d107      	bne.n	80031a6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800319e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 f838 	bl	8003216 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	f003 0320 	and.w	r3, r3, #32
 80031b0:	2b20      	cmp	r3, #32
 80031b2:	d10e      	bne.n	80031d2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	f003 0320 	and.w	r3, r3, #32
 80031be:	2b20      	cmp	r3, #32
 80031c0:	d107      	bne.n	80031d2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f06f 0220 	mvn.w	r2, #32
 80031ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 f94f 	bl	8003470 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
	...

0800322c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a40      	ldr	r2, [pc, #256]	; (8003340 <TIM_Base_SetConfig+0x114>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d013      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800324a:	d00f      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a3d      	ldr	r2, [pc, #244]	; (8003344 <TIM_Base_SetConfig+0x118>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d00b      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a3c      	ldr	r2, [pc, #240]	; (8003348 <TIM_Base_SetConfig+0x11c>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d007      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a3b      	ldr	r2, [pc, #236]	; (800334c <TIM_Base_SetConfig+0x120>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d003      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a3a      	ldr	r2, [pc, #232]	; (8003350 <TIM_Base_SetConfig+0x124>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d108      	bne.n	800327e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003272:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a2f      	ldr	r2, [pc, #188]	; (8003340 <TIM_Base_SetConfig+0x114>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d01f      	beq.n	80032c6 <TIM_Base_SetConfig+0x9a>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800328c:	d01b      	beq.n	80032c6 <TIM_Base_SetConfig+0x9a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a2c      	ldr	r2, [pc, #176]	; (8003344 <TIM_Base_SetConfig+0x118>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d017      	beq.n	80032c6 <TIM_Base_SetConfig+0x9a>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a2b      	ldr	r2, [pc, #172]	; (8003348 <TIM_Base_SetConfig+0x11c>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d013      	beq.n	80032c6 <TIM_Base_SetConfig+0x9a>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a2a      	ldr	r2, [pc, #168]	; (800334c <TIM_Base_SetConfig+0x120>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d00f      	beq.n	80032c6 <TIM_Base_SetConfig+0x9a>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a29      	ldr	r2, [pc, #164]	; (8003350 <TIM_Base_SetConfig+0x124>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d00b      	beq.n	80032c6 <TIM_Base_SetConfig+0x9a>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a28      	ldr	r2, [pc, #160]	; (8003354 <TIM_Base_SetConfig+0x128>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d007      	beq.n	80032c6 <TIM_Base_SetConfig+0x9a>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a27      	ldr	r2, [pc, #156]	; (8003358 <TIM_Base_SetConfig+0x12c>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d003      	beq.n	80032c6 <TIM_Base_SetConfig+0x9a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a26      	ldr	r2, [pc, #152]	; (800335c <TIM_Base_SetConfig+0x130>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d108      	bne.n	80032d8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68fa      	ldr	r2, [r7, #12]
 80032ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a10      	ldr	r2, [pc, #64]	; (8003340 <TIM_Base_SetConfig+0x114>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d00f      	beq.n	8003324 <TIM_Base_SetConfig+0xf8>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a12      	ldr	r2, [pc, #72]	; (8003350 <TIM_Base_SetConfig+0x124>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d00b      	beq.n	8003324 <TIM_Base_SetConfig+0xf8>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a11      	ldr	r2, [pc, #68]	; (8003354 <TIM_Base_SetConfig+0x128>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d007      	beq.n	8003324 <TIM_Base_SetConfig+0xf8>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a10      	ldr	r2, [pc, #64]	; (8003358 <TIM_Base_SetConfig+0x12c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d003      	beq.n	8003324 <TIM_Base_SetConfig+0xf8>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a0f      	ldr	r2, [pc, #60]	; (800335c <TIM_Base_SetConfig+0x130>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d103      	bne.n	800332c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	691a      	ldr	r2, [r3, #16]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	615a      	str	r2, [r3, #20]
}
 8003332:	bf00      	nop
 8003334:	3714      	adds	r7, #20
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	40012c00 	.word	0x40012c00
 8003344:	40000400 	.word	0x40000400
 8003348:	40000800 	.word	0x40000800
 800334c:	40000c00 	.word	0x40000c00
 8003350:	40013400 	.word	0x40013400
 8003354:	40014000 	.word	0x40014000
 8003358:	40014400 	.word	0x40014400
 800335c:	40014800 	.word	0x40014800

08003360 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003374:	2302      	movs	r3, #2
 8003376:	e068      	b.n	800344a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2202      	movs	r2, #2
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a2e      	ldr	r2, [pc, #184]	; (8003458 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d004      	beq.n	80033ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a2d      	ldr	r2, [pc, #180]	; (800345c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d108      	bne.n	80033be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80033b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a1e      	ldr	r2, [pc, #120]	; (8003458 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d01d      	beq.n	800341e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ea:	d018      	beq.n	800341e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a1b      	ldr	r2, [pc, #108]	; (8003460 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d013      	beq.n	800341e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a1a      	ldr	r2, [pc, #104]	; (8003464 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d00e      	beq.n	800341e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a18      	ldr	r2, [pc, #96]	; (8003468 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d009      	beq.n	800341e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a13      	ldr	r2, [pc, #76]	; (800345c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d004      	beq.n	800341e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a14      	ldr	r2, [pc, #80]	; (800346c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d10c      	bne.n	8003438 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003424:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	4313      	orrs	r3, r2
 800342e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68ba      	ldr	r2, [r7, #8]
 8003436:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3714      	adds	r7, #20
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	40012c00 	.word	0x40012c00
 800345c:	40013400 	.word	0x40013400
 8003460:	40000400 	.word	0x40000400
 8003464:	40000800 	.word	0x40000800
 8003468:	40000c00 	.word	0x40000c00
 800346c:	40014000 	.word	0x40014000

08003470 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e040      	b.n	8003540 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d106      	bne.n	80034d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f7fd fbbe 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2224      	movs	r2, #36	; 0x24
 80034d8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 0201 	bic.w	r2, r2, #1
 80034e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f8c0 	bl	8003670 <UART_SetConfig>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d101      	bne.n	80034fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e022      	b.n	8003540 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d002      	beq.n	8003508 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f000 fb3e 	bl	8003b84 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003516:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003526:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 fbc5 	bl	8003cc8 <UART_CheckIdleState>
 800353e:	4603      	mov	r3, r0
}
 8003540:	4618      	mov	r0, r3
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b08a      	sub	sp, #40	; 0x28
 800354c:	af02      	add	r7, sp, #8
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	603b      	str	r3, [r7, #0]
 8003554:	4613      	mov	r3, r2
 8003556:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800355c:	2b20      	cmp	r3, #32
 800355e:	f040 8081 	bne.w	8003664 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d002      	beq.n	800356e <HAL_UART_Transmit+0x26>
 8003568:	88fb      	ldrh	r3, [r7, #6]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e079      	b.n	8003666 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003578:	2b01      	cmp	r3, #1
 800357a:	d101      	bne.n	8003580 <HAL_UART_Transmit+0x38>
 800357c:	2302      	movs	r3, #2
 800357e:	e072      	b.n	8003666 <HAL_UART_Transmit+0x11e>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2221      	movs	r2, #33	; 0x21
 8003592:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003594:	f7fd fc38 	bl	8000e08 <HAL_GetTick>
 8003598:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	88fa      	ldrh	r2, [r7, #6]
 800359e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	88fa      	ldrh	r2, [r7, #6]
 80035a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035b2:	d108      	bne.n	80035c6 <HAL_UART_Transmit+0x7e>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d104      	bne.n	80035c6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80035bc:	2300      	movs	r3, #0
 80035be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	61bb      	str	r3, [r7, #24]
 80035c4:	e003      	b.n	80035ce <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035ca:	2300      	movs	r3, #0
 80035cc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80035d6:	e02d      	b.n	8003634 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2200      	movs	r2, #0
 80035e0:	2180      	movs	r1, #128	; 0x80
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 fbb5 	bl	8003d52 <UART_WaitOnFlagUntilTimeout>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e039      	b.n	8003666 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d10b      	bne.n	8003610 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	881a      	ldrh	r2, [r3, #0]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003604:	b292      	uxth	r2, r2
 8003606:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	3302      	adds	r3, #2
 800360c:	61bb      	str	r3, [r7, #24]
 800360e:	e008      	b.n	8003622 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	781a      	ldrb	r2, [r3, #0]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	b292      	uxth	r2, r2
 800361a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	3301      	adds	r3, #1
 8003620:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003628:	b29b      	uxth	r3, r3
 800362a:	3b01      	subs	r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800363a:	b29b      	uxth	r3, r3
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1cb      	bne.n	80035d8 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	2200      	movs	r2, #0
 8003648:	2140      	movs	r1, #64	; 0x40
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 fb81 	bl	8003d52 <UART_WaitOnFlagUntilTimeout>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e005      	b.n	8003666 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2220      	movs	r2, #32
 800365e:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003660:	2300      	movs	r3, #0
 8003662:	e000      	b.n	8003666 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003664:	2302      	movs	r3, #2
  }
}
 8003666:	4618      	mov	r0, r3
 8003668:	3720      	adds	r7, #32
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
	...

08003670 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003670:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003674:	b088      	sub	sp, #32
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	431a      	orrs	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	431a      	orrs	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	4313      	orrs	r3, r2
 8003694:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	4bac      	ldr	r3, [pc, #688]	; (8003950 <UART_SetConfig+0x2e0>)
 800369e:	4013      	ands	r3, r2
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	69f9      	ldr	r1, [r7, #28]
 80036a6:	430b      	orrs	r3, r1
 80036a8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68da      	ldr	r2, [r3, #12]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	430a      	orrs	r2, r1
 80036be:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4aa2      	ldr	r2, [pc, #648]	; (8003954 <UART_SetConfig+0x2e4>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d004      	beq.n	80036da <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	69fa      	ldr	r2, [r7, #28]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	69fa      	ldr	r2, [r7, #28]
 80036ea:	430a      	orrs	r2, r1
 80036ec:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a99      	ldr	r2, [pc, #612]	; (8003958 <UART_SetConfig+0x2e8>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d121      	bne.n	800373c <UART_SetConfig+0xcc>
 80036f8:	4b98      	ldr	r3, [pc, #608]	; (800395c <UART_SetConfig+0x2ec>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fe:	f003 0303 	and.w	r3, r3, #3
 8003702:	2b03      	cmp	r3, #3
 8003704:	d816      	bhi.n	8003734 <UART_SetConfig+0xc4>
 8003706:	a201      	add	r2, pc, #4	; (adr r2, 800370c <UART_SetConfig+0x9c>)
 8003708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370c:	0800371d 	.word	0x0800371d
 8003710:	08003729 	.word	0x08003729
 8003714:	08003723 	.word	0x08003723
 8003718:	0800372f 	.word	0x0800372f
 800371c:	2301      	movs	r3, #1
 800371e:	76fb      	strb	r3, [r7, #27]
 8003720:	e0e8      	b.n	80038f4 <UART_SetConfig+0x284>
 8003722:	2302      	movs	r3, #2
 8003724:	76fb      	strb	r3, [r7, #27]
 8003726:	e0e5      	b.n	80038f4 <UART_SetConfig+0x284>
 8003728:	2304      	movs	r3, #4
 800372a:	76fb      	strb	r3, [r7, #27]
 800372c:	e0e2      	b.n	80038f4 <UART_SetConfig+0x284>
 800372e:	2308      	movs	r3, #8
 8003730:	76fb      	strb	r3, [r7, #27]
 8003732:	e0df      	b.n	80038f4 <UART_SetConfig+0x284>
 8003734:	2310      	movs	r3, #16
 8003736:	76fb      	strb	r3, [r7, #27]
 8003738:	bf00      	nop
 800373a:	e0db      	b.n	80038f4 <UART_SetConfig+0x284>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a87      	ldr	r2, [pc, #540]	; (8003960 <UART_SetConfig+0x2f0>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d134      	bne.n	80037b0 <UART_SetConfig+0x140>
 8003746:	4b85      	ldr	r3, [pc, #532]	; (800395c <UART_SetConfig+0x2ec>)
 8003748:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800374c:	f003 030c 	and.w	r3, r3, #12
 8003750:	2b0c      	cmp	r3, #12
 8003752:	d829      	bhi.n	80037a8 <UART_SetConfig+0x138>
 8003754:	a201      	add	r2, pc, #4	; (adr r2, 800375c <UART_SetConfig+0xec>)
 8003756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375a:	bf00      	nop
 800375c:	08003791 	.word	0x08003791
 8003760:	080037a9 	.word	0x080037a9
 8003764:	080037a9 	.word	0x080037a9
 8003768:	080037a9 	.word	0x080037a9
 800376c:	0800379d 	.word	0x0800379d
 8003770:	080037a9 	.word	0x080037a9
 8003774:	080037a9 	.word	0x080037a9
 8003778:	080037a9 	.word	0x080037a9
 800377c:	08003797 	.word	0x08003797
 8003780:	080037a9 	.word	0x080037a9
 8003784:	080037a9 	.word	0x080037a9
 8003788:	080037a9 	.word	0x080037a9
 800378c:	080037a3 	.word	0x080037a3
 8003790:	2300      	movs	r3, #0
 8003792:	76fb      	strb	r3, [r7, #27]
 8003794:	e0ae      	b.n	80038f4 <UART_SetConfig+0x284>
 8003796:	2302      	movs	r3, #2
 8003798:	76fb      	strb	r3, [r7, #27]
 800379a:	e0ab      	b.n	80038f4 <UART_SetConfig+0x284>
 800379c:	2304      	movs	r3, #4
 800379e:	76fb      	strb	r3, [r7, #27]
 80037a0:	e0a8      	b.n	80038f4 <UART_SetConfig+0x284>
 80037a2:	2308      	movs	r3, #8
 80037a4:	76fb      	strb	r3, [r7, #27]
 80037a6:	e0a5      	b.n	80038f4 <UART_SetConfig+0x284>
 80037a8:	2310      	movs	r3, #16
 80037aa:	76fb      	strb	r3, [r7, #27]
 80037ac:	bf00      	nop
 80037ae:	e0a1      	b.n	80038f4 <UART_SetConfig+0x284>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a6b      	ldr	r2, [pc, #428]	; (8003964 <UART_SetConfig+0x2f4>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d120      	bne.n	80037fc <UART_SetConfig+0x18c>
 80037ba:	4b68      	ldr	r3, [pc, #416]	; (800395c <UART_SetConfig+0x2ec>)
 80037bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80037c4:	2b10      	cmp	r3, #16
 80037c6:	d00f      	beq.n	80037e8 <UART_SetConfig+0x178>
 80037c8:	2b10      	cmp	r3, #16
 80037ca:	d802      	bhi.n	80037d2 <UART_SetConfig+0x162>
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d005      	beq.n	80037dc <UART_SetConfig+0x16c>
 80037d0:	e010      	b.n	80037f4 <UART_SetConfig+0x184>
 80037d2:	2b20      	cmp	r3, #32
 80037d4:	d005      	beq.n	80037e2 <UART_SetConfig+0x172>
 80037d6:	2b30      	cmp	r3, #48	; 0x30
 80037d8:	d009      	beq.n	80037ee <UART_SetConfig+0x17e>
 80037da:	e00b      	b.n	80037f4 <UART_SetConfig+0x184>
 80037dc:	2300      	movs	r3, #0
 80037de:	76fb      	strb	r3, [r7, #27]
 80037e0:	e088      	b.n	80038f4 <UART_SetConfig+0x284>
 80037e2:	2302      	movs	r3, #2
 80037e4:	76fb      	strb	r3, [r7, #27]
 80037e6:	e085      	b.n	80038f4 <UART_SetConfig+0x284>
 80037e8:	2304      	movs	r3, #4
 80037ea:	76fb      	strb	r3, [r7, #27]
 80037ec:	e082      	b.n	80038f4 <UART_SetConfig+0x284>
 80037ee:	2308      	movs	r3, #8
 80037f0:	76fb      	strb	r3, [r7, #27]
 80037f2:	e07f      	b.n	80038f4 <UART_SetConfig+0x284>
 80037f4:	2310      	movs	r3, #16
 80037f6:	76fb      	strb	r3, [r7, #27]
 80037f8:	bf00      	nop
 80037fa:	e07b      	b.n	80038f4 <UART_SetConfig+0x284>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a59      	ldr	r2, [pc, #356]	; (8003968 <UART_SetConfig+0x2f8>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d120      	bne.n	8003848 <UART_SetConfig+0x1d8>
 8003806:	4b55      	ldr	r3, [pc, #340]	; (800395c <UART_SetConfig+0x2ec>)
 8003808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800380c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003810:	2b40      	cmp	r3, #64	; 0x40
 8003812:	d00f      	beq.n	8003834 <UART_SetConfig+0x1c4>
 8003814:	2b40      	cmp	r3, #64	; 0x40
 8003816:	d802      	bhi.n	800381e <UART_SetConfig+0x1ae>
 8003818:	2b00      	cmp	r3, #0
 800381a:	d005      	beq.n	8003828 <UART_SetConfig+0x1b8>
 800381c:	e010      	b.n	8003840 <UART_SetConfig+0x1d0>
 800381e:	2b80      	cmp	r3, #128	; 0x80
 8003820:	d005      	beq.n	800382e <UART_SetConfig+0x1be>
 8003822:	2bc0      	cmp	r3, #192	; 0xc0
 8003824:	d009      	beq.n	800383a <UART_SetConfig+0x1ca>
 8003826:	e00b      	b.n	8003840 <UART_SetConfig+0x1d0>
 8003828:	2300      	movs	r3, #0
 800382a:	76fb      	strb	r3, [r7, #27]
 800382c:	e062      	b.n	80038f4 <UART_SetConfig+0x284>
 800382e:	2302      	movs	r3, #2
 8003830:	76fb      	strb	r3, [r7, #27]
 8003832:	e05f      	b.n	80038f4 <UART_SetConfig+0x284>
 8003834:	2304      	movs	r3, #4
 8003836:	76fb      	strb	r3, [r7, #27]
 8003838:	e05c      	b.n	80038f4 <UART_SetConfig+0x284>
 800383a:	2308      	movs	r3, #8
 800383c:	76fb      	strb	r3, [r7, #27]
 800383e:	e059      	b.n	80038f4 <UART_SetConfig+0x284>
 8003840:	2310      	movs	r3, #16
 8003842:	76fb      	strb	r3, [r7, #27]
 8003844:	bf00      	nop
 8003846:	e055      	b.n	80038f4 <UART_SetConfig+0x284>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a47      	ldr	r2, [pc, #284]	; (800396c <UART_SetConfig+0x2fc>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d124      	bne.n	800389c <UART_SetConfig+0x22c>
 8003852:	4b42      	ldr	r3, [pc, #264]	; (800395c <UART_SetConfig+0x2ec>)
 8003854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003858:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800385c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003860:	d012      	beq.n	8003888 <UART_SetConfig+0x218>
 8003862:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003866:	d802      	bhi.n	800386e <UART_SetConfig+0x1fe>
 8003868:	2b00      	cmp	r3, #0
 800386a:	d007      	beq.n	800387c <UART_SetConfig+0x20c>
 800386c:	e012      	b.n	8003894 <UART_SetConfig+0x224>
 800386e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003872:	d006      	beq.n	8003882 <UART_SetConfig+0x212>
 8003874:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003878:	d009      	beq.n	800388e <UART_SetConfig+0x21e>
 800387a:	e00b      	b.n	8003894 <UART_SetConfig+0x224>
 800387c:	2300      	movs	r3, #0
 800387e:	76fb      	strb	r3, [r7, #27]
 8003880:	e038      	b.n	80038f4 <UART_SetConfig+0x284>
 8003882:	2302      	movs	r3, #2
 8003884:	76fb      	strb	r3, [r7, #27]
 8003886:	e035      	b.n	80038f4 <UART_SetConfig+0x284>
 8003888:	2304      	movs	r3, #4
 800388a:	76fb      	strb	r3, [r7, #27]
 800388c:	e032      	b.n	80038f4 <UART_SetConfig+0x284>
 800388e:	2308      	movs	r3, #8
 8003890:	76fb      	strb	r3, [r7, #27]
 8003892:	e02f      	b.n	80038f4 <UART_SetConfig+0x284>
 8003894:	2310      	movs	r3, #16
 8003896:	76fb      	strb	r3, [r7, #27]
 8003898:	bf00      	nop
 800389a:	e02b      	b.n	80038f4 <UART_SetConfig+0x284>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a2c      	ldr	r2, [pc, #176]	; (8003954 <UART_SetConfig+0x2e4>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d124      	bne.n	80038f0 <UART_SetConfig+0x280>
 80038a6:	4b2d      	ldr	r3, [pc, #180]	; (800395c <UART_SetConfig+0x2ec>)
 80038a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80038b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038b4:	d012      	beq.n	80038dc <UART_SetConfig+0x26c>
 80038b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ba:	d802      	bhi.n	80038c2 <UART_SetConfig+0x252>
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d007      	beq.n	80038d0 <UART_SetConfig+0x260>
 80038c0:	e012      	b.n	80038e8 <UART_SetConfig+0x278>
 80038c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038c6:	d006      	beq.n	80038d6 <UART_SetConfig+0x266>
 80038c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80038cc:	d009      	beq.n	80038e2 <UART_SetConfig+0x272>
 80038ce:	e00b      	b.n	80038e8 <UART_SetConfig+0x278>
 80038d0:	2300      	movs	r3, #0
 80038d2:	76fb      	strb	r3, [r7, #27]
 80038d4:	e00e      	b.n	80038f4 <UART_SetConfig+0x284>
 80038d6:	2302      	movs	r3, #2
 80038d8:	76fb      	strb	r3, [r7, #27]
 80038da:	e00b      	b.n	80038f4 <UART_SetConfig+0x284>
 80038dc:	2304      	movs	r3, #4
 80038de:	76fb      	strb	r3, [r7, #27]
 80038e0:	e008      	b.n	80038f4 <UART_SetConfig+0x284>
 80038e2:	2308      	movs	r3, #8
 80038e4:	76fb      	strb	r3, [r7, #27]
 80038e6:	e005      	b.n	80038f4 <UART_SetConfig+0x284>
 80038e8:	2310      	movs	r3, #16
 80038ea:	76fb      	strb	r3, [r7, #27]
 80038ec:	bf00      	nop
 80038ee:	e001      	b.n	80038f4 <UART_SetConfig+0x284>
 80038f0:	2310      	movs	r3, #16
 80038f2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a16      	ldr	r2, [pc, #88]	; (8003954 <UART_SetConfig+0x2e4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	f040 8087 	bne.w	8003a0e <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003900:	7efb      	ldrb	r3, [r7, #27]
 8003902:	2b08      	cmp	r3, #8
 8003904:	d836      	bhi.n	8003974 <UART_SetConfig+0x304>
 8003906:	a201      	add	r2, pc, #4	; (adr r2, 800390c <UART_SetConfig+0x29c>)
 8003908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800390c:	08003931 	.word	0x08003931
 8003910:	08003975 	.word	0x08003975
 8003914:	08003939 	.word	0x08003939
 8003918:	08003975 	.word	0x08003975
 800391c:	0800393f 	.word	0x0800393f
 8003920:	08003975 	.word	0x08003975
 8003924:	08003975 	.word	0x08003975
 8003928:	08003975 	.word	0x08003975
 800392c:	08003947 	.word	0x08003947
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003930:	f7fe fd30 	bl	8002394 <HAL_RCC_GetPCLK1Freq>
 8003934:	6178      	str	r0, [r7, #20]
        break;
 8003936:	e022      	b.n	800397e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003938:	4b0d      	ldr	r3, [pc, #52]	; (8003970 <UART_SetConfig+0x300>)
 800393a:	617b      	str	r3, [r7, #20]
        break;
 800393c:	e01f      	b.n	800397e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800393e:	f7fe fc93 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 8003942:	6178      	str	r0, [r7, #20]
        break;
 8003944:	e01b      	b.n	800397e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800394a:	617b      	str	r3, [r7, #20]
        break;
 800394c:	e017      	b.n	800397e <UART_SetConfig+0x30e>
 800394e:	bf00      	nop
 8003950:	efff69f3 	.word	0xefff69f3
 8003954:	40008000 	.word	0x40008000
 8003958:	40013800 	.word	0x40013800
 800395c:	40021000 	.word	0x40021000
 8003960:	40004400 	.word	0x40004400
 8003964:	40004800 	.word	0x40004800
 8003968:	40004c00 	.word	0x40004c00
 800396c:	40005000 	.word	0x40005000
 8003970:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	76bb      	strb	r3, [r7, #26]
        break;
 800397c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2b00      	cmp	r3, #0
 8003982:	f000 80f1 	beq.w	8003b68 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	4413      	add	r3, r2
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	429a      	cmp	r2, r3
 8003994:	d305      	bcc.n	80039a2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d902      	bls.n	80039a8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	76bb      	strb	r3, [r7, #26]
 80039a6:	e0df      	b.n	8003b68 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	4619      	mov	r1, r3
 80039ac:	f04f 0200 	mov.w	r2, #0
 80039b0:	f04f 0300 	mov.w	r3, #0
 80039b4:	f04f 0400 	mov.w	r4, #0
 80039b8:	0214      	lsls	r4, r2, #8
 80039ba:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80039be:	020b      	lsls	r3, r1, #8
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6852      	ldr	r2, [r2, #4]
 80039c4:	0852      	lsrs	r2, r2, #1
 80039c6:	4611      	mov	r1, r2
 80039c8:	f04f 0200 	mov.w	r2, #0
 80039cc:	eb13 0b01 	adds.w	fp, r3, r1
 80039d0:	eb44 0c02 	adc.w	ip, r4, r2
 80039d4:	4658      	mov	r0, fp
 80039d6:	4661      	mov	r1, ip
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f04f 0400 	mov.w	r4, #0
 80039e0:	461a      	mov	r2, r3
 80039e2:	4623      	mov	r3, r4
 80039e4:	f7fc fc44 	bl	8000270 <__aeabi_uldivmod>
 80039e8:	4603      	mov	r3, r0
 80039ea:	460c      	mov	r4, r1
 80039ec:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039f4:	d308      	bcc.n	8003a08 <UART_SetConfig+0x398>
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039fc:	d204      	bcs.n	8003a08 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	60da      	str	r2, [r3, #12]
 8003a06:	e0af      	b.n	8003b68 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	76bb      	strb	r3, [r7, #26]
 8003a0c:	e0ac      	b.n	8003b68 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a16:	d15b      	bne.n	8003ad0 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003a18:	7efb      	ldrb	r3, [r7, #27]
 8003a1a:	2b08      	cmp	r3, #8
 8003a1c:	d827      	bhi.n	8003a6e <UART_SetConfig+0x3fe>
 8003a1e:	a201      	add	r2, pc, #4	; (adr r2, 8003a24 <UART_SetConfig+0x3b4>)
 8003a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a24:	08003a49 	.word	0x08003a49
 8003a28:	08003a51 	.word	0x08003a51
 8003a2c:	08003a59 	.word	0x08003a59
 8003a30:	08003a6f 	.word	0x08003a6f
 8003a34:	08003a5f 	.word	0x08003a5f
 8003a38:	08003a6f 	.word	0x08003a6f
 8003a3c:	08003a6f 	.word	0x08003a6f
 8003a40:	08003a6f 	.word	0x08003a6f
 8003a44:	08003a67 	.word	0x08003a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a48:	f7fe fca4 	bl	8002394 <HAL_RCC_GetPCLK1Freq>
 8003a4c:	6178      	str	r0, [r7, #20]
        break;
 8003a4e:	e013      	b.n	8003a78 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a50:	f7fe fcb6 	bl	80023c0 <HAL_RCC_GetPCLK2Freq>
 8003a54:	6178      	str	r0, [r7, #20]
        break;
 8003a56:	e00f      	b.n	8003a78 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a58:	4b49      	ldr	r3, [pc, #292]	; (8003b80 <UART_SetConfig+0x510>)
 8003a5a:	617b      	str	r3, [r7, #20]
        break;
 8003a5c:	e00c      	b.n	8003a78 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a5e:	f7fe fc03 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 8003a62:	6178      	str	r0, [r7, #20]
        break;
 8003a64:	e008      	b.n	8003a78 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a6a:	617b      	str	r3, [r7, #20]
        break;
 8003a6c:	e004      	b.n	8003a78 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	76bb      	strb	r3, [r7, #26]
        break;
 8003a76:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d074      	beq.n	8003b68 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	005a      	lsls	r2, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	085b      	lsrs	r3, r3, #1
 8003a88:	441a      	add	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	2b0f      	cmp	r3, #15
 8003a9a:	d916      	bls.n	8003aca <UART_SetConfig+0x45a>
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa2:	d212      	bcs.n	8003aca <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	f023 030f 	bic.w	r3, r3, #15
 8003aac:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	085b      	lsrs	r3, r3, #1
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	89fb      	ldrh	r3, [r7, #14]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	89fa      	ldrh	r2, [r7, #14]
 8003ac6:	60da      	str	r2, [r3, #12]
 8003ac8:	e04e      	b.n	8003b68 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	76bb      	strb	r3, [r7, #26]
 8003ace:	e04b      	b.n	8003b68 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ad0:	7efb      	ldrb	r3, [r7, #27]
 8003ad2:	2b08      	cmp	r3, #8
 8003ad4:	d827      	bhi.n	8003b26 <UART_SetConfig+0x4b6>
 8003ad6:	a201      	add	r2, pc, #4	; (adr r2, 8003adc <UART_SetConfig+0x46c>)
 8003ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003adc:	08003b01 	.word	0x08003b01
 8003ae0:	08003b09 	.word	0x08003b09
 8003ae4:	08003b11 	.word	0x08003b11
 8003ae8:	08003b27 	.word	0x08003b27
 8003aec:	08003b17 	.word	0x08003b17
 8003af0:	08003b27 	.word	0x08003b27
 8003af4:	08003b27 	.word	0x08003b27
 8003af8:	08003b27 	.word	0x08003b27
 8003afc:	08003b1f 	.word	0x08003b1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b00:	f7fe fc48 	bl	8002394 <HAL_RCC_GetPCLK1Freq>
 8003b04:	6178      	str	r0, [r7, #20]
        break;
 8003b06:	e013      	b.n	8003b30 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b08:	f7fe fc5a 	bl	80023c0 <HAL_RCC_GetPCLK2Freq>
 8003b0c:	6178      	str	r0, [r7, #20]
        break;
 8003b0e:	e00f      	b.n	8003b30 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b10:	4b1b      	ldr	r3, [pc, #108]	; (8003b80 <UART_SetConfig+0x510>)
 8003b12:	617b      	str	r3, [r7, #20]
        break;
 8003b14:	e00c      	b.n	8003b30 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b16:	f7fe fba7 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 8003b1a:	6178      	str	r0, [r7, #20]
        break;
 8003b1c:	e008      	b.n	8003b30 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b22:	617b      	str	r3, [r7, #20]
        break;
 8003b24:	e004      	b.n	8003b30 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	76bb      	strb	r3, [r7, #26]
        break;
 8003b2e:	bf00      	nop
    }

    if (pclk != 0U)
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d018      	beq.n	8003b68 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	085a      	lsrs	r2, r3, #1
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	441a      	add	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	2b0f      	cmp	r3, #15
 8003b50:	d908      	bls.n	8003b64 <UART_SetConfig+0x4f4>
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b58:	d204      	bcs.n	8003b64 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	60da      	str	r2, [r3, #12]
 8003b62:	e001      	b.n	8003b68 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003b74:	7ebb      	ldrb	r3, [r7, #26]
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3720      	adds	r7, #32
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003b80:	00f42400 	.word	0x00f42400

08003b84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b90:	f003 0301 	and.w	r3, r3, #1
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf6:	f003 0308 	and.w	r3, r3, #8
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	430a      	orrs	r2, r1
 8003c12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	f003 0310 	and.w	r3, r3, #16
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00a      	beq.n	8003c36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	f003 0320 	and.w	r3, r3, #32
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00a      	beq.n	8003c58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d01a      	beq.n	8003c9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	430a      	orrs	r2, r1
 8003c78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c82:	d10a      	bne.n	8003c9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00a      	beq.n	8003cbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	605a      	str	r2, [r3, #4]
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003cd6:	f7fd f897 	bl	8000e08 <HAL_GetTick>
 8003cda:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d10e      	bne.n	8003d08 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 f82a 	bl	8003d52 <UART_WaitOnFlagUntilTimeout>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e020      	b.n	8003d4a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0304 	and.w	r3, r3, #4
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d10e      	bne.n	8003d34 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d16:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 f814 	bl	8003d52 <UART_WaitOnFlagUntilTimeout>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e00a      	b.n	8003d4a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2220      	movs	r2, #32
 8003d38:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b084      	sub	sp, #16
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d62:	e05d      	b.n	8003e20 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6a:	d059      	beq.n	8003e20 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d6c:	f7fd f84c 	bl	8000e08 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d302      	bcc.n	8003d82 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d11b      	bne.n	8003dba <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d90:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0201 	bic.w	r2, r2, #1
 8003da0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2220      	movs	r2, #32
 8003da6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2220      	movs	r2, #32
 8003dac:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e042      	b.n	8003e40 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d02b      	beq.n	8003e20 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003dd6:	d123      	bne.n	8003e20 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003de0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003df0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0201 	bic.w	r2, r2, #1
 8003e00:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2220      	movs	r2, #32
 8003e06:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2220      	movs	r2, #32
 8003e12:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e00f      	b.n	8003e40 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	69da      	ldr	r2, [r3, #28]
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	bf0c      	ite	eq
 8003e30:	2301      	moveq	r3, #1
 8003e32:	2300      	movne	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	461a      	mov	r2, r3
 8003e38:	79fb      	ldrb	r3, [r7, #7]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d092      	beq.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <__errno>:
 8003e48:	4b01      	ldr	r3, [pc, #4]	; (8003e50 <__errno+0x8>)
 8003e4a:	6818      	ldr	r0, [r3, #0]
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	2000000c 	.word	0x2000000c

08003e54 <__libc_init_array>:
 8003e54:	b570      	push	{r4, r5, r6, lr}
 8003e56:	4e0d      	ldr	r6, [pc, #52]	; (8003e8c <__libc_init_array+0x38>)
 8003e58:	4c0d      	ldr	r4, [pc, #52]	; (8003e90 <__libc_init_array+0x3c>)
 8003e5a:	1ba4      	subs	r4, r4, r6
 8003e5c:	10a4      	asrs	r4, r4, #2
 8003e5e:	2500      	movs	r5, #0
 8003e60:	42a5      	cmp	r5, r4
 8003e62:	d109      	bne.n	8003e78 <__libc_init_array+0x24>
 8003e64:	4e0b      	ldr	r6, [pc, #44]	; (8003e94 <__libc_init_array+0x40>)
 8003e66:	4c0c      	ldr	r4, [pc, #48]	; (8003e98 <__libc_init_array+0x44>)
 8003e68:	f000 ff04 	bl	8004c74 <_init>
 8003e6c:	1ba4      	subs	r4, r4, r6
 8003e6e:	10a4      	asrs	r4, r4, #2
 8003e70:	2500      	movs	r5, #0
 8003e72:	42a5      	cmp	r5, r4
 8003e74:	d105      	bne.n	8003e82 <__libc_init_array+0x2e>
 8003e76:	bd70      	pop	{r4, r5, r6, pc}
 8003e78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e7c:	4798      	blx	r3
 8003e7e:	3501      	adds	r5, #1
 8003e80:	e7ee      	b.n	8003e60 <__libc_init_array+0xc>
 8003e82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e86:	4798      	blx	r3
 8003e88:	3501      	adds	r5, #1
 8003e8a:	e7f2      	b.n	8003e72 <__libc_init_array+0x1e>
 8003e8c:	08004d88 	.word	0x08004d88
 8003e90:	08004d88 	.word	0x08004d88
 8003e94:	08004d88 	.word	0x08004d88
 8003e98:	08004d8c 	.word	0x08004d8c

08003e9c <memset>:
 8003e9c:	4402      	add	r2, r0
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d100      	bne.n	8003ea6 <memset+0xa>
 8003ea4:	4770      	bx	lr
 8003ea6:	f803 1b01 	strb.w	r1, [r3], #1
 8003eaa:	e7f9      	b.n	8003ea0 <memset+0x4>

08003eac <iprintf>:
 8003eac:	b40f      	push	{r0, r1, r2, r3}
 8003eae:	4b0a      	ldr	r3, [pc, #40]	; (8003ed8 <iprintf+0x2c>)
 8003eb0:	b513      	push	{r0, r1, r4, lr}
 8003eb2:	681c      	ldr	r4, [r3, #0]
 8003eb4:	b124      	cbz	r4, 8003ec0 <iprintf+0x14>
 8003eb6:	69a3      	ldr	r3, [r4, #24]
 8003eb8:	b913      	cbnz	r3, 8003ec0 <iprintf+0x14>
 8003eba:	4620      	mov	r0, r4
 8003ebc:	f000 f84e 	bl	8003f5c <__sinit>
 8003ec0:	ab05      	add	r3, sp, #20
 8003ec2:	9a04      	ldr	r2, [sp, #16]
 8003ec4:	68a1      	ldr	r1, [r4, #8]
 8003ec6:	9301      	str	r3, [sp, #4]
 8003ec8:	4620      	mov	r0, r4
 8003eca:	f000 f955 	bl	8004178 <_vfiprintf_r>
 8003ece:	b002      	add	sp, #8
 8003ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ed4:	b004      	add	sp, #16
 8003ed6:	4770      	bx	lr
 8003ed8:	2000000c 	.word	0x2000000c

08003edc <std>:
 8003edc:	2300      	movs	r3, #0
 8003ede:	b510      	push	{r4, lr}
 8003ee0:	4604      	mov	r4, r0
 8003ee2:	e9c0 3300 	strd	r3, r3, [r0]
 8003ee6:	6083      	str	r3, [r0, #8]
 8003ee8:	8181      	strh	r1, [r0, #12]
 8003eea:	6643      	str	r3, [r0, #100]	; 0x64
 8003eec:	81c2      	strh	r2, [r0, #14]
 8003eee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ef2:	6183      	str	r3, [r0, #24]
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	2208      	movs	r2, #8
 8003ef8:	305c      	adds	r0, #92	; 0x5c
 8003efa:	f7ff ffcf 	bl	8003e9c <memset>
 8003efe:	4b05      	ldr	r3, [pc, #20]	; (8003f14 <std+0x38>)
 8003f00:	6263      	str	r3, [r4, #36]	; 0x24
 8003f02:	4b05      	ldr	r3, [pc, #20]	; (8003f18 <std+0x3c>)
 8003f04:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <std+0x40>)
 8003f08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f0a:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <std+0x44>)
 8003f0c:	6224      	str	r4, [r4, #32]
 8003f0e:	6323      	str	r3, [r4, #48]	; 0x30
 8003f10:	bd10      	pop	{r4, pc}
 8003f12:	bf00      	nop
 8003f14:	080046d5 	.word	0x080046d5
 8003f18:	080046f7 	.word	0x080046f7
 8003f1c:	0800472f 	.word	0x0800472f
 8003f20:	08004753 	.word	0x08004753

08003f24 <_cleanup_r>:
 8003f24:	4901      	ldr	r1, [pc, #4]	; (8003f2c <_cleanup_r+0x8>)
 8003f26:	f000 b885 	b.w	8004034 <_fwalk_reent>
 8003f2a:	bf00      	nop
 8003f2c:	08004a2d 	.word	0x08004a2d

08003f30 <__sfmoreglue>:
 8003f30:	b570      	push	{r4, r5, r6, lr}
 8003f32:	1e4a      	subs	r2, r1, #1
 8003f34:	2568      	movs	r5, #104	; 0x68
 8003f36:	4355      	muls	r5, r2
 8003f38:	460e      	mov	r6, r1
 8003f3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003f3e:	f000 f897 	bl	8004070 <_malloc_r>
 8003f42:	4604      	mov	r4, r0
 8003f44:	b140      	cbz	r0, 8003f58 <__sfmoreglue+0x28>
 8003f46:	2100      	movs	r1, #0
 8003f48:	e9c0 1600 	strd	r1, r6, [r0]
 8003f4c:	300c      	adds	r0, #12
 8003f4e:	60a0      	str	r0, [r4, #8]
 8003f50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003f54:	f7ff ffa2 	bl	8003e9c <memset>
 8003f58:	4620      	mov	r0, r4
 8003f5a:	bd70      	pop	{r4, r5, r6, pc}

08003f5c <__sinit>:
 8003f5c:	6983      	ldr	r3, [r0, #24]
 8003f5e:	b510      	push	{r4, lr}
 8003f60:	4604      	mov	r4, r0
 8003f62:	bb33      	cbnz	r3, 8003fb2 <__sinit+0x56>
 8003f64:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003f68:	6503      	str	r3, [r0, #80]	; 0x50
 8003f6a:	4b12      	ldr	r3, [pc, #72]	; (8003fb4 <__sinit+0x58>)
 8003f6c:	4a12      	ldr	r2, [pc, #72]	; (8003fb8 <__sinit+0x5c>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6282      	str	r2, [r0, #40]	; 0x28
 8003f72:	4298      	cmp	r0, r3
 8003f74:	bf04      	itt	eq
 8003f76:	2301      	moveq	r3, #1
 8003f78:	6183      	streq	r3, [r0, #24]
 8003f7a:	f000 f81f 	bl	8003fbc <__sfp>
 8003f7e:	6060      	str	r0, [r4, #4]
 8003f80:	4620      	mov	r0, r4
 8003f82:	f000 f81b 	bl	8003fbc <__sfp>
 8003f86:	60a0      	str	r0, [r4, #8]
 8003f88:	4620      	mov	r0, r4
 8003f8a:	f000 f817 	bl	8003fbc <__sfp>
 8003f8e:	2200      	movs	r2, #0
 8003f90:	60e0      	str	r0, [r4, #12]
 8003f92:	2104      	movs	r1, #4
 8003f94:	6860      	ldr	r0, [r4, #4]
 8003f96:	f7ff ffa1 	bl	8003edc <std>
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	2109      	movs	r1, #9
 8003f9e:	68a0      	ldr	r0, [r4, #8]
 8003fa0:	f7ff ff9c 	bl	8003edc <std>
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	2112      	movs	r1, #18
 8003fa8:	68e0      	ldr	r0, [r4, #12]
 8003faa:	f7ff ff97 	bl	8003edc <std>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	61a3      	str	r3, [r4, #24]
 8003fb2:	bd10      	pop	{r4, pc}
 8003fb4:	08004ce8 	.word	0x08004ce8
 8003fb8:	08003f25 	.word	0x08003f25

08003fbc <__sfp>:
 8003fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fbe:	4b1b      	ldr	r3, [pc, #108]	; (800402c <__sfp+0x70>)
 8003fc0:	681e      	ldr	r6, [r3, #0]
 8003fc2:	69b3      	ldr	r3, [r6, #24]
 8003fc4:	4607      	mov	r7, r0
 8003fc6:	b913      	cbnz	r3, 8003fce <__sfp+0x12>
 8003fc8:	4630      	mov	r0, r6
 8003fca:	f7ff ffc7 	bl	8003f5c <__sinit>
 8003fce:	3648      	adds	r6, #72	; 0x48
 8003fd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	d503      	bpl.n	8003fe0 <__sfp+0x24>
 8003fd8:	6833      	ldr	r3, [r6, #0]
 8003fda:	b133      	cbz	r3, 8003fea <__sfp+0x2e>
 8003fdc:	6836      	ldr	r6, [r6, #0]
 8003fde:	e7f7      	b.n	8003fd0 <__sfp+0x14>
 8003fe0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003fe4:	b16d      	cbz	r5, 8004002 <__sfp+0x46>
 8003fe6:	3468      	adds	r4, #104	; 0x68
 8003fe8:	e7f4      	b.n	8003fd4 <__sfp+0x18>
 8003fea:	2104      	movs	r1, #4
 8003fec:	4638      	mov	r0, r7
 8003fee:	f7ff ff9f 	bl	8003f30 <__sfmoreglue>
 8003ff2:	6030      	str	r0, [r6, #0]
 8003ff4:	2800      	cmp	r0, #0
 8003ff6:	d1f1      	bne.n	8003fdc <__sfp+0x20>
 8003ff8:	230c      	movs	r3, #12
 8003ffa:	603b      	str	r3, [r7, #0]
 8003ffc:	4604      	mov	r4, r0
 8003ffe:	4620      	mov	r0, r4
 8004000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004002:	4b0b      	ldr	r3, [pc, #44]	; (8004030 <__sfp+0x74>)
 8004004:	6665      	str	r5, [r4, #100]	; 0x64
 8004006:	e9c4 5500 	strd	r5, r5, [r4]
 800400a:	60a5      	str	r5, [r4, #8]
 800400c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004010:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004014:	2208      	movs	r2, #8
 8004016:	4629      	mov	r1, r5
 8004018:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800401c:	f7ff ff3e 	bl	8003e9c <memset>
 8004020:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004024:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004028:	e7e9      	b.n	8003ffe <__sfp+0x42>
 800402a:	bf00      	nop
 800402c:	08004ce8 	.word	0x08004ce8
 8004030:	ffff0001 	.word	0xffff0001

08004034 <_fwalk_reent>:
 8004034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004038:	4680      	mov	r8, r0
 800403a:	4689      	mov	r9, r1
 800403c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004040:	2600      	movs	r6, #0
 8004042:	b914      	cbnz	r4, 800404a <_fwalk_reent+0x16>
 8004044:	4630      	mov	r0, r6
 8004046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800404a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800404e:	3f01      	subs	r7, #1
 8004050:	d501      	bpl.n	8004056 <_fwalk_reent+0x22>
 8004052:	6824      	ldr	r4, [r4, #0]
 8004054:	e7f5      	b.n	8004042 <_fwalk_reent+0xe>
 8004056:	89ab      	ldrh	r3, [r5, #12]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d907      	bls.n	800406c <_fwalk_reent+0x38>
 800405c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004060:	3301      	adds	r3, #1
 8004062:	d003      	beq.n	800406c <_fwalk_reent+0x38>
 8004064:	4629      	mov	r1, r5
 8004066:	4640      	mov	r0, r8
 8004068:	47c8      	blx	r9
 800406a:	4306      	orrs	r6, r0
 800406c:	3568      	adds	r5, #104	; 0x68
 800406e:	e7ee      	b.n	800404e <_fwalk_reent+0x1a>

08004070 <_malloc_r>:
 8004070:	b570      	push	{r4, r5, r6, lr}
 8004072:	1ccd      	adds	r5, r1, #3
 8004074:	f025 0503 	bic.w	r5, r5, #3
 8004078:	3508      	adds	r5, #8
 800407a:	2d0c      	cmp	r5, #12
 800407c:	bf38      	it	cc
 800407e:	250c      	movcc	r5, #12
 8004080:	2d00      	cmp	r5, #0
 8004082:	4606      	mov	r6, r0
 8004084:	db01      	blt.n	800408a <_malloc_r+0x1a>
 8004086:	42a9      	cmp	r1, r5
 8004088:	d903      	bls.n	8004092 <_malloc_r+0x22>
 800408a:	230c      	movs	r3, #12
 800408c:	6033      	str	r3, [r6, #0]
 800408e:	2000      	movs	r0, #0
 8004090:	bd70      	pop	{r4, r5, r6, pc}
 8004092:	f000 fd6b 	bl	8004b6c <__malloc_lock>
 8004096:	4a21      	ldr	r2, [pc, #132]	; (800411c <_malloc_r+0xac>)
 8004098:	6814      	ldr	r4, [r2, #0]
 800409a:	4621      	mov	r1, r4
 800409c:	b991      	cbnz	r1, 80040c4 <_malloc_r+0x54>
 800409e:	4c20      	ldr	r4, [pc, #128]	; (8004120 <_malloc_r+0xb0>)
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	b91b      	cbnz	r3, 80040ac <_malloc_r+0x3c>
 80040a4:	4630      	mov	r0, r6
 80040a6:	f000 fb05 	bl	80046b4 <_sbrk_r>
 80040aa:	6020      	str	r0, [r4, #0]
 80040ac:	4629      	mov	r1, r5
 80040ae:	4630      	mov	r0, r6
 80040b0:	f000 fb00 	bl	80046b4 <_sbrk_r>
 80040b4:	1c43      	adds	r3, r0, #1
 80040b6:	d124      	bne.n	8004102 <_malloc_r+0x92>
 80040b8:	230c      	movs	r3, #12
 80040ba:	6033      	str	r3, [r6, #0]
 80040bc:	4630      	mov	r0, r6
 80040be:	f000 fd56 	bl	8004b6e <__malloc_unlock>
 80040c2:	e7e4      	b.n	800408e <_malloc_r+0x1e>
 80040c4:	680b      	ldr	r3, [r1, #0]
 80040c6:	1b5b      	subs	r3, r3, r5
 80040c8:	d418      	bmi.n	80040fc <_malloc_r+0x8c>
 80040ca:	2b0b      	cmp	r3, #11
 80040cc:	d90f      	bls.n	80040ee <_malloc_r+0x7e>
 80040ce:	600b      	str	r3, [r1, #0]
 80040d0:	50cd      	str	r5, [r1, r3]
 80040d2:	18cc      	adds	r4, r1, r3
 80040d4:	4630      	mov	r0, r6
 80040d6:	f000 fd4a 	bl	8004b6e <__malloc_unlock>
 80040da:	f104 000b 	add.w	r0, r4, #11
 80040de:	1d23      	adds	r3, r4, #4
 80040e0:	f020 0007 	bic.w	r0, r0, #7
 80040e4:	1ac3      	subs	r3, r0, r3
 80040e6:	d0d3      	beq.n	8004090 <_malloc_r+0x20>
 80040e8:	425a      	negs	r2, r3
 80040ea:	50e2      	str	r2, [r4, r3]
 80040ec:	e7d0      	b.n	8004090 <_malloc_r+0x20>
 80040ee:	428c      	cmp	r4, r1
 80040f0:	684b      	ldr	r3, [r1, #4]
 80040f2:	bf16      	itet	ne
 80040f4:	6063      	strne	r3, [r4, #4]
 80040f6:	6013      	streq	r3, [r2, #0]
 80040f8:	460c      	movne	r4, r1
 80040fa:	e7eb      	b.n	80040d4 <_malloc_r+0x64>
 80040fc:	460c      	mov	r4, r1
 80040fe:	6849      	ldr	r1, [r1, #4]
 8004100:	e7cc      	b.n	800409c <_malloc_r+0x2c>
 8004102:	1cc4      	adds	r4, r0, #3
 8004104:	f024 0403 	bic.w	r4, r4, #3
 8004108:	42a0      	cmp	r0, r4
 800410a:	d005      	beq.n	8004118 <_malloc_r+0xa8>
 800410c:	1a21      	subs	r1, r4, r0
 800410e:	4630      	mov	r0, r6
 8004110:	f000 fad0 	bl	80046b4 <_sbrk_r>
 8004114:	3001      	adds	r0, #1
 8004116:	d0cf      	beq.n	80040b8 <_malloc_r+0x48>
 8004118:	6025      	str	r5, [r4, #0]
 800411a:	e7db      	b.n	80040d4 <_malloc_r+0x64>
 800411c:	20000090 	.word	0x20000090
 8004120:	20000094 	.word	0x20000094

08004124 <__sfputc_r>:
 8004124:	6893      	ldr	r3, [r2, #8]
 8004126:	3b01      	subs	r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	b410      	push	{r4}
 800412c:	6093      	str	r3, [r2, #8]
 800412e:	da08      	bge.n	8004142 <__sfputc_r+0x1e>
 8004130:	6994      	ldr	r4, [r2, #24]
 8004132:	42a3      	cmp	r3, r4
 8004134:	db01      	blt.n	800413a <__sfputc_r+0x16>
 8004136:	290a      	cmp	r1, #10
 8004138:	d103      	bne.n	8004142 <__sfputc_r+0x1e>
 800413a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800413e:	f000 bb0d 	b.w	800475c <__swbuf_r>
 8004142:	6813      	ldr	r3, [r2, #0]
 8004144:	1c58      	adds	r0, r3, #1
 8004146:	6010      	str	r0, [r2, #0]
 8004148:	7019      	strb	r1, [r3, #0]
 800414a:	4608      	mov	r0, r1
 800414c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004150:	4770      	bx	lr

08004152 <__sfputs_r>:
 8004152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004154:	4606      	mov	r6, r0
 8004156:	460f      	mov	r7, r1
 8004158:	4614      	mov	r4, r2
 800415a:	18d5      	adds	r5, r2, r3
 800415c:	42ac      	cmp	r4, r5
 800415e:	d101      	bne.n	8004164 <__sfputs_r+0x12>
 8004160:	2000      	movs	r0, #0
 8004162:	e007      	b.n	8004174 <__sfputs_r+0x22>
 8004164:	463a      	mov	r2, r7
 8004166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800416a:	4630      	mov	r0, r6
 800416c:	f7ff ffda 	bl	8004124 <__sfputc_r>
 8004170:	1c43      	adds	r3, r0, #1
 8004172:	d1f3      	bne.n	800415c <__sfputs_r+0xa>
 8004174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004178 <_vfiprintf_r>:
 8004178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800417c:	460c      	mov	r4, r1
 800417e:	b09d      	sub	sp, #116	; 0x74
 8004180:	4617      	mov	r7, r2
 8004182:	461d      	mov	r5, r3
 8004184:	4606      	mov	r6, r0
 8004186:	b118      	cbz	r0, 8004190 <_vfiprintf_r+0x18>
 8004188:	6983      	ldr	r3, [r0, #24]
 800418a:	b90b      	cbnz	r3, 8004190 <_vfiprintf_r+0x18>
 800418c:	f7ff fee6 	bl	8003f5c <__sinit>
 8004190:	4b7c      	ldr	r3, [pc, #496]	; (8004384 <_vfiprintf_r+0x20c>)
 8004192:	429c      	cmp	r4, r3
 8004194:	d158      	bne.n	8004248 <_vfiprintf_r+0xd0>
 8004196:	6874      	ldr	r4, [r6, #4]
 8004198:	89a3      	ldrh	r3, [r4, #12]
 800419a:	0718      	lsls	r0, r3, #28
 800419c:	d55e      	bpl.n	800425c <_vfiprintf_r+0xe4>
 800419e:	6923      	ldr	r3, [r4, #16]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d05b      	beq.n	800425c <_vfiprintf_r+0xe4>
 80041a4:	2300      	movs	r3, #0
 80041a6:	9309      	str	r3, [sp, #36]	; 0x24
 80041a8:	2320      	movs	r3, #32
 80041aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80041ae:	2330      	movs	r3, #48	; 0x30
 80041b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80041b4:	9503      	str	r5, [sp, #12]
 80041b6:	f04f 0b01 	mov.w	fp, #1
 80041ba:	46b8      	mov	r8, r7
 80041bc:	4645      	mov	r5, r8
 80041be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80041c2:	b10b      	cbz	r3, 80041c8 <_vfiprintf_r+0x50>
 80041c4:	2b25      	cmp	r3, #37	; 0x25
 80041c6:	d154      	bne.n	8004272 <_vfiprintf_r+0xfa>
 80041c8:	ebb8 0a07 	subs.w	sl, r8, r7
 80041cc:	d00b      	beq.n	80041e6 <_vfiprintf_r+0x6e>
 80041ce:	4653      	mov	r3, sl
 80041d0:	463a      	mov	r2, r7
 80041d2:	4621      	mov	r1, r4
 80041d4:	4630      	mov	r0, r6
 80041d6:	f7ff ffbc 	bl	8004152 <__sfputs_r>
 80041da:	3001      	adds	r0, #1
 80041dc:	f000 80c2 	beq.w	8004364 <_vfiprintf_r+0x1ec>
 80041e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041e2:	4453      	add	r3, sl
 80041e4:	9309      	str	r3, [sp, #36]	; 0x24
 80041e6:	f898 3000 	ldrb.w	r3, [r8]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f000 80ba 	beq.w	8004364 <_vfiprintf_r+0x1ec>
 80041f0:	2300      	movs	r3, #0
 80041f2:	f04f 32ff 	mov.w	r2, #4294967295
 80041f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041fa:	9304      	str	r3, [sp, #16]
 80041fc:	9307      	str	r3, [sp, #28]
 80041fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004202:	931a      	str	r3, [sp, #104]	; 0x68
 8004204:	46a8      	mov	r8, r5
 8004206:	2205      	movs	r2, #5
 8004208:	f818 1b01 	ldrb.w	r1, [r8], #1
 800420c:	485e      	ldr	r0, [pc, #376]	; (8004388 <_vfiprintf_r+0x210>)
 800420e:	f7fb ffdf 	bl	80001d0 <memchr>
 8004212:	9b04      	ldr	r3, [sp, #16]
 8004214:	bb78      	cbnz	r0, 8004276 <_vfiprintf_r+0xfe>
 8004216:	06d9      	lsls	r1, r3, #27
 8004218:	bf44      	itt	mi
 800421a:	2220      	movmi	r2, #32
 800421c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004220:	071a      	lsls	r2, r3, #28
 8004222:	bf44      	itt	mi
 8004224:	222b      	movmi	r2, #43	; 0x2b
 8004226:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800422a:	782a      	ldrb	r2, [r5, #0]
 800422c:	2a2a      	cmp	r2, #42	; 0x2a
 800422e:	d02a      	beq.n	8004286 <_vfiprintf_r+0x10e>
 8004230:	9a07      	ldr	r2, [sp, #28]
 8004232:	46a8      	mov	r8, r5
 8004234:	2000      	movs	r0, #0
 8004236:	250a      	movs	r5, #10
 8004238:	4641      	mov	r1, r8
 800423a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800423e:	3b30      	subs	r3, #48	; 0x30
 8004240:	2b09      	cmp	r3, #9
 8004242:	d969      	bls.n	8004318 <_vfiprintf_r+0x1a0>
 8004244:	b360      	cbz	r0, 80042a0 <_vfiprintf_r+0x128>
 8004246:	e024      	b.n	8004292 <_vfiprintf_r+0x11a>
 8004248:	4b50      	ldr	r3, [pc, #320]	; (800438c <_vfiprintf_r+0x214>)
 800424a:	429c      	cmp	r4, r3
 800424c:	d101      	bne.n	8004252 <_vfiprintf_r+0xda>
 800424e:	68b4      	ldr	r4, [r6, #8]
 8004250:	e7a2      	b.n	8004198 <_vfiprintf_r+0x20>
 8004252:	4b4f      	ldr	r3, [pc, #316]	; (8004390 <_vfiprintf_r+0x218>)
 8004254:	429c      	cmp	r4, r3
 8004256:	bf08      	it	eq
 8004258:	68f4      	ldreq	r4, [r6, #12]
 800425a:	e79d      	b.n	8004198 <_vfiprintf_r+0x20>
 800425c:	4621      	mov	r1, r4
 800425e:	4630      	mov	r0, r6
 8004260:	f000 fae0 	bl	8004824 <__swsetup_r>
 8004264:	2800      	cmp	r0, #0
 8004266:	d09d      	beq.n	80041a4 <_vfiprintf_r+0x2c>
 8004268:	f04f 30ff 	mov.w	r0, #4294967295
 800426c:	b01d      	add	sp, #116	; 0x74
 800426e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004272:	46a8      	mov	r8, r5
 8004274:	e7a2      	b.n	80041bc <_vfiprintf_r+0x44>
 8004276:	4a44      	ldr	r2, [pc, #272]	; (8004388 <_vfiprintf_r+0x210>)
 8004278:	1a80      	subs	r0, r0, r2
 800427a:	fa0b f000 	lsl.w	r0, fp, r0
 800427e:	4318      	orrs	r0, r3
 8004280:	9004      	str	r0, [sp, #16]
 8004282:	4645      	mov	r5, r8
 8004284:	e7be      	b.n	8004204 <_vfiprintf_r+0x8c>
 8004286:	9a03      	ldr	r2, [sp, #12]
 8004288:	1d11      	adds	r1, r2, #4
 800428a:	6812      	ldr	r2, [r2, #0]
 800428c:	9103      	str	r1, [sp, #12]
 800428e:	2a00      	cmp	r2, #0
 8004290:	db01      	blt.n	8004296 <_vfiprintf_r+0x11e>
 8004292:	9207      	str	r2, [sp, #28]
 8004294:	e004      	b.n	80042a0 <_vfiprintf_r+0x128>
 8004296:	4252      	negs	r2, r2
 8004298:	f043 0302 	orr.w	r3, r3, #2
 800429c:	9207      	str	r2, [sp, #28]
 800429e:	9304      	str	r3, [sp, #16]
 80042a0:	f898 3000 	ldrb.w	r3, [r8]
 80042a4:	2b2e      	cmp	r3, #46	; 0x2e
 80042a6:	d10e      	bne.n	80042c6 <_vfiprintf_r+0x14e>
 80042a8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80042ac:	2b2a      	cmp	r3, #42	; 0x2a
 80042ae:	d138      	bne.n	8004322 <_vfiprintf_r+0x1aa>
 80042b0:	9b03      	ldr	r3, [sp, #12]
 80042b2:	1d1a      	adds	r2, r3, #4
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	9203      	str	r2, [sp, #12]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	bfb8      	it	lt
 80042bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80042c0:	f108 0802 	add.w	r8, r8, #2
 80042c4:	9305      	str	r3, [sp, #20]
 80042c6:	4d33      	ldr	r5, [pc, #204]	; (8004394 <_vfiprintf_r+0x21c>)
 80042c8:	f898 1000 	ldrb.w	r1, [r8]
 80042cc:	2203      	movs	r2, #3
 80042ce:	4628      	mov	r0, r5
 80042d0:	f7fb ff7e 	bl	80001d0 <memchr>
 80042d4:	b140      	cbz	r0, 80042e8 <_vfiprintf_r+0x170>
 80042d6:	2340      	movs	r3, #64	; 0x40
 80042d8:	1b40      	subs	r0, r0, r5
 80042da:	fa03 f000 	lsl.w	r0, r3, r0
 80042de:	9b04      	ldr	r3, [sp, #16]
 80042e0:	4303      	orrs	r3, r0
 80042e2:	f108 0801 	add.w	r8, r8, #1
 80042e6:	9304      	str	r3, [sp, #16]
 80042e8:	f898 1000 	ldrb.w	r1, [r8]
 80042ec:	482a      	ldr	r0, [pc, #168]	; (8004398 <_vfiprintf_r+0x220>)
 80042ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80042f2:	2206      	movs	r2, #6
 80042f4:	f108 0701 	add.w	r7, r8, #1
 80042f8:	f7fb ff6a 	bl	80001d0 <memchr>
 80042fc:	2800      	cmp	r0, #0
 80042fe:	d037      	beq.n	8004370 <_vfiprintf_r+0x1f8>
 8004300:	4b26      	ldr	r3, [pc, #152]	; (800439c <_vfiprintf_r+0x224>)
 8004302:	bb1b      	cbnz	r3, 800434c <_vfiprintf_r+0x1d4>
 8004304:	9b03      	ldr	r3, [sp, #12]
 8004306:	3307      	adds	r3, #7
 8004308:	f023 0307 	bic.w	r3, r3, #7
 800430c:	3308      	adds	r3, #8
 800430e:	9303      	str	r3, [sp, #12]
 8004310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004312:	444b      	add	r3, r9
 8004314:	9309      	str	r3, [sp, #36]	; 0x24
 8004316:	e750      	b.n	80041ba <_vfiprintf_r+0x42>
 8004318:	fb05 3202 	mla	r2, r5, r2, r3
 800431c:	2001      	movs	r0, #1
 800431e:	4688      	mov	r8, r1
 8004320:	e78a      	b.n	8004238 <_vfiprintf_r+0xc0>
 8004322:	2300      	movs	r3, #0
 8004324:	f108 0801 	add.w	r8, r8, #1
 8004328:	9305      	str	r3, [sp, #20]
 800432a:	4619      	mov	r1, r3
 800432c:	250a      	movs	r5, #10
 800432e:	4640      	mov	r0, r8
 8004330:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004334:	3a30      	subs	r2, #48	; 0x30
 8004336:	2a09      	cmp	r2, #9
 8004338:	d903      	bls.n	8004342 <_vfiprintf_r+0x1ca>
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0c3      	beq.n	80042c6 <_vfiprintf_r+0x14e>
 800433e:	9105      	str	r1, [sp, #20]
 8004340:	e7c1      	b.n	80042c6 <_vfiprintf_r+0x14e>
 8004342:	fb05 2101 	mla	r1, r5, r1, r2
 8004346:	2301      	movs	r3, #1
 8004348:	4680      	mov	r8, r0
 800434a:	e7f0      	b.n	800432e <_vfiprintf_r+0x1b6>
 800434c:	ab03      	add	r3, sp, #12
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	4622      	mov	r2, r4
 8004352:	4b13      	ldr	r3, [pc, #76]	; (80043a0 <_vfiprintf_r+0x228>)
 8004354:	a904      	add	r1, sp, #16
 8004356:	4630      	mov	r0, r6
 8004358:	f3af 8000 	nop.w
 800435c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004360:	4681      	mov	r9, r0
 8004362:	d1d5      	bne.n	8004310 <_vfiprintf_r+0x198>
 8004364:	89a3      	ldrh	r3, [r4, #12]
 8004366:	065b      	lsls	r3, r3, #25
 8004368:	f53f af7e 	bmi.w	8004268 <_vfiprintf_r+0xf0>
 800436c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800436e:	e77d      	b.n	800426c <_vfiprintf_r+0xf4>
 8004370:	ab03      	add	r3, sp, #12
 8004372:	9300      	str	r3, [sp, #0]
 8004374:	4622      	mov	r2, r4
 8004376:	4b0a      	ldr	r3, [pc, #40]	; (80043a0 <_vfiprintf_r+0x228>)
 8004378:	a904      	add	r1, sp, #16
 800437a:	4630      	mov	r0, r6
 800437c:	f000 f888 	bl	8004490 <_printf_i>
 8004380:	e7ec      	b.n	800435c <_vfiprintf_r+0x1e4>
 8004382:	bf00      	nop
 8004384:	08004d0c 	.word	0x08004d0c
 8004388:	08004d4c 	.word	0x08004d4c
 800438c:	08004d2c 	.word	0x08004d2c
 8004390:	08004cec 	.word	0x08004cec
 8004394:	08004d52 	.word	0x08004d52
 8004398:	08004d56 	.word	0x08004d56
 800439c:	00000000 	.word	0x00000000
 80043a0:	08004153 	.word	0x08004153

080043a4 <_printf_common>:
 80043a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043a8:	4691      	mov	r9, r2
 80043aa:	461f      	mov	r7, r3
 80043ac:	688a      	ldr	r2, [r1, #8]
 80043ae:	690b      	ldr	r3, [r1, #16]
 80043b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043b4:	4293      	cmp	r3, r2
 80043b6:	bfb8      	it	lt
 80043b8:	4613      	movlt	r3, r2
 80043ba:	f8c9 3000 	str.w	r3, [r9]
 80043be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043c2:	4606      	mov	r6, r0
 80043c4:	460c      	mov	r4, r1
 80043c6:	b112      	cbz	r2, 80043ce <_printf_common+0x2a>
 80043c8:	3301      	adds	r3, #1
 80043ca:	f8c9 3000 	str.w	r3, [r9]
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	0699      	lsls	r1, r3, #26
 80043d2:	bf42      	ittt	mi
 80043d4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80043d8:	3302      	addmi	r3, #2
 80043da:	f8c9 3000 	strmi.w	r3, [r9]
 80043de:	6825      	ldr	r5, [r4, #0]
 80043e0:	f015 0506 	ands.w	r5, r5, #6
 80043e4:	d107      	bne.n	80043f6 <_printf_common+0x52>
 80043e6:	f104 0a19 	add.w	sl, r4, #25
 80043ea:	68e3      	ldr	r3, [r4, #12]
 80043ec:	f8d9 2000 	ldr.w	r2, [r9]
 80043f0:	1a9b      	subs	r3, r3, r2
 80043f2:	42ab      	cmp	r3, r5
 80043f4:	dc28      	bgt.n	8004448 <_printf_common+0xa4>
 80043f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80043fa:	6822      	ldr	r2, [r4, #0]
 80043fc:	3300      	adds	r3, #0
 80043fe:	bf18      	it	ne
 8004400:	2301      	movne	r3, #1
 8004402:	0692      	lsls	r2, r2, #26
 8004404:	d42d      	bmi.n	8004462 <_printf_common+0xbe>
 8004406:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800440a:	4639      	mov	r1, r7
 800440c:	4630      	mov	r0, r6
 800440e:	47c0      	blx	r8
 8004410:	3001      	adds	r0, #1
 8004412:	d020      	beq.n	8004456 <_printf_common+0xb2>
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	68e5      	ldr	r5, [r4, #12]
 8004418:	f8d9 2000 	ldr.w	r2, [r9]
 800441c:	f003 0306 	and.w	r3, r3, #6
 8004420:	2b04      	cmp	r3, #4
 8004422:	bf08      	it	eq
 8004424:	1aad      	subeq	r5, r5, r2
 8004426:	68a3      	ldr	r3, [r4, #8]
 8004428:	6922      	ldr	r2, [r4, #16]
 800442a:	bf0c      	ite	eq
 800442c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004430:	2500      	movne	r5, #0
 8004432:	4293      	cmp	r3, r2
 8004434:	bfc4      	itt	gt
 8004436:	1a9b      	subgt	r3, r3, r2
 8004438:	18ed      	addgt	r5, r5, r3
 800443a:	f04f 0900 	mov.w	r9, #0
 800443e:	341a      	adds	r4, #26
 8004440:	454d      	cmp	r5, r9
 8004442:	d11a      	bne.n	800447a <_printf_common+0xd6>
 8004444:	2000      	movs	r0, #0
 8004446:	e008      	b.n	800445a <_printf_common+0xb6>
 8004448:	2301      	movs	r3, #1
 800444a:	4652      	mov	r2, sl
 800444c:	4639      	mov	r1, r7
 800444e:	4630      	mov	r0, r6
 8004450:	47c0      	blx	r8
 8004452:	3001      	adds	r0, #1
 8004454:	d103      	bne.n	800445e <_printf_common+0xba>
 8004456:	f04f 30ff 	mov.w	r0, #4294967295
 800445a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800445e:	3501      	adds	r5, #1
 8004460:	e7c3      	b.n	80043ea <_printf_common+0x46>
 8004462:	18e1      	adds	r1, r4, r3
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	2030      	movs	r0, #48	; 0x30
 8004468:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800446c:	4422      	add	r2, r4
 800446e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004472:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004476:	3302      	adds	r3, #2
 8004478:	e7c5      	b.n	8004406 <_printf_common+0x62>
 800447a:	2301      	movs	r3, #1
 800447c:	4622      	mov	r2, r4
 800447e:	4639      	mov	r1, r7
 8004480:	4630      	mov	r0, r6
 8004482:	47c0      	blx	r8
 8004484:	3001      	adds	r0, #1
 8004486:	d0e6      	beq.n	8004456 <_printf_common+0xb2>
 8004488:	f109 0901 	add.w	r9, r9, #1
 800448c:	e7d8      	b.n	8004440 <_printf_common+0x9c>
	...

08004490 <_printf_i>:
 8004490:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004494:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004498:	460c      	mov	r4, r1
 800449a:	7e09      	ldrb	r1, [r1, #24]
 800449c:	b085      	sub	sp, #20
 800449e:	296e      	cmp	r1, #110	; 0x6e
 80044a0:	4617      	mov	r7, r2
 80044a2:	4606      	mov	r6, r0
 80044a4:	4698      	mov	r8, r3
 80044a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80044a8:	f000 80b3 	beq.w	8004612 <_printf_i+0x182>
 80044ac:	d822      	bhi.n	80044f4 <_printf_i+0x64>
 80044ae:	2963      	cmp	r1, #99	; 0x63
 80044b0:	d036      	beq.n	8004520 <_printf_i+0x90>
 80044b2:	d80a      	bhi.n	80044ca <_printf_i+0x3a>
 80044b4:	2900      	cmp	r1, #0
 80044b6:	f000 80b9 	beq.w	800462c <_printf_i+0x19c>
 80044ba:	2958      	cmp	r1, #88	; 0x58
 80044bc:	f000 8083 	beq.w	80045c6 <_printf_i+0x136>
 80044c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80044c8:	e032      	b.n	8004530 <_printf_i+0xa0>
 80044ca:	2964      	cmp	r1, #100	; 0x64
 80044cc:	d001      	beq.n	80044d2 <_printf_i+0x42>
 80044ce:	2969      	cmp	r1, #105	; 0x69
 80044d0:	d1f6      	bne.n	80044c0 <_printf_i+0x30>
 80044d2:	6820      	ldr	r0, [r4, #0]
 80044d4:	6813      	ldr	r3, [r2, #0]
 80044d6:	0605      	lsls	r5, r0, #24
 80044d8:	f103 0104 	add.w	r1, r3, #4
 80044dc:	d52a      	bpl.n	8004534 <_printf_i+0xa4>
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	6011      	str	r1, [r2, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	da03      	bge.n	80044ee <_printf_i+0x5e>
 80044e6:	222d      	movs	r2, #45	; 0x2d
 80044e8:	425b      	negs	r3, r3
 80044ea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80044ee:	486f      	ldr	r0, [pc, #444]	; (80046ac <_printf_i+0x21c>)
 80044f0:	220a      	movs	r2, #10
 80044f2:	e039      	b.n	8004568 <_printf_i+0xd8>
 80044f4:	2973      	cmp	r1, #115	; 0x73
 80044f6:	f000 809d 	beq.w	8004634 <_printf_i+0x1a4>
 80044fa:	d808      	bhi.n	800450e <_printf_i+0x7e>
 80044fc:	296f      	cmp	r1, #111	; 0x6f
 80044fe:	d020      	beq.n	8004542 <_printf_i+0xb2>
 8004500:	2970      	cmp	r1, #112	; 0x70
 8004502:	d1dd      	bne.n	80044c0 <_printf_i+0x30>
 8004504:	6823      	ldr	r3, [r4, #0]
 8004506:	f043 0320 	orr.w	r3, r3, #32
 800450a:	6023      	str	r3, [r4, #0]
 800450c:	e003      	b.n	8004516 <_printf_i+0x86>
 800450e:	2975      	cmp	r1, #117	; 0x75
 8004510:	d017      	beq.n	8004542 <_printf_i+0xb2>
 8004512:	2978      	cmp	r1, #120	; 0x78
 8004514:	d1d4      	bne.n	80044c0 <_printf_i+0x30>
 8004516:	2378      	movs	r3, #120	; 0x78
 8004518:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800451c:	4864      	ldr	r0, [pc, #400]	; (80046b0 <_printf_i+0x220>)
 800451e:	e055      	b.n	80045cc <_printf_i+0x13c>
 8004520:	6813      	ldr	r3, [r2, #0]
 8004522:	1d19      	adds	r1, r3, #4
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	6011      	str	r1, [r2, #0]
 8004528:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800452c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004530:	2301      	movs	r3, #1
 8004532:	e08c      	b.n	800464e <_printf_i+0x1be>
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6011      	str	r1, [r2, #0]
 8004538:	f010 0f40 	tst.w	r0, #64	; 0x40
 800453c:	bf18      	it	ne
 800453e:	b21b      	sxthne	r3, r3
 8004540:	e7cf      	b.n	80044e2 <_printf_i+0x52>
 8004542:	6813      	ldr	r3, [r2, #0]
 8004544:	6825      	ldr	r5, [r4, #0]
 8004546:	1d18      	adds	r0, r3, #4
 8004548:	6010      	str	r0, [r2, #0]
 800454a:	0628      	lsls	r0, r5, #24
 800454c:	d501      	bpl.n	8004552 <_printf_i+0xc2>
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	e002      	b.n	8004558 <_printf_i+0xc8>
 8004552:	0668      	lsls	r0, r5, #25
 8004554:	d5fb      	bpl.n	800454e <_printf_i+0xbe>
 8004556:	881b      	ldrh	r3, [r3, #0]
 8004558:	4854      	ldr	r0, [pc, #336]	; (80046ac <_printf_i+0x21c>)
 800455a:	296f      	cmp	r1, #111	; 0x6f
 800455c:	bf14      	ite	ne
 800455e:	220a      	movne	r2, #10
 8004560:	2208      	moveq	r2, #8
 8004562:	2100      	movs	r1, #0
 8004564:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004568:	6865      	ldr	r5, [r4, #4]
 800456a:	60a5      	str	r5, [r4, #8]
 800456c:	2d00      	cmp	r5, #0
 800456e:	f2c0 8095 	blt.w	800469c <_printf_i+0x20c>
 8004572:	6821      	ldr	r1, [r4, #0]
 8004574:	f021 0104 	bic.w	r1, r1, #4
 8004578:	6021      	str	r1, [r4, #0]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d13d      	bne.n	80045fa <_printf_i+0x16a>
 800457e:	2d00      	cmp	r5, #0
 8004580:	f040 808e 	bne.w	80046a0 <_printf_i+0x210>
 8004584:	4665      	mov	r5, ip
 8004586:	2a08      	cmp	r2, #8
 8004588:	d10b      	bne.n	80045a2 <_printf_i+0x112>
 800458a:	6823      	ldr	r3, [r4, #0]
 800458c:	07db      	lsls	r3, r3, #31
 800458e:	d508      	bpl.n	80045a2 <_printf_i+0x112>
 8004590:	6923      	ldr	r3, [r4, #16]
 8004592:	6862      	ldr	r2, [r4, #4]
 8004594:	429a      	cmp	r2, r3
 8004596:	bfde      	ittt	le
 8004598:	2330      	movle	r3, #48	; 0x30
 800459a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800459e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80045a2:	ebac 0305 	sub.w	r3, ip, r5
 80045a6:	6123      	str	r3, [r4, #16]
 80045a8:	f8cd 8000 	str.w	r8, [sp]
 80045ac:	463b      	mov	r3, r7
 80045ae:	aa03      	add	r2, sp, #12
 80045b0:	4621      	mov	r1, r4
 80045b2:	4630      	mov	r0, r6
 80045b4:	f7ff fef6 	bl	80043a4 <_printf_common>
 80045b8:	3001      	adds	r0, #1
 80045ba:	d14d      	bne.n	8004658 <_printf_i+0x1c8>
 80045bc:	f04f 30ff 	mov.w	r0, #4294967295
 80045c0:	b005      	add	sp, #20
 80045c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80045c6:	4839      	ldr	r0, [pc, #228]	; (80046ac <_printf_i+0x21c>)
 80045c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80045cc:	6813      	ldr	r3, [r2, #0]
 80045ce:	6821      	ldr	r1, [r4, #0]
 80045d0:	1d1d      	adds	r5, r3, #4
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6015      	str	r5, [r2, #0]
 80045d6:	060a      	lsls	r2, r1, #24
 80045d8:	d50b      	bpl.n	80045f2 <_printf_i+0x162>
 80045da:	07ca      	lsls	r2, r1, #31
 80045dc:	bf44      	itt	mi
 80045de:	f041 0120 	orrmi.w	r1, r1, #32
 80045e2:	6021      	strmi	r1, [r4, #0]
 80045e4:	b91b      	cbnz	r3, 80045ee <_printf_i+0x15e>
 80045e6:	6822      	ldr	r2, [r4, #0]
 80045e8:	f022 0220 	bic.w	r2, r2, #32
 80045ec:	6022      	str	r2, [r4, #0]
 80045ee:	2210      	movs	r2, #16
 80045f0:	e7b7      	b.n	8004562 <_printf_i+0xd2>
 80045f2:	064d      	lsls	r5, r1, #25
 80045f4:	bf48      	it	mi
 80045f6:	b29b      	uxthmi	r3, r3
 80045f8:	e7ef      	b.n	80045da <_printf_i+0x14a>
 80045fa:	4665      	mov	r5, ip
 80045fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8004600:	fb02 3311 	mls	r3, r2, r1, r3
 8004604:	5cc3      	ldrb	r3, [r0, r3]
 8004606:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800460a:	460b      	mov	r3, r1
 800460c:	2900      	cmp	r1, #0
 800460e:	d1f5      	bne.n	80045fc <_printf_i+0x16c>
 8004610:	e7b9      	b.n	8004586 <_printf_i+0xf6>
 8004612:	6813      	ldr	r3, [r2, #0]
 8004614:	6825      	ldr	r5, [r4, #0]
 8004616:	6961      	ldr	r1, [r4, #20]
 8004618:	1d18      	adds	r0, r3, #4
 800461a:	6010      	str	r0, [r2, #0]
 800461c:	0628      	lsls	r0, r5, #24
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	d501      	bpl.n	8004626 <_printf_i+0x196>
 8004622:	6019      	str	r1, [r3, #0]
 8004624:	e002      	b.n	800462c <_printf_i+0x19c>
 8004626:	066a      	lsls	r2, r5, #25
 8004628:	d5fb      	bpl.n	8004622 <_printf_i+0x192>
 800462a:	8019      	strh	r1, [r3, #0]
 800462c:	2300      	movs	r3, #0
 800462e:	6123      	str	r3, [r4, #16]
 8004630:	4665      	mov	r5, ip
 8004632:	e7b9      	b.n	80045a8 <_printf_i+0x118>
 8004634:	6813      	ldr	r3, [r2, #0]
 8004636:	1d19      	adds	r1, r3, #4
 8004638:	6011      	str	r1, [r2, #0]
 800463a:	681d      	ldr	r5, [r3, #0]
 800463c:	6862      	ldr	r2, [r4, #4]
 800463e:	2100      	movs	r1, #0
 8004640:	4628      	mov	r0, r5
 8004642:	f7fb fdc5 	bl	80001d0 <memchr>
 8004646:	b108      	cbz	r0, 800464c <_printf_i+0x1bc>
 8004648:	1b40      	subs	r0, r0, r5
 800464a:	6060      	str	r0, [r4, #4]
 800464c:	6863      	ldr	r3, [r4, #4]
 800464e:	6123      	str	r3, [r4, #16]
 8004650:	2300      	movs	r3, #0
 8004652:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004656:	e7a7      	b.n	80045a8 <_printf_i+0x118>
 8004658:	6923      	ldr	r3, [r4, #16]
 800465a:	462a      	mov	r2, r5
 800465c:	4639      	mov	r1, r7
 800465e:	4630      	mov	r0, r6
 8004660:	47c0      	blx	r8
 8004662:	3001      	adds	r0, #1
 8004664:	d0aa      	beq.n	80045bc <_printf_i+0x12c>
 8004666:	6823      	ldr	r3, [r4, #0]
 8004668:	079b      	lsls	r3, r3, #30
 800466a:	d413      	bmi.n	8004694 <_printf_i+0x204>
 800466c:	68e0      	ldr	r0, [r4, #12]
 800466e:	9b03      	ldr	r3, [sp, #12]
 8004670:	4298      	cmp	r0, r3
 8004672:	bfb8      	it	lt
 8004674:	4618      	movlt	r0, r3
 8004676:	e7a3      	b.n	80045c0 <_printf_i+0x130>
 8004678:	2301      	movs	r3, #1
 800467a:	464a      	mov	r2, r9
 800467c:	4639      	mov	r1, r7
 800467e:	4630      	mov	r0, r6
 8004680:	47c0      	blx	r8
 8004682:	3001      	adds	r0, #1
 8004684:	d09a      	beq.n	80045bc <_printf_i+0x12c>
 8004686:	3501      	adds	r5, #1
 8004688:	68e3      	ldr	r3, [r4, #12]
 800468a:	9a03      	ldr	r2, [sp, #12]
 800468c:	1a9b      	subs	r3, r3, r2
 800468e:	42ab      	cmp	r3, r5
 8004690:	dcf2      	bgt.n	8004678 <_printf_i+0x1e8>
 8004692:	e7eb      	b.n	800466c <_printf_i+0x1dc>
 8004694:	2500      	movs	r5, #0
 8004696:	f104 0919 	add.w	r9, r4, #25
 800469a:	e7f5      	b.n	8004688 <_printf_i+0x1f8>
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1ac      	bne.n	80045fa <_printf_i+0x16a>
 80046a0:	7803      	ldrb	r3, [r0, #0]
 80046a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046aa:	e76c      	b.n	8004586 <_printf_i+0xf6>
 80046ac:	08004d5d 	.word	0x08004d5d
 80046b0:	08004d6e 	.word	0x08004d6e

080046b4 <_sbrk_r>:
 80046b4:	b538      	push	{r3, r4, r5, lr}
 80046b6:	4c06      	ldr	r4, [pc, #24]	; (80046d0 <_sbrk_r+0x1c>)
 80046b8:	2300      	movs	r3, #0
 80046ba:	4605      	mov	r5, r0
 80046bc:	4608      	mov	r0, r1
 80046be:	6023      	str	r3, [r4, #0]
 80046c0:	f7fc f9cc 	bl	8000a5c <_sbrk>
 80046c4:	1c43      	adds	r3, r0, #1
 80046c6:	d102      	bne.n	80046ce <_sbrk_r+0x1a>
 80046c8:	6823      	ldr	r3, [r4, #0]
 80046ca:	b103      	cbz	r3, 80046ce <_sbrk_r+0x1a>
 80046cc:	602b      	str	r3, [r5, #0]
 80046ce:	bd38      	pop	{r3, r4, r5, pc}
 80046d0:	20000180 	.word	0x20000180

080046d4 <__sread>:
 80046d4:	b510      	push	{r4, lr}
 80046d6:	460c      	mov	r4, r1
 80046d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046dc:	f000 fa96 	bl	8004c0c <_read_r>
 80046e0:	2800      	cmp	r0, #0
 80046e2:	bfab      	itete	ge
 80046e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80046e6:	89a3      	ldrhlt	r3, [r4, #12]
 80046e8:	181b      	addge	r3, r3, r0
 80046ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80046ee:	bfac      	ite	ge
 80046f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80046f2:	81a3      	strhlt	r3, [r4, #12]
 80046f4:	bd10      	pop	{r4, pc}

080046f6 <__swrite>:
 80046f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046fa:	461f      	mov	r7, r3
 80046fc:	898b      	ldrh	r3, [r1, #12]
 80046fe:	05db      	lsls	r3, r3, #23
 8004700:	4605      	mov	r5, r0
 8004702:	460c      	mov	r4, r1
 8004704:	4616      	mov	r6, r2
 8004706:	d505      	bpl.n	8004714 <__swrite+0x1e>
 8004708:	2302      	movs	r3, #2
 800470a:	2200      	movs	r2, #0
 800470c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004710:	f000 f9b6 	bl	8004a80 <_lseek_r>
 8004714:	89a3      	ldrh	r3, [r4, #12]
 8004716:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800471a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800471e:	81a3      	strh	r3, [r4, #12]
 8004720:	4632      	mov	r2, r6
 8004722:	463b      	mov	r3, r7
 8004724:	4628      	mov	r0, r5
 8004726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800472a:	f000 b869 	b.w	8004800 <_write_r>

0800472e <__sseek>:
 800472e:	b510      	push	{r4, lr}
 8004730:	460c      	mov	r4, r1
 8004732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004736:	f000 f9a3 	bl	8004a80 <_lseek_r>
 800473a:	1c43      	adds	r3, r0, #1
 800473c:	89a3      	ldrh	r3, [r4, #12]
 800473e:	bf15      	itete	ne
 8004740:	6560      	strne	r0, [r4, #84]	; 0x54
 8004742:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004746:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800474a:	81a3      	strheq	r3, [r4, #12]
 800474c:	bf18      	it	ne
 800474e:	81a3      	strhne	r3, [r4, #12]
 8004750:	bd10      	pop	{r4, pc}

08004752 <__sclose>:
 8004752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004756:	f000 b8d3 	b.w	8004900 <_close_r>
	...

0800475c <__swbuf_r>:
 800475c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800475e:	460e      	mov	r6, r1
 8004760:	4614      	mov	r4, r2
 8004762:	4605      	mov	r5, r0
 8004764:	b118      	cbz	r0, 800476e <__swbuf_r+0x12>
 8004766:	6983      	ldr	r3, [r0, #24]
 8004768:	b90b      	cbnz	r3, 800476e <__swbuf_r+0x12>
 800476a:	f7ff fbf7 	bl	8003f5c <__sinit>
 800476e:	4b21      	ldr	r3, [pc, #132]	; (80047f4 <__swbuf_r+0x98>)
 8004770:	429c      	cmp	r4, r3
 8004772:	d12a      	bne.n	80047ca <__swbuf_r+0x6e>
 8004774:	686c      	ldr	r4, [r5, #4]
 8004776:	69a3      	ldr	r3, [r4, #24]
 8004778:	60a3      	str	r3, [r4, #8]
 800477a:	89a3      	ldrh	r3, [r4, #12]
 800477c:	071a      	lsls	r2, r3, #28
 800477e:	d52e      	bpl.n	80047de <__swbuf_r+0x82>
 8004780:	6923      	ldr	r3, [r4, #16]
 8004782:	b363      	cbz	r3, 80047de <__swbuf_r+0x82>
 8004784:	6923      	ldr	r3, [r4, #16]
 8004786:	6820      	ldr	r0, [r4, #0]
 8004788:	1ac0      	subs	r0, r0, r3
 800478a:	6963      	ldr	r3, [r4, #20]
 800478c:	b2f6      	uxtb	r6, r6
 800478e:	4283      	cmp	r3, r0
 8004790:	4637      	mov	r7, r6
 8004792:	dc04      	bgt.n	800479e <__swbuf_r+0x42>
 8004794:	4621      	mov	r1, r4
 8004796:	4628      	mov	r0, r5
 8004798:	f000 f948 	bl	8004a2c <_fflush_r>
 800479c:	bb28      	cbnz	r0, 80047ea <__swbuf_r+0x8e>
 800479e:	68a3      	ldr	r3, [r4, #8]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	60a3      	str	r3, [r4, #8]
 80047a4:	6823      	ldr	r3, [r4, #0]
 80047a6:	1c5a      	adds	r2, r3, #1
 80047a8:	6022      	str	r2, [r4, #0]
 80047aa:	701e      	strb	r6, [r3, #0]
 80047ac:	6963      	ldr	r3, [r4, #20]
 80047ae:	3001      	adds	r0, #1
 80047b0:	4283      	cmp	r3, r0
 80047b2:	d004      	beq.n	80047be <__swbuf_r+0x62>
 80047b4:	89a3      	ldrh	r3, [r4, #12]
 80047b6:	07db      	lsls	r3, r3, #31
 80047b8:	d519      	bpl.n	80047ee <__swbuf_r+0x92>
 80047ba:	2e0a      	cmp	r6, #10
 80047bc:	d117      	bne.n	80047ee <__swbuf_r+0x92>
 80047be:	4621      	mov	r1, r4
 80047c0:	4628      	mov	r0, r5
 80047c2:	f000 f933 	bl	8004a2c <_fflush_r>
 80047c6:	b190      	cbz	r0, 80047ee <__swbuf_r+0x92>
 80047c8:	e00f      	b.n	80047ea <__swbuf_r+0x8e>
 80047ca:	4b0b      	ldr	r3, [pc, #44]	; (80047f8 <__swbuf_r+0x9c>)
 80047cc:	429c      	cmp	r4, r3
 80047ce:	d101      	bne.n	80047d4 <__swbuf_r+0x78>
 80047d0:	68ac      	ldr	r4, [r5, #8]
 80047d2:	e7d0      	b.n	8004776 <__swbuf_r+0x1a>
 80047d4:	4b09      	ldr	r3, [pc, #36]	; (80047fc <__swbuf_r+0xa0>)
 80047d6:	429c      	cmp	r4, r3
 80047d8:	bf08      	it	eq
 80047da:	68ec      	ldreq	r4, [r5, #12]
 80047dc:	e7cb      	b.n	8004776 <__swbuf_r+0x1a>
 80047de:	4621      	mov	r1, r4
 80047e0:	4628      	mov	r0, r5
 80047e2:	f000 f81f 	bl	8004824 <__swsetup_r>
 80047e6:	2800      	cmp	r0, #0
 80047e8:	d0cc      	beq.n	8004784 <__swbuf_r+0x28>
 80047ea:	f04f 37ff 	mov.w	r7, #4294967295
 80047ee:	4638      	mov	r0, r7
 80047f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047f2:	bf00      	nop
 80047f4:	08004d0c 	.word	0x08004d0c
 80047f8:	08004d2c 	.word	0x08004d2c
 80047fc:	08004cec 	.word	0x08004cec

08004800 <_write_r>:
 8004800:	b538      	push	{r3, r4, r5, lr}
 8004802:	4c07      	ldr	r4, [pc, #28]	; (8004820 <_write_r+0x20>)
 8004804:	4605      	mov	r5, r0
 8004806:	4608      	mov	r0, r1
 8004808:	4611      	mov	r1, r2
 800480a:	2200      	movs	r2, #0
 800480c:	6022      	str	r2, [r4, #0]
 800480e:	461a      	mov	r2, r3
 8004810:	f7fb ff78 	bl	8000704 <_write>
 8004814:	1c43      	adds	r3, r0, #1
 8004816:	d102      	bne.n	800481e <_write_r+0x1e>
 8004818:	6823      	ldr	r3, [r4, #0]
 800481a:	b103      	cbz	r3, 800481e <_write_r+0x1e>
 800481c:	602b      	str	r3, [r5, #0]
 800481e:	bd38      	pop	{r3, r4, r5, pc}
 8004820:	20000180 	.word	0x20000180

08004824 <__swsetup_r>:
 8004824:	4b32      	ldr	r3, [pc, #200]	; (80048f0 <__swsetup_r+0xcc>)
 8004826:	b570      	push	{r4, r5, r6, lr}
 8004828:	681d      	ldr	r5, [r3, #0]
 800482a:	4606      	mov	r6, r0
 800482c:	460c      	mov	r4, r1
 800482e:	b125      	cbz	r5, 800483a <__swsetup_r+0x16>
 8004830:	69ab      	ldr	r3, [r5, #24]
 8004832:	b913      	cbnz	r3, 800483a <__swsetup_r+0x16>
 8004834:	4628      	mov	r0, r5
 8004836:	f7ff fb91 	bl	8003f5c <__sinit>
 800483a:	4b2e      	ldr	r3, [pc, #184]	; (80048f4 <__swsetup_r+0xd0>)
 800483c:	429c      	cmp	r4, r3
 800483e:	d10f      	bne.n	8004860 <__swsetup_r+0x3c>
 8004840:	686c      	ldr	r4, [r5, #4]
 8004842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004846:	b29a      	uxth	r2, r3
 8004848:	0715      	lsls	r5, r2, #28
 800484a:	d42c      	bmi.n	80048a6 <__swsetup_r+0x82>
 800484c:	06d0      	lsls	r0, r2, #27
 800484e:	d411      	bmi.n	8004874 <__swsetup_r+0x50>
 8004850:	2209      	movs	r2, #9
 8004852:	6032      	str	r2, [r6, #0]
 8004854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004858:	81a3      	strh	r3, [r4, #12]
 800485a:	f04f 30ff 	mov.w	r0, #4294967295
 800485e:	e03e      	b.n	80048de <__swsetup_r+0xba>
 8004860:	4b25      	ldr	r3, [pc, #148]	; (80048f8 <__swsetup_r+0xd4>)
 8004862:	429c      	cmp	r4, r3
 8004864:	d101      	bne.n	800486a <__swsetup_r+0x46>
 8004866:	68ac      	ldr	r4, [r5, #8]
 8004868:	e7eb      	b.n	8004842 <__swsetup_r+0x1e>
 800486a:	4b24      	ldr	r3, [pc, #144]	; (80048fc <__swsetup_r+0xd8>)
 800486c:	429c      	cmp	r4, r3
 800486e:	bf08      	it	eq
 8004870:	68ec      	ldreq	r4, [r5, #12]
 8004872:	e7e6      	b.n	8004842 <__swsetup_r+0x1e>
 8004874:	0751      	lsls	r1, r2, #29
 8004876:	d512      	bpl.n	800489e <__swsetup_r+0x7a>
 8004878:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800487a:	b141      	cbz	r1, 800488e <__swsetup_r+0x6a>
 800487c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004880:	4299      	cmp	r1, r3
 8004882:	d002      	beq.n	800488a <__swsetup_r+0x66>
 8004884:	4630      	mov	r0, r6
 8004886:	f000 f973 	bl	8004b70 <_free_r>
 800488a:	2300      	movs	r3, #0
 800488c:	6363      	str	r3, [r4, #52]	; 0x34
 800488e:	89a3      	ldrh	r3, [r4, #12]
 8004890:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004894:	81a3      	strh	r3, [r4, #12]
 8004896:	2300      	movs	r3, #0
 8004898:	6063      	str	r3, [r4, #4]
 800489a:	6923      	ldr	r3, [r4, #16]
 800489c:	6023      	str	r3, [r4, #0]
 800489e:	89a3      	ldrh	r3, [r4, #12]
 80048a0:	f043 0308 	orr.w	r3, r3, #8
 80048a4:	81a3      	strh	r3, [r4, #12]
 80048a6:	6923      	ldr	r3, [r4, #16]
 80048a8:	b94b      	cbnz	r3, 80048be <__swsetup_r+0x9a>
 80048aa:	89a3      	ldrh	r3, [r4, #12]
 80048ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80048b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048b4:	d003      	beq.n	80048be <__swsetup_r+0x9a>
 80048b6:	4621      	mov	r1, r4
 80048b8:	4630      	mov	r0, r6
 80048ba:	f000 f917 	bl	8004aec <__smakebuf_r>
 80048be:	89a2      	ldrh	r2, [r4, #12]
 80048c0:	f012 0301 	ands.w	r3, r2, #1
 80048c4:	d00c      	beq.n	80048e0 <__swsetup_r+0xbc>
 80048c6:	2300      	movs	r3, #0
 80048c8:	60a3      	str	r3, [r4, #8]
 80048ca:	6963      	ldr	r3, [r4, #20]
 80048cc:	425b      	negs	r3, r3
 80048ce:	61a3      	str	r3, [r4, #24]
 80048d0:	6923      	ldr	r3, [r4, #16]
 80048d2:	b953      	cbnz	r3, 80048ea <__swsetup_r+0xc6>
 80048d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048d8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80048dc:	d1ba      	bne.n	8004854 <__swsetup_r+0x30>
 80048de:	bd70      	pop	{r4, r5, r6, pc}
 80048e0:	0792      	lsls	r2, r2, #30
 80048e2:	bf58      	it	pl
 80048e4:	6963      	ldrpl	r3, [r4, #20]
 80048e6:	60a3      	str	r3, [r4, #8]
 80048e8:	e7f2      	b.n	80048d0 <__swsetup_r+0xac>
 80048ea:	2000      	movs	r0, #0
 80048ec:	e7f7      	b.n	80048de <__swsetup_r+0xba>
 80048ee:	bf00      	nop
 80048f0:	2000000c 	.word	0x2000000c
 80048f4:	08004d0c 	.word	0x08004d0c
 80048f8:	08004d2c 	.word	0x08004d2c
 80048fc:	08004cec 	.word	0x08004cec

08004900 <_close_r>:
 8004900:	b538      	push	{r3, r4, r5, lr}
 8004902:	4c06      	ldr	r4, [pc, #24]	; (800491c <_close_r+0x1c>)
 8004904:	2300      	movs	r3, #0
 8004906:	4605      	mov	r5, r0
 8004908:	4608      	mov	r0, r1
 800490a:	6023      	str	r3, [r4, #0]
 800490c:	f7fc f871 	bl	80009f2 <_close>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	d102      	bne.n	800491a <_close_r+0x1a>
 8004914:	6823      	ldr	r3, [r4, #0]
 8004916:	b103      	cbz	r3, 800491a <_close_r+0x1a>
 8004918:	602b      	str	r3, [r5, #0]
 800491a:	bd38      	pop	{r3, r4, r5, pc}
 800491c:	20000180 	.word	0x20000180

08004920 <__sflush_r>:
 8004920:	898a      	ldrh	r2, [r1, #12]
 8004922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004926:	4605      	mov	r5, r0
 8004928:	0710      	lsls	r0, r2, #28
 800492a:	460c      	mov	r4, r1
 800492c:	d458      	bmi.n	80049e0 <__sflush_r+0xc0>
 800492e:	684b      	ldr	r3, [r1, #4]
 8004930:	2b00      	cmp	r3, #0
 8004932:	dc05      	bgt.n	8004940 <__sflush_r+0x20>
 8004934:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004936:	2b00      	cmp	r3, #0
 8004938:	dc02      	bgt.n	8004940 <__sflush_r+0x20>
 800493a:	2000      	movs	r0, #0
 800493c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004940:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004942:	2e00      	cmp	r6, #0
 8004944:	d0f9      	beq.n	800493a <__sflush_r+0x1a>
 8004946:	2300      	movs	r3, #0
 8004948:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800494c:	682f      	ldr	r7, [r5, #0]
 800494e:	6a21      	ldr	r1, [r4, #32]
 8004950:	602b      	str	r3, [r5, #0]
 8004952:	d032      	beq.n	80049ba <__sflush_r+0x9a>
 8004954:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004956:	89a3      	ldrh	r3, [r4, #12]
 8004958:	075a      	lsls	r2, r3, #29
 800495a:	d505      	bpl.n	8004968 <__sflush_r+0x48>
 800495c:	6863      	ldr	r3, [r4, #4]
 800495e:	1ac0      	subs	r0, r0, r3
 8004960:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004962:	b10b      	cbz	r3, 8004968 <__sflush_r+0x48>
 8004964:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004966:	1ac0      	subs	r0, r0, r3
 8004968:	2300      	movs	r3, #0
 800496a:	4602      	mov	r2, r0
 800496c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800496e:	6a21      	ldr	r1, [r4, #32]
 8004970:	4628      	mov	r0, r5
 8004972:	47b0      	blx	r6
 8004974:	1c43      	adds	r3, r0, #1
 8004976:	89a3      	ldrh	r3, [r4, #12]
 8004978:	d106      	bne.n	8004988 <__sflush_r+0x68>
 800497a:	6829      	ldr	r1, [r5, #0]
 800497c:	291d      	cmp	r1, #29
 800497e:	d848      	bhi.n	8004a12 <__sflush_r+0xf2>
 8004980:	4a29      	ldr	r2, [pc, #164]	; (8004a28 <__sflush_r+0x108>)
 8004982:	40ca      	lsrs	r2, r1
 8004984:	07d6      	lsls	r6, r2, #31
 8004986:	d544      	bpl.n	8004a12 <__sflush_r+0xf2>
 8004988:	2200      	movs	r2, #0
 800498a:	6062      	str	r2, [r4, #4]
 800498c:	04d9      	lsls	r1, r3, #19
 800498e:	6922      	ldr	r2, [r4, #16]
 8004990:	6022      	str	r2, [r4, #0]
 8004992:	d504      	bpl.n	800499e <__sflush_r+0x7e>
 8004994:	1c42      	adds	r2, r0, #1
 8004996:	d101      	bne.n	800499c <__sflush_r+0x7c>
 8004998:	682b      	ldr	r3, [r5, #0]
 800499a:	b903      	cbnz	r3, 800499e <__sflush_r+0x7e>
 800499c:	6560      	str	r0, [r4, #84]	; 0x54
 800499e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80049a0:	602f      	str	r7, [r5, #0]
 80049a2:	2900      	cmp	r1, #0
 80049a4:	d0c9      	beq.n	800493a <__sflush_r+0x1a>
 80049a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049aa:	4299      	cmp	r1, r3
 80049ac:	d002      	beq.n	80049b4 <__sflush_r+0x94>
 80049ae:	4628      	mov	r0, r5
 80049b0:	f000 f8de 	bl	8004b70 <_free_r>
 80049b4:	2000      	movs	r0, #0
 80049b6:	6360      	str	r0, [r4, #52]	; 0x34
 80049b8:	e7c0      	b.n	800493c <__sflush_r+0x1c>
 80049ba:	2301      	movs	r3, #1
 80049bc:	4628      	mov	r0, r5
 80049be:	47b0      	blx	r6
 80049c0:	1c41      	adds	r1, r0, #1
 80049c2:	d1c8      	bne.n	8004956 <__sflush_r+0x36>
 80049c4:	682b      	ldr	r3, [r5, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0c5      	beq.n	8004956 <__sflush_r+0x36>
 80049ca:	2b1d      	cmp	r3, #29
 80049cc:	d001      	beq.n	80049d2 <__sflush_r+0xb2>
 80049ce:	2b16      	cmp	r3, #22
 80049d0:	d101      	bne.n	80049d6 <__sflush_r+0xb6>
 80049d2:	602f      	str	r7, [r5, #0]
 80049d4:	e7b1      	b.n	800493a <__sflush_r+0x1a>
 80049d6:	89a3      	ldrh	r3, [r4, #12]
 80049d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049dc:	81a3      	strh	r3, [r4, #12]
 80049de:	e7ad      	b.n	800493c <__sflush_r+0x1c>
 80049e0:	690f      	ldr	r7, [r1, #16]
 80049e2:	2f00      	cmp	r7, #0
 80049e4:	d0a9      	beq.n	800493a <__sflush_r+0x1a>
 80049e6:	0793      	lsls	r3, r2, #30
 80049e8:	680e      	ldr	r6, [r1, #0]
 80049ea:	bf08      	it	eq
 80049ec:	694b      	ldreq	r3, [r1, #20]
 80049ee:	600f      	str	r7, [r1, #0]
 80049f0:	bf18      	it	ne
 80049f2:	2300      	movne	r3, #0
 80049f4:	eba6 0807 	sub.w	r8, r6, r7
 80049f8:	608b      	str	r3, [r1, #8]
 80049fa:	f1b8 0f00 	cmp.w	r8, #0
 80049fe:	dd9c      	ble.n	800493a <__sflush_r+0x1a>
 8004a00:	4643      	mov	r3, r8
 8004a02:	463a      	mov	r2, r7
 8004a04:	6a21      	ldr	r1, [r4, #32]
 8004a06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004a08:	4628      	mov	r0, r5
 8004a0a:	47b0      	blx	r6
 8004a0c:	2800      	cmp	r0, #0
 8004a0e:	dc06      	bgt.n	8004a1e <__sflush_r+0xfe>
 8004a10:	89a3      	ldrh	r3, [r4, #12]
 8004a12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a16:	81a3      	strh	r3, [r4, #12]
 8004a18:	f04f 30ff 	mov.w	r0, #4294967295
 8004a1c:	e78e      	b.n	800493c <__sflush_r+0x1c>
 8004a1e:	4407      	add	r7, r0
 8004a20:	eba8 0800 	sub.w	r8, r8, r0
 8004a24:	e7e9      	b.n	80049fa <__sflush_r+0xda>
 8004a26:	bf00      	nop
 8004a28:	20400001 	.word	0x20400001

08004a2c <_fflush_r>:
 8004a2c:	b538      	push	{r3, r4, r5, lr}
 8004a2e:	690b      	ldr	r3, [r1, #16]
 8004a30:	4605      	mov	r5, r0
 8004a32:	460c      	mov	r4, r1
 8004a34:	b1db      	cbz	r3, 8004a6e <_fflush_r+0x42>
 8004a36:	b118      	cbz	r0, 8004a40 <_fflush_r+0x14>
 8004a38:	6983      	ldr	r3, [r0, #24]
 8004a3a:	b90b      	cbnz	r3, 8004a40 <_fflush_r+0x14>
 8004a3c:	f7ff fa8e 	bl	8003f5c <__sinit>
 8004a40:	4b0c      	ldr	r3, [pc, #48]	; (8004a74 <_fflush_r+0x48>)
 8004a42:	429c      	cmp	r4, r3
 8004a44:	d109      	bne.n	8004a5a <_fflush_r+0x2e>
 8004a46:	686c      	ldr	r4, [r5, #4]
 8004a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a4c:	b17b      	cbz	r3, 8004a6e <_fflush_r+0x42>
 8004a4e:	4621      	mov	r1, r4
 8004a50:	4628      	mov	r0, r5
 8004a52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a56:	f7ff bf63 	b.w	8004920 <__sflush_r>
 8004a5a:	4b07      	ldr	r3, [pc, #28]	; (8004a78 <_fflush_r+0x4c>)
 8004a5c:	429c      	cmp	r4, r3
 8004a5e:	d101      	bne.n	8004a64 <_fflush_r+0x38>
 8004a60:	68ac      	ldr	r4, [r5, #8]
 8004a62:	e7f1      	b.n	8004a48 <_fflush_r+0x1c>
 8004a64:	4b05      	ldr	r3, [pc, #20]	; (8004a7c <_fflush_r+0x50>)
 8004a66:	429c      	cmp	r4, r3
 8004a68:	bf08      	it	eq
 8004a6a:	68ec      	ldreq	r4, [r5, #12]
 8004a6c:	e7ec      	b.n	8004a48 <_fflush_r+0x1c>
 8004a6e:	2000      	movs	r0, #0
 8004a70:	bd38      	pop	{r3, r4, r5, pc}
 8004a72:	bf00      	nop
 8004a74:	08004d0c 	.word	0x08004d0c
 8004a78:	08004d2c 	.word	0x08004d2c
 8004a7c:	08004cec 	.word	0x08004cec

08004a80 <_lseek_r>:
 8004a80:	b538      	push	{r3, r4, r5, lr}
 8004a82:	4c07      	ldr	r4, [pc, #28]	; (8004aa0 <_lseek_r+0x20>)
 8004a84:	4605      	mov	r5, r0
 8004a86:	4608      	mov	r0, r1
 8004a88:	4611      	mov	r1, r2
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	6022      	str	r2, [r4, #0]
 8004a8e:	461a      	mov	r2, r3
 8004a90:	f7fb ffd6 	bl	8000a40 <_lseek>
 8004a94:	1c43      	adds	r3, r0, #1
 8004a96:	d102      	bne.n	8004a9e <_lseek_r+0x1e>
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	b103      	cbz	r3, 8004a9e <_lseek_r+0x1e>
 8004a9c:	602b      	str	r3, [r5, #0]
 8004a9e:	bd38      	pop	{r3, r4, r5, pc}
 8004aa0:	20000180 	.word	0x20000180

08004aa4 <__swhatbuf_r>:
 8004aa4:	b570      	push	{r4, r5, r6, lr}
 8004aa6:	460e      	mov	r6, r1
 8004aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aac:	2900      	cmp	r1, #0
 8004aae:	b096      	sub	sp, #88	; 0x58
 8004ab0:	4614      	mov	r4, r2
 8004ab2:	461d      	mov	r5, r3
 8004ab4:	da07      	bge.n	8004ac6 <__swhatbuf_r+0x22>
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	602b      	str	r3, [r5, #0]
 8004aba:	89b3      	ldrh	r3, [r6, #12]
 8004abc:	061a      	lsls	r2, r3, #24
 8004abe:	d410      	bmi.n	8004ae2 <__swhatbuf_r+0x3e>
 8004ac0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ac4:	e00e      	b.n	8004ae4 <__swhatbuf_r+0x40>
 8004ac6:	466a      	mov	r2, sp
 8004ac8:	f000 f8b2 	bl	8004c30 <_fstat_r>
 8004acc:	2800      	cmp	r0, #0
 8004ace:	dbf2      	blt.n	8004ab6 <__swhatbuf_r+0x12>
 8004ad0:	9a01      	ldr	r2, [sp, #4]
 8004ad2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004ad6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004ada:	425a      	negs	r2, r3
 8004adc:	415a      	adcs	r2, r3
 8004ade:	602a      	str	r2, [r5, #0]
 8004ae0:	e7ee      	b.n	8004ac0 <__swhatbuf_r+0x1c>
 8004ae2:	2340      	movs	r3, #64	; 0x40
 8004ae4:	2000      	movs	r0, #0
 8004ae6:	6023      	str	r3, [r4, #0]
 8004ae8:	b016      	add	sp, #88	; 0x58
 8004aea:	bd70      	pop	{r4, r5, r6, pc}

08004aec <__smakebuf_r>:
 8004aec:	898b      	ldrh	r3, [r1, #12]
 8004aee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004af0:	079d      	lsls	r5, r3, #30
 8004af2:	4606      	mov	r6, r0
 8004af4:	460c      	mov	r4, r1
 8004af6:	d507      	bpl.n	8004b08 <__smakebuf_r+0x1c>
 8004af8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004afc:	6023      	str	r3, [r4, #0]
 8004afe:	6123      	str	r3, [r4, #16]
 8004b00:	2301      	movs	r3, #1
 8004b02:	6163      	str	r3, [r4, #20]
 8004b04:	b002      	add	sp, #8
 8004b06:	bd70      	pop	{r4, r5, r6, pc}
 8004b08:	ab01      	add	r3, sp, #4
 8004b0a:	466a      	mov	r2, sp
 8004b0c:	f7ff ffca 	bl	8004aa4 <__swhatbuf_r>
 8004b10:	9900      	ldr	r1, [sp, #0]
 8004b12:	4605      	mov	r5, r0
 8004b14:	4630      	mov	r0, r6
 8004b16:	f7ff faab 	bl	8004070 <_malloc_r>
 8004b1a:	b948      	cbnz	r0, 8004b30 <__smakebuf_r+0x44>
 8004b1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b20:	059a      	lsls	r2, r3, #22
 8004b22:	d4ef      	bmi.n	8004b04 <__smakebuf_r+0x18>
 8004b24:	f023 0303 	bic.w	r3, r3, #3
 8004b28:	f043 0302 	orr.w	r3, r3, #2
 8004b2c:	81a3      	strh	r3, [r4, #12]
 8004b2e:	e7e3      	b.n	8004af8 <__smakebuf_r+0xc>
 8004b30:	4b0d      	ldr	r3, [pc, #52]	; (8004b68 <__smakebuf_r+0x7c>)
 8004b32:	62b3      	str	r3, [r6, #40]	; 0x28
 8004b34:	89a3      	ldrh	r3, [r4, #12]
 8004b36:	6020      	str	r0, [r4, #0]
 8004b38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b3c:	81a3      	strh	r3, [r4, #12]
 8004b3e:	9b00      	ldr	r3, [sp, #0]
 8004b40:	6163      	str	r3, [r4, #20]
 8004b42:	9b01      	ldr	r3, [sp, #4]
 8004b44:	6120      	str	r0, [r4, #16]
 8004b46:	b15b      	cbz	r3, 8004b60 <__smakebuf_r+0x74>
 8004b48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b4c:	4630      	mov	r0, r6
 8004b4e:	f000 f881 	bl	8004c54 <_isatty_r>
 8004b52:	b128      	cbz	r0, 8004b60 <__smakebuf_r+0x74>
 8004b54:	89a3      	ldrh	r3, [r4, #12]
 8004b56:	f023 0303 	bic.w	r3, r3, #3
 8004b5a:	f043 0301 	orr.w	r3, r3, #1
 8004b5e:	81a3      	strh	r3, [r4, #12]
 8004b60:	89a3      	ldrh	r3, [r4, #12]
 8004b62:	431d      	orrs	r5, r3
 8004b64:	81a5      	strh	r5, [r4, #12]
 8004b66:	e7cd      	b.n	8004b04 <__smakebuf_r+0x18>
 8004b68:	08003f25 	.word	0x08003f25

08004b6c <__malloc_lock>:
 8004b6c:	4770      	bx	lr

08004b6e <__malloc_unlock>:
 8004b6e:	4770      	bx	lr

08004b70 <_free_r>:
 8004b70:	b538      	push	{r3, r4, r5, lr}
 8004b72:	4605      	mov	r5, r0
 8004b74:	2900      	cmp	r1, #0
 8004b76:	d045      	beq.n	8004c04 <_free_r+0x94>
 8004b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b7c:	1f0c      	subs	r4, r1, #4
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	bfb8      	it	lt
 8004b82:	18e4      	addlt	r4, r4, r3
 8004b84:	f7ff fff2 	bl	8004b6c <__malloc_lock>
 8004b88:	4a1f      	ldr	r2, [pc, #124]	; (8004c08 <_free_r+0x98>)
 8004b8a:	6813      	ldr	r3, [r2, #0]
 8004b8c:	4610      	mov	r0, r2
 8004b8e:	b933      	cbnz	r3, 8004b9e <_free_r+0x2e>
 8004b90:	6063      	str	r3, [r4, #4]
 8004b92:	6014      	str	r4, [r2, #0]
 8004b94:	4628      	mov	r0, r5
 8004b96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b9a:	f7ff bfe8 	b.w	8004b6e <__malloc_unlock>
 8004b9e:	42a3      	cmp	r3, r4
 8004ba0:	d90c      	bls.n	8004bbc <_free_r+0x4c>
 8004ba2:	6821      	ldr	r1, [r4, #0]
 8004ba4:	1862      	adds	r2, r4, r1
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	bf04      	itt	eq
 8004baa:	681a      	ldreq	r2, [r3, #0]
 8004bac:	685b      	ldreq	r3, [r3, #4]
 8004bae:	6063      	str	r3, [r4, #4]
 8004bb0:	bf04      	itt	eq
 8004bb2:	1852      	addeq	r2, r2, r1
 8004bb4:	6022      	streq	r2, [r4, #0]
 8004bb6:	6004      	str	r4, [r0, #0]
 8004bb8:	e7ec      	b.n	8004b94 <_free_r+0x24>
 8004bba:	4613      	mov	r3, r2
 8004bbc:	685a      	ldr	r2, [r3, #4]
 8004bbe:	b10a      	cbz	r2, 8004bc4 <_free_r+0x54>
 8004bc0:	42a2      	cmp	r2, r4
 8004bc2:	d9fa      	bls.n	8004bba <_free_r+0x4a>
 8004bc4:	6819      	ldr	r1, [r3, #0]
 8004bc6:	1858      	adds	r0, r3, r1
 8004bc8:	42a0      	cmp	r0, r4
 8004bca:	d10b      	bne.n	8004be4 <_free_r+0x74>
 8004bcc:	6820      	ldr	r0, [r4, #0]
 8004bce:	4401      	add	r1, r0
 8004bd0:	1858      	adds	r0, r3, r1
 8004bd2:	4282      	cmp	r2, r0
 8004bd4:	6019      	str	r1, [r3, #0]
 8004bd6:	d1dd      	bne.n	8004b94 <_free_r+0x24>
 8004bd8:	6810      	ldr	r0, [r2, #0]
 8004bda:	6852      	ldr	r2, [r2, #4]
 8004bdc:	605a      	str	r2, [r3, #4]
 8004bde:	4401      	add	r1, r0
 8004be0:	6019      	str	r1, [r3, #0]
 8004be2:	e7d7      	b.n	8004b94 <_free_r+0x24>
 8004be4:	d902      	bls.n	8004bec <_free_r+0x7c>
 8004be6:	230c      	movs	r3, #12
 8004be8:	602b      	str	r3, [r5, #0]
 8004bea:	e7d3      	b.n	8004b94 <_free_r+0x24>
 8004bec:	6820      	ldr	r0, [r4, #0]
 8004bee:	1821      	adds	r1, r4, r0
 8004bf0:	428a      	cmp	r2, r1
 8004bf2:	bf04      	itt	eq
 8004bf4:	6811      	ldreq	r1, [r2, #0]
 8004bf6:	6852      	ldreq	r2, [r2, #4]
 8004bf8:	6062      	str	r2, [r4, #4]
 8004bfa:	bf04      	itt	eq
 8004bfc:	1809      	addeq	r1, r1, r0
 8004bfe:	6021      	streq	r1, [r4, #0]
 8004c00:	605c      	str	r4, [r3, #4]
 8004c02:	e7c7      	b.n	8004b94 <_free_r+0x24>
 8004c04:	bd38      	pop	{r3, r4, r5, pc}
 8004c06:	bf00      	nop
 8004c08:	20000090 	.word	0x20000090

08004c0c <_read_r>:
 8004c0c:	b538      	push	{r3, r4, r5, lr}
 8004c0e:	4c07      	ldr	r4, [pc, #28]	; (8004c2c <_read_r+0x20>)
 8004c10:	4605      	mov	r5, r0
 8004c12:	4608      	mov	r0, r1
 8004c14:	4611      	mov	r1, r2
 8004c16:	2200      	movs	r2, #0
 8004c18:	6022      	str	r2, [r4, #0]
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	f7fb fecc 	bl	80009b8 <_read>
 8004c20:	1c43      	adds	r3, r0, #1
 8004c22:	d102      	bne.n	8004c2a <_read_r+0x1e>
 8004c24:	6823      	ldr	r3, [r4, #0]
 8004c26:	b103      	cbz	r3, 8004c2a <_read_r+0x1e>
 8004c28:	602b      	str	r3, [r5, #0]
 8004c2a:	bd38      	pop	{r3, r4, r5, pc}
 8004c2c:	20000180 	.word	0x20000180

08004c30 <_fstat_r>:
 8004c30:	b538      	push	{r3, r4, r5, lr}
 8004c32:	4c07      	ldr	r4, [pc, #28]	; (8004c50 <_fstat_r+0x20>)
 8004c34:	2300      	movs	r3, #0
 8004c36:	4605      	mov	r5, r0
 8004c38:	4608      	mov	r0, r1
 8004c3a:	4611      	mov	r1, r2
 8004c3c:	6023      	str	r3, [r4, #0]
 8004c3e:	f7fb fee4 	bl	8000a0a <_fstat>
 8004c42:	1c43      	adds	r3, r0, #1
 8004c44:	d102      	bne.n	8004c4c <_fstat_r+0x1c>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	b103      	cbz	r3, 8004c4c <_fstat_r+0x1c>
 8004c4a:	602b      	str	r3, [r5, #0]
 8004c4c:	bd38      	pop	{r3, r4, r5, pc}
 8004c4e:	bf00      	nop
 8004c50:	20000180 	.word	0x20000180

08004c54 <_isatty_r>:
 8004c54:	b538      	push	{r3, r4, r5, lr}
 8004c56:	4c06      	ldr	r4, [pc, #24]	; (8004c70 <_isatty_r+0x1c>)
 8004c58:	2300      	movs	r3, #0
 8004c5a:	4605      	mov	r5, r0
 8004c5c:	4608      	mov	r0, r1
 8004c5e:	6023      	str	r3, [r4, #0]
 8004c60:	f7fb fee3 	bl	8000a2a <_isatty>
 8004c64:	1c43      	adds	r3, r0, #1
 8004c66:	d102      	bne.n	8004c6e <_isatty_r+0x1a>
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	b103      	cbz	r3, 8004c6e <_isatty_r+0x1a>
 8004c6c:	602b      	str	r3, [r5, #0]
 8004c6e:	bd38      	pop	{r3, r4, r5, pc}
 8004c70:	20000180 	.word	0x20000180

08004c74 <_init>:
 8004c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c76:	bf00      	nop
 8004c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c7a:	bc08      	pop	{r3}
 8004c7c:	469e      	mov	lr, r3
 8004c7e:	4770      	bx	lr

08004c80 <_fini>:
 8004c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c82:	bf00      	nop
 8004c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c86:	bc08      	pop	{r3}
 8004c88:	469e      	mov	lr, r3
 8004c8a:	4770      	bx	lr
